(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "s6base")
  (DATE "Sun Jan 06 03:52:29 2019")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "P.68d")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (806:955:1426)(806:955:1426))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3143:3309:4973)(3143:3309:4973))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (636:636:1034)(636:636:1034))
          (PORT ADR4 (380:380:706)(380:380:706))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (810:959:1430)(810:959:1430))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3144:3301:4965)(3144:3301:4965))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (298:298:590)(298:298:590))
          (PORT ADR0 (475:475:850)(475:475:850))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (812:940:1411)(812:940:1411))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3182:3312:4976)(3182:3312:4976))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (201:201:430)(201:201:430))
          (PORT ADR3 (506:506:920)(506:506:920))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (822:995:1466)(822:995:1466))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3134:3295:4959)(3134:3295:4959))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (160:160:362)(160:160:362))
          (PORT ADR1 (468:468:809)(468:468:809))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (922:1071:1618)(922:1071:1618))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2829:2995:4478)(2829:2995:4478))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (262:262:528)(262:262:528))
          (PORT ADR4 (428:428:752)(428:428:752))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (926:1075:1622)(926:1075:1622))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2830:2987:4470)(2830:2987:4470))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_xor\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (303:303:595)(303:303:595))
          (PORT ADR5 (242:242:508)(242:242:508))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (928:1056:1603)(928:1056:1603))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2868:2998:4481)(2868:2998:4481))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (201:201:430)(201:201:430))
          (PORT ADR2 (395:395:755)(395:395:755))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (938:1111:1658)(938:1111:1658))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2820:2981:4464)(2820:2981:4464))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (160:160:362)(160:160:362))
          (PORT ADR2 (362:362:683)(362:362:683))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (2534:2683:4186)(2534:2683:4186))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4124:4290:6489)(4124:4290:6489))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/phasereg\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_320\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (2538:2687:4190)(2538:2687:4190))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4125:4282:6481)(4125:4282:6481))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE dds_test_signal\/Maccum_phasereg_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Maccum_phasereg_lut\<2\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_56\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (2540:2668:4171)(2540:2668:4171))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4163:4293:6492)(4163:4293:6492))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/phasereg\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_321\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (2550:2723:4226)(2550:2723:4226))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4115:4276:6475)(4115:4276:6475))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Maccum_phasereg_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (198:198:390)(198:198:390))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_57\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (728:877:1258)(728:877:1258))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2992:3158:4751)(2992:3158:4751))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (545:545:902)(545:545:902))
          (PORT ADR3 (332:332:661)(332:332:661))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (732:881:1262)(732:881:1262))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2993:3150:4743)(2993:3150:4743))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (668:668:1053)(668:668:1053))
          (PORT ADR4 (381:381:725)(381:381:725))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (734:862:1243)(734:862:1243))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3031:3161:4754)(3031:3161:4754))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (803:803:1302)(803:803:1302))
          (PORT ADR5 (396:396:737)(396:396:737))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (744:917:1298)(744:917:1298))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2983:3144:4737)(2983:3144:4737))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (637:637:1054)(637:637:1054))
          (PORT ADR2 (528:528:924)(528:528:924))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken48k192k\/clkdivcount_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1809:1966:2979)(1809:1966:2979))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_xor\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:195)(67:67:195))
          (PORT ADR5 (2964:2964:4703)(2964:2964:4703))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken48k192k\/clkdivcount_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1847:1977:2990)(1847:1977:2990))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:196)(67:67:196))
          (PORT ADR2 (3117:3117:4950)(3117:3117:4950))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_10\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken48k192k\/clkdivcount_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1799:1960:2973)(1799:1960:2973))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (202:202:394)(202:202:394))
          (PORT ADR2 (3096:3096:4890)(3096:3096:4890))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_9\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (709:858:1265)(709:858:1265))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2903:3069:4580)(2903:3069:4580))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (636:636:1034)(636:636:1034))
          (PORT ADR4 (380:380:706)(380:380:706))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (713:862:1269)(713:862:1269))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2904:3061:4572)(2904:3061:4572))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (298:298:590)(298:298:590))
          (PORT ADR0 (475:475:850)(475:475:850))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (715:843:1250)(715:843:1250))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2942:3072:4583)(2942:3072:4583))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (803:803:1302)(803:803:1302))
          (PORT ADR3 (506:506:920)(506:506:920))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (725:898:1305)(725:898:1305))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2894:3055:4566)(2894:3055:4566))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (637:637:1054)(637:637:1054))
          (PORT ADR1 (468:468:809)(468:468:809))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (825:974:1457)(825:974:1457))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2928:3094:4641)(2928:3094:4641))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (636:636:1034)(636:636:1034))
          (PORT ADR5 (425:425:774)(425:425:774))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (829:978:1461)(829:978:1461))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2929:3086:4633)(2929:3086:4633))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (298:298:590)(298:298:590))
          (PORT ADR0 (475:475:850)(475:475:850))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (831:959:1442)(831:959:1442))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2967:3097:4644)(2967:3097:4644))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (201:201:430)(201:201:430))
          (PORT ADR3 (506:506:920)(506:506:920))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (841:1014:1497)(841:1014:1497))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2919:3080:4627)(2919:3080:4627))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_out_sum_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (160:160:362)(160:160:362))
          (PORT ADR1 (635:635:1080)(635:635:1080))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE dds_test_signal\/Maccum_phasereg_xor\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (2310:2438:3789)(2310:2438:3789))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4035:4165:6262)(4035:4165:6262))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/phasereg\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (84:84:213)(84:84:213))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (2320:2493:3844)(2320:2493:3844))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3987:4148:6245)(3987:4148:6245))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/phasereg\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (224:224:416)(224:224:416))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_312\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H\<2\>\/DUV\/block_48kHz\/seqmult_LmR\/reg_H\<2\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (925:1074:1431)(925:1074:1431))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (591:757:1108)(591:757:1108))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (484:484:788)(484:484:788))
          (PORT ADR5 (498:498:856)(498:498:856))
          (PORT ADR3 (756:756:1351)(756:756:1351))
          (PORT ADR0 (411:411:720)(411:411:720))
          (PORT ADR1 (461:461:759)(461:461:759))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (929:1078:1435)(929:1078:1435))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (592:749:1100)(592:749:1100))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (468:468:778)(468:468:778))
          (PORT ADR0 (729:729:1247)(729:729:1247))
          (PORT ADR3 (789:789:1351)(789:789:1351))
          (PORT ADR2 (305:305:544)(305:305:544))
          (PORT ADR1 (255:255:434)(255:255:434))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (931:1059:1416)(931:1059:1416))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (630:760:1111)(630:760:1111))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (522:522:862)(522:522:862))
          (PORT ADR5 (512:512:909)(512:512:909))
          (PORT ADR4 (709:709:1270)(709:709:1270))
          (PORT ADR2 (307:307:603)(307:307:603))
          (PORT ADR1 (362:362:628)(362:362:628))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (516:516:868)(516:516:868))
          (PORT ADR1 (654:654:1080)(654:654:1080))
          (PORT ADR5 (668:668:1202)(668:668:1202))
          (PORT ADR0 (531:531:879)(531:531:879))
          (PORT ADR2 (259:259:480)(259:259:480))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (2424:2573:4000)(2424:2573:4000))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4098:4264:6437)(4098:4264:6437))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/phasereg\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_316\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (2428:2577:4004)(2428:2577:4004))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4099:4256:6429)(4099:4256:6429))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE dds_test_signal\/Maccum_phasereg_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Maccum_phasereg_lut\<10\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_52\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (2430:2558:3985)(2430:2558:3985))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4137:4267:6440)(4137:4267:6440))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/phasereg\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_317\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (2440:2613:4040)(2440:2613:4040))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4089:4250:6423)(4089:4250:6423))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Maccum_phasereg_lut\<8\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (198:198:390)(198:198:390))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_53\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (2544:2693:4146)(2544:2693:4146))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4092:4258:6419)(4092:4258:6419))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/phasereg\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (226:226:386)(226:226:386))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_313\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (2548:2697:4150)(2548:2697:4150))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4093:4250:6411)(4093:4250:6411))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE dds_test_signal\/Maccum_phasereg_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/phasereg\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (74:74:202)(74:74:202))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_314\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (2550:2678:4131)(2550:2678:4131))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4131:4261:6422)(4131:4261:6422))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/phasereg\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (89:89:218)(89:89:218))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_315\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (2560:2733:4186)(2560:2733:4186))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4083:4244:6405)(4083:4244:6405))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Maccum_phasereg_lut\<12\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (215:215:407)(215:215:407))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_51\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (2526:2675:4166)(2526:2675:4166))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4194:4360:6597)(4194:4360:6597))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/phasereg\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_318\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (2530:2679:4170)(2530:2679:4170))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4195:4352:6589)(4195:4352:6589))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE dds_test_signal\/Maccum_phasereg_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Maccum_phasereg_lut\<6\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_54\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (2532:2660:4151)(2532:2660:4151))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4233:4363:6600)(4233:4363:6600))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/phasereg\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_319\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/phasereg_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (2542:2715:4206)(2542:2715:4206))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4185:4346:6583)(4185:4346:6583))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Maccum_phasereg_lut\<4\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (198:198:390)(198:198:390))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_55\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (974:1123:1528)(974:1123:1528))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (604:770:1126)(604:770:1126))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (604:604:972)(604:604:972))
          (PORT ADR5 (456:456:814)(456:456:814))
          (PORT ADR0 (971:971:1609)(971:971:1609))
          (PORT ADR3 (342:342:672)(342:342:672))
          (PORT ADR1 (491:491:789)(491:491:789))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (978:1127:1532)(978:1127:1532))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (605:762:1118)(605:762:1118))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (588:588:962)(588:588:962))
          (PORT ADR0 (803:803:1385)(803:803:1385))
          (PORT ADR5 (843:843:1412)(843:843:1412))
          (PORT ADR2 (324:324:563)(324:324:563))
          (PORT ADR1 (247:247:426)(247:247:426))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (980:1108:1513)(980:1108:1513))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (643:773:1129)(643:773:1129))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (642:642:1046)(642:642:1046))
          (PORT ADR4 (565:565:989)(565:565:989))
          (PORT ADR0 (1075:1075:1759)(1075:1075:1759))
          (PORT ADR2 (345:345:641)(345:345:641))
          (PORT ADR5 (127:127:293)(127:127:293))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (990:1163:1568)(990:1163:1568))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (595:756:1112)(595:756:1112))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (636:636:1052)(636:636:1052))
          (PORT ADR2 (686:686:1138)(686:686:1138))
          (PORT ADR4 (766:766:1349)(766:766:1349))
          (PORT ADR0 (550:550:898)(550:550:898))
          (PORT ADR1 (255:255:444)(255:255:444))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_15\/Mmult_n0132_Madd_15_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_15\/Mmult_n0132_Madd_15_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd_xor\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE RESET_N_OBUF_1_2\.B6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<7\>_x_test440Hz\<7\>_not1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (824:824:1333)(824:824:1333))
          (PORT ADR4 (433:433:822)(433:433:822))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_19\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_cy\<5\>\/Mmult_n0132_Madd_cy\<5\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_cy\<5\>\/Mmult_n0132_Madd_cy\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_cy\<5\>\/Mmult_n0132_Madd_cy\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_cy\<5\>\/Mmult_n0132_Madd_cy\<5\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<2\>_x_test440Hz\<7\>_not1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (897:897:1366)(897:897:1366))
          (PORT ADR4 (322:322:610)(322:322:610))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_14\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd_cy\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<1\>_x_test440Hz\<7\>_not1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (774:774:1151)(774:774:1151))
          (PORT ADR0 (625:625:1038)(625:625:1038))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_13\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (970:970:1493)(970:970:1493))
          (PORT ADR2 (524:524:950)(524:524:950))
          (PORT ADR1 (867:867:1342)(867:867:1342))
          (PORT ADR3 (360:360:684)(360:360:684))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<6\>_x_test440Hz\<1\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (970:970:1493)(970:970:1493))
          (PORT ADR2 (524:524:950)(524:524:950))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (831:831:1333)(831:831:1333))
          (PORT ADR2 (503:503:890)(503:503:890))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE DUV\/block_192kHz_dds_38\/Mram_sineLUT1)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_cy\<9\>\/Mmult_n0132_Madd_cy\<9\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_cy\<9\>\/Mmult_n0132_Madd_cy\<9\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_cy\<9\>\/Mmult_n0132_Madd_cy\<9\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_cy\<9\>\/Mmult_n0132_Madd_cy\<9\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<6\>_x_test440Hz\<7\>_not1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (698:698:1062)(698:698:1062))
          (PORT ADR1 (534:534:901)(534:534:901))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_18\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd_cy\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<5\>_x_test440Hz\<7\>_not1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (766:766:1164)(766:766:1164))
          (PORT ADR1 (508:508:858)(508:508:858))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_17\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<4\>_x_test440Hz\<7\>_not1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (856:856:1352)(856:856:1352))
          (PORT ADR2 (437:437:804)(437:437:804))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_16\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<3\>_x_test440Hz\<7\>_not1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (860:860:1291)(860:860:1291))
          (PORT ADR3 (373:373:714)(373:373:714))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_15\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<11\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<11\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<11\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<11\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (395:395:628)(395:395:628))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_114\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (350:350:617)(350:350:617))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_115\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (364:364:628)(364:364:628))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_116\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (377:377:577)(377:377:577))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_117\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<3\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<3\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<3\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<3\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (394:394:627)(394:394:627))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_122\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (404:404:671)(404:404:671))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_123\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (364:364:628)(364:364:628))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_124\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (398:398:598)(398:398:598))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_16\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<7\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<7\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<7\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<7\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (386:386:619)(386:386:619))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_118\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (347:347:614)(347:347:614))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_119\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (361:361:625)(361:361:625))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_120\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (398:398:598)(398:398:598))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_121\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H\<2\>\/DUV\/block_192kHz\/seqmult_LI_R\/reg_H\<2\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (696:851:1199)(696:851:1199))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (577:718:1039)(577:718:1039))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (486:486:886)(486:486:886))
          (PORT ADR2 (547:547:943)(547:547:943))
          (PORT ADR3 (402:402:715)(402:402:715))
          (PORT ADR0 (388:388:681)(388:388:681))
          (PORT ADR1 (445:445:742)(445:445:742))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (695:850:1198)(695:850:1198))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (590:732:1053)(590:732:1053))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (484:484:870)(484:484:870))
          (PORT ADR5 (267:267:532)(267:267:532))
          (PORT ADR3 (410:410:832)(410:410:832))
          (PORT ADR2 (515:515:917)(515:515:917))
          (PORT ADR1 (243:243:422)(243:243:422))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (698:832:1180)(698:832:1180))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (622:766:1087)(622:766:1087))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (677:677:1134)(677:677:1134))
          (PORT ADR3 (373:373:695)(373:373:695))
          (PORT ADR4 (368:368:677)(368:368:677))
          (PORT ADR2 (297:297:563)(297:297:563))
          (PORT ADR1 (373:373:624)(373:373:624))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (570:570:980)(570:570:980))
          (PORT ADR4 (300:300:586)(300:300:586))
          (PORT ADR5 (315:315:604)(315:315:604))
          (PORT ADR3 (235:235:477)(235:235:477))
          (PORT ADR1 (253:253:415)(253:253:415))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<15\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<15\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<15\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<15\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (385:385:618)(385:385:618))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_110\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (347:347:614)(347:347:614))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_111\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (361:361:625)(361:361:625))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_112\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (374:374:574)(374:374:574))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_113\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<19\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<19\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<19\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<19\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<19\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<19\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<19\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<19\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<19\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (395:395:628)(395:395:628))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_106\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<18\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (350:350:617)(350:350:617))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_107\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (364:364:628)(364:364:628))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_108\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (377:377:577)(377:377:577))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_109\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<23\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<23\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<23\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<23\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<23\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<23\>\/LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<23\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (415:415:748)(415:415:748))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_102\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<23\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<22\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (230:230:544)(230:230:544))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_103\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<21\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (241:241:479)(241:241:479))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_104\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<20\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (168:168:370)(168:168:370))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_105\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (676:831:1167)(676:831:1167))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (627:768:1118)(627:768:1118))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (338:338:633)(338:338:633))
          (PORT ADR0 (556:556:956)(556:556:956))
          (PORT ADR4 (355:355:693)(355:355:693))
          (PORT ADR3 (241:241:467)(241:241:467))
          (PORT ADR1 (445:445:742)(445:445:742))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (675:830:1166)(675:830:1166))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (640:782:1132)(640:782:1132))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (381:381:703)(381:381:703))
          (PORT ADR5 (242:242:499)(242:242:499))
          (PORT ADR3 (513:513:999)(513:513:999))
          (PORT ADR2 (311:311:552)(311:311:552))
          (PORT ADR1 (243:243:422)(243:243:422))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (678:812:1148)(678:812:1148))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (672:816:1166)(672:816:1166))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (441:441:793)(441:441:793))
          (PORT ADR5 (242:242:499)(242:242:499))
          (PORT ADR4 (471:471:844)(471:471:844))
          (PORT ADR2 (297:297:563)(297:297:563))
          (PORT ADR0 (617:617:1069)(617:617:1069))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (678:851:1187)(678:851:1187))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (651:805:1155)(651:805:1155))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (419:419:754)(419:419:754))
          (PORT ADR2 (371:371:679)(371:371:679))
          (PORT ADR4 (340:340:658)(340:340:658))
          (PORT ADR0 (387:387:689)(387:387:689))
          (PORT ADR1 (253:253:415)(253:253:415))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (579:734:1006)(579:734:1006))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (530:671:957)(530:671:957))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (365:365:696)(365:365:696))
          (PORT ADR2 (519:519:901)(519:519:901))
          (PORT ADR3 (429:429:758)(429:429:758))
          (PORT ADR0 (388:388:681)(388:388:681))
          (PORT ADR1 (445:445:742)(445:445:742))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (578:733:1005)(578:733:1005))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (543:685:971)(543:685:971))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (363:363:680)(363:363:680))
          (PORT ADR0 (561:561:983)(561:561:983))
          (PORT ADR5 (359:359:664)(359:359:664))
          (PORT ADR2 (311:311:552)(311:311:552))
          (PORT ADR1 (243:243:422)(243:243:422))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (581:715:987)(581:715:987))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (575:719:1005)(575:719:1005))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (423:423:770)(423:423:770))
          (PORT ADR1 (593:593:1051)(593:593:1051))
          (PORT ADR2 (502:502:871)(502:502:871))
          (PORT ADR0 (390:390:690)(390:390:690))
          (PORT ADR5 (127:127:293)(127:127:293))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (581:754:1026)(581:754:1026))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (554:708:994)(554:708:994))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (401:401:731)(401:401:731))
          (PORT ADR4 (369:369:711)(369:369:711))
          (PORT ADR2 (488:488:844)(488:488:844))
          (PORT ADR0 (608:608:1095)(608:608:1095))
          (PORT ADR1 (253:253:415)(253:253:415))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (590:745:970)(590:745:970))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (429:570:849)(429:570:849))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (239:239:473)(239:239:473))
          (PORT ADR5 (245:245:502)(245:245:502))
          (PORT ADR0 (593:593:997)(593:593:997))
          (PORT ADR3 (241:241:467)(241:241:467))
          (PORT ADR1 (445:445:742)(445:445:742))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (589:744:969)(589:744:969))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (442:584:863)(442:584:863))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (237:237:457)(237:237:457))
          (PORT ADR0 (544:544:954)(544:544:954))
          (PORT ADR5 (468:468:837)(468:468:837))
          (PORT ADR2 (311:311:552)(311:311:552))
          (PORT ADR1 (244:244:423)(244:244:423))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (592:726:951)(592:726:951))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (474:618:897)(474:618:897))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (297:297:547)(297:297:547))
          (PORT ADR4 (316:316:611)(316:316:611))
          (PORT ADR0 (704:704:1171)(704:704:1171))
          (PORT ADR2 (297:297:563)(297:297:563))
          (PORT ADR5 (127:127:293)(127:127:293))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (592:765:990)(592:765:990))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (453:607:886)(453:607:886))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (275:275:508)(275:275:508))
          (PORT ADR4 (272:272:550)(272:272:550))
          (PORT ADR2 (597:597:1017)(597:597:1017))
          (PORT ADR0 (387:387:689)(387:387:689))
          (PORT ADR1 (253:253:415)(253:253:415))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_H_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (492:647:892)(492:647:892))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (284:425:610)(284:425:610))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (223:223:448)(223:223:448))
          (PORT ADR5 (244:244:486)(244:244:486))
          (PORT ADR2 (521:521:837)(521:521:837))
          (PORT ADR3 (241:241:467)(241:241:467))
          (PORT ADR0 (506:506:854)(506:506:854))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_H_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (491:646:891)(491:646:891))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (297:439:624)(297:439:624))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (273:273:590)(273:273:590))
          (PORT ADR5 (232:232:474)(232:232:474))
          (PORT ADR0 (622:622:1001)(622:622:1001))
          (PORT ADR2 (311:311:552)(311:311:552))
          (PORT ADR1 (244:244:423)(244:244:423))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_H_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (494:628:873)(494:628:873))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (329:473:658)(329:473:658))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (281:281:522)(281:281:522))
          (PORT ADR4 (288:288:550)(288:288:550))
          (PORT ADR5 (400:400:678)(400:400:678))
          (PORT ADR2 (297:297:563)(297:297:563))
          (PORT ADR1 (374:374:625)(374:374:625))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_H_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (494:667:912)(494:667:912))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (308:462:647)(308:462:647))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (208:208:413)(208:208:413))
          (PORT ADR0 (468:468:810)(468:468:810))
          (PORT ADR1 (751:751:1127)(751:751:1127))
          (PORT ADR3 (235:235:477)(235:235:477))
          (PORT ADR2 (251:251:468)(251:251:468))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_H\<2\>\/DUV\/block_192kHz\/seqmult_LI_M\/reg_H\<2\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_H_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (519:674:893)(519:674:893))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (384:525:774)(384:525:774))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (148:148:335)(148:148:335))
          (PORT ADR2 (370:370:662)(370:370:662))
          (PORT ADR1 (763:763:1172)(763:763:1172))
          (PORT ADR3 (241:241:467)(241:241:467))
          (PORT ADR4 (296:296:541)(296:296:541))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_H_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (518:673:892)(518:673:892))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (397:539:788)(397:539:788))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (148:148:335)(148:148:335))
          (PORT ADR4 (278:278:547)(278:278:547))
          (PORT ADR3 (624:624:1073)(624:624:1073))
          (PORT ADR2 (311:311:552)(311:311:552))
          (PORT ADR1 (246:246:425)(246:246:425))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_H_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (521:655:874)(521:655:874))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (429:573:822)(429:573:822))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (291:291:542)(291:291:542))
          (PORT ADR4 (288:288:550)(288:288:550))
          (PORT ADR0 (636:636:1012)(636:636:1012))
          (PORT ADR5 (223:223:492)(223:223:492))
          (PORT ADR1 (375:375:626)(375:375:626))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (229:229:456)(229:229:456))
          (PORT ADR4 (265:265:528)(265:265:528))
          (PORT ADR2 (529:529:858)(529:529:858))
          (PORT ADR0 (387:387:689)(387:387:689))
          (PORT ADR1 (253:253:415)(253:253:415))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (359:508:674)(359:508:674))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1866:2032:3011)(1866:2032:3011))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (218:218:378)(218:218:378))
          (PORT ADR5 (240:240:521)(240:240:521))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (363:512:678)(363:512:678))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1867:2024:3003)(1867:2024:3003))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:200)(72:72:200))
          (PORT ADR3 (361:361:670)(361:361:670))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (365:493:659)(365:493:659))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1905:2035:3014)(1905:2035:3014))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:193)(64:64:193))
          (PORT ADR5 (240:240:521)(240:240:521))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (375:548:714)(375:548:714))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1857:2018:2997)(1857:2018:2997))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR2 (372:372:708)(372:372:708))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (391:540:680)(391:540:680))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1687:1853:2790)(1687:1853:2790))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR3 (349:349:709)(349:349:709))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (395:544:684)(395:544:684))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1688:1845:2782)(1688:1845:2782))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (69:69:197)(69:69:197))
          (PORT ADR3 (361:361:670)(361:361:670))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (397:525:665)(397:525:665))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1726:1856:2793)(1726:1856:2793))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:201)(72:72:201))
          (PORT ADR5 (240:240:521)(240:240:521))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (407:580:720)(407:580:720))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1678:1839:2776)(1678:1839:2776))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (32:32:134)(32:32:134))
          (PORT ADR2 (372:372:708)(372:372:708))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (493:642:846)(493:642:846))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1769:1935:2916)(1769:1935:2916))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR3 (370:370:730)(370:370:730))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (497:646:850)(497:646:850))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1770:1927:2908)(1770:1927:2908))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:200)(72:72:200))
          (PORT ADR3 (382:382:691)(382:382:691))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (499:627:831)(499:627:831))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1808:1938:2919)(1808:1938:2919))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (73:73:202)(73:73:202))
          (PORT ADR5 (261:261:542)(261:261:542))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (509:682:886)(509:682:886))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1760:1921:2902)(1760:1921:2902))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR2 (393:393:729)(393:393:729))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_xor\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_H_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (591:764:1073)(591:764:1073))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (400:554:803)(400:554:803))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (286:286:567)(286:286:567))
          (PORT ADR2 (276:276:505)(276:276:505))
          (PORT ADR4 (185:185:346)(185:185:346))
          (PORT ADR1 (600:600:943)(600:600:943))
          (PORT ADR3 (235:235:477)(235:235:477))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (558:713:970)(558:713:970))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (542:684:1027)(542:684:1027))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_xor\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (272:272:535)(272:272:535))
          (PORT ADR1 (337:337:580)(337:337:580))
          (PORT ADR3 (250:250:523)(250:250:523))
          (PORT ADR2 (625:625:1041)(625:625:1041))
          (PORT ADR0 (376:376:679)(376:376:679))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (561:695:952)(561:695:952))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (574:718:1061)(574:718:1061))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (508:508:869)(508:508:869))
          (PORT ADR5 (221:221:451)(221:221:451))
          (PORT ADR4 (521:521:918)(521:521:918))
          (PORT ADR2 (297:297:563)(297:297:563))
          (PORT ADR1 (374:374:625)(374:374:625))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (561:734:991)(561:734:991))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (553:707:1050)(553:707:1050))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (353:353:656)(353:353:656))
          (PORT ADR4 (149:149:336)(149:149:336))
          (PORT ADR5 (468:468:845)(468:468:845))
          (PORT ADR0 (387:387:689)(387:387:689))
          (PORT ADR1 (253:253:415)(253:253:415))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (466:615:845)(466:615:845))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1673:1839:2756)(1673:1839:2756))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (217:217:377)(217:217:377))
          (PORT ADR5 (261:261:542)(261:261:542))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (470:619:849)(470:619:849))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1674:1831:2748)(1674:1831:2748))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:200)(72:72:200))
          (PORT ADR3 (382:382:691)(382:382:691))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (472:600:830)(472:600:830))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1712:1842:2759)(1712:1842:2759))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:201)(72:72:201))
          (PORT ADR5 (281:281:562)(281:281:562))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (482:655:885)(482:655:885))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1664:1825:2742)(1664:1825:2742))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (32:32:134)(32:32:134))
          (PORT ADR2 (420:420:756)(420:420:756))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Q_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (986:1141:1534)(986:1141:1534))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Mcount_Q_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR1 (431:431:702)(431:431:702))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Q_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (985:1140:1533)(985:1140:1533))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Mcount_Q_xor\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Mcount_Q_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:195)(66:66:195))
          (PORT ADR1 (410:410:665)(410:410:665))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_181\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Q_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (988:1122:1515)(988:1122:1515))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Mcount_Q_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:197)(75:75:197))
          (PORT ADR2 (340:340:582)(340:340:582))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_182\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Q_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (988:1161:1554)(988:1161:1554))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Mcount_Q_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (185:185:346)(185:185:346))
          (PORT ADR3 (278:278:496)(278:278:496))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_183\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Q_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (868:1023:1419)(868:1023:1419))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Mcount_Q_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (197:197:378)(197:197:378))
          (PORT ADR3 (253:253:458)(253:253:458))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_184\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Q_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (867:1022:1418)(867:1022:1418))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Mcount_Q_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT CYINIT (251:251:454)(251:251:454))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Mcount_Q_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:195)(66:66:195))
          (PORT ADR2 (323:323:543)(323:323:543))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_185\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Q_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (870:1004:1400)(870:1004:1400))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Mcount_Q_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (76:76:198)(76:76:198))
          (PORT ADR1 (385:385:677)(385:385:677))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_186\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Q_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (870:1043:1439)(870:1043:1439))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Mcount_Q_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (389:389:731)(389:389:731))
          (PORT ADR1 (388:388:629)(388:388:629))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_187\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken48k192k\/clkdivcount_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1934:2100:3200)(1934:2100:3200))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (212:212:372)(212:212:372))
          (PORT ADR1 (3567:3567:5566)(3567:3567:5566))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_4\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken48k192k\/clkdivcount_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1935:2092:3192)(1935:2092:3192))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT CYINIT (3290:3290:5190)(3290:3290:5190))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:192)(64:64:192))
          (PORT ADR3 (3438:3438:5371)(3438:3438:5371))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_3\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken48k192k\/clkdivcount_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1973:2103:3203)(1973:2103:3203))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:193)(64:64:193))
          (PORT ADR1 (3395:3395:5388)(3395:3395:5388))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_2\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken48k192k\/clkdivcount_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1925:2086:3186)(1925:2086:3186))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (414:414:787)(414:414:787))
          (PORT ADR3 (3406:3406:5379)(3406:3406:5379))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken48k192k\/clkdivcount_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1907:2073:3150)(1907:2073:3150))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (207:207:367)(207:207:367))
          (PORT ADR3 (3172:3172:5036)(3172:3172:5036))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_8\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken48k192k\/clkdivcount_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1908:2065:3142)(1908:2065:3142))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (62:62:190)(62:62:190))
          (PORT ADR2 (3235:3235:5075)(3235:3235:5075))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_7\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken48k192k\/clkdivcount_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1946:2076:3153)(1946:2076:3153))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (62:62:191)(62:62:191))
          (PORT ADR1 (3292:3292:5221)(3292:3292:5221))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_6\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken48k192k\/clkdivcount_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1898:2059:3136)(1898:2059:3136))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/Mcount_clkdivcount_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (202:202:394)(202:202:394))
          (PORT ADR1 (3308:3308:5198)(3308:3308:5198))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_5\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (590:739:1033)(590:739:1033))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1633:1799:2711)(1633:1799:2711))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (25:25:127)(25:25:127))
          (PORT ADR4 (303:303:604)(303:303:604))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (594:743:1037)(594:743:1037))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1634:1791:2703)(1634:1791:2703))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_xor\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (80:80:82)(80:80:82))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:200)(72:72:200))
          (PORT ADR3 (367:367:676)(367:367:676))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (596:724:1018)(596:724:1018))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1672:1802:2714)(1672:1802:2714))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (73:73:202)(73:73:202))
          (PORT ADR5 (240:240:521)(240:240:521))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LmR\/accum_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (606:779:1073)(606:779:1073))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1624:1785:2697)(1624:1785:2697))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Maccum_accum_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (32:32:134)(32:32:134))
          (PORT ADR2 (372:372:708)(372:372:708))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1128:1277:1869)(1128:1277:1869))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (876:1042:1507)(876:1042:1507))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (3683:3683:5938)(3683:3683:5938))
          (PORT ADR2 (3911:3911:6212)(3911:3911:6212))
          (PORT ADR5 (329:329:602)(329:329:602))
          (PORT ADR1 (692:692:1142)(692:692:1142))
          (PORT ADR0 (4077:4077:6442)(4077:4077:6442))
          (PORT ADR4 (4916:4916:7846)(4916:4916:7846))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1132:1281:1873)(1132:1281:1873))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (877:1034:1499)(877:1034:1499))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (3746:3746:5977)(3746:3746:5977))
          (PORT ADR0 (4002:4002:6372)(4002:4002:6372))
          (PORT ADR3 (605:605:995)(605:605:995))
          (PORT ADR4 (713:713:1097)(713:713:1097))
          (PORT ADR5 (3691:3691:5911)(3691:3691:5911))
          (PORT ADR1 (4918:4918:7842)(4918:4918:7842))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1134:1262:1854)(1134:1262:1854))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (915:1045:1510)(915:1045:1510))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (3803:3803:6123)(3803:3803:6123))
          (PORT ADR5 (3771:3771:6034)(3771:3771:6034))
          (PORT ADR3 (560:560:974)(560:560:974))
          (PORT ADR4 (394:394:727)(394:394:727))
          (PORT ADR0 (3923:3923:6258)(3923:3923:6258))
          (PORT ADR2 (4847:4847:7788)(4847:4847:7788))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (3819:3819:6100)(3819:3819:6100))
          (PORT ADR0 (3799:3799:6066)(3799:3799:6066))
          (PORT ADR5 (399:399:746)(399:399:746))
          (PORT ADR4 (797:797:1233)(797:797:1233))
          (PORT ADR3 (3909:3909:6235)(3909:3909:6235))
          (PORT ADR2 (4826:4826:7728)(4826:4826:7728))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1253:1402:2070)(1253:1402:2070))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (757:923:1301)(757:923:1301))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (3525:3525:5690)(3525:3525:5690))
          (PORT ADR4 (3466:3466:5569)(3466:3466:5569))
          (PORT ADR5 (287:287:560)(287:287:560))
          (PORT ADR1 (665:665:1108)(665:665:1108))
          (PORT ADR2 (3607:3607:5749)(3607:3607:5749))
          (PORT ADR0 (5010:5010:7966)(5010:5010:7966))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1257:1406:2074)(1257:1406:2074))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (758:915:1293)(758:915:1293))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (3532:3532:5675)(3532:3532:5675))
          (PORT ADR5 (3529:3529:5664)(3529:3529:5664))
          (PORT ADR2 (667:667:1124)(667:667:1124))
          (PORT ADR3 (408:408:709)(408:408:709))
          (PORT ADR0 (3748:3748:5985)(3748:3748:5985))
          (PORT ADR4 (4794:4794:7669)(4794:4794:7669))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1259:1387:2055)(1259:1387:2055))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (796:926:1304)(796:926:1304))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (3442:3442:5572)(3442:3442:5572))
          (PORT ADR0 (3761:3761:6011)(3761:3761:6011))
          (PORT ADR1 (731:731:1277)(731:731:1277))
          (PORT ADR4 (334:334:634)(334:334:634))
          (PORT ADR2 (3503:3503:5637)(3503:3503:5637))
          (PORT ADR3 (4848:4848:7753)(4848:4848:7753))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1269:1442:2110)(1269:1442:2110))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (748:909:1287)(748:909:1287))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (3661:3661:5852)(3661:3661:5852))
          (PORT ADR2 (3661:3661:5851)(3661:3661:5851))
          (PORT ADR3 (571:571:1047)(571:571:1047))
          (PORT ADR5 (437:437:795)(437:437:795))
          (PORT ADR4 (3503:3503:5647)(3503:3503:5647))
          (PORT ADR0 (5001:5001:7958)(5001:5001:7958))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1225:1374:2030)(1225:1374:2030))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (846:1012:1472)(846:1012:1472))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (3828:3828:6103)(3828:3828:6103))
          (PORT ADR2 (3788:3788:6037)(3788:3788:6037))
          (PORT ADR5 (608:608:1083)(608:608:1083))
          (PORT ADR1 (529:529:877)(529:529:877))
          (PORT ADR4 (3768:3768:5982)(3768:3768:5982))
          (PORT ADR3 (4866:4866:7773)(4866:4866:7773))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1229:1378:2034)(1229:1378:2034))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (847:1004:1464)(847:1004:1464))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (3442:3442:5572)(3442:3442:5572))
          (PORT ADR1 (3856:3856:6132)(3856:3856:6132))
          (PORT ADR2 (758:758:1270)(758:758:1270))
          (PORT ADR3 (400:400:682)(400:400:682))
          (PORT ADR4 (3623:3623:5805)(3623:3623:5805))
          (PORT ADR0 (5009:5009:7962)(5009:5009:7962))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1231:1359:2015)(1231:1359:2015))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (885:1015:1475)(885:1015:1475))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (3674:3674:5919)(3674:3674:5919))
          (PORT ADR2 (3785:3785:6078)(3785:3785:6078))
          (PORT ADR5 (759:759:1291)(759:759:1291))
          (PORT ADR4 (324:324:631)(324:324:631))
          (PORT ADR3 (3806:3806:6056)(3806:3806:6056))
          (PORT ADR1 (4986:4986:7958)(4986:4986:7958))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1241:1414:2070)(1241:1414:2070))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (837:998:1458)(837:998:1458))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (3574:3574:5759)(3574:3574:5759))
          (PORT ADR1 (3875:3875:6161)(3875:3875:6161))
          (PORT ADR4 (793:793:1425)(793:793:1425))
          (PORT ADR0 (626:626:1081)(626:626:1081))
          (PORT ADR3 (3671:3671:5895)(3671:3671:5895))
          (PORT ADR5 (4778:4778:7624)(4778:4778:7624))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<11\>\/Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<11\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (678:678:1144)(678:678:1144))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_52\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<10\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (567:567:982)(567:567:982))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_51\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<9\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (553:553:993)(553:553:993))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_50\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<8\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (556:556:975)(556:556:975))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_49\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<15\>\/Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<15\>\/Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<15\>\/Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<15\>\/Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<15\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (666:666:1132)(666:666:1132))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_56\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<14\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (573:573:988)(573:573:988))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_55\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<13\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (559:559:999)(559:559:999))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_54\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<12\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (564:564:983)(564:564:983))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_53\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1350:1499:2231)(1350:1499:2231))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (894:1060:1559)(894:1060:1559))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (3457:3457:5566)(3457:3457:5566))
          (PORT ADR2 (3669:3669:5842)(3669:3669:5842))
          (PORT ADR4 (464:464:832)(464:464:832))
          (PORT ADR1 (511:511:878)(511:511:878))
          (PORT ADR5 (3356:3356:5384)(3356:3356:5384))
          (PORT ADR3 (4865:4865:7772)(4865:4865:7772))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1354:1503:2235)(1354:1503:2235))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (895:1052:1551)(895:1052:1551))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (3321:3321:5351)(3321:3321:5351))
          (PORT ADR0 (3760:3760:6002)(3760:3760:6002))
          (PORT ADR2 (424:424:729)(424:424:729))
          (PORT ADR4 (308:308:607)(308:308:607))
          (PORT ADR1 (3580:3580:5685)(3580:3580:5685))
          (PORT ADR5 (4891:4891:7834)(4891:4891:7834))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1356:1484:2216)(1356:1484:2216))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (933:1063:1562)(933:1063:1562))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (3295:3295:5353)(3295:3295:5353))
          (PORT ADR2 (3542:3542:5707)(3542:3542:5707))
          (PORT ADR5 (273:273:541)(273:273:541))
          (PORT ADR4 (395:395:754)(395:395:754))
          (PORT ADR0 (3588:3588:5731)(3588:3588:5731))
          (PORT ADR1 (4985:4985:7957)(4985:4985:7957))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1366:1539:2271)(1366:1539:2271))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (885:1046:1545)(885:1046:1545))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (3448:3448:5558)(3448:3448:5558))
          (PORT ADR3 (3478:3478:5617)(3478:3478:5617))
          (PORT ADR2 (415:415:743)(415:415:743))
          (PORT ADR4 (699:699:1247)(699:699:1247))
          (PORT ADR1 (3565:3565:5680)(3565:3565:5680))
          (PORT ADR5 (4777:4777:7623)(4777:4777:7623))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (846:995:1336)(846:995:1336))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (731:897:1317)(731:897:1317))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (754:754:1186)(754:754:1186))
          (PORT ADR5 (437:437:795)(437:437:795))
          (PORT ADR3 (947:947:1603)(947:947:1603))
          (PORT ADR0 (411:411:720)(411:411:720))
          (PORT ADR1 (461:461:759)(461:461:759))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (850:999:1340)(850:999:1340))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (732:889:1309)(732:889:1309))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (106:106:108)(106:106:108))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (738:738:1176)(738:738:1176))
          (PORT ADR3 (491:491:866)(491:491:866))
          (PORT ADR2 (1010:1010:1642)(1010:1010:1642))
          (PORT ADR0 (385:385:694)(385:385:694))
          (PORT ADR1 (255:255:434)(255:255:434))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (852:980:1321)(852:980:1321))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (770:900:1320)(770:900:1320))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (792:792:1260)(792:792:1260))
          (PORT ADR1 (582:582:1055)(582:582:1055))
          (PORT ADR4 (900:900:1522)(900:900:1522))
          (PORT ADR2 (307:307:603)(307:307:603))
          (PORT ADR5 (188:188:354)(188:188:354))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (862:1035:1376)(862:1035:1376))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (722:883:1303)(722:883:1303))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (786:786:1266)(786:786:1266))
          (PORT ADR1 (635:635:1061)(635:635:1061))
          (PORT ADR5 (859:859:1454)(859:859:1454))
          (PORT ADR0 (531:531:879)(531:531:879))
          (PORT ADR2 (259:259:480)(259:259:480))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Q_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (465:620:889)(465:620:889))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Mcount_Q_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (197:197:378)(197:197:378))
          (PORT ADR1 (455:455:688)(455:455:688))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_255\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Q_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (464:619:888)(464:619:888))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Mcount_Q_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT CYINIT (435:435:635)(435:435:635))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Mcount_Q_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:195)(66:66:195))
          (PORT ADR3 (316:316:589)(316:316:589))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_256\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Q_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (467:601:870)(467:601:870))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Mcount_Q_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (76:76:198)(76:76:198))
          (PORT ADR0 (328:328:528)(328:328:528))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_257\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Q_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (467:640:909)(467:640:909))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Mcount_Q_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (390:390:732)(390:390:732))
          (PORT ADR2 (221:221:374)(221:221:374))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_258\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (987:1136:1523)(987:1136:1523))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (665:831:1189)(665:831:1189))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (869:869:1365)(869:869:1365))
          (PORT ADR5 (437:437:795)(437:437:795))
          (PORT ADR0 (1132:1132:1846)(1132:1132:1846))
          (PORT ADR3 (311:311:641)(311:311:641))
          (PORT ADR1 (461:461:759)(461:461:759))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (991:1140:1527)(991:1140:1527))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (666:823:1181)(666:823:1181))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (853:853:1355)(853:853:1355))
          (PORT ADR0 (743:743:1325)(743:743:1325))
          (PORT ADR5 (1004:1004:1649)(1004:1004:1649))
          (PORT ADR2 (305:305:544)(305:305:544))
          (PORT ADR1 (255:255:434)(255:255:434))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (993:1121:1508)(993:1121:1508))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (704:834:1192)(704:834:1192))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (907:907:1439)(907:907:1439))
          (PORT ADR4 (534:534:958)(534:534:958))
          (PORT ADR0 (1236:1236:1996)(1236:1236:1996))
          (PORT ADR2 (307:307:603)(307:307:603))
          (PORT ADR5 (127:127:293)(127:127:293))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1003:1176:1563)(1003:1176:1563))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (656:817:1175)(656:817:1175))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (901:901:1445)(901:901:1445))
          (PORT ADR5 (414:414:753)(414:414:753))
          (PORT ADR4 (927:927:1586)(927:927:1586))
          (PORT ADR0 (612:612:1074)(612:612:1074))
          (PORT ADR1 (255:255:444)(255:255:444))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (959:1108:1521)(959:1108:1521))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (756:913:1353)(756:913:1353))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_xor\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (615:615:1014)(615:615:1014))
          (PORT ADR3 (558:558:916)(558:558:916))
          (PORT ADR1 (602:602:921)(602:602:921))
          (PORT ADR2 (1135:1135:1843)(1135:1135:1843))
          (PORT ADR0 (385:385:694)(385:385:694))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (961:1089:1502)(961:1089:1502))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (794:924:1364)(794:924:1364))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (669:669:1098)(669:669:1098))
          (PORT ADR0 (798:798:1281)(798:798:1281))
          (PORT ADR4 (1025:1025:1723)(1025:1025:1723))
          (PORT ADR2 (307:307:603)(307:307:603))
          (PORT ADR5 (119:119:285)(119:119:285))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (971:1144:1557)(971:1144:1557))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (746:907:1347)(746:907:1347))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (822:822:1303)(822:822:1303))
          (PORT ADR1 (638:638:1064)(638:638:1064))
          (PORT ADR5 (984:984:1655)(984:984:1655))
          (PORT ADR3 (243:243:513)(243:243:513))
          (PORT ADR2 (251:251:472)(251:251:472))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Q_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (562:717:1050)(562:717:1050))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Mcount_Q_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR4 (234:234:441)(234:234:441))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Q_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (561:716:1049)(561:716:1049))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Mcount_Q_xor\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Mcount_Q_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:195)(66:66:195))
          (PORT ADR1 (414:414:657)(414:414:657))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_252\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Q_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (564:698:1031)(564:698:1031))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Mcount_Q_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (76:76:198)(76:76:198))
          (PORT ADR2 (344:344:574)(344:344:574))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_253\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Q_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (564:737:1070)(564:737:1070))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Mcount_Q_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (181:181:342)(181:181:342))
          (PORT ADR2 (330:330:547)(330:330:547))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_254\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<3\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (325:325:663)(325:325:663))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_44\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<2\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (537:537:952)(537:537:952))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_43\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<1\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (523:523:963)(523:523:963))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_42\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (487:487:836)(487:487:836))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_41\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<7\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (672:672:1138)(672:672:1138))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_48\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<6\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (308:308:624)(308:308:624))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_47\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<5\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (318:318:627)(318:318:627))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_46\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<4\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (487:487:836)(487:487:836))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_45\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (579:728:1037)(579:728:1037))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (688:854:1270)(688:854:1270))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (212:212:372)(212:212:372))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_64\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (583:732:1041)(583:732:1041))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (689:846:1262)(689:846:1262))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_1\/Mcount_baudtxcount_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:195)(67:67:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_65\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (585:713:1022)(585:713:1022))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (727:857:1273)(727:857:1273))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:196)(67:67:196))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_66\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (595:768:1077)(595:768:1077))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (679:840:1256)(679:840:1256))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (207:207:399)(207:207:399))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_67\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_1\/Mcount_baudtxcount_xor\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (609:737:1043)(609:737:1043))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (824:954:1434)(824:954:1434))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:196)(67:67:196))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (619:792:1098)(619:792:1098))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (776:937:1417)(776:937:1417))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (207:207:399)(207:207:399))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_63\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/baudtxcount\<7\>\/uart_1\/baudtxcount\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/baudtxcount\<7\>\/uart_1\/baudtxcount\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (482:631:876)(482:631:876))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (669:835:1239)(669:835:1239))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (209:209:369)(209:209:369))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_68\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (486:635:880)(486:635:880))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (670:827:1231)(670:827:1231))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_1\/Mcount_baudtxcount_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:195)(67:67:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_69\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (165:165:358)(165:165:358))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_70\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (180:180:398)(180:180:398))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_71\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3499:3640:5544)(3499:3640:5544))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (467:467:862)(467:467:862))
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR0 (477:477:825)(477:477:825))
          (PORT ADR3 (102:102:234)(102:102:234))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3512:3654:5558)(3512:3654:5558))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_2)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (464:464:840)(464:464:840))
          (PORT ADR0 (341:341:608)(341:341:608))
          (PORT ADR5 (396:396:733)(396:396:733))
          (PORT ADR3 (220:220:540)(220:220:540))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3544:3688:5592)(3544:3688:5592))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (454:454:823)(454:454:823))
          (PORT ADR0 (355:355:619)(355:355:619))
          (PORT ADR2 (395:395:701)(395:395:701))
          (PORT ADR1 (235:235:454)(235:235:454))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3523:3677:5581)(3523:3677:5581))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (644:644:1053)(644:644:1053))
          (PORT ADR2 (464:464:839)(464:464:839))
          (PORT ADR3 (214:214:436)(214:214:436))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_310\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/baudtxcount\<3\>\/uart_1\/baudtxcount\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (386:535:716)(386:535:716))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (573:739:1079)(573:739:1079))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (209:209:369)(209:209:369))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_72\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_1\/Mcount_baudtxcount_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (260:260:469)(260:260:469))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_73\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (392:520:701)(392:520:701))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (612:742:1082)(612:742:1082))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:193)(64:64:193))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_74\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (402:575:756)(402:575:756))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (564:725:1065)(564:725:1065))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/Mcount_baudtxcount_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (204:204:396)(204:204:396))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_12\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_xor\<20\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (953:1126:1598)(953:1126:1598))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (748:909:1277)(748:909:1277))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<20\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (856:856:1372)(856:856:1372))
          (PORT ADR5 (629:629:1056)(629:629:1056))
          (PORT ADR4 (212:212:404)(212:212:404))
          (PORT ADR0 (1054:1054:1675)(1054:1054:1675))
          (PORT ADR3 (243:243:513)(243:243:513))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<3\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<3\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<3\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<3\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (259:259:478)(259:259:478))
          (PORT ADR4 (300:300:620)(300:300:620))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (230:230:544)(230:230:544))
          (PORT ADR1 (332:332:594)(332:332:594))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (258:258:477)(258:258:477))
          (PORT ADR3 (222:222:464)(222:222:464))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (138:138:319)(138:138:319))
          (PORT ADR3 (200:200:425)(200:200:425))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H\<2\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H\<2\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (779:928:1264)(779:928:1264))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (858:1024:1456)(858:1024:1456))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (468:468:763)(468:468:763))
          (PORT ADR1 (707:707:1153)(707:707:1153))
          (PORT ADR4 (487:487:804)(487:487:804))
          (PORT ADR0 (411:411:720)(411:411:720))
          (PORT ADR2 (268:268:472)(268:268:472))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (783:932:1268)(783:932:1268))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (859:1016:1448)(859:1016:1448))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (509:509:830)(509:509:830))
          (PORT ADR5 (506:506:860)(506:506:860))
          (PORT ADR3 (551:551:876)(551:551:876))
          (PORT ADR2 (305:305:544)(305:305:544))
          (PORT ADR1 (255:255:434)(255:255:434))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (785:913:1249)(785:913:1249))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (897:1027:1459)(897:1027:1459))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (563:563:914)(563:563:914))
          (PORT ADR5 (457:457:809)(457:457:809))
          (PORT ADR0 (791:791:1241)(791:791:1241))
          (PORT ADR2 (307:307:603)(307:307:603))
          (PORT ADR1 (358:358:624)(358:358:624))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (577:577:919)(577:577:919))
          (PORT ADR4 (555:555:961)(555:555:961))
          (PORT ADR0 (678:678:1083)(678:678:1083))
          (PORT ADR5 (384:384:729)(384:384:729))
          (PORT ADR1 (255:255:444)(255:255:444))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (806:955:1318)(806:955:1318))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (789:955:1279)(789:955:1279))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (488:488:783)(488:488:783))
          (PORT ADR1 (707:707:1153)(707:707:1153))
          (PORT ADR4 (633:633:1052)(633:633:1052))
          (PORT ADR0 (411:411:720)(411:411:720))
          (PORT ADR2 (270:270:474)(270:270:474))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (810:959:1322)(810:959:1322))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (790:947:1271)(790:947:1271))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (529:529:850)(529:529:850))
          (PORT ADR3 (578:578:958)(578:578:958))
          (PORT ADR5 (637:637:1077)(637:637:1077))
          (PORT ADR2 (305:305:544)(305:305:544))
          (PORT ADR1 (255:255:434)(255:255:434))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (812:940:1303)(812:940:1303))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (828:958:1282)(828:958:1282))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (641:641:1030)(641:641:1030))
          (PORT ADR5 (457:457:809)(457:457:809))
          (PORT ADR3 (671:671:1126)(671:671:1126))
          (PORT ADR0 (386:386:703)(386:386:703))
          (PORT ADR4 (544:544:986)(544:544:986))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (822:995:1358)(822:995:1358))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (780:941:1265)(780:941:1265))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (577:577:940)(577:577:940))
          (PORT ADR2 (589:589:996)(589:589:996))
          (PORT ADR4 (628:628:1079)(628:628:1079))
          (PORT ADR0 (612:612:1074)(612:612:1074))
          (PORT ADR1 (255:255:444)(255:255:444))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<15\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<15\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<15\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<15\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (259:259:478)(259:259:478))
          (PORT ADR3 (214:214:443)(214:214:443))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (230:230:544)(230:230:544))
          (PORT ADR1 (340:340:622)(340:340:622))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (258:258:477)(258:258:477))
          (PORT ADR3 (230:230:492)(230:230:492))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (138:138:319)(138:138:319))
          (PORT ADR3 (208:208:453)(208:208:453))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/diff\<18\>\/DUV\/interpol4x_LmR\/diff\<18\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/diff\<18\>\/DUV\/interpol4x_LmR\/diff\<18\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/diff\<18\>\/DUV\/interpol4x_LmR\/diff\<18\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_xor\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (184:184:392)(184:184:392))
          (PORT ADR2 (282:282:506)(282:282:506))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (244:244:482)(244:244:482))
          (PORT ADR5 (125:125:310)(125:125:310))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (138:138:319)(138:138:319))
          (PORT ADR3 (200:200:425)(200:200:425))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<11\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<11\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<11\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<11\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (286:286:505)(286:286:505))
          (PORT ADR3 (206:206:415)(206:206:415))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (80:80:82)(80:80:82))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (230:230:544)(230:230:544))
          (PORT ADR1 (332:332:594)(332:332:594))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (258:258:477)(258:258:477))
          (PORT ADR3 (222:222:464)(222:222:464))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (138:138:319)(138:138:319))
          (PORT ADR3 (200:200:425)(200:200:425))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (1368:1517:2261)(1368:1517:2261))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (805:962:1379)(805:962:1379))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_xor\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (3231:3231:5206)(3231:3231:5206))
          (PORT ADR1 (3592:3592:5714)(3592:3592:5714))
          (PORT ADR3 (573:573:963)(573:573:963))
          (PORT ADR0 (746:746:1285)(746:746:1285))
          (PORT ADR5 (3239:3239:5203)(3239:3239:5203))
          (PORT ADR4 (4893:4893:7844)(4893:4893:7844))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (1370:1498:2242)(1370:1498:2242))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (843:973:1390)(843:973:1390))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (3288:3288:5352)(3288:3288:5352))
          (PORT ADR0 (3600:3600:5760)(3600:3600:5760))
          (PORT ADR4 (493:493:882)(493:493:882))
          (PORT ADR3 (629:629:1109)(629:629:1109))
          (PORT ADR2 (3392:3392:5450)(3392:3392:5450))
          (PORT ADR5 (4891:4891:7834)(4891:4891:7834))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1380:1553:2297)(1380:1553:2297))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (795:956:1373)(795:956:1373))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Msub_temp_LmR_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (3080:3080:5018)(3080:3080:5018))
          (PORT ADR0 (3529:3529:5644)(3529:3529:5644))
          (PORT ADR2 (888:888:1536)(888:888:1536))
          (PORT ADR1 (919:919:1519)(919:919:1519))
          (PORT ADR3 (3457:3457:5527)(3457:3457:5527))
          (PORT ADR4 (4904:4904:7881)(4904:4904:7881))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<7\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<7\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<7\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<7\>\/DUV\/interpol4x_LmR\/Msub_diff_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (259:259:478)(259:259:478))
          (PORT ADR3 (206:206:415)(206:206:415))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (230:230:544)(230:230:544))
          (PORT ADR1 (359:359:621)(359:359:621))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (258:258:477)(258:258:477))
          (PORT ADR3 (222:222:464)(222:222:464))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LmR\/Msub_diff_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (138:138:319)(138:138:319))
          (PORT ADR3 (200:200:425)(200:200:425))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (827:976:1280)(827:976:1280))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (762:928:1296)(762:928:1296))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (520:520:827)(520:520:827))
          (PORT ADR5 (457:457:809)(457:457:809))
          (PORT ADR3 (644:644:1099)(644:644:1099))
          (PORT ADR0 (411:411:720)(411:411:720))
          (PORT ADR2 (270:270:474)(270:270:474))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (831:980:1284)(831:980:1284))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (763:920:1288)(763:920:1288))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (584:584:899)(584:584:899))
          (PORT ADR5 (611:611:1037)(611:611:1037))
          (PORT ADR2 (707:707:1138)(707:707:1138))
          (PORT ADR0 (385:385:694)(385:385:694))
          (PORT ADR1 (255:255:434)(255:255:434))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (833:961:1265)(833:961:1265))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (801:931:1299)(801:931:1299))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (504:504:818)(504:504:818))
          (PORT ADR5 (457:457:809)(457:457:809))
          (PORT ADR1 (764:764:1284)(764:764:1284))
          (PORT ADR2 (307:307:603)(307:307:603))
          (PORT ADR0 (605:605:1074)(605:605:1074))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (843:1016:1320)(843:1016:1320))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (753:914:1282)(753:914:1282))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (515:515:854)(515:515:854))
          (PORT ADR2 (589:589:996)(589:589:996))
          (PORT ADR5 (556:556:950)(556:556:950))
          (PORT ADR3 (243:243:513)(243:243:513))
          (PORT ADR1 (255:255:444)(255:255:444))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (821:970:1340)(821:970:1340))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (773:939:1366)(773:939:1366))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (671:671:1083)(671:671:1083))
          (PORT ADR5 (457:457:809)(457:457:809))
          (PORT ADR1 (935:935:1492)(935:935:1492))
          (PORT ADR0 (411:411:720)(411:411:720))
          (PORT ADR2 (267:267:471)(267:267:471))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (825:974:1344)(825:974:1344))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (774:931:1358)(774:931:1358))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (735:735:1155)(735:735:1155))
          (PORT ADR5 (506:506:860)(506:506:860))
          (PORT ADR4 (726:726:1215)(726:726:1215))
          (PORT ADR2 (305:305:544)(305:305:544))
          (PORT ADR1 (255:255:434)(255:255:434))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (827:955:1325)(827:955:1325))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (812:942:1369)(812:942:1369))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (709:709:1157)(709:709:1157))
          (PORT ADR5 (457:457:809)(457:457:809))
          (PORT ADR4 (714:714:1204)(714:714:1204))
          (PORT ADR2 (307:307:603)(307:307:603))
          (PORT ADR0 (611:611:1080)(611:611:1080))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (837:1010:1380)(837:1010:1380))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (764:925:1352)(764:925:1352))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (666:666:1110)(666:666:1110))
          (PORT ADR2 (589:589:996)(589:589:996))
          (PORT ADR0 (933:933:1504)(933:933:1504))
          (PORT ADR3 (243:243:513)(243:243:513))
          (PORT ADR1 (255:255:444)(255:255:444))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (910:1059:1491)(910:1059:1491))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (810:976:1343)(810:976:1343))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (627:627:1024)(627:627:1024))
          (PORT ADR3 (794:794:1251)(794:794:1251))
          (PORT ADR4 (762:762:1257)(762:762:1257))
          (PORT ADR0 (411:411:720)(411:411:720))
          (PORT ADR2 (268:268:472)(268:268:472))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (914:1063:1495)(914:1063:1495))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (811:968:1335)(811:968:1335))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (627:627:1024)(627:627:1024))
          (PORT ADR0 (877:877:1387)(877:877:1387))
          (PORT ADR4 (746:746:1247)(746:746:1247))
          (PORT ADR2 (305:305:544)(305:305:544))
          (PORT ADR1 (255:255:434)(255:255:434))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (916:1044:1476)(916:1044:1476))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (849:979:1346)(849:979:1346))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (780:780:1271)(780:780:1271))
          (PORT ADR5 (634:634:1031)(634:634:1031))
          (PORT ADR3 (800:800:1331)(800:800:1331))
          (PORT ADR0 (386:386:703)(386:386:703))
          (PORT ADR4 (291:291:522)(291:291:522))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (926:1099:1531)(926:1099:1531))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (801:962:1329)(801:962:1329))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (716:716:1181)(716:716:1181))
          (PORT ADR5 (554:554:893)(554:554:893))
          (PORT ADR4 (757:757:1284)(757:757:1284))
          (PORT ADR0 (471:471:848)(471:471:848))
          (PORT ADR1 (257:257:446)(257:257:446))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H\<2\>\/DUV\/block_48kHz\/seqmult_LpR\/reg_H\<2\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1715:1864:2681)(1715:1864:2681))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (862:1028:1483)(862:1028:1483))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1185:1185:1864)(1185:1185:1864))
          (PORT ADR0 (736:736:1240)(736:736:1240))
          (PORT ADR3 (1082:1082:1777)(1082:1082:1777))
          (PORT ADR2 (363:363:670)(363:363:670))
          (PORT ADR1 (461:461:759)(461:461:759))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1719:1868:2685)(1719:1868:2685))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (863:1020:1475)(863:1020:1475))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1226:1226:1931)(1226:1226:1931))
          (PORT ADR0 (588:588:1042)(588:588:1042))
          (PORT ADR3 (1115:1115:1777)(1115:1115:1777))
          (PORT ADR2 (305:305:544)(305:305:544))
          (PORT ADR1 (254:254:433)(254:254:433))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1721:1849:2666)(1721:1849:2666))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (901:1031:1486)(901:1031:1486))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1280:1280:2015)(1280:1280:2015))
          (PORT ADR0 (705:705:1217)(705:705:1217))
          (PORT ADR4 (1035:1035:1696)(1035:1035:1696))
          (PORT ADR2 (307:307:603)(307:307:603))
          (PORT ADR1 (362:362:628)(362:362:628))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1274:1274:2021)(1274:1274:2021))
          (PORT ADR5 (433:433:782)(433:433:782))
          (PORT ADR4 (1046:1046:1732)(1046:1046:1732))
          (PORT ADR0 (402:402:712)(402:402:712))
          (PORT ADR1 (255:255:444)(255:255:444))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3349:3490:5292)(3349:3490:5292))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>19)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (411:411:770)(411:411:770))
          (PORT ADR3 (532:532:950)(532:532:950))
          (PORT ADR5 (26:26:128)(26:26:128))
          (PORT ADR1 (265:265:460)(265:265:460))
          (PORT ADR0 (651:651:1053)(651:651:1053))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3362:3504:5306)(3362:3504:5306))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_xor\<0\>_18)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>18)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (288:288:561)(288:288:561))
          (PORT ADR0 (350:350:617)(350:350:617))
          (PORT ADR2 (602:602:1035)(602:602:1035))
          (PORT ADR4 (59:59:194)(59:59:194))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3394:3538:5340)(3394:3538:5340))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>17)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (390:390:720)(390:390:720))
          (PORT ADR0 (364:364:628)(364:364:628))
          (PORT ADR1 (664:664:1169)(664:664:1169))
          (PORT ADR4 (166:166:358)(166:166:358))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3373:3527:5329)(3373:3527:5329))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>16)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (318:318:612)(318:318:612))
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR1 (667:667:1121)(667:667:1121))
          (PORT ADR3 (221:221:407)(221:221:407))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3464:3605:5483)(3464:3605:5483))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (375:375:672)(375:375:672))
          (PORT ADR4 (196:196:377)(196:196:377))
          (PORT ADR2 (367:367:663)(367:367:663))
          (PORT ADR5 (200:200:501)(200:200:501))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3477:3619:5497)(3477:3619:5497))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_10)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>10)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (405:405:765)(405:405:765))
          (PORT ADR0 (341:341:608)(341:341:608))
          (PORT ADR5 (250:250:518)(250:250:518))
          (PORT ADR3 (240:240:519)(240:240:519))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3509:3653:5531)(3509:3653:5531))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>9)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (515:515:897)(515:515:897))
          (PORT ADR5 (116:116:347)(116:116:347))
          (PORT ADR0 (565:565:969)(565:565:969))
          (PORT ADR4 (69:69:197)(69:69:197))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3488:3642:5520)(3488:3642:5520))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>8)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (584:584:977)(584:584:977))
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR4 (407:407:779)(407:407:779))
          (PORT ADR3 (317:317:567)(317:317:567))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1747:1896:2687)(1747:1896:2687))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (953:1119:1636)(953:1119:1636))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1210:1210:1897)(1210:1210:1897))
          (PORT ADR2 (651:651:1109)(651:651:1109))
          (PORT ADR3 (967:967:1598)(967:967:1598))
          (PORT ADR0 (411:411:720)(411:411:720))
          (PORT ADR1 (463:463:761)(463:463:761))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1751:1900:2691)(1751:1900:2691))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (954:1111:1628)(954:1111:1628))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1165:1165:1832)(1165:1165:1832))
          (PORT ADR0 (588:588:1042)(588:588:1042))
          (PORT ADR3 (1000:1000:1598)(1000:1000:1598))
          (PORT ADR2 (305:305:544)(305:305:544))
          (PORT ADR1 (254:254:433)(254:254:433))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1753:1881:2672)(1753:1881:2672))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (992:1122:1639)(992:1122:1639))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1397:1397:2179)(1397:1397:2179))
          (PORT ADR1 (716:716:1265)(716:716:1265))
          (PORT ADR4 (920:920:1517)(920:920:1517))
          (PORT ADR2 (307:307:603)(307:307:603))
          (PORT ADR5 (127:127:293)(127:127:293))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1763:1936:2727)(1763:1936:2727))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (944:1105:1622)(944:1105:1622))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1297:1297:2019)(1297:1297:2019))
          (PORT ADR0 (721:721:1226)(721:721:1226))
          (PORT ADR5 (879:879:1449)(879:879:1449))
          (PORT ADR3 (243:243:513)(243:243:513))
          (PORT ADR1 (255:255:444)(255:255:444))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3368:3509:5323)(3368:3509:5323))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>15)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (618:618:1046)(618:618:1046))
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR4 (348:348:686)(348:348:686))
          (PORT ADR3 (211:211:419)(211:211:419))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3381:3523:5337)(3381:3523:5337))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_14)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>14)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (569:569:926)(569:569:926))
          (PORT ADR4 (79:79:208)(79:79:208))
          (PORT ADR3 (398:398:828)(398:398:828))
          (PORT ADR1 (229:229:414)(229:229:414))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3413:3557:5371)(3413:3557:5371))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>13)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (633:633:1034)(633:633:1034))
          (PORT ADR4 (76:76:198)(76:76:198))
          (PORT ADR3 (406:406:760)(406:406:760))
          (PORT ADR1 (237:237:456)(237:237:456))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3392:3546:5360)(3392:3546:5360))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>12)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (626:626:1044)(626:626:1044))
          (PORT ADR5 (26:26:128)(26:26:128))
          (PORT ADR3 (331:331:639)(331:331:639))
          (PORT ADR1 (237:237:405)(237:237:405))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3395:3536:5376)(3395:3536:5376))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>7)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (537:537:924)(537:537:924))
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR3 (366:366:694)(366:366:694))
          (PORT ADR4 (305:305:627)(305:305:627))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3408:3550:5390)(3408:3550:5390))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_6)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>6)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (287:287:560)(287:287:560))
          (PORT ADR4 (66:66:195)(66:66:195))
          (PORT ADR3 (364:364:751)(364:364:751))
          (PORT ADR1 (336:336:600)(336:336:600))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3440:3584:5424)(3440:3584:5424))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>5)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (390:390:720)(390:390:720))
          (PORT ADR0 (355:355:619)(355:355:619))
          (PORT ADR5 (273:273:551)(273:273:551))
          (PORT ADR4 (69:69:197)(69:69:197))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/phasereg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3419:3573:5413)(3419:3573:5413))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_lut\<0\>4)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (318:318:612)(318:318:612))
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR3 (310:310:596)(310:310:596))
          (PORT ADR1 (372:372:616)(372:372:616))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1482:1631:2308)(1482:1631:2308))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (823:989:1437)(823:989:1437))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1066:1066:1684)(1066:1066:1684))
          (PORT ADR2 (507:507:874)(507:507:874))
          (PORT ADR1 (1258:1258:1994)(1258:1258:1994))
          (PORT ADR3 (242:242:505)(242:242:505))
          (PORT ADR0 (389:389:662)(389:389:662))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1486:1635:2312)(1486:1635:2312))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (824:981:1429)(824:981:1429))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (80:80:82)(80:80:82))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1050:1050:1674)(1050:1050:1674))
          (PORT ADR2 (508:508:892)(508:508:892))
          (PORT ADR3 (1237:1237:1981)(1237:1237:1981))
          (PORT ADR0 (385:385:694)(385:385:694))
          (PORT ADR1 (254:254:433)(254:254:433))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1488:1616:2293)(1488:1616:2293))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (862:992:1440)(862:992:1440))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1104:1104:1758)(1104:1104:1758))
          (PORT ADR0 (588:588:1050)(588:588:1050))
          (PORT ADR4 (1049:1049:1718)(1049:1049:1718))
          (PORT ADR2 (307:307:603)(307:307:603))
          (PORT ADR5 (182:182:348)(182:182:348))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1498:1671:2348)(1498:1671:2348))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (814:975:1423)(814:975:1423))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1098:1098:1764)(1098:1098:1764))
          (PORT ADR1 (632:632:1068)(632:632:1068))
          (PORT ADR5 (1008:1008:1650)(1008:1008:1650))
          (PORT ADR0 (402:402:712)(402:402:712))
          (PORT ADR2 (259:259:480)(259:259:480))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (1483:1632:2279)(1483:1632:2279))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (734:891:1257)(734:891:1257))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_xor\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (924:924:1451)(924:924:1451))
          (PORT ADR5 (406:406:774)(406:406:774))
          (PORT ADR1 (602:602:921)(602:602:921))
          (PORT ADR2 (1267:1267:2010)(1267:1267:2010))
          (PORT ADR0 (385:385:694)(385:385:694))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (1485:1613:2260)(1485:1613:2260))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (772:902:1268)(772:902:1268))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (978:978:1535)(978:978:1535))
          (PORT ADR0 (638:638:1121)(638:638:1121))
          (PORT ADR4 (1157:1157:1890)(1157:1157:1890))
          (PORT ADR2 (307:307:603)(307:307:603))
          (PORT ADR5 (119:119:285)(119:119:285))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1495:1668:2315)(1495:1668:2315))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (724:885:1251)(724:885:1251))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (972:972:1541)(972:972:1541))
          (PORT ADR2 (491:491:903)(491:491:903))
          (PORT ADR5 (1116:1116:1822)(1116:1116:1822))
          (PORT ADR0 (402:402:712)(402:402:712))
          (PORT ADR1 (246:246:435)(246:246:435))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (335:335:592)(335:335:592))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_213\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/dds_19\/Maccum_phase_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_19\/Maccum_phase_lut\<10\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (200:200:405)(200:200:405))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_27\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (210:210:408)(210:210:408))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_214\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_19\/Maccum_phase_lut\<8\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (256:256:522)(256:256:522))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_28\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1606:1755:2496)(1606:1755:2496))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (856:1022:1475)(856:1022:1475))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1056:1056:1659)(1056:1056:1659))
          (PORT ADR2 (678:678:1136)(678:678:1136))
          (PORT ADR4 (935:935:1533)(935:935:1533))
          (PORT ADR3 (263:263:526)(263:263:526))
          (PORT ADR0 (416:416:689)(416:416:689))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1610:1759:2500)(1610:1759:2500))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (857:1014:1467)(857:1014:1467))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1097:1097:1726)(1097:1097:1726))
          (PORT ADR0 (642:642:1096)(642:642:1096))
          (PORT ADR3 (1105:1105:1767)(1105:1105:1767))
          (PORT ADR2 (326:326:565)(326:326:565))
          (PORT ADR1 (254:254:433)(254:254:433))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1612:1740:2481)(1612:1740:2481))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (895:1025:1478)(895:1025:1478))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1151:1151:1810)(1151:1151:1810))
          (PORT ADR0 (642:642:1104)(642:642:1104))
          (PORT ADR1 (1258:1258:2056)(1258:1258:2056))
          (PORT ADR2 (328:328:624)(328:328:624))
          (PORT ADR4 (539:539:958)(539:539:958))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1622:1795:2536)(1622:1795:2536))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (847:1008:1461)(847:1008:1461))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1145:1145:1816)(1145:1145:1816))
          (PORT ADR5 (428:428:777)(428:428:777))
          (PORT ADR4 (930:930:1560)(930:930:1560))
          (PORT ADR0 (423:423:733)(423:423:733))
          (PORT ADR1 (250:250:439)(250:250:439))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (331:331:588)(331:331:588))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_215\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/dds_19\/Maccum_phase_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_19\/Maccum_phase_lut\<6\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (200:200:405)(200:200:405))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_29\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (210:210:408)(210:210:408))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_216\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_19\/Maccum_phase_lut\<4\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (307:307:592)(307:307:592))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_30\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (331:331:588)(331:331:588))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_217\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/dds_19\/Maccum_phase_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_19\/Maccum_phase_lut\<2\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (200:200:405)(200:200:405))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_31\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (210:210:408)(210:210:408))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_218\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_19\/Maccum_phase_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (307:307:592)(307:307:592))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_32\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (337:337:594)(337:337:594))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_211\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/dds_19\/Maccum_phase_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_19\/Maccum_phase_lut\<14\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (211:211:416)(211:211:416))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_25\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_19\/Maccum_phase_lut\<13\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (221:221:419)(221:221:419))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_26\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (269:269:535)(269:269:535))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_212\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/dds_19\/Maccum_phase_xor\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_19\/phase_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (985:1119:1636)(985:1119:1636))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2571:2715:4038)(2571:2715:4038))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_19\/phase\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (79:79:201)(79:79:201))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (315:315:600)(315:315:600))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_210\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd3_cy\<9\>\/Mmult_n0132_Madd3_cy\<9\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd3_cy\<9\>\/Mmult_n0132_Madd3_cy\<9\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd3_cy\<9\>\/Mmult_n0132_Madd3_cy\<9\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd3_cy\<9\>\/Mmult_n0132_Madd3_cy\<9\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd3_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1144:1144:1894)(1144:1144:1894))
          (PORT ADR4 (624:624:1006)(624:624:1006))
          (PORT ADR3 (891:891:1543)(891:891:1543))
          (PORT ADR1 (702:702:1095)(702:702:1095))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<4\>_x_test440Hz\<5\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1144:1144:1894)(1144:1144:1894))
          (PORT ADR4 (624:624:1006)(624:624:1006))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd3_cy\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd3_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (954:954:1582)(954:954:1582))
          (PORT ADR3 (688:688:1078)(688:688:1078))
          (PORT ADR4 (845:845:1494)(845:845:1494))
          (PORT ADR1 (676:676:1052)(676:676:1052))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<3\>_x_test440Hz\<5\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (954:954:1582)(954:954:1582))
          (PORT ADR3 (688:688:1078)(688:688:1078))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd3_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1036:1036:1774)(1036:1036:1774))
          (PORT ADR4 (608:608:997)(608:608:997))
          (PORT ADR3 (1496:1496:2273)(1496:1496:2273))
          (PORT ADR2 (605:605:998)(605:605:998))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<2\>_x_test440Hz\<5\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1036:1036:1774)(1036:1036:1774))
          (PORT ADR4 (608:608:997)(608:608:997))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd3_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1625:1625:2433)(1625:1625:2433))
          (PORT ADR0 (815:815:1285)(815:815:1285))
          (PORT ADR4 (1344:1344:2079)(1344:1344:2079))
          (PORT ADR3 (541:541:908)(541:541:908))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<1\>_x_test440Hz\<5\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1625:1625:2433)(1625:1625:2433))
          (PORT ADR0 (815:815:1285)(815:815:1285))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd1_cy\<13\>\/Mmult_n0132_Madd1_cy\<13\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd1_cy\<13\>\/Mmult_n0132_Madd1_cy\<13\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd1_cy\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE PhysOnlyGnd\.B6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<7\>_x_test440Hz\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1068:1068:1663)(1068:1068:1663))
          (PORT ADR4 (325:325:619)(325:325:619))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_26\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd4_cy\<6\>\/Mmult_n0132_Madd4_cy\<6\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd4_cy\<6\>\/Mmult_n0132_Madd4_cy\<6\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd4_cy\<6\>\/Mmult_n0132_Madd4_cy\<6\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd4_cy\<6\>\/Mmult_n0132_Madd4_cy\<6\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd4_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (281:281:521)(281:281:521))
          (PORT ADR4 (199:199:442)(199:199:442))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd4_cy\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd4_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (160:160:362)(160:160:362))
          (PORT ADR2 (397:397:717)(397:397:717))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd4_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (263:263:522)(263:263:522))
          (PORT ADR2 (383:383:728)(383:383:728))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd4_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1332:1332:2051)(1332:1332:2051))
          (PORT ADR2 (685:685:1051)(685:685:1051))
          (PORT ADR5 (325:325:658)(325:325:658))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd1_cy\<12\>\/Mmult_n0132_Madd1_cy\<12\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd1_cy\<12\>\/Mmult_n0132_Madd1_cy\<12\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd1_cy\<12\>\/Mmult_n0132_Madd1_cy\<12\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd1_cy\<12\>\/Mmult_n0132_Madd1_cy\<12\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<7\>_x_test440Hz\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1050:1050:1672)(1050:1050:1672))
          (PORT ADR3 (374:374:671)(374:374:671))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_25\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd1_cy\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<7\>_x_test440Hz\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1089:1089:1709)(1089:1089:1709))
          (PORT ADR2 (429:429:733)(429:429:733))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_24\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<7\>_x_test440Hz\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1019:1019:1626)(1019:1019:1626))
          (PORT ADR0 (485:485:851)(485:485:851))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_23\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<7\>_x_test440Hz\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1005:1005:1599)(1005:1005:1599))
          (PORT ADR3 (435:435:781)(435:435:781))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_22\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd3_cy\<12\>\/Mmult_n0132_Madd3_cy\<12\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd3_cy\<12\>\/Mmult_n0132_Madd3_cy\<12\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd3_cy\<12\>\/Mmult_n0132_Madd3_cy\<12\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd3_cy\<12\>\/Mmult_n0132_Madd3_cy\<12\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE PhysOnlyGnd\.D6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd3_cy\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<6\>_x_test440Hz\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (895:895:1560)(895:895:1560))
          (PORT ADR1 (641:641:996)(641:641:996))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_32\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd3_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (949:949:1644)(949:949:1644))
          (PORT ADR0 (643:643:1036)(643:643:1036))
          (PORT ADR4 (785:785:1352)(785:785:1352))
          (PORT ADR2 (570:570:942)(570:570:942))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<6\>_x_test440Hz\<5\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (949:949:1644)(949:949:1644))
          (PORT ADR0 (643:643:1036)(643:643:1036))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd3_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (968:968:1595)(968:968:1595))
          (PORT ADR2 (543:543:876)(543:543:876))
          (PORT ADR4 (837:837:1468)(837:837:1468))
          (PORT ADR3 (506:506:852)(506:506:852))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<5\>_x_test440Hz\<5\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (968:968:1595)(968:968:1595))
          (PORT ADR2 (543:543:876)(543:543:876))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd1_cy\<8\>\/Mmult_n0132_Madd1_cy\<8\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd1_cy\<8\>\/Mmult_n0132_Madd1_cy\<8\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd1_cy\<8\>\/Mmult_n0132_Madd1_cy\<8\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd1_cy\<8\>\/Mmult_n0132_Madd1_cy\<8\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd1_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1150:1150:1711)(1150:1150:1711))
          (PORT ADR0 (620:620:991)(620:620:991))
          (PORT ADR2 (1113:1113:1796)(1113:1113:1796))
          (PORT ADR4 (460:460:804)(460:460:804))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<6\>_x_test440Hz\<2\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1150:1150:1711)(1150:1150:1711))
          (PORT ADR0 (620:620:991)(620:620:991))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd1_cy\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd1_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (846:846:1329)(846:846:1329))
          (PORT ADR3 (481:481:894)(481:481:894))
          (PORT ADR2 (1114:1114:1764)(1114:1114:1764))
          (PORT ADR0 (518:518:892)(518:518:892))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<5\>_x_test440Hz\<2\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (846:846:1329)(846:846:1329))
          (PORT ADR3 (481:481:894)(481:481:894))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd1_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1139:1139:1760)(1139:1139:1760))
          (PORT ADR1 (476:476:829)(476:476:829))
          (PORT ADR2 (930:930:1424)(930:930:1424))
          (PORT ADR3 (479:479:857)(479:479:857))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<4\>_x_test440Hz\<2\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1139:1139:1760)(1139:1139:1760))
          (PORT ADR1 (476:476:829)(476:476:829))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd1_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1008:1008:1498)(1008:1008:1498))
          (PORT ADR2 (388:388:693)(388:388:693))
          (PORT ADR3 (884:884:1380)(884:884:1380))
          (PORT ADR4 (406:406:748)(406:406:748))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<3\>_x_test440Hz\<2\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1008:1008:1498)(1008:1008:1498))
          (PORT ADR2 (388:388:693)(388:388:693))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd3_cy\<5\>\/Mmult_n0132_Madd3_cy\<5\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd3_cy\<5\>\/Mmult_n0132_Madd3_cy\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd3_cy\<5\>\/Mmult_n0132_Madd3_cy\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd3_cy\<5\>\/Mmult_n0132_Madd3_cy\<5\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd3_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1400:1400:2156)(1400:1400:2156))
          (PORT ADR2 (713:713:1110)(713:713:1110))
          (PORT ADR1 (1234:1234:2035)(1234:1234:2035))
          (PORT ADR4 (604:604:940)(604:604:940))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<0\>_x_test440Hz\<5\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1400:1400:2156)(1400:1400:2156))
          (PORT ADR2 (713:713:1110)(713:713:1110))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd3_cy\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd3_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (865:865:1526)(865:865:1526))
          (PORT ADR3 (787:787:1200)(787:787:1200))
          (PORT ADR1 (1035:1035:1715)(1035:1035:1715))
          (PORT ADR2 (569:569:884)(569:569:884))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<2\>_x_test440Hz\<2\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (865:865:1526)(865:865:1526))
          (PORT ADR3 (787:787:1200)(787:787:1200))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd3_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1333:1333:2055)(1333:1333:2055))
          (PORT ADR2 (690:690:1131)(690:690:1131))
          (PORT ADR3 (919:919:1610)(919:919:1610))
          (PORT ADR1 (626:626:1030)(626:626:1030))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<1\>_x_test440Hz\<2\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1333:1333:2055)(1333:1333:2055))
          (PORT ADR2 (690:690:1131)(690:690:1131))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd3_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1536:1536:2318)(1536:1536:2318))
          (PORT ADR2 (669:669:1071)(669:669:1071))
          (PORT ADR4 (1344:1344:2091)(1344:1344:2091))
          (PORT ADR0 (795:795:1219)(795:795:1219))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<0\>_x_test440Hz\<2\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1536:1536:2318)(1536:1536:2318))
          (PORT ADR2 (669:669:1071)(669:669:1071))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd5_cy\<3\>\/Mmult_n0132_Madd5_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd5_cy\<3\>\/Mmult_n0132_Madd5_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd5_cy\<3\>\/Mmult_n0132_Madd5_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd5_cy\<3\>\/Mmult_n0132_Madd5_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (923:923:1440)(923:923:1440))
          (PORT ADR1 (403:403:663)(403:403:663))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_6\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd5_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1104:1104:1752)(1104:1104:1752))
          (PORT ADR1 (377:377:620)(377:377:620))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_5\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (815:815:1280)(815:815:1280))
          (PORT ADR2 (306:306:566)(306:306:566))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_4\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1004:1004:1529)(1004:1004:1529))
          (PORT ADR3 (242:242:476)(242:242:476))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_3\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd5_cy\<11\>\/Mmult_n0132_Madd5_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd5_cy\<11\>\/Mmult_n0132_Madd5_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd5_cy\<11\>\/Mmult_n0132_Madd5_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd5_cy\<11\>\/Mmult_n0132_Madd5_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (247:247:510)(247:247:510))
          (PORT ADR5 (230:230:496)(230:230:496))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd5_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (270:270:565)(270:270:565))
          (PORT ADR5 (230:230:496)(230:230:496))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (255:255:513)(255:255:513))
          (PORT ADR4 (175:175:404)(175:175:404))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (133:133:338)(133:133:338))
          (PORT ADR1 (358:358:647)(358:358:647))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd5_cy\<7\>\/Mmult_n0132_Madd5_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd5_cy\<7\>\/Mmult_n0132_Madd5_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd5_cy\<7\>\/Mmult_n0132_Madd5_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd5_cy\<7\>\/Mmult_n0132_Madd5_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (247:247:510)(247:247:510))
          (PORT ADR5 (230:230:496)(230:230:496))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd5_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (270:270:565)(270:270:565))
          (PORT ADR5 (230:230:496)(230:230:496))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<5\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (249:249:507)(249:249:507))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_8\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1282:1282:1983)(1282:1282:1983))
          (PORT ADR2 (382:382:667)(382:382:667))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_7\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (206:206:433)(206:206:433))
          (PORT ADR4 (274:274:505)(274:274:505))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_244\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (449:449:786)(449:449:786))
          (PORT ADR4 (258:258:495)(258:258:495))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_245\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (272:272:532)(272:272:532))
          (PORT ADR3 (312:312:579)(312:312:579))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_246\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (171:171:389)(171:171:389))
          (PORT ADR3 (306:306:585)(306:306:585))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_247\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (319:319:622)(319:319:622))
          (PORT ADR4 (400:400:728)(400:400:728))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_248\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (621:621:1066)(621:621:1066))
          (PORT ADR4 (384:384:718)(384:384:718))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_249\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (388:388:724)(388:388:724))
          (PORT ADR3 (438:438:802)(438:438:802))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_250\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (287:287:581)(287:287:581))
          (PORT ADR3 (432:432:808)(432:432:808))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_251\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd4_cy\<10\>\/Mmult_n0132_Madd4_cy\<10\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd4_cy\<10\>\/Mmult_n0132_Madd4_cy\<10\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd4_cy\<10\>\/Mmult_n0132_Madd4_cy\<10\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd4_cy\<10\>\/Mmult_n0132_Madd4_cy\<10\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd4_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (281:281:521)(281:281:521))
          (PORT ADR4 (199:199:442)(199:199:442))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd4_cy\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd4_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (160:160:362)(160:160:362))
          (PORT ADR2 (397:397:717)(397:397:717))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd4_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (282:282:571)(282:282:571))
          (PORT ADR2 (383:383:728)(383:383:728))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd4_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (214:214:459)(214:214:459))
          (PORT ADR4 (270:270:572)(270:270:572))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd4_cy\<13\>\/Mmult_n0132_Madd4_cy\<13\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd4_cy\<13\>\/Mmult_n0132_Madd4_cy\<13\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd4_cy\<13\>\/Mmult_n0132_Madd4_cy\<13\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd4_cy\<13\>\/Mmult_n0132_Madd4_cy\<13\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE PhysOnlyGnd\.D6LUT\.1)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd4_cy\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd3_cy\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (397:397:717)(397:397:717))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_36\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd_123_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (383:383:728)(383:383:728))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_35\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd4_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (214:214:459)(214:214:459))
          (PORT ADR4 (270:270:572)(270:270:572))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_153\/Mmult_n0132_Madd_153_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_153\/Mmult_n0132_Madd_153_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_153\/Mmult_n0132_Madd_153_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd_153\/Mmult_n0132_Madd_153_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd_15_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (318:318:645)(318:318:645))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd5_xor\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (270:270:565)(270:270:565))
          (PORT ADR3 (500:500:911)(500:500:911))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (255:255:513)(255:255:513))
          (PORT ADR4 (175:175:404)(175:175:404))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd5_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (133:133:338)(133:133:338))
          (PORT ADR1 (358:358:647)(358:358:647))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (475:475:812)(475:475:812))
          (PORT ADR4 (405:405:733)(405:405:733))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_240\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (463:463:812)(463:463:812))
          (PORT ADR4 (389:389:723)(389:389:723))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_241\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (180:180:385)(180:180:385))
          (PORT ADR3 (443:443:807)(443:443:807))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_242\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (360:360:625)(360:360:625))
          (PORT ADR3 (437:437:813)(437:437:813))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_243\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<9\>\/DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<9\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<9\>\/DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<9\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<9\>\/DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<9\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<9\>\/DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<9\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (794:794:1198)(794:794:1198))
          (PORT ADR5 (158:158:345)(158:158:345))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (474:474:774)(474:474:774))
          (PORT ADR2 (387:387:686)(387:387:686))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (484:484:777)(484:484:777))
          (PORT ADR0 (523:523:846)(523:523:846))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (431:431:704)(431:431:704))
          (PORT ADR1 (509:509:794)(509:509:794))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<17\>\/DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<17\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<17\>\/DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<17\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<17\>\/DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<17\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<17\>\/DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<17\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (793:793:1197)(793:793:1197))
          (PORT ADR4 (307:307:605)(307:307:605))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (474:474:774)(474:474:774))
          (PORT ADR5 (257:257:514)(257:257:514))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (484:484:777)(484:484:777))
          (PORT ADR5 (257:257:514)(257:257:514))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (431:431:704)(431:431:704))
          (PORT ADR3 (338:338:635)(338:338:635))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (860:1009:1449)(860:1009:1449))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1050:1216:1770)(1050:1216:1770))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (4338:4338:6882)(4338:4338:6882))
          (PORT ADR0 (3962:3962:6323)(3962:3962:6323))
          (PORT ADR5 (353:353:662)(353:353:662))
          (PORT ADR3 (361:361:667)(361:361:667))
          (PORT ADR4 (4155:4155:6599)(4155:4155:6599))
          (PORT ADR2 (4700:4700:7478)(4700:4700:7478))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (864:1013:1453)(864:1013:1453))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1051:1208:1762)(1051:1208:1762))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (4129:4129:6605)(4129:4129:6605))
          (PORT ADR3 (3826:3826:6108)(3826:3826:6108))
          (PORT ADR0 (668:668:1129)(668:668:1129))
          (PORT ADR5 (331:331:573)(331:331:573))
          (PORT ADR1 (4410:4410:6949)(4410:4410:6949))
          (PORT ADR2 (4712:4712:7486)(4712:4712:7486))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (866:994:1434)(866:994:1434))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1089:1219:1773)(1089:1219:1773))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (3986:3986:6426)(3986:3986:6426))
          (PORT ADR4 (3746:3746:6027)(3746:3746:6027))
          (PORT ADR1 (549:549:984)(549:549:984))
          (PORT ADR3 (387:387:685)(387:387:685))
          (PORT ADR0 (4418:4418:6995)(4418:4418:6995))
          (PORT ADR5 (4451:4451:7147)(4451:4451:7147))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (876:1049:1489)(876:1049:1489))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1041:1202:1756)(1041:1202:1756))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (4336:4336:6894)(4336:4336:6894))
          (PORT ADR4 (3757:3757:6063)(3757:3757:6063))
          (PORT ADR3 (686:686:1242)(686:686:1242))
          (PORT ADR2 (437:437:749)(437:437:749))
          (PORT ADR5 (4085:4085:6509)(4085:4085:6509))
          (PORT ADR1 (4785:4785:7609)(4785:4785:7609))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<18\>\/Madd_n0162_cy\<18\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<18\>\/Madd_n0162_cy\<18\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<18\>\/Madd_n0162_cy\<18\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<18\>\/Madd_n0162_cy\<18\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE PhysOnlyGnd\.D6LUT\.2)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Madd_n0162_cy\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (3994:3994:6386)(3994:3994:6386))
          (PORT ADR2 (4092:4092:6506)(4092:4092:6506))
          (PORT ADR0 (491:491:840)(491:491:840))
          (PORT ADR5 (304:304:562)(304:304:562))
          (PORT ADR4 (3910:3910:6270)(3910:3910:6270))
          (PORT ADR1 (4689:4689:7450)(4689:4689:7450))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (3914:3914:6305)(3914:3914:6305))
          (PORT ADR1 (4149:4149:6652)(4149:4149:6652))
          (PORT ADR5 (260:260:502)(260:260:502))
          (PORT ADR0 (536:536:909)(536:536:909))
          (PORT ADR3 (3964:3964:6354)(3964:3964:6354))
          (PORT ADR2 (4618:4618:7396)(4618:4618:7396))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (3711:3711:6030)(3711:3711:6030))
          (PORT ADR1 (4015:4015:6427)(4015:4015:6427))
          (PORT ADR5 (254:254:496)(254:254:496))
          (PORT ADR4 (350:350:660)(350:350:660))
          (PORT ADR0 (4117:4117:6559)(4117:4117:6559))
          (PORT ADR3 (4554:4554:7306)(4554:4554:7306))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/bittxcount_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (510:665:887)(510:665:887))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (437:578:761)(437:578:761))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/bittxcount\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (44:44:146)(44:44:146))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/bittxcount_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (509:664:886)(509:664:886))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (450:592:775)(450:592:775))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_1\/Mcount_bittxcount_xor\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/bittxcount\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (91:91:220)(91:91:220))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_59\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/bittxcount_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (512:646:868)(512:646:868))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (482:626:809)(482:626:809))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/bittxcount\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (97:97:219)(97:97:219))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_60\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/bittxcount_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (512:685:907)(512:685:907))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (461:615:798)(461:615:798))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/Mcount_bittxcount_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (753:753:1246)(753:753:1246))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_11\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<13\>\/DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<13\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<13\>\/DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<13\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<13\>\/DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<13\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<13\>\/DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<13\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (794:794:1198)(794:794:1198))
          (PORT ADR5 (158:158:345)(158:158:345))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (474:474:774)(474:474:774))
          (PORT ADR2 (387:387:686)(387:387:686))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (484:484:777)(484:484:777))
          (PORT ADR0 (523:523:846)(523:523:846))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (431:431:704)(431:431:704))
          (PORT ADR1 (452:452:772)(452:452:772))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT\<18\>\/DUV\/block_192kHz\/LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT\<18\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_xor\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (494:494:799)(494:494:799))
          (PORT ADR0 (592:592:1013)(592:592:1013))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (879:1028:1442)(879:1028:1442))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1147:1313:1931)(1147:1313:1931))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (4263:4263:6797)(4263:4263:6797))
          (PORT ADR5 (4589:4589:7340)(4589:4589:7340))
          (PORT ADR2 (289:289:508)(289:289:508))
          (PORT ADR3 (224:224:451)(224:224:451))
          (PORT ADR0 (4464:4464:7059)(4464:4464:7059))
          (PORT ADR1 (4939:4939:7811)(4939:4939:7811))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (883:1032:1446)(883:1032:1446))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1148:1305:1923)(1148:1305:1923))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (4247:4247:6787)(4247:4247:6787))
          (PORT ADR2 (4243:4243:6726)(4243:4243:6726))
          (PORT ADR3 (265:265:474)(265:265:474))
          (PORT ADR5 (130:130:296)(130:130:296))
          (PORT ADR0 (4329:4329:6872)(4329:4329:6872))
          (PORT ADR1 (4784:4784:7601)(4784:4784:7601))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (885:1013:1427)(885:1013:1427))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1186:1316:1934)(1186:1316:1934))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (4500:4500:7249)(4500:4500:7249))
          (PORT ADR5 (4092:4092:6538)(4092:4092:6538))
          (PORT ADR3 (234:234:471)(234:234:471))
          (PORT ADR2 (280:280:540)(280:280:540))
          (PORT ADR4 (4248:4248:6763)(4248:4248:6763))
          (PORT ADR0 (4792:4792:7647)(4792:4792:7647))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (4454:4454:7076)(4454:4454:7076))
          (PORT ADR3 (4678:4678:7497)(4678:4678:7497))
          (PORT ADR1 (368:368:636)(368:368:636))
          (PORT ADR5 (126:126:292)(126:126:292))
          (PORT ADR4 (4259:4259:6799)(4259:4259:6799))
          (PORT ADR2 (4692:4692:7487)(4692:4692:7487))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (592:592:989)(592:592:989))
          (PORT ADR4 (902:902:1516)(902:902:1516))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_200\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (472:472:841)(472:472:841))
          (PORT ADR4 (900:900:1500)(900:900:1500))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_201\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (692:692:1211)(692:692:1211))
          (PORT ADR3 (960:960:1590)(960:960:1590))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_202\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (491:491:805)(491:491:805))
          (PORT ADR3 (938:938:1551)(938:938:1551))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_203\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (445:445:834)(445:445:834))
          (PORT ADR3 (926:926:1560)(926:926:1560))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_177\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (517:517:886)(517:517:886))
          (PORT ADR3 (934:934:1677)(934:934:1677))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_178\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (541:541:890)(541:541:890))
          (PORT ADR4 (892:892:1522)(892:892:1522))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_179\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (552:552:924)(552:552:924))
          (PORT ADR1 (1061:1061:1731)(1061:1061:1731))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_180\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (565:565:962)(565:565:962))
          (PORT ADR4 (1054:1054:1732)(1054:1054:1732))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_196\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (80:80:82)(80:80:82))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (526:526:895)(526:526:895))
          (PORT ADR4 (1052:1052:1716)(1052:1052:1716))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_197\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (887:887:1488)(887:887:1488))
          (PORT ADR3 (1112:1112:1806)(1112:1112:1806))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_198\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (642:642:1060)(642:642:1060))
          (PORT ADR3 (1090:1090:1767)(1090:1090:1767))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_199\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (604:604:1043)(604:604:1043))
          (PORT ADR4 (927:927:1575)(927:927:1575))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_173\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (106:106:108)(106:106:108))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (546:546:915)(546:546:915))
          (PORT ADR4 (925:925:1559)(925:925:1559))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_174\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (343:343:617)(343:343:617))
          (PORT ADR3 (985:985:1649)(985:985:1649))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_175\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (512:512:826)(512:512:826))
          (PORT ADR4 (912:912:1540)(912:912:1540))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_176\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (276:276:492)(276:276:492))
          (PORT ADR4 (525:525:917)(525:525:917))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_236\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (446:446:783)(446:446:783))
          (PORT ADR4 (509:509:907)(509:509:907))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_237\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (163:163:356)(163:163:356))
          (PORT ADR3 (563:563:991)(563:563:991))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_238\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (171:171:389)(171:171:389))
          (PORT ADR3 (557:557:997)(557:557:997))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_239\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (592:592:989)(592:592:989))
          (PORT ADR4 (771:771:1288)(771:771:1288))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_204\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (472:472:841)(472:472:841))
          (PORT ADR4 (769:769:1272)(769:769:1272))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_205\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (322:322:596)(322:322:596))
          (PORT ADR3 (829:829:1362)(829:829:1362))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_206\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (495:495:809)(495:495:809))
          (PORT ADR3 (807:807:1323)(807:807:1323))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_207\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (565:565:962)(565:565:962))
          (PORT ADR4 (1169:1169:1911)(1169:1169:1911))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_192\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (472:472:841)(472:472:841))
          (PORT ADR4 (1167:1167:1895)(1167:1167:1895))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_193\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (778:778:1379)(778:778:1379))
          (PORT ADR3 (1227:1227:1985)(1227:1227:1985))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_194\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (642:642:1060)(642:642:1060))
          (PORT ADR3 (1205:1205:1946)(1205:1205:1946))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_195\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3746:3912:5927)(3746:3912:5927))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (229:229:498)(229:229:498))
          (PORT ADR1 (634:634:1020)(634:634:1020))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3747:3904:5919)(3747:3904:5919))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd6_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (316:316:650)(316:316:650))
          (PORT ADR3 (505:505:825)(505:505:825))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1317:1317:2020)(1317:1317:2020))
          (PORT ADR2 (664:664:1015)(664:664:1015))
          (PORT ADR4 (431:431:750)(431:431:750))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (516:516:863)(516:516:863))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_9\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (604:604:1043)(604:604:1043))
          (PORT ADR4 (1075:1075:1799)(1075:1075:1799))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_165\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (485:485:854)(485:485:854))
          (PORT ADR4 (1073:1073:1783)(1073:1073:1783))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_166\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (343:343:617)(343:343:617))
          (PORT ADR3 (1133:1133:1873)(1133:1133:1873))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_167\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (515:515:829)(515:515:829))
          (PORT ADR4 (1060:1060:1764)(1060:1060:1764))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_168\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A\[17\]_unary_minus_33_OUT\<18\>\/DUV\/block_48kHz\/seqmult_LmR\/reg_A\[17\]_unary_minus_33_OUT\<18\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A\[17\]_unary_minus_33_OUT\<18\>\/DUV\/block_48kHz\/seqmult_LmR\/reg_A\[17\]_unary_minus_33_OUT\<18\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A\[17\]_unary_minus_33_OUT\<18\>\/DUV\/block_48kHz\/seqmult_LmR\/reg_A\[17\]_unary_minus_33_OUT\<18\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_xor\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (394:394:781)(394:394:781))
          (PORT ADR4 (1182:1182:1956)(1182:1182:1956))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (352:352:626)(352:352:626))
          (PORT ADR3 (1242:1242:2046)(1242:1242:2046))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_163\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (515:515:829)(515:515:829))
          (PORT ADR3 (1220:1220:2007)(1220:1220:2007))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_164\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3808:3974:6051)(3808:3974:6051))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (229:229:498)(229:229:498))
          (PORT ADR1 (634:634:1020)(634:634:1020))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3809:3966:6043)(3809:3966:6043))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd6_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (284:284:526)(284:284:526))
          (PORT ADR3 (505:505:825)(505:505:825))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3847:3977:6054)(3847:3977:6054))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (174:174:406)(174:174:406))
          (PORT ADR1 (592:592:1010)(592:592:1010))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3799:3960:6037)(3799:3960:6037))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (133:133:338)(133:133:338))
          (PORT ADR2 (516:516:863)(516:516:863))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (415:415:804)(415:415:804))
          (PORT ADR3 (1087:1087:1797)(1087:1087:1797))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_169\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (486:486:855)(486:486:855))
          (PORT ADR3 (1095:1095:1914)(1095:1095:1914))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_170\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (383:383:703)(383:383:703))
          (PORT ADR4 (1053:1053:1759)(1053:1053:1759))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_171\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (491:491:863)(491:491:863))
          (PORT ADR1 (1222:1222:1968)(1222:1222:1968))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_172\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3712:3878:5891)(3712:3878:5891))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (229:229:498)(229:229:498))
          (PORT ADR1 (634:634:1020)(634:634:1020))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3713:3870:5883)(3713:3870:5883))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd6_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (284:284:526)(284:284:526))
          (PORT ADR3 (505:505:825)(505:505:825))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3751:3881:5894)(3751:3881:5894))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (174:174:406)(174:174:406))
          (PORT ADR1 (592:592:1010)(592:592:1010))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3703:3864:5877)(3703:3864:5877))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (133:133:338)(133:133:338))
          (PORT ADR2 (516:516:863)(516:516:863))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<3\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<3\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<3\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<3\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (245:245:453)(245:245:453))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_154\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (167:167:360)(167:167:360))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_155\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (491:491:860)(491:491:860))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_156\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (360:360:626)(360:360:626))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_17\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<7\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<7\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<7\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<7\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (359:359:658)(359:359:658))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_150\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (198:198:365)(198:198:365))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_151\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (78:78:204)(78:78:204))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_152\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (259:259:461)(259:259:461))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_153\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<15\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<15\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<15\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<15\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (389:389:622)(389:389:622))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_142\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (80:80:82)(80:80:82))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (367:367:588)(367:367:588))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_143\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (126:126:285)(126:126:285))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_144\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (180:180:345)(180:180:345))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_145\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<23\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<23\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<23\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<23\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<23\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<23\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<23\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (159:159:370)(159:159:370))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_134\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<23\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<22\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (332:332:575)(332:332:575))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_135\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<21\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (167:167:357)(167:167:357))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_136\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<20\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (352:352:618)(352:352:618))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_137\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<19\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<19\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<19\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<19\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<19\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<19\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<19\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<19\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<19\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:450)(257:257:450))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_138\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<18\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (234:234:417)(234:234:417))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_139\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (205:205:365)(205:205:365))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_140\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (102:102:248)(102:102:248))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_141\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<27\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<27\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<27\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<27\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<27\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<27\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<27\>\/LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<27\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<27\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (383:383:620)(383:383:620))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_130\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<27\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<26\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (117:117:352)(117:117:352))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_131\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<25\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (163:163:333)(163:163:333))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_132\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<24\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (373:373:573)(373:373:573))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_133\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<15\>\/Madd_n0162_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<15\>\/Madd_n0162_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<15\>\/Madd_n0162_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<15\>\/Madd_n0162_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (3692:3692:6014)(3692:3692:6014))
          (PORT ADR2 (4205:4205:6717)(4205:4205:6717))
          (PORT ADR0 (488:488:825)(488:488:825))
          (PORT ADR5 (274:274:525)(274:274:525))
          (PORT ADR4 (4057:4057:6508)(4057:4057:6508))
          (PORT ADR1 (4830:4830:7646)(4830:4830:7646))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Madd_n0162_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (4127:4127:6606)(4127:4127:6606))
          (PORT ADR2 (4216:4216:6727)(4216:4216:6727))
          (PORT ADR3 (398:398:642)(398:398:642))
          (PORT ADR5 (277:277:534)(277:277:534))
          (PORT ADR4 (4041:4041:6498)(4041:4041:6498))
          (PORT ADR1 (4804:4804:7603)(4804:4804:7603))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (4104:4104:6602)(4104:4104:6602))
          (PORT ADR0 (4532:4532:7259)(4532:4532:7259))
          (PORT ADR4 (190:190:395)(190:190:395))
          (PORT ADR5 (276:276:533)(276:276:533))
          (PORT ADR3 (4095:4095:6582)(4095:4095:6582))
          (PORT ADR2 (4733:4733:7549)(4733:4733:7549))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (3896:3896:6268)(3896:3896:6268))
          (PORT ADR4 (4352:4352:7016)(4352:4352:7016))
          (PORT ADR1 (371:371:636)(371:371:636))
          (PORT ADR2 (430:430:739)(430:430:739))
          (PORT ADR0 (4248:4248:6787)(4248:4248:6787))
          (PORT ADR3 (4669:4669:7459)(4669:4669:7459))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\[31\]_GND_8_o_add_14_OUT\<31\>\/LM4550_controler_1\/count\[31\]_GND_8_o_add_14_OUT\<31\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\[31\]_GND_8_o_add_14_OUT\<31\>\/LM4550_controler_1\/count\[31\]_GND_8_o_add_14_OUT\<31\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\[31\]_GND_8_o_add_14_OUT\<31\>\/LM4550_controler_1\/count\[31\]_GND_8_o_add_14_OUT\<31\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\[31\]_GND_8_o_add_14_OUT\<31\>\/LM4550_controler_1\/count\[31\]_GND_8_o_add_14_OUT\<31\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<31\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (122:122:288)(122:122:288))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_xor\<31\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<30\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (211:211:514)(211:211:514))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_127\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<29\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (523:523:921)(523:523:921))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_128\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<28\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (351:351:617)(351:351:617))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_129\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<7\>\/Madd_n0162_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<7\>\/Madd_n0162_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<7\>\/Madd_n0162_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<7\>\/Madd_n0162_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (4407:4407:7047)(4407:4407:7047))
          (PORT ADR4 (4508:4508:7168)(4508:4508:7168))
          (PORT ADR2 (441:441:757)(441:441:757))
          (PORT ADR5 (303:303:578)(303:303:578))
          (PORT ADR3 (4353:4353:6973)(4353:4353:6973))
          (PORT ADR1 (4682:4682:7422)(4682:4682:7422))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Madd_n0162_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (4459:4459:7128)(4459:4459:7128))
          (PORT ADR0 (4297:4297:6888)(4297:4297:6888))
          (PORT ADR4 (367:367:708)(367:367:708))
          (PORT ADR3 (569:569:945)(569:569:945))
          (PORT ADR2 (4416:4416:7012)(4416:4416:7012))
          (PORT ADR1 (4656:4656:7379)(4656:4656:7379))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (4424:4424:7121)(4424:4424:7121))
          (PORT ADR5 (4066:4066:6550)(4066:4066:6550))
          (PORT ADR0 (608:608:1001)(608:608:1001))
          (PORT ADR3 (387:387:685)(387:387:685))
          (PORT ADR4 (4306:4306:6892)(4306:4306:6892))
          (PORT ADR2 (4585:4585:7325)(4585:4585:7325))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (4202:4202:6787)(4202:4202:6787))
          (PORT ADR0 (4699:4699:7447)(4699:4699:7447))
          (PORT ADR5 (329:329:644)(329:329:644))
          (PORT ADR2 (581:581:1004)(581:581:1004))
          (PORT ADR1 (4489:4489:7135)(4489:4489:7135))
          (PORT ADR3 (4521:4521:7235)(4521:4521:7235))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<11\>\/Madd_n0162_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<11\>\/Madd_n0162_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<11\>\/Madd_n0162_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<11\>\/Madd_n0162_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (4396:4396:7001)(4396:4396:7001))
          (PORT ADR0 (4441:4441:7086)(4441:4441:7086))
          (PORT ADR3 (225:225:467)(225:225:467))
          (PORT ADR4 (194:194:395)(194:194:395))
          (PORT ADR1 (4493:4493:7120)(4493:4493:7120))
          (PORT ADR2 (4624:4624:7320)(4624:4624:7320))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Madd_n0162_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (106:106:108)(106:106:108))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (4149:4149:6622)(4149:4149:6622))
          (PORT ADR4 (4244:4244:6818)(4244:4244:6818))
          (PORT ADR3 (262:262:471)(262:262:471))
          (PORT ADR1 (361:361:619)(361:361:619))
          (PORT ADR5 (4114:4114:6609)(4114:4114:6609))
          (PORT ADR0 (4715:4715:7480)(4715:4715:7480))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (4549:4549:7248)(4549:4549:7248))
          (PORT ADR3 (4279:4279:6873)(4279:4279:6873))
          (PORT ADR4 (360:360:662)(360:360:662))
          (PORT ADR5 (173:173:354)(173:173:354))
          (PORT ADR0 (4346:4346:6956)(4346:4346:6956))
          (PORT ADR1 (4692:4692:7476)(4692:4692:7476))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (3998:3998:6434)(3998:3998:6434))
          (PORT ADR0 (4432:4432:7078)(4432:4432:7078))
          (PORT ADR2 (298:298:531)(298:298:531))
          (PORT ADR3 (231:231:480)(231:231:480))
          (PORT ADR4 (4295:4295:6880)(4295:4295:6880))
          (PORT ADR1 (4837:4837:7620)(4837:4837:7620))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<3\>\/Madd_n0162_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<3\>\/Madd_n0162_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Madd_n0162_cy\<3\>\/Madd_n0162_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (4237:4237:6836)(4237:4237:6836))
          (PORT ADR1 (4690:4690:7450)(4690:4690:7450))
          (PORT ADR5 (281:281:556)(281:281:556))
          (PORT ADR4 (352:352:644)(352:352:644))
          (PORT ADR0 (4639:4639:7369)(4639:4639:7369))
          (PORT ADR2 (4449:4449:7069)(4449:4449:7069))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Madd_n0162_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (4380:4380:7025)(4380:4380:7025))
          (PORT ADR4 (4481:4481:7173)(4481:4481:7173))
          (PORT ADR5 (144:144:325)(144:144:325))
          (PORT ADR3 (416:416:716)(416:416:716))
          (PORT ADR1 (4672:4672:7410)(4672:4672:7410))
          (PORT ADR2 (4460:4460:7079)(4460:4460:7079))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (4288:4288:6912)(4288:4288:6912))
          (PORT ADR0 (4298:4298:6897)(4298:4298:6897))
          (PORT ADR1 (347:347:654)(347:347:654))
          (PORT ADR5 (277:277:534)(277:277:534))
          (PORT ADR3 (4477:4477:7156)(4477:4477:7156))
          (PORT ADR2 (4431:4431:7107)(4431:4431:7107))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (4373:4373:6998)(4373:4373:6998))
          (PORT ADR3 (4529:4529:7263)(4529:4529:7263))
          (PORT ADR4 (196:196:429)(196:196:429))
          (PORT ADR2 (437:437:772)(437:437:772))
          (PORT ADR0 (4630:4630:7361)(4630:4630:7361))
          (PORT ADR5 (4309:4309:6891)(4309:4309:6891))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1665:1814:2660)(1665:1814:2660))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2168:2334:3578)(2168:2334:3578))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR3 (462:462:880)(462:462:880))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1669:1818:2664)(1669:1818:2664))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2169:2326:3570)(2169:2326:3570))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:200)(72:72:200))
          (PORT ADR5 (265:265:554)(265:265:554))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1671:1799:2645)(1671:1799:2645))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2207:2337:3581)(2207:2337:3581))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:201)(72:72:201))
          (PORT ADR3 (360:360:705)(360:360:705))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1681:1854:2700)(1681:1854:2700))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2159:2320:3564)(2159:2320:3564))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR4 (317:317:658)(317:317:658))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/bitrxcount_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (361:516:688)(361:516:688))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (355:496:732)(355:496:732))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/bitrxcount\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (22:22:124)(22:22:124))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/bitrxcount_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (360:515:687)(360:515:687))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (368:510:746)(368:510:746))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_1\/Mcount_bitrxcount_xor\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/bitrxcount\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (65:65:194)(65:65:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_77\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/bitrxcount_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (363:497:669)(363:497:669))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (400:544:780)(400:544:780))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/bitrxcount\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:197)(75:75:197))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_78\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/bitrxcount_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (363:536:708)(363:536:708))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (379:533:769)(379:533:769))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/Mcount_bitrxcount_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (181:181:342)(181:181:342))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_13\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd2_cy\<9\>\/Mmult_n0132_Madd2_cy\<9\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd2_cy\<9\>\/Mmult_n0132_Madd2_cy\<9\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd2_cy\<9\>\/Mmult_n0132_Madd2_cy\<9\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd2_cy\<9\>\/Mmult_n0132_Madd2_cy\<9\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE PhysOnlyGnd\.D6LUT\.3)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd2_cy\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_P9out\<6\>_x_test440Hz\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (773:773:1336)(773:773:1336))
          (PORT ADR0 (652:652:1037)(652:652:1037))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_29\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd2_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (827:827:1420)(827:827:1420))
          (PORT ADR1 (1007:1007:1521)(1007:1007:1521))
          (PORT ADR4 (639:639:1117)(639:639:1117))
          (PORT ADR0 (821:821:1356)(821:821:1356))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<6\>_x_test440Hz\<3\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (827:827:1420)(827:827:1420))
          (PORT ADR1 (1007:1007:1521)(1007:1007:1521))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd2_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (650:650:1153)(650:650:1153))
          (PORT ADR3 (759:759:1177)(759:759:1177))
          (PORT ADR1 (805:805:1343)(805:805:1343))
          (PORT ADR0 (798:798:1222)(798:798:1222))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<5\>_x_test440Hz\<3\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (650:650:1153)(650:650:1153))
          (PORT ADR3 (759:759:1177)(759:759:1177))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_1\/Mcount_baudrxcount_xor\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (568:702:997)(568:702:997))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (438:582:845)(438:582:845))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (79:79:201)(79:79:201))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (568:741:1036)(568:741:1036))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (417:571:834)(417:571:834))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (185:185:346)(185:185:346))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_81\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1650:1799:2628)(1650:1799:2628))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2264:2430:3738)(2264:2430:3738))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR3 (353:353:703)(353:353:703))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1654:1803:2632)(1654:1803:2632))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2265:2422:3730)(2265:2422:3730))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:200)(72:72:200))
          (PORT ADR5 (265:265:554)(265:265:554))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1656:1784:2613)(1656:1784:2613))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2303:2433:3741)(2303:2433:3741))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:193)(64:64:193))
          (PORT ADR3 (360:360:705)(360:360:705))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1666:1839:2668)(1666:1839:2668))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2255:2416:3724)(2255:2416:3724))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR4 (317:317:658)(317:317:658))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd2_cy\<6\>\/Mmult_n0132_Madd2_cy\<6\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd2_cy\<6\>\/Mmult_n0132_Madd2_cy\<6\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd2_cy\<6\>\/Mmult_n0132_Madd2_cy\<6\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Mmult_n0132_Madd2_cy\<6\>\/Mmult_n0132_Madd2_cy\<6\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd2_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (823:823:1376)(823:823:1376))
          (PORT ADR0 (1055:1055:1609)(1055:1055:1609))
          (PORT ADR3 (778:778:1361)(778:778:1361))
          (PORT ADR1 (800:800:1210)(800:800:1210))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<4\>_x_test440Hz\<3\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (823:823:1376)(823:823:1376))
          (PORT ADR0 (1055:1055:1609)(1055:1055:1609))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd2_cy\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd2_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (841:841:1400)(841:841:1400))
          (PORT ADR0 (1029:1029:1583)(1029:1029:1583))
          (PORT ADR3 (810:810:1389)(810:810:1389))
          (PORT ADR4 (591:591:933)(591:591:933))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<3\>_x_test440Hz\<3\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (841:841:1400)(841:841:1400))
          (PORT ADR0 (1029:1029:1583)(1029:1029:1583))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd2_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (730:730:1308)(730:730:1308))
          (PORT ADR1 (1006:1006:1579)(1006:1006:1579))
          (PORT ADR2 (1319:1319:2027)(1319:1319:2027))
          (PORT ADR0 (653:653:1046)(653:653:1046))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<2\>_x_test440Hz\<3\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (730:730:1308)(730:730:1308))
          (PORT ADR1 (1006:1006:1579)(1006:1006:1579))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd2_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1255:1255:1937)(1255:1255:1937))
          (PORT ADR1 (913:913:1409)(913:913:1409))
          (PORT ADR4 (1226:1226:1892)(1226:1226:1892))
          (PORT ADR2 (553:553:886)(553:553:886))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmult_n0132_P9out\<1\>_x_test440Hz\<3\>_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1255:1255:1937)(1255:1255:1937))
          (PORT ADR1 (913:913:1409)(913:913:1409))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (1399:1548:2225)(1399:1548:2225))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2114:2280:3499)(2114:2280:3499))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (25:25:127)(25:25:127))
          (PORT ADR1 (650:650:1071)(650:650:1071))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (1403:1552:2229)(1403:1552:2229))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2115:2272:3491)(2115:2272:3491))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_xor\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (80:80:82)(80:80:82))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:200)(72:72:200))
          (PORT ADR5 (271:271:560)(271:271:560))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (1405:1533:2210)(1405:1533:2210))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2153:2283:3502)(2153:2283:3502))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:201)(72:72:201))
          (PORT ADR3 (360:360:705)(360:360:705))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (1415:1588:2265)(1415:1588:2265))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2105:2266:3485)(2105:2266:3485))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR4 (317:317:658)(317:317:658))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1539:1688:2441)(1539:1688:2441))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2259:2425:3713)(2259:2425:3713))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR3 (353:353:703)(353:353:703))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1543:1692:2445)(1543:1692:2445))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2260:2417:3705)(2260:2417:3705))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:200)(72:72:200))
          (PORT ADR5 (265:265:554)(265:265:554))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1545:1673:2426)(1545:1673:2426))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2298:2428:3716)(2298:2428:3716))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:201)(72:72:201))
          (PORT ADR3 (360:360:705)(360:360:705))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1555:1728:2481)(1555:1728:2481))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2250:2411:3699)(2250:2411:3699))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR0 (622:622:1087)(622:622:1087))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1589:1738:2461)(1589:1738:2461))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2171:2337:3561)(2171:2337:3561))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR3 (353:353:703)(353:353:703))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1593:1742:2465)(1593:1742:2465))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2172:2329:3553)(2172:2329:3553))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:200)(72:72:200))
          (PORT ADR5 (292:292:581)(292:292:581))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1595:1723:2446)(1595:1723:2446))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2210:2340:3564)(2210:2340:3564))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:201)(72:72:201))
          (PORT ADR3 (360:360:705)(360:360:705))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/interpol4x_LpR\/accum_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1605:1778:2501)(1605:1778:2501))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2162:2323:3547)(2162:2323:3547))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Maccum_accum_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR4 (317:317:658)(317:317:658))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Q_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (688:837:1213)(688:837:1213))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Mcount_Q_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (209:209:369)(209:209:369))
          (PORT ADR1 (447:447:681)(447:447:681))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_301\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Q_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (692:841:1217)(692:841:1217))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Mcount_Q_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT CYINIT (429:429:640)(429:429:640))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Mcount_Q_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (63:63:191)(63:63:191))
          (PORT ADR3 (318:318:486)(318:318:486))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_302\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Q_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (694:822:1198)(694:822:1198))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Mcount_Q_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:193)(64:64:193))
          (PORT ADR0 (300:300:517)(300:300:517))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_303\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Q_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (704:877:1253)(704:877:1253))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Mcount_Q_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (686:686:1059)(686:686:1059))
          (PORT ADR2 (200:200:357)(200:200:357))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_304\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Q_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (702:851:1239)(702:851:1239))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Mcount_Q_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR4 (231:231:417)(231:231:417))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Q_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (706:855:1243)(706:855:1243))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Mcount_Q_xor\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Mcount_Q_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:195)(67:67:195))
          (PORT ADR1 (401:401:644)(401:401:644))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_298\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Q_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (708:836:1224)(708:836:1224))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Mcount_Q_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:196)(67:67:196))
          (PORT ADR2 (330:330:590)(330:330:590))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_299\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Q_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (718:891:1279)(718:891:1279))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Mcount_Q_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:395)(203:203:395))
          (PORT ADR2 (309:309:530)(309:309:530))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_300\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (987:1136:1640)(987:1136:1640))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1023:1189:1738)(1023:1189:1738))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (4318:4318:6849)(4318:4318:6849))
          (PORT ADR4 (4390:4390:7033)(4390:4390:7033))
          (PORT ADR2 (316:316:535)(316:316:535))
          (PORT ADR5 (146:146:327)(146:146:327))
          (PORT ADR3 (4046:4046:6467)(4046:4046:6467))
          (PORT ADR1 (4955:4955:7853)(4955:4955:7853))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (991:1140:1644)(991:1140:1644))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1024:1181:1730)(1024:1181:1730))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (106:106:108)(106:106:108))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (4062:4062:6503)(4062:4062:6503))
          (PORT ADR3 (4120:4120:6551)(4120:4120:6551))
          (PORT ADR5 (264:264:571)(264:264:571))
          (PORT ADR1 (367:367:625)(367:367:625))
          (PORT ADR2 (4109:4109:6506)(4109:4109:6506))
          (PORT ADR4 (4746:4746:7576)(4746:4746:7576))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (993:1121:1625)(993:1121:1625))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1062:1192:1741)(1062:1192:1741))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (3831:3831:6165)(3831:3831:6165))
          (PORT ADR0 (4099:4099:6565)(4099:4099:6565))
          (PORT ADR1 (355:355:662)(355:355:662))
          (PORT ADR3 (238:238:475)(238:238:475))
          (PORT ADR4 (3999:3999:6386)(3999:3999:6386))
          (PORT ADR2 (4858:4858:7756)(4858:4858:7756))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1003:1176:1680)(1003:1176:1680))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1014:1175:1724)(1014:1175:1724))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (3831:3831:6165)(3831:3831:6165))
          (PORT ADR0 (4581:4581:7312)(4581:4581:7312))
          (PORT ADR4 (355:355:623)(355:355:623))
          (PORT ADR2 (274:274:510)(274:274:510))
          (PORT ADR1 (4182:4182:6629)(4182:4182:6629))
          (PORT ADR3 (4794:4794:7666)(4794:4794:7666))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1004:1153:1669)(1004:1153:1669))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (921:1087:1554)(921:1087:1554))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (3887:3887:6229)(3887:3887:6229))
          (PORT ADR0 (4254:4254:6752)(4254:4254:6752))
          (PORT ADR2 (548:548:943)(548:548:943))
          (PORT ADR5 (131:131:297)(131:131:297))
          (PORT ADR1 (4203:4203:6631)(4203:4203:6631))
          (PORT ADR3 (4842:4842:7731)(4842:4842:7731))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1008:1157:1673)(1008:1157:1673))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (922:1079:1546)(922:1079:1546))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (4170:4170:6637)(4170:4170:6637))
          (PORT ADR3 (4118:4118:6537)(4118:4118:6537))
          (PORT ADR4 (332:332:621)(332:332:621))
          (PORT ADR2 (278:278:481)(278:278:481))
          (PORT ADR5 (3824:3824:6120)(3824:3824:6120))
          (PORT ADR1 (5044:5044:7987)(5044:5044:7987))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1010:1138:1654)(1010:1138:1654))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (960:1090:1557)(960:1090:1557))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (4147:4147:6633)(4147:4147:6633))
          (PORT ADR2 (3923:3923:6304)(3923:3923:6304))
          (PORT ADR3 (387:387:706)(387:387:706))
          (PORT ADR4 (171:171:364)(171:171:364))
          (PORT ADR0 (4056:4056:6467)(4056:4056:6467))
          (PORT ADR5 (4821:4821:7729)(4821:4821:7729))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1020:1193:1709)(1020:1193:1709))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (912:1073:1540)(912:1073:1540))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (4078:4078:6508)(4078:4078:6508))
          (PORT ADR2 (3902:3902:6244)(3902:3902:6244))
          (PORT ADR1 (514:514:864)(514:514:864))
          (PORT ADR3 (219:219:453)(219:219:453))
          (PORT ADR4 (4005:4005:6391)(4005:4005:6391))
          (PORT ADR5 (4754:4754:7582)(4754:4754:7582))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1215:1364:2014)(1215:1364:2014))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2654:2820:4222)(2654:2820:4222))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<8\>_rt\.1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (212:212:372)(212:212:372))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_224\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1219:1368:2018)(1219:1368:2018))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2655:2812:4214)(2655:2812:4214))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/dds_38\/Maccum_phase_cy\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/Maccum_phase_lut\<7\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:195)(67:67:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_37\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1221:1349:1999)(1221:1349:1999))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2693:2823:4225)(2693:2823:4225))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<6\>_rt\.1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:196)(67:67:196))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_225\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1231:1404:2054)(1231:1404:2054))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2645:2806:4208)(2645:2806:4208))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/Maccum_phase_lut\<5\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:395)(203:203:395))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_38\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (1105:1254:1834)(1105:1254:1834))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (973:1130:1659)(973:1130:1659))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_xor\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Madd_n0162_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (3570:3570:5776)(3570:3570:5776))
          (PORT ADR3 (4009:4009:6364)(4009:4009:6364))
          (PORT ADR0 (552:552:927)(552:552:927))
          (PORT ADR1 (537:537:872)(537:537:872))
          (PORT ADR4 (3751:3751:6009)(3751:3751:6009))
          (PORT ADR2 (4875:4875:7756)(4875:4875:7756))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (1107:1235:1815)(1107:1235:1815))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1011:1141:1670)(1011:1141:1670))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (3802:3802:6123)(3802:3802:6123))
          (PORT ADR2 (3801:3801:6118)(3801:3801:6118))
          (PORT ADR5 (321:321:589)(321:321:589))
          (PORT ADR4 (483:483:806)(483:483:806))
          (PORT ADR3 (3805:3805:6093)(3805:3805:6093))
          (PORT ADR1 (4932:4932:7902)(4932:4932:7902))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1117:1290:1870)(1117:1290:1870))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (963:1124:1653)(963:1124:1653))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/Madd_temp_LpR_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (3702:3702:5963)(3702:3702:5963))
          (PORT ADR0 (4136:4136:6571)(4136:4136:6571))
          (PORT ADR5 (421:421:769)(421:421:769))
          (PORT ADR4 (350:350:660)(350:350:660))
          (PORT ADR3 (3799:3799:6099)(3799:3799:6099))
          (PORT ADR1 (4948:4948:7879)(4948:4948:7879))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1247:1396:2058)(1247:1396:2058))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2750:2916:4382)(2750:2916:4382))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<4\>_rt\.1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (212:212:372)(212:212:372))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_226\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1251:1400:2062)(1251:1400:2062))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2751:2908:4374)(2751:2908:4374))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/dds_38\/Maccum_phase_cy\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/Maccum_phase_lut\<3\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:195)(67:67:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_39\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1253:1381:2043)(1253:1381:2043))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2789:2919:4385)(2789:2919:4385))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<2\>_rt\.1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:196)(67:67:196))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_227\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1263:1436:2098)(1263:1436:2098))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2741:2902:4368)(2741:2902:4368))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/Maccum_phase_lut\<1\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:395)(203:203:395))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_40\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/baudrxcount\<3\>\/uart_1\/baudrxcount\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (541:696:912)(541:696:912))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (387:528:779)(387:528:779))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (197:197:378)(197:197:378))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_90\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_1\/Mcount_baudrxcount_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (280:280:489)(280:280:489))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_91\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (543:677:893)(543:677:893))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (432:576:827)(432:576:827))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (76:76:198)(76:76:198))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_92\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (543:716:932)(543:716:932))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (411:565:816)(411:565:816))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/Mcount_baudrxcount_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (176:176:337)(176:176:337))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_14\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<7\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<7\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<7\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<7\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (388:388:621)(388:388:621))
          (PORT ADR3 (100:100:230)(100:100:230))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (395:395:636)(395:395:636))
          (PORT ADR2 (170:170:315)(170:170:315))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (364:364:628)(364:364:628))
          (PORT ADR2 (156:156:326)(156:156:326))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (376:376:730)(376:376:730))
          (PORT ADR3 (94:94:240)(94:94:240))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<11\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<11\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<11\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<11\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (388:388:621)(388:388:621))
          (PORT ADR3 (100:100:230)(100:100:230))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (395:395:636)(395:395:636))
          (PORT ADR2 (170:170:315)(170:170:315))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (364:364:628)(364:364:628))
          (PORT ADR2 (156:156:326)(156:156:326))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (376:376:730)(376:376:730))
          (PORT ADR3 (94:94:240)(94:94:240))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<15\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<15\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<15\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<15\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (388:388:621)(388:388:621))
          (PORT ADR3 (100:100:230)(100:100:230))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (395:395:636)(395:395:636))
          (PORT ADR2 (170:170:315)(170:170:315))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (364:364:628)(364:364:628))
          (PORT ADR2 (156:156:326)(156:156:326))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (376:376:730)(376:376:730))
          (PORT ADR3 (94:94:240)(94:94:240))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1128:1277:1863)(1128:1277:1863))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2626:2792:4182)(2626:2792:4182))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<12\>_rt\.1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (216:216:376)(216:216:376))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_222\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1132:1281:1867)(1132:1281:1867))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2627:2784:4174)(2627:2784:4174))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/dds_38\/Maccum_phase_cy\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/Maccum_phase_lut\<11\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:195)(67:67:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_35\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1134:1262:1848)(1134:1262:1848))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2665:2795:4185)(2665:2795:4185))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<10\>_rt\.1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:196)(67:67:196))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_223\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1144:1317:1903)(1144:1317:1903))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2617:2778:4168)(2617:2778:4168))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/Maccum_phase_lut\<9\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:395)(203:203:395))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_36\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<3\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<3\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<3\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<3\>\/DUV\/interpol4x_LpR\/Msub_diff_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (386:386:619)(386:386:619))
          (PORT ADR3 (100:100:230)(100:100:230))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (395:395:636)(395:395:636))
          (PORT ADR2 (170:170:315)(170:170:315))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (360:360:624)(360:360:624))
          (PORT ADR2 (156:156:326)(156:156:326))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (424:424:778)(424:424:778))
          (PORT ADR3 (94:94:240)(94:94:240))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/dds_38\/Maccum_phase_xor\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (1016:1189:1703)(1016:1189:1703))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2569:2730:4029)(2569:2730:4029))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<17\>_rt\.1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (31:31:133)(31:31:133))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (1151:1300:1860)(1151:1300:1860))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2530:2696:4022)(2530:2696:4022))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<16\>_rt\.1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (217:217:377)(217:217:377))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_220\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1155:1304:1864)(1155:1304:1864))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2531:2688:4014)(2531:2688:4014))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/dds_38\/Maccum_phase_cy\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/Maccum_phase_lut\<15\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:200)(72:72:200))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_33\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1157:1285:1845)(1157:1285:1845))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2569:2699:4025)(2569:2699:4025))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/Maccum_phase_lut\<14\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:196)(67:67:196))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE RESET_N_OBUF_1_34\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1167:1340:1900)(1167:1340:1900))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2521:2682:4008)(2521:2682:4008))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/dds_38\/phase\<13\>_rt\.1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (216:216:408)(216:216:408))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_221\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (557:712:995)(557:712:995))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (379:520:771)(379:520:771))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (191:191:372)(191:191:372))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_82\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (556:711:994)(556:711:994))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (392:534:785)(392:534:785))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_1\/Mcount_baudrxcount_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:195)(66:66:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_83\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (559:693:976)(559:693:976))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (424:568:819)(424:568:819))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (76:76:198)(76:76:198))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_84\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (559:732:1015)(559:732:1015))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (403:557:808)(403:557:808))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (182:182:343)(182:182:343))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_85\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/baudrxcount\<7\>\/uart_1\/baudrxcount\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/baudrxcount\<7\>\/uart_1\/baudrxcount\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (594:749:1058)(594:749:1058))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (288:429:616)(288:429:616))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (196:196:377)(196:196:377))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_86\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (593:748:1057)(593:748:1057))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (301:443:630)(301:443:630))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_1\/Mcount_baudrxcount_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (65:65:194)(65:65:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_87\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (281:281:526)(281:281:526))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_88\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (357:357:598)(357:357:598))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_89\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE btnc_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.8)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE btnr_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.11)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC1N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE btnu_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.12)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC2P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC2N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE sw7_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp129\.IMUX)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp129\.IINV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (10:27:27)(10:27:27))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE reset_n_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.13)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC3N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC4N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC1P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE PMOD4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (614:1551:1551)(614:1551:1551))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE btnd_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.9)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE btnl_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.10)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC3P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC5N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE SYNC_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE sw6_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.7)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC4P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE PMOD9_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (614:1551:1551)(614:1551:1551))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE SDATA_IN_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.16)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE PMOD7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (614:1551:1551)(614:1551:1551))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC7P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC6P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE SDATA_OUT_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC9N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC9P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_bit2x_1\/clkin1_buf)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.15)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE PMOD10_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (614:1551:1551)(614:1551:1551))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC6N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC5P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clockext100MHz_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.14)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC8N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC8P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE PMOD1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (614:1551:1551)(614:1551:1551))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC7N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE PMOD2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (614:1551:1551)(614:1551:1551))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE PMOD3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (614:1551:1551)(614:1551:1551))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE PMOD8_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (614:1551:1551)(614:1551:1551))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Q_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (732:881:1224)(732:881:1224))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Mcount_Q_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR4 (212:212:398)(212:212:398))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Q_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (736:885:1228)(736:885:1228))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Mcount_Q_xor\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Mcount_Q_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:192)(64:64:192))
          (PORT ADR1 (385:385:628)(385:385:628))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_269\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Q_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (738:866:1209)(738:866:1209))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Mcount_Q_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:193)(64:64:193))
          (PORT ADR2 (314:314:574)(314:314:574))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_270\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Q_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (748:921:1264)(748:921:1264))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Mcount_Q_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:395)(203:203:395))
          (PORT ADR2 (293:293:514)(293:293:514))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_271\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<11\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (430:430:722)(430:430:722))
          (PORT ADR4 (597:597:1011)(597:597:1011))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_286\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (661:661:1094)(661:661:1094))
          (PORT ADR4 (595:595:995)(595:595:995))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_287\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (486:486:818)(486:486:818))
          (PORT ADR3 (655:655:1085)(655:655:1085))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_288\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (576:576:944)(576:576:944))
          (PORT ADR4 (582:582:976)(582:582:976))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_289\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Q_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (709:858:1221)(709:858:1221))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Mcount_Q_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR2 (544:544:903)(544:544:903))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_272\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Q_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (713:862:1225)(713:862:1225))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Mcount_Q_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT CYINIT (507:507:861)(507:507:861))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Mcount_Q_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (63:63:191)(63:63:191))
          (PORT ADR2 (555:555:913)(555:555:913))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_273\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Q_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (715:843:1206)(715:843:1206))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Mcount_Q_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:193)(64:64:193))
          (PORT ADR0 (284:284:501)(284:284:501))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_274\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Q_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (725:898:1261)(725:898:1261))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Mcount_Q_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (412:412:785)(412:412:785))
          (PORT ADR2 (184:184:341)(184:184:341))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_275\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (430:430:722)(430:430:722))
          (PORT ADR4 (454:454:792)(454:454:792))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_294\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (850:850:1357)(850:850:1357))
          (PORT ADR4 (452:452:776)(452:452:776))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_295\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (486:486:818)(486:486:818))
          (PORT ADR3 (512:512:866)(512:512:866))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_296\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (372:372:661)(372:372:661))
          (PORT ADR0 (642:642:1039)(642:642:1039))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_297\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (430:430:722)(430:430:722))
          (PORT ADR4 (575:575:977)(575:575:977))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_290\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (658:658:1091)(658:658:1091))
          (PORT ADR4 (573:573:961)(573:573:961))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_291\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (486:486:818)(486:486:818))
          (PORT ADR3 (633:633:1051)(633:633:1051))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_292\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (373:373:662)(373:373:662))
          (PORT ADR3 (611:611:1012)(611:611:1012))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_293\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<15\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (430:430:722)(430:430:722))
          (PORT ADR4 (720:720:1198)(720:720:1198))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_282\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (850:850:1357)(850:850:1357))
          (PORT ADR4 (718:718:1182)(718:718:1182))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_283\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (486:486:818)(486:486:818))
          (PORT ADR3 (778:778:1272)(778:778:1272))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_284\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (373:373:662)(373:373:662))
          (PORT ADR3 (756:756:1233)(756:756:1233))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_285\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE ld1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE ld2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE rx_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE ld4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A\[19\]_unary_minus_33_OUT\<20\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A\[19\]_unary_minus_33_OUT\<20\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_xor\<20\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<20\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (419:419:703)(419:419:703))
          (PORT ADR3 (864:864:1417)(864:864:1417))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_A\[7\]_unary_minus_33_OUT\<8\>\/DUV\/block_192kHz\/seqmult_LI_M\/reg_A\[7\]_unary_minus_33_OUT\<8\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_xor\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (264:264:500)(264:264:500))
          (PORT ADR5 (535:535:920)(535:535:920))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE ld3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<19\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<19\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<19\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<19\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<19\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<19\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<19\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<19\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (756:756:1195)(756:756:1195))
          (PORT ADR4 (731:731:1221)(731:731:1221))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_278\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_cy\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (634:634:974)(634:634:974))
          (PORT ADR4 (729:729:1205)(729:729:1205))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_279\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (484:484:758)(484:484:758))
          (PORT ADR3 (789:789:1295)(789:789:1295))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_280\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/Msub_reg_A\[19\]_unary_minus_33_OUT_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (656:656:970)(656:656:970))
          (PORT ADR4 (716:716:1186)(716:716:1186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_281\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE tx_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<7\>\/DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (504:504:855)(504:504:855))
          (PORT ADR4 (560:560:942)(560:560:942))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_261\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (363:363:648)(363:363:648))
          (PORT ADR4 (544:544:932)(544:544:932))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_262\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (409:409:745)(409:409:745))
          (PORT ADR3 (598:598:1016)(598:598:1016))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_263\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (504:504:854)(504:504:854))
          (PORT ADR4 (555:555:969)(555:555:969))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_264\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE ld0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<3\>\/DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (495:495:846)(495:495:846))
          (PORT ADR3 (507:507:851)(507:507:851))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_265\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (297:297:565)(297:297:565))
          (PORT ADR2 (570:570:890)(570:570:890))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_266\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (409:409:745)(409:409:745))
          (PORT ADR4 (460:460:770)(460:460:770))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_267\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/Msub_reg_A\[7\]_unary_minus_33_OUT_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (308:308:602)(308:308:602))
          (PORT ADR1 (643:643:1013)(643:643:1013))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_268\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE sw4_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.5)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE sw0_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE ld5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE ld7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE sw3_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE sw2_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE sw5_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.6)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE ld6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE sw1_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp127\.IMUX\.2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled\<3\>\/DUV\/block_192kHz\/out_mult_FMout_scaled\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled\<3\>\/DUV\/block_192kHz\/out_mult_FMout_scaled\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled\<3\>\/DUV\/block_192kHz\/out_mult_FMout_scaled\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled\<3\>\/DUV\/block_192kHz\/out_mult_FMout_scaled\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (553:702:1014)(553:702:1014))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (542:708:1038)(542:708:1038))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (955:955:1500)(955:955:1500))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (569:701:1013)(569:701:1013))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (570:656:986)(570:656:986))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (557:706:1018)(557:706:1018))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (543:700:1030)(543:700:1030))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (751:751:1215)(751:751:1215))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (569:701:1013)(569:701:1013))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (593:717:1047)(593:717:1047))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (559:687:999)(559:687:999))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (581:711:1041)(581:711:1041))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (749:749:1214)(749:749:1214))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (572:705:1017)(572:705:1017))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (568:685:1015)(568:685:1015))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (569:742:1054)(569:742:1054))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (533:694:1024)(533:694:1024))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (840:840:1365)(840:840:1365))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (571:707:1019)(571:707:1019))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (549:629:959)(549:629:959))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (766:915:1327)(766:915:1327))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3120:3286:4933)(3120:3286:4933))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (770:919:1331)(770:919:1331))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3121:3278:4925)(3121:3278:4925))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (772:900:1312)(772:900:1312))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3159:3289:4936)(3159:3289:4936))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (782:955:1367)(782:955:1367))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3111:3272:4919)(3111:3272:4919))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (562:711:995)(562:711:995))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3240:3406:5129)(3240:3406:5129))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (566:715:999)(566:715:999))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3241:3398:5121)(3241:3398:5121))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (568:696:980)(568:696:980))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3279:3409:5132)(3279:3409:5132))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (578:751:1035)(578:751:1035))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3231:3392:5115)(3231:3392:5115))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B\<7\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B\<7\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B\<7\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B\<7\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (550:699:1029)(550:699:1029))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3442:3608:5435)(3442:3608:5435))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/mux711)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (742:742:1141)(742:742:1141))
          (PORT ADR3 (201:201:428)(201:201:428))
          (PORT ADR2 (421:421:732)(421:421:732))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/mux611)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (363:363:623)(363:363:623))
          (PORT ADR0 (742:742:1141)(742:742:1141))
          (PORT ADR4 (211:211:371)(211:211:371))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (566:698:1028)(566:698:1028))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3470:3556:5383)(3470:3556:5383))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (554:703:1033)(554:703:1033))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3443:3600:5427)(3443:3600:5427))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/mux511)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (580:580:911)(580:580:911))
          (PORT ADR4 (572:572:855)(572:572:855))
          (PORT ADR3 (149:149:303)(149:149:303))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/mux211)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (344:344:617)(344:344:617))
          (PORT ADR2 (519:519:934)(519:519:934))
          (PORT ADR1 (580:580:911)(580:580:911))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (566:698:1028)(566:698:1028))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3493:3617:5444)(3493:3617:5444))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (556:684:1014)(556:684:1014))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3481:3611:5438)(3481:3611:5438))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/mux411)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (509:509:857)(509:509:857))
          (PORT ADR3 (208:208:430)(208:208:430))
          (PORT ADR1 (363:363:629)(363:363:629))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/mux311)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (249:249:466)(249:249:466))
          (PORT ADR2 (509:509:857)(509:509:857))
          (PORT ADR4 (67:67:196)(67:67:196))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (569:702:1032)(569:702:1032))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3468:3585:5412)(3468:3585:5412))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (566:739:1069)(566:739:1069))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3433:3594:5421)(3433:3594:5421))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/mux1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (488:488:797)(488:488:797))
          (PORT ADR4 (69:69:223)(69:69:223))
          (PORT ADR1 (855:855:1287)(855:855:1287))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/mux111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (454:454:857)(454:454:857))
          (PORT ADR2 (488:488:797)(488:488:797))
          (PORT ADR3 (235:235:443)(235:235:443))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (568:704:1034)(568:704:1034))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3449:3529:5356)(3449:3529:5356))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/ready_FMout_flag_ready_FMout_AND_112_o\/DUV\/block_192kHz\/ready_FMout_flag_ready_FMout_AND_112_o_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/ready_FMout_flag_ready_FMout_AND_112_o\/DUV\/block_192kHz\/ready_FMout_flag_ready_FMout_AND_112_o_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/ready_FMout_flag_ready_FMout_AND_112_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (322:322:620)(322:322:620))
          (PORT ADR0 (348:348:645)(348:348:645))
          (PORT ADR2 (610:610:965)(610:610:965))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/_n01141)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (3369:3369:5236)(3369:3369:5236))
          (PORT ADR4 (322:322:620)(322:322:620))
          (PORT ADR0 (348:348:645)(348:348:645))
          (PORT ADR2 (610:610:965)(610:610:965))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/_n0111_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (683:683:1088)(683:683:1088))
          (PORT ADR3 (370:370:710)(370:370:710))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/flag_ready_FMout_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (683:683:1088)(683:683:1088))
          (PORT ADR3 (370:370:710)(370:370:710))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/flag_ready_FMout)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (734:883:1257)(734:883:1257))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3032:3198:4781)(3032:3198:4781))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (738:887:1261)(738:887:1261))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3033:3190:4773)(3033:3190:4773))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (740:868:1242)(740:868:1242))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3071:3201:4784)(3071:3201:4784))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (750:923:1297)(750:923:1297))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3023:3184:4767)(3023:3184:4767))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/start_loadA_AND_81_o\/DUV\/block_192kHz\/seqmult_LI_FMout\/start_loadA_AND_81_o_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/start_loadA_AND_81_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (390:390:659)(390:390:659))
          (PORT ADR3 (479:479:904)(479:479:904))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reset_loadH_OR_232_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (3272:3272:5114)(3272:3272:5114))
          (PORT ADR1 (390:390:659)(390:390:659))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (403:552:946)(403:552:946))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (440:606:860)(440:606:860))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (407:556:950)(407:556:950))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (441:598:852)(441:598:852))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (409:537:931)(409:537:931))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (479:609:863)(479:609:863))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (419:592:986)(419:592:986))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (431:592:846)(431:592:846))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (667:816:1164)(667:816:1164))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3139:3305:4964)(3139:3305:4964))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (671:820:1168)(671:820:1168))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3140:3297:4956)(3140:3297:4956))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (673:801:1149)(673:801:1149))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3178:3308:4967)(3178:3308:4967))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (683:856:1204)(683:856:1204))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3130:3291:4950)(3130:3291:4950))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC13N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC12P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC12N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC15N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC15P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC11N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC14P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC14N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC17N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC17P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC19N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC10N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC18P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC18N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC10P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC13P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC16P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC16N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC11P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC20P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC20N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4585:4585:7031)(4585:4585:7031))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/SYNC)
      (DELAY
        (ABSOLUTE
          (PORT CE (405:405:689)(405:405:689))
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2524:2524:3977)(2524:2524:3977))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4220:4220:6597)(4220:4220:6597))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4220:4220:6597)(4220:4220:6597))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE RESET_N_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE PMOD3_1918)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4905:4905:7586)(4905:4905:7586))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/rx1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (83:168:168)(83:168:168))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3038:3038:5014)(3038:3038:5014))
          (IOPATH CLK O (573:824:824)(573:824:824))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1059))
        (SETUPHOLD(posedge I) (posedge CLK) (130:235:235)(-50:-150:-150))
        (SETUPHOLD(negedge I) (posedge CLK) (130:235:235)(-50:-150:-150))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:892:892)(-247:-626:-626))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:892:892)(-247:-626:-626))
        (SETUPHOLD(posedge CE) (posedge CLK) (428:709:709)(-242:-614:-614))
        (SETUPHOLD(negedge CE) (posedge CLK) (428:709:709)(-242:-614:-614))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ProtoComp130\.D2OFFBYP_SRC)
      (DELAY
        (ABSOLUTE
          (PORT IA (589:979:994)(589:979:994))
          (IOPATH IA O (174:225:225)(174:225:225))
          (IOPATH SEL O (22:0:0)(22:0:0))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE PMOD2_1916)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4734:4734:7366)(4734:4734:7366))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_0CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1910:1910:3143)(1910:1910:3143))
          (PORT CLK (83:168:168)(83:168:168))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2500:2500:3935)(2500:2500:3935))
          (IOPATH CLK O (573:824:824)(573:824:824))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1059))
        (SETUPHOLD(posedge CE) (posedge CLK) (428:709:709)(-242:-614:-614))
        (SETUPHOLD(negedge CE) (posedge CLK) (428:709:709)(-242:-614:-614))
        (SETUPHOLD(posedge I) (posedge CLK) (130:235:235)(-50:-150:-150))
        (SETUPHOLD(negedge I) (posedge CLK) (130:235:235)(-50:-150:-150))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:892:892)(-247:-626:-626))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:892:892)(-247:-626:-626))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ProtoComp135\.D2OFFBYP_SRC)
      (DELAY
        (ABSOLUTE
          (PORT IA (494:884:884)(494:884:884))
          (IOPATH IA O (174:225:225)(174:225:225))
          (IOPATH SEL O (22:0:0)(22:0:0))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4322:4322:6763)(4322:4322:6763))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4322:4322:6763)(4322:4322:6763))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4619:4619:7178)(4619:4619:7178))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken192kHz)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4340:4340:6801)(4340:4340:6801))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_255)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2511:2511:3886)(2511:2511:3886))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE PMOD7_1920)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4625:4625:7044)(4625:4625:7044))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4619:4619:7178)(4619:4619:7178))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE VHDC19P_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4648:4648:7188)(4648:4648:7188))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE PMOD1_1914)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4734:4734:7366)(4734:4734:7366))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4332:4332:6788)(4332:4332:6788))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4585:4585:7031)(4585:4585:7031))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4601:4601:7106)(4601:4601:7106))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/tx)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE PMOD8_1922)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4625:4625:7044)(4625:4625:7044))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE PMOD9_1924)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4774:4774:7379)(4774:4774:7379))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken48kHz)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4340:4340:6801)(4340:4340:6801))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4332:4332:6788)(4332:4332:6788))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DACclock)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE PMOD10_1910)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4774:4774:7379)(4774:4774:7379))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_A_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (507:662:931)(507:662:931))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2900:3041:4614)(2900:3041:4614))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_A_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (506:661:930)(506:661:930))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2913:3055:4628)(2913:3055:4628))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_A_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (509:643:912)(509:643:912))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2945:3089:4662)(2945:3089:4662))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_A_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (509:682:951)(509:682:951))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2924:3078:4651)(2924:3078:4651))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4648:4648:7188)(4648:4648:7188))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clk98Mbuf)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clock_bit2x_1\/clkout1_buf)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_BUFIO2FB")
    (INSTANCE SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (31:72:72)(31:72:72))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4917:4917:7592)(4917:4917:7592))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_A_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (594:749:1074)(594:749:1074))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2996:3137:4774)(2996:3137:4774))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_A_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (593:748:1073)(593:748:1073))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3009:3151:4788)(3009:3151:4788))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_A_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (596:730:1055)(596:730:1055))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3041:3185:4822)(3041:3185:4822))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_A_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (596:769:1094)(596:769:1094))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3020:3174:4811)(3020:3174:4811))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4119:4119:6483)(4119:4119:6483))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4751:4751:7384)(4751:4751:7384))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4073:4073:6420)(4073:4073:6420))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/outsine_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (4421:4580:6944)(4421:4580:6944))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Mram_sineLUT71)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1311:1311:2135)(1311:1311:2135))
          (PORT ADR0 (1272:1272:2042)(1272:1272:2042))
          (PORT ADR5 (1053:1053:1831)(1053:1053:1831))
          (PORT ADR1 (1311:1311:2116)(1311:1311:2116))
          (PORT ADR4 (1312:1312:2192)(1312:1312:2192))
          (PORT ADR3 (1276:1276:2151)(1276:1276:2151))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/outsine_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (4414:4560:6924)(4414:4560:6924))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Mram_sineLUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1328:1328:2219)(1328:1328:2219))
          (PORT ADR0 (1424:1424:2265)(1424:1424:2265))
          (PORT ADR5 (1073:1073:1807)(1073:1073:1807))
          (PORT ADR3 (1141:1141:2040)(1141:1141:2040))
          (PORT ADR2 (1184:1184:1922)(1184:1184:1922))
          (PORT ADR1 (1316:1316:2127)(1316:1316:2127))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/outsine_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (4411:4558:6922)(4411:4558:6922))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Mram_sineLUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1385:1385:2247)(1385:1385:2247))
          (PORT ADR3 (1367:1367:2301)(1367:1367:2301))
          (PORT ADR2 (1211:1211:1980)(1211:1211:1980))
          (PORT ADR4 (1128:1128:1876)(1128:1128:1876))
          (PORT ADR1 (1298:1298:2150)(1298:1298:2150))
          (PORT ADR5 (943:943:1574)(943:943:1574))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4365:4365:6808)(4365:4365:6808))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_BUFIO2")
    (INSTANCE SP6_BUFIO_INSERT_ML_BUFIO2_0)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I DIVCLK (122:111:111)(122:111:111))
          (IOPATH I IOCLK (103:230:230)(103:230:230))
          (IOPATH I SERDESSTROBE (293:600:600)(293:600:600))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4365:4365:6808)(4365:4365:6808))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4073:4073:6420)(4073:4073:6420))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai\<3\>\/DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai\<3\>\/DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai\<3\>\/DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai\<3\>\/DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (450:599:847)(450:599:847))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2914:3080:4648)(2914:3080:4648))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/outsine_19\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (577:577:1117)(577:577:1117))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (466:598:846)(466:598:846))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2942:3028:4596)(2942:3028:4596))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (454:603:851)(454:603:851))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2915:3072:4640)(2915:3072:4640))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/outsine_19\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (694:694:1191)(694:694:1191))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (466:598:846)(466:598:846))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2965:3089:4657)(2965:3089:4657))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (456:584:832)(456:584:832))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2953:3083:4651)(2953:3083:4651))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/outsine_19\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (565:565:1041)(565:565:1041))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (469:602:850)(469:602:850))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2940:3057:4625)(2940:3057:4625))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (466:639:887)(466:639:887))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2905:3066:4634)(2905:3066:4634))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/outsine_19\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (648:648:1182)(648:648:1182))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (468:604:852)(468:604:852))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2921:3001:4569)(2921:3001:4569))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4751:4751:7384)(4751:4751:7384))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4917:4917:7592)(4917:4917:7592))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4601:4601:7106)(4601:4601:7106))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DACclock_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DACclock_INV_43_o1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (26:26:128)(26:26:128))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clock_bit2x_1\/clkout3_buf)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE FMout_r_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (0:98:98)(0:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (4119:4119:6483)(4119:4119:6483))
          (IOPATH CLK O (336:744:744)(336:744:744))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1639))
        (SETUPHOLD(posedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(negedge I) (posedge CLK) (518:895:895)(-410))
        (SETUPHOLD(posedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(negedge SRST) (posedge CLK) (513:787:787)(-470))
        (SETUPHOLD(posedge CE) (posedge CLK) (690:840:840)(-621))
        (SETUPHOLD(negedge CE) (posedge CLK) (690:840:840)(-621))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_bit2x_1\/dcm_sp_inst\/PSENINV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_bit2x_1\/dcm_sp_inst\/CLKFB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:867:1171))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_bit2x_1\/dcm_sp_inst\/CLKIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (402:402:706))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_bit2x_1\/dcm_sp_inst\/PSINCDECINV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_bit2x_1\/dcm_sp_inst\/RSTINV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_bit2x_1\/dcm_sp_inst\/PSCLKINV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_DCM_SP")
    (INSTANCE clock_bit2x_1\/dcm_sp_inst)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKIN LOCKED (38:40:40)(38:40:40))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge PSEN) (posedge PSCLK) (1500)(0))
        (SETUPHOLD(negedge PSEN) (posedge PSCLK) (1500)(0))
        (SETUPHOLD(posedge PSINCDEC) (posedge PSCLK) (1500)(0))
        (SETUPHOLD(negedge PSINCDEC) (posedge PSCLK) (1500)(0))
        (PERIOD (posedge PSCLK) (5990))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dataDAC_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (4350:4492:6856)(4350:4492:6856))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE datasine\[7\]_INV_113_o1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (389:389:656)(389:389:656))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dataDAC_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (4382:4526:6890)(4382:4526:6890))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dataDAC_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (4361:4515:6879)(4361:4515:6879))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/STATE_FSM_FFd1\/DUV\/block_192kHz\/seqmult_LI_M\/STATE_FSM_FFd1_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/STATE_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3249:3438:5061)(3249:3438:5061))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/STATE_FSM_FFd1\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (274:274:453)(274:274:453))
          (PORT ADR2 (559:559:923)(559:559:923))
          (PORT ADR4 (63:63:223)(63:63:223))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/STATE_FSM_FFd2\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (493:493:802)(493:493:802))
          (PORT ADR1 (274:274:453)(274:274:453))
          (PORT ADR2 (559:559:923)(559:559:923))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/STATE_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3238:3348:4971)(3238:3348:4971))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/n0027\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (246:246:457)(246:246:457))
          (PORT ADR1 (264:264:437)(264:264:437))
          (PORT ADR3 (97:97:302)(97:97:302))
          (PORT ADR4 (180:180:332)(180:180:332))
          (PORT ADR0 (414:414:693)(414:414:693))
          (PORT ADR5 (148:148:330)(148:148:330))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/flag_sine_38_flag_sine_19_AND_110_o\/DUV\/block_192kHz\/flag_sine_38_flag_sine_19_AND_110_o_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/flag_sine_38_flag_sine_19_AND_110_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (607:607:972)(607:607:972))
          (PORT ADR0 (643:643:987)(643:643:987))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/n0027\<7\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (218:218:465)(218:218:465))
          (PORT ADR2 (267:267:483)(267:267:483))
          (PORT ADR1 (374:374:629)(374:374:629))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (2193:2342:3692)(2193:2342:3692))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1694:1860:2914)(1694:1860:2914))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (2197:2346:3696)(2197:2346:3696))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1695:1852:2906)(1695:1852:2906))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (2199:2327:3677)(2199:2327:3677))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1733:1863:2917)(1733:1863:2917))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (2209:2382:3732)(2209:2382:3732))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1685:1846:2900)(1685:1846:2900))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dataDAC_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4066:4232:6381)(4066:4232:6381))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dataDAC_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4067:4224:6373)(4067:4224:6373))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dataDAC_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4105:4235:6384)(4105:4235:6384))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dataDAC_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (4057:4218:6367)(4057:4218:6367))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/start_LI_M\/DUV\/block_192kHz\/start_LI_M_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/start_loadA_AND_68_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (238:238:437)(238:238:437))
          (PORT ADR1 (392:392:605)(392:392:605))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reset_loadH_OR_214_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2815:2815:4389)(2815:2815:4389))
          (PORT ADR3 (238:238:437)(238:238:437))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/start_LI_M)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/start_LI_M_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (244:244:476)(244:244:476))
          (PORT ADR2 (2914:2914:4471)(2914:2914:4471))
          (PORT ADR0 (384:384:637)(384:384:637))
          (PORT ADR5 (28:28:130)(28:28:130))
          (PORT ADR4 (512:512:819)(512:512:819))
          (PORT ADR1 (1604:1604:2582)(1604:1604:2582))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<15\>\/DUV\/interpol4x_LmR\/r1\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<15\>\/DUV\/interpol4x_LmR\/r1\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<15\>\/DUV\/interpol4x_LmR\/r1\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<15\>\/DUV\/interpol4x_LmR\/r1\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (517:666:920)(517:666:920))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (217:217:377)(217:217:377))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (533:665:919)(533:665:919))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (521:670:924)(521:670:924))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:192)(64:64:192))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (533:665:919)(533:665:919))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (523:651:905)(523:651:905))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:193)(64:64:193))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (536:669:923)(536:669:923))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (533:706:960)(533:706:960))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (622:622:1060)(622:622:1060))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (535:671:925)(535:671:925))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/byte2_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (759:908:1312)(759:908:1312))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3104:3270:4914)(3104:3270:4914))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/byte2_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (763:912:1316)(763:912:1316))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3105:3262:4906)(3105:3262:4906))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/byte2_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (765:893:1297)(765:893:1297))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3143:3273:4917)(3143:3273:4917))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/byte2_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (775:948:1352)(775:948:1352))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3095:3256:4900)(3095:3256:4900))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3738:3927:5935)(3738:3927:5935))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3744:3903:5911)(3744:3903:5911))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3737:3883:5891)(3737:3883:5891))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3734:3881:5889)(3734:3881:5889))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE testmod\<11\>\/testmod\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE testmod\<11\>\/testmod\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3648:3837:5763)(3648:3837:5763))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3654:3813:5739)(3654:3813:5739))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3647:3793:5719)(3647:3793:5719))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE testmodlong\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (497:497:816)(497:497:816))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3636:3727:5653)(3636:3727:5653))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3644:3791:5717)(3644:3791:5717))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE testmodlong\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (395:395:687)(395:395:687))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3637:3722:5648)(3637:3722:5648))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/state_FSM_FFd7\/ioports16_1\/state_FSM_FFd7_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (600:761:1061)(600:761:1061))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_FSM_FFd7\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (255:255:463)(255:255:463))
          (PORT ADR4 (411:411:784)(411:411:784))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/state_FSM_FFd8\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (895:895:1530)(895:895:1530))
          (PORT ADR4 (411:411:784)(411:411:784))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/datatoout\<8\>\/ioports16_1\/datatoout\<8\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/datatoout\<8\>\/ioports16_1\/datatoout\<8\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (645:794:1167)(645:794:1167))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SSET (492:658:841)(492:658:841))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(negedge SSET) (posedge CLK) (100:185:185)(60:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state__n1228_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (925:925:1531)(925:925:1531))
          (PORT ADR5 (1740:1740:2822)(1740:1740:2822))
          (PORT ADR4 (772:772:1268)(772:772:1268))
          (PORT ADR3 (659:659:1158)(659:659:1158))
          (PORT ADR0 (941:941:1565)(941:941:1565))
          (PORT ADR2 (566:566:877)(566:566:877))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (649:798:1171)(649:798:1171))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (493:650:833)(493:650:833))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n047161)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (928:928:1433)(928:928:1433))
          (PORT ADR2 (982:982:1526)(982:982:1526))
          (PORT ADR4 (859:859:1397)(859:859:1397))
          (PORT ADR1 (3517:3517:5580)(3517:3517:5580))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/Mmux__n047151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (3520:3520:5581)(3520:3520:5581))
          (PORT ADR3 (928:928:1433)(928:928:1433))
          (PORT ADR2 (982:982:1526)(982:982:1526))
          (PORT ADR4 (859:859:1397)(859:859:1397))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (661:793:1166)(661:793:1166))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (543:667:850)(543:667:850))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (651:779:1152)(651:779:1152))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (531:661:844)(531:661:844))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n047181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (910:910:1464)(910:910:1464))
          (PORT ADR4 (890:890:1424)(890:890:1424))
          (PORT ADR3 (913:913:1481)(913:913:1481))
          (PORT ADR2 (2930:2930:4777)(2930:2930:4777))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/Mmux__n047171)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (3296:3296:5347)(3296:3296:5347))
          (PORT ADR0 (910:910:1464)(910:910:1464))
          (PORT ADR4 (890:890:1424)(890:890:1424))
          (PORT ADR3 (913:913:1481)(913:913:1481))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (664:797:1170)(664:797:1170))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (518:635:818)(518:635:818))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (661:834:1207)(661:834:1207))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (483:644:827)(483:644:827))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n047191)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (810:810:1304)(810:810:1304))
          (PORT ADR0 (1097:1097:1712)(1097:1097:1712))
          (PORT ADR3 (907:907:1487)(907:907:1487))
          (PORT ADR5 (3103:3103:4931)(3103:3103:4931))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/dataout\<6\>\/ioports16_1\/dataout\<6\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n091841211)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (307:307:522)(307:307:522))
          (PORT ADR3 (684:684:1163)(684:684:1163))
          (PORT ADR0 (364:364:637)(364:364:637))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/Mmux__n091841_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (332:332:579)(332:332:579))
          (PORT ADR4 (154:154:346)(154:154:346))
          (PORT ADR2 (307:307:522)(307:307:522))
          (PORT ADR3 (684:684:1163)(684:684:1163))
          (PORT ADR0 (364:364:637)(364:364:637))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ioports16_1\/dataout_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (385:513:659)(385:513:659))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n0918211)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (413:413:746)(413:413:746))
          (PORT ADR3 (124:124:288)(124:124:288))
          (PORT ADR5 (2357:2357:3773)(2357:2357:3773))
          (PORT ADR0 (353:353:634)(353:353:634))
          (PORT ADR2 (548:548:1017)(548:548:1017))
          (PORT ADR1 (364:364:668)(364:364:668))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ioports16_1\/dataout_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (395:568:714)(395:568:714))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n091841)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (277:277:493)(277:277:493))
          (PORT ADR4 (424:424:782)(424:424:782))
          (PORT ADR2 (503:503:879)(503:503:879))
          (PORT ADR3 (243:243:451)(243:243:451))
          (PORT ADR5 (2357:2357:3773)(2357:2357:3773))
          (PORT ADR1 (373:373:624)(373:373:624))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/out8\<2\>\/ioports16_1\/out8\<2\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n066429121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (748:748:1311)(748:748:1311))
          (PORT ADR4 (1380:1380:2162)(1380:1380:2162))
          (PORT ADR0 (1022:1022:1643)(1022:1022:1643))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/Mmux__n051419111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (965:965:1577)(965:965:1577))
          (PORT ADR3 (748:748:1311)(748:748:1311))
          (PORT ADR4 (1380:1380:2162)(1380:1380:2162))
          (PORT ADR0 (1022:1022:1643)(1022:1022:1643))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SSET (3221:3378:5098)(3221:3378:5098))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(negedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05143011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1320:1320:2156)(1320:1320:2156))
          (PORT ADR3 (152:152:306)(152:152:306))
          (PORT ADR4 (756:756:1300)(756:756:1300))
          (PORT ADR0 (832:832:1351)(832:832:1351))
          (PORT ADR1 (1279:1279:2051)(1279:1279:2051))
          (PORT ADR5 (73:73:181)(73:73:181))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3259:3389:5109)(3259:3389:5109))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05143111)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (590:590:1021)(590:590:1021))
          (PORT ADR3 (810:810:1384)(810:810:1384))
          (PORT ADR4 (806:806:1347)(806:806:1347))
          (PORT ADR2 (307:307:541)(307:307:541))
          (PORT ADR1 (1707:1707:2739)(1707:1707:2739))
          (PORT ADR0 (305:305:528)(305:305:528))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3211:3372:5092)(3211:3372:5092))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05143211)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (590:590:1021)(590:590:1021))
          (PORT ADR3 (804:804:1390)(804:804:1390))
          (PORT ADR4 (817:817:1383)(817:817:1383))
          (PORT ADR1 (292:292:691)(292:292:691))
          (PORT ADR0 (1543:1543:2415)(1543:1543:2415))
          (PORT ADR2 (205:205:368)(205:205:368))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3251:3440:5160)(3251:3440:5160))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05141811)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (745:745:1219)(745:745:1219))
          (PORT ADR0 (954:954:1577)(954:954:1577))
          (PORT ADR3 (853:853:1396)(853:853:1396))
          (PORT ADR5 (26:26:128)(26:26:128))
          (PORT ADR1 (843:843:1410)(843:843:1410))
          (PORT ADR4 (241:241:439)(241:241:439))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SSET (3257:3416:5136)(3257:3416:5136))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SSET) (posedge CLK) (51:99:99)(120:280:280))
        (SETUPHOLD(negedge SSET) (posedge CLK) (51:99:99)(120:280:280))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05141912)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1243:1243:2145)(1243:1243:2145))
          (PORT ADR2 (548:548:941)(548:548:941))
          (PORT ADR5 (715:715:1233)(715:715:1233))
          (PORT ADR4 (59:59:173)(59:59:173))
          (PORT ADR1 (983:983:1589)(983:983:1589))
          (PORT ADR0 (299:299:482)(299:299:482))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3250:3396:5116)(3250:3396:5116))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05142011)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (590:590:1021)(590:590:1021))
          (PORT ADR3 (803:803:1442)(803:803:1442))
          (PORT ADR0 (1134:1134:1748)(1134:1134:1748))
          (PORT ADR4 (76:76:201)(76:76:201))
          (PORT ADR1 (991:991:1649)(991:991:1649))
          (PORT ADR2 (211:211:362)(211:211:362))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3247:3394:5114)(3247:3394:5114))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05142111)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (590:590:1021)(590:590:1021))
          (PORT ADR3 (804:804:1388)(804:804:1388))
          (PORT ADR0 (999:999:1596)(999:999:1596))
          (PORT ADR4 (209:209:363)(209:209:363))
          (PORT ADR2 (664:664:1137)(664:664:1137))
          (PORT ADR1 (447:447:667)(447:447:667))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outc_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2738:2927:4316)(2738:2927:4316))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n10942911)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (326:326:659)(326:326:659))
          (PORT ADR1 (520:520:815)(520:520:815))
          (PORT ADR2 (462:462:762)(462:462:762))
          (PORT ADR3 (240:240:409)(240:240:409))
          (PORT ADR0 (1114:1114:1692)(1114:1114:1692))
          (PORT ADR5 (582:582:1021)(582:582:1021))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outc_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SSET (2744:2903:4292)(2744:2903:4292))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SSET) (posedge CLK) (51:99:99)(120:280:280))
        (SETUPHOLD(negedge SSET) (posedge CLK) (51:99:99)(120:280:280))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n10943011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (207:207:497)(207:207:497))
          (PORT ADR1 (523:523:816)(523:523:816))
          (PORT ADR5 (582:582:1021)(582:582:1021))
          (PORT ADR2 (279:279:464)(279:279:464))
          (PORT ADR4 (807:807:1344)(807:807:1344))
          (PORT ADR0 (993:993:1612)(993:993:1612))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outc_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2737:2883:4272)(2737:2883:4272))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n10943111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (530:530:888)(530:530:888))
          (PORT ADR0 (564:564:952)(564:564:952))
          (PORT ADR5 (307:307:564)(307:307:564))
          (PORT ADR3 (240:240:501)(240:240:501))
          (PORT ADR4 (718:718:1090)(718:718:1090))
          (PORT ADR2 (720:720:1202)(720:720:1202))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outc_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2734:2881:4270)(2734:2881:4270))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n10943211)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (532:532:887)(532:532:887))
          (PORT ADR3 (245:245:495)(245:245:495))
          (PORT ADR5 (307:307:564)(307:307:564))
          (PORT ADR4 (207:207:361)(207:207:361))
          (PORT ADR0 (1039:1039:1509)(1039:1039:1509))
          (PORT ADR2 (720:720:1194)(720:720:1194))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT6)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (267:267:491)(267:267:491))
          (PORT ADR5 (259:259:527)(259:259:527))
          (PORT ADR3 (323:323:686)(323:323:686))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (374:374:629)(374:374:629))
          (PORT ADR3 (348:348:682)(348:348:682))
          (PORT ADR5 (238:238:504)(238:238:504))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3135:3324:4968)(3135:3324:4968))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05141411)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (605:605:1003)(605:605:1003))
          (PORT ADR4 (591:591:1085)(591:591:1085))
          (PORT ADR1 (860:860:1371)(860:860:1371))
          (PORT ADR5 (25:25:127)(25:25:127))
          (PORT ADR3 (234:234:403)(234:234:403))
          (PORT ADR0 (505:505:846)(505:505:846))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3141:3300:4944)(3141:3300:4944))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05141511)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (524:524:982)(524:524:982))
          (PORT ADR1 (987:987:1643)(987:987:1643))
          (PORT ADR4 (659:659:1109)(659:659:1109))
          (PORT ADR2 (248:248:459)(248:248:459))
          (PORT ADR0 (339:339:580)(339:339:580))
          (PORT ADR5 (204:204:388)(204:204:388))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3134:3280:4924)(3134:3280:4924))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05141611)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (818:818:1311)(818:818:1311))
          (PORT ADR1 (795:795:1314)(795:795:1314))
          (PORT ADR4 (675:675:1136)(675:675:1136))
          (PORT ADR2 (292:292:475)(292:292:475))
          (PORT ADR5 (17:17:119)(17:17:119))
          (PORT ADR3 (292:292:597)(292:292:597))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3131:3278:4922)(3131:3278:4922))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05141711)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (450:450:805)(450:450:805))
          (PORT ADR3 (641:641:1149)(641:641:1149))
          (PORT ADR0 (859:859:1380)(859:859:1380))
          (PORT ADR4 (209:209:363)(209:209:363))
          (PORT ADR1 (828:828:1401)(828:828:1401))
          (PORT ADR2 (342:342:561)(342:342:561))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/datatoout\<19\>\/ioports16_1\/datatoout\<19\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/datatoout\<19\>\/ioports16_1\/datatoout\<19\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/datatoout\<19\>\/ioports16_1\/datatoout\<19\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/_n01161)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (424:424:721)(424:424:721))
          (PORT ADR4 (1779:1779:2913)(1779:1779:2913))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/state__n1165_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1151:1151:1713)(1151:1151:1713))
          (PORT ADR4 (1779:1779:2913)(1779:1779:2913))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state__n1165)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (675:675:1187)(675:675:1187))
          (PORT ADR3 (87:87:296)(87:87:296))
          (PORT ADR0 (917:917:1501)(917:917:1501))
          (PORT ADR2 (553:553:871)(553:553:871))
          (PORT ADR4 (718:718:1247)(718:718:1247))
          (PORT ADR1 (809:809:1318)(809:809:1318))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (318:451:605)(318:451:605))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (522:668:851)(522:668:851))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n047121)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (816:816:1298)(816:816:1298))
          (PORT ADR4 (899:899:1429)(899:899:1429))
          (PORT ADR3 (906:906:1539)(906:906:1539))
          (PORT ADR0 (3547:3547:5621)(3547:3547:5621))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/Mmux__n047115)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (3634:3634:5771)(3634:3634:5771))
          (PORT ADR2 (816:816:1298)(816:816:1298))
          (PORT ADR4 (899:899:1429)(899:899:1429))
          (PORT ADR3 (906:906:1539)(906:906:1539))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (342:489:643)(342:489:643))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SSET (511:602:785)(511:602:785))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SSET) (posedge CLK) (51:99:99)(120:280:280))
        (SETUPHOLD(negedge SSET) (posedge CLK) (51:99:99)(120:280:280))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (312:422:576)(312:422:576))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SSET (519:666:849)(519:666:849))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SSET) (posedge CLK) (51:99:99)(120:280:280))
        (SETUPHOLD(negedge SSET) (posedge CLK) (51:99:99)(120:280:280))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n047141)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1052:1052:1603)(1052:1052:1603))
          (PORT ADR0 (1083:1083:1673)(1083:1083:1673))
          (PORT ADR3 (907:907:1485)(907:907:1485))
          (PORT ADR4 (3341:3341:5359)(3341:3341:5359))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/Mmux__n047131)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (3287:3287:5191)(3287:3287:5191))
          (PORT ADR1 (1052:1052:1603)(1052:1052:1603))
          (PORT ADR0 (1083:1083:1673)(1083:1083:1673))
          (PORT ADR3 (907:907:1485)(907:907:1485))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (341:487:641)(341:487:641))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SSET (512:597:780)(512:597:780))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SSET) (posedge CLK) (51:99:99)(120:280:280))
        (SETUPHOLD(negedge SSET) (posedge CLK) (51:99:99)(120:280:280))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (179:179:383)(179:179:383))
          (PORT ADR5 (270:270:543)(270:270:543))
          (PORT ADR1 (508:508:801)(508:508:801))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (218:218:465)(218:218:465))
          (PORT ADR2 (504:504:876)(504:504:876))
          (PORT ADR0 (452:452:765)(452:452:765))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/reset_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1687:1687:2728)(1687:1687:2728))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3194:3383:5052)(3194:3383:5052))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05142211)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (777:777:1324)(777:777:1324))
          (PORT ADR5 (890:890:1472)(890:890:1472))
          (PORT ADR1 (1109:1109:1760)(1109:1109:1760))
          (PORT ADR4 (194:194:386)(194:194:386))
          (PORT ADR0 (888:888:1502)(888:888:1502))
          (PORT ADR2 (393:393:608)(393:393:608))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SSET (3200:3359:5028)(3200:3359:5028))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SSET) (posedge CLK) (51:99:99)(120:280:280))
        (SETUPHOLD(negedge SSET) (posedge CLK) (51:99:99)(120:280:280))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05142311)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1449:1449:2335)(1449:1449:2335))
          (PORT ADR1 (492:492:882)(492:492:882))
          (PORT ADR4 (885:885:1479)(885:885:1479))
          (PORT ADR2 (248:248:459)(248:248:459))
          (PORT ADR5 (803:803:1407)(803:803:1407))
          (PORT ADR3 (312:312:587)(312:312:587))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3193:3339:5008)(3193:3339:5008))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05142411)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (972:972:1529)(972:972:1529))
          (PORT ADR2 (1028:1028:1653)(1028:1028:1653))
          (PORT ADR4 (924:924:1525)(924:924:1525))
          (PORT ADR3 (243:243:504)(243:243:504))
          (PORT ADR1 (1000:1000:1666)(1000:1000:1666))
          (PORT ADR5 (238:238:410)(238:238:410))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3190:3337:5006)(3190:3337:5006))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05142511)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (732:732:1227)(732:732:1227))
          (PORT ADR1 (1096:1096:1752)(1096:1096:1752))
          (PORT ADR0 (1108:1108:1769)(1108:1108:1769))
          (PORT ADR3 (244:244:450)(244:244:450))
          (PORT ADR2 (865:865:1440)(865:865:1440))
          (PORT ADR4 (293:293:479)(293:293:479))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/STATE_FSM_FFd1\/DUV\/block_48kHz\/seqmult_LmR\/STATE_FSM_FFd1_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/STATE_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1423:1612:2358)(1423:1612:2358))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/STATE_FSM_FFd1\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (266:266:445)(266:266:445))
          (PORT ADR3 (252:252:421)(252:252:421))
          (PORT ADR4 (59:59:219)(59:59:219))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/STATE_FSM_FFd2\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (640:640:1094)(640:640:1094))
          (PORT ADR1 (266:266:445)(266:266:445))
          (PORT ADR3 (252:252:421)(252:252:421))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/STATE_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1412:1522:2268)(1412:1522:2268))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/n0027\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (129:129:310)(129:129:310))
          (PORT ADR1 (370:370:622)(370:370:622))
          (PORT ADR4 (163:163:356)(163:163:356))
          (PORT ADR2 (256:256:482)(256:256:482))
          (PORT ADR3 (231:231:512)(231:231:512))
          (PORT ADR0 (499:499:796)(499:499:796))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<7\>\/DUV\/interpol4x_LmR\/r1\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<7\>\/DUV\/interpol4x_LmR\/r1\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<7\>\/DUV\/interpol4x_LmR\/r1\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<7\>\/DUV\/interpol4x_LmR\/r1\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (468:598:828)(468:598:828))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (199:199:391)(199:199:391))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (498:645:875)(498:645:875))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (474:622:852)(474:622:852))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (57:57:171)(57:57:171))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (497:643:873)(497:643:873))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (473:606:836)(473:606:836))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (73:73:198)(73:73:198))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (497:644:874)(497:644:874))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (467:577:807)(467:577:807))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (520:520:885)(520:520:885))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (496:642:872)(496:642:872))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (492:639:846)(492:639:846))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/clken48kHz\<10\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (636:636:1004)(636:636:1004))
          (PORT ADR4 (320:320:644)(320:320:644))
          (PORT ADR2 (325:325:555)(325:325:555))
          (PORT ADR5 (269:269:526)(269:269:526))
          (PORT ADR0 (508:508:870)(508:508:870))
          (PORT ADR3 (369:369:670)(369:369:670))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken48kHz_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1724:1883:2820)(1724:1883:2820))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/clken48kHz\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (244:244:534)(244:244:534))
          (PORT ADR0 (396:396:658)(396:396:658))
          (PORT ADR2 (404:404:733)(404:404:733))
          (PORT ADR1 (537:537:833)(537:537:833))
          (PORT ADR4 (303:303:572)(303:303:572))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/clken192kHz\<8\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (360:360:738)(360:360:738))
          (PORT ADR5 (170:170:357)(170:170:357))
          (PORT ADR1 (512:512:846)(512:512:846))
          (PORT ADR4 (319:319:599)(319:319:599))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clken192kHz_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1714:1861:2798)(1714:1861:2798))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clken48k192k\/clken192kHz\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (277:277:561)(277:277:561))
          (PORT ADR0 (404:404:674)(404:404:674))
          (PORT ADR2 (308:308:530)(308:308:530))
          (PORT ADR3 (259:259:512)(259:259:512))
          (PORT ADR1 (514:514:845)(514:514:845))
          (PORT ADR4 (65:65:187)(65:65:187))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<3\>\/DUV\/interpol4x_LmR\/r1\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<3\>\/DUV\/interpol4x_LmR\/r1\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<3\>\/DUV\/interpol4x_LmR\/r1\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<3\>\/DUV\/interpol4x_LmR\/r1\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (492:622:826)(492:622:826))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (199:199:391)(199:199:391))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (522:669:873)(522:669:873))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (498:646:850)(498:646:850))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (57:57:171)(57:57:171))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (521:667:871)(521:667:871))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (497:630:834)(497:630:834))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (73:73:198)(73:73:198))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (521:668:872)(521:668:872))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (491:601:805)(491:601:805))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (425:425:793)(425:425:793))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (520:666:870)(520:666:870))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/state_FSM_FFd3\/ioports16_1\/state_FSM_FFd3_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (729:876:1294)(729:876:1294))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/ready_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1576:1576:2532)(1576:1576:2532))
          (PORT ADR2 (2428:2428:3877)(2428:2428:3877))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/ready_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1576:1576:2532)(1576:1576:2532))
          (PORT ADR2 (2428:2428:3877)(2428:2428:3877))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<17\>\/DUV\/interpol4x_LmR\/r1\<17\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<17\>\/DUV\/interpol4x_LmR\/r1\<17\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (627:760:1078)(627:760:1078))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (73:73:198)(73:73:198))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (651:798:1116)(651:798:1116))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (621:731:1049)(621:731:1049))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (414:414:749)(414:414:749))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (650:796:1114)(650:796:1114))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<11\>\/DUV\/interpol4x_LmR\/r1\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<11\>\/DUV\/interpol4x_LmR\/r1\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<11\>\/DUV\/interpol4x_LmR\/r1\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<11\>\/DUV\/interpol4x_LmR\/r1\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (511:641:883)(511:641:883))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (199:199:391)(199:199:391))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (541:688:930)(541:688:930))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (517:665:907)(517:665:907))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (57:57:171)(57:57:171))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (540:686:928)(540:686:928))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (516:649:891)(516:649:891))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (73:73:198)(73:73:198))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (540:687:929)(540:687:929))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r1_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (510:620:862)(510:620:862))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LmR\/r1\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (453:453:818)(453:453:818))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LmR\/r2_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (539:685:927)(539:685:927))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/dout_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (914:1069:1470)(914:1069:1470))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2482:2623:3923)(2482:2623:3923))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/dout_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (913:1068:1469)(913:1068:1469))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2495:2637:3937)(2495:2637:3937))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/dout_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (916:1050:1451)(916:1050:1451))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2527:2671:3971)(2527:2671:3971))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/dout_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (916:1089:1490)(916:1089:1490))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2506:2660:3960)(2506:2660:3960))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/byte1_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (469:624:832)(469:624:832))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2620:2761:4138)(2620:2761:4138))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/byte1_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (468:623:831)(468:623:831))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2633:2775:4152)(2633:2775:4152))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/byte1_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (471:605:813)(471:605:813))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2665:2809:4186)(2665:2809:4186))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/byte1_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (471:644:852)(471:644:852))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2644:2798:4175)(2644:2798:4175))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ioports16_1\/dataout_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (453:608:859)(453:608:859))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n0918111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (768:768:1274)(768:768:1274))
          (PORT ADR4 (212:212:437)(212:212:437))
          (PORT ADR3 (2307:2307:3671)(2307:2307:3671))
          (PORT ADR5 (26:26:128)(26:26:128))
          (PORT ADR1 (834:834:1192)(834:834:1192))
          (PORT ADR2 (292:292:508)(292:292:508))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n091831_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (328:328:545)(328:328:545))
          (PORT ADR4 (586:586:1064)(586:586:1064))
          (PORT ADR5 (264:264:506)(264:264:506))
          (PORT ADR0 (459:459:817)(459:459:817))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ioports16_1\/dataout_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (455:589:840)(455:589:840))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n091831)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (2220:2220:3560)(2220:2220:3560))
          (PORT ADR1 (515:515:848)(515:515:848))
          (PORT ADR4 (78:78:200)(78:78:200))
          (PORT ADR0 (836:836:1387)(836:836:1387))
          (PORT ADR3 (113:113:278)(113:113:278))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out9_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3183:3324:5059)(3183:3324:5059))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07762511)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (738:738:1207)(738:738:1207))
          (PORT ADR1 (857:857:1438)(857:857:1438))
          (PORT ADR0 (833:833:1362)(833:833:1362))
          (PORT ADR4 (199:199:380)(199:199:380))
          (PORT ADR3 (619:619:1089)(619:619:1089))
          (PORT ADR5 (246:246:430)(246:246:430))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out9_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SSET (3196:3338:5073)(3196:3338:5073))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(negedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07762611)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1239:1239:1784)(1239:1239:1784))
          (PORT ADR1 (836:836:1401)(836:836:1401))
          (PORT ADR5 (246:246:430)(246:246:430))
          (PORT ADR4 (77:77:206)(77:77:206))
          (PORT ADR3 (781:781:1398)(781:781:1398))
          (PORT ADR2 (1330:1330:2183)(1330:1330:2183))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out9_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3228:3372:5107)(3228:3372:5107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07762711)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (617:617:1048)(617:617:1048))
          (PORT ADR1 (821:821:1420)(821:821:1420))
          (PORT ADR4 (652:652:1110)(652:652:1110))
          (PORT ADR0 (366:366:630)(366:366:630))
          (PORT ADR3 (742:742:1314)(742:742:1314))
          (PORT ADR2 (389:389:637)(389:389:637))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out9_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3207:3361:5096)(3207:3361:5096))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07762811)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (617:617:1048)(617:617:1048))
          (PORT ADR4 (545:545:1016)(545:545:1016))
          (PORT ADR0 (832:832:1370)(832:832:1370))
          (PORT ADR2 (875:875:1250)(875:875:1250))
          (PORT ADR1 (864:864:1426)(864:864:1426))
          (PORT ADR3 (327:327:551)(327:327:551))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/state_FSM_FFd13\/ioports16_1\/state_FSM_FFd13_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_FSM_FFd13\-In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (850:850:1304)(850:850:1304))
          (PORT ADR3 (142:142:268)(142:142:268))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/state_FSM_FFd15\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (387:387:646)(387:387:646))
          (PORT ADR0 (388:388:645)(388:388:645))
          (PORT ADR2 (248:248:452)(248:248:452))
          (PORT ADR4 (850:850:1304)(850:850:1304))
          (PORT ADR3 (142:142:268)(142:142:268))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2577:2719:4005)(2577:2719:4005))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_FSM_FFd13\-In)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (363:363:630)(363:363:630))
          (PORT ADR3 (249:249:548)(249:249:548))
          (PORT ADR1 (507:507:841)(507:507:841))
          (PORT ADR4 (68:68:197)(68:68:197))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR2 (2882:2882:4610)(2882:2882:4610))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SSET (2609:2753:4039)(2609:2753:4039))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(negedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_FSM_FFd15\-In2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1344:1344:2020)(1344:1344:2020))
          (PORT ADR5 (2725:2725:4414)(2725:2725:4414))
          (PORT ADR4 (71:71:199)(71:71:199))
          (PORT ADR3 (908:908:1378)(908:908:1378))
          (PORT ADR1 (441:441:756)(441:441:756))
          (PORT ADR0 (353:353:641)(353:353:641))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n091851_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (317:317:533)(317:317:533))
          (PORT ADR3 (238:238:440)(238:238:440))
          (PORT ADR0 (515:515:863)(515:515:863))
          (PORT ADR4 (593:593:1080)(593:593:1080))
          (PORT ADR5 (385:385:563)(385:385:563))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ioports16_1\/dataout_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (562:717:1036)(562:717:1036))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n091851)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2430:2430:3967)(2430:2430:3967))
          (PORT ADR1 (367:367:631)(367:367:631))
          (PORT ADR4 (68:68:197)(68:68:197))
          (PORT ADR2 (1033:1033:1423)(1033:1033:1423))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n091861_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (434:434:794)(434:434:794))
          (PORT ADR5 (196:196:374)(196:196:374))
          (PORT ADR4 (334:334:611)(334:334:611))
          (PORT ADR3 (651:651:1154)(651:651:1154))
          (PORT ADR2 (564:564:873)(564:564:873))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ioports16_1\/dataout_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (565:738:1057)(565:738:1057))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n091861)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (283:283:521)(283:283:521))
          (PORT ADR1 (640:640:1018)(640:640:1018))
          (PORT ADR0 (524:524:840)(524:524:840))
          (PORT ADR5 (25:25:127)(25:25:127))
          (PORT ADR4 (2365:2365:3790)(2365:2365:3790))
          (PORT ADR3 (220:220:406)(220:220:406))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/state_FSM_FFd4\/ioports16_1\/state_FSM_FFd4_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/state_FSM_FFd4\/ioports16_1\/state_FSM_FFd4_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (423:564:843)(423:564:843))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_FSM_FFd4\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (191:191:372)(191:191:372))
          (PORT ADR1 (361:361:685)(361:361:685))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/state_FSM_FFd5\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (760:760:1234)(760:760:1234))
          (PORT ADR1 (361:361:685)(361:361:685))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_state\[5\]_enout_Select_143_o3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (271:271:543)(271:271:543))
          (PORT ADR0 (861:861:1398)(861:861:1398))
          (PORT ADR2 (797:797:1351)(797:797:1351))
          (PORT ADR3 (242:242:556)(242:242:556))
          (PORT ADR5 (127:127:358)(127:127:358))
          (PORT ADR1 (453:453:775)(453:453:775))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (447:601:880)(447:601:880))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_FSM_FFd2\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (190:190:351)(190:190:351))
          (PORT ADR0 (380:380:661)(380:380:661))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/state_FSM_FFd3\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (368:368:568)(368:368:568))
          (PORT ADR0 (380:380:661)(380:380:661))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (543:697:985)(543:697:985))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out9_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3261:3450:5185)(3261:3450:5185))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07762911)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (772:772:1246)(772:772:1246))
          (PORT ADR0 (754:754:1309)(754:754:1309))
          (PORT ADR1 (834:834:1345)(834:834:1345))
          (PORT ADR3 (251:251:420)(251:251:420))
          (PORT ADR4 (1566:1566:2508)(1566:1566:2508))
          (PORT ADR5 (246:246:430)(246:246:430))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out9_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3267:3426:5161)(3267:3426:5161))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07763011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (855:855:1357)(855:855:1357))
          (PORT ADR4 (549:549:1011)(549:549:1011))
          (PORT ADR3 (830:830:1447)(830:830:1447))
          (PORT ADR2 (281:281:466)(281:281:466))
          (PORT ADR0 (1150:1150:1844)(1150:1150:1844))
          (PORT ADR5 (246:246:430)(246:246:430))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out9_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3260:3406:5141)(3260:3406:5141))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07763111)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (617:617:1048)(617:617:1048))
          (PORT ADR0 (842:842:1392)(842:842:1392))
          (PORT ADR1 (971:971:1524)(971:971:1524))
          (PORT ADR2 (297:297:480)(297:297:480))
          (PORT ADR4 (1559:1559:2503)(1559:1559:2503))
          (PORT ADR3 (334:334:639)(334:334:639))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out9_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3257:3404:5139)(3257:3404:5139))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07763211)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (617:617:1048)(617:617:1048))
          (PORT ADR1 (868:868:1430)(868:868:1430))
          (PORT ADR0 (833:833:1354)(833:833:1354))
          (PORT ADR3 (254:254:460)(254:254:460))
          (PORT ADR4 (1219:1219:1921)(1219:1219:1921))
          (PORT ADR2 (384:384:603)(384:384:603))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/state_FSM_FFd1\/ioports16_1\/state_FSM_FFd1_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/_n0398\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (358:358:625)(358:358:625))
          (PORT ADR2 (288:288:493)(288:288:493))
          (PORT ADR3 (361:361:698)(361:361:698))
          (PORT ADR1 (966:966:1367)(966:966:1367))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/_n0394\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (358:358:625)(358:358:625))
          (PORT ADR2 (288:288:493)(288:288:493))
          (PORT ADR3 (361:361:698)(361:361:698))
          (PORT ADR1 (966:966:1367)(966:966:1367))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2548:2702:4015)(2548:2702:4015))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_state\[5\]_enout_Select_143_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (262:262:464)(262:262:464))
          (PORT ADR1 (389:389:589)(389:389:589))
          (PORT ADR2 (158:158:311)(158:158:311))
          (PORT ADR3 (301:301:636)(301:301:636))
          (PORT ADR5 (30:30:136)(30:30:136))
          (PORT ADR4 (87:87:210)(87:87:210))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_B\<4\>\/DUV\/block_192kHz\/seqmult_LI_M\/reg_B\<4\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_B\<4\>\/DUV\/block_192kHz\/seqmult_LI_M\/reg_B\<4\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_B\<4\>\/DUV\/block_192kHz\/seqmult_LI_M\/reg_B\<4\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_B_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (427:576:950)(427:576:950))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2879:3045:4539)(2879:3045:4539))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/mux411)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (852:852:1265)(852:852:1265))
          (PORT ADR4 (500:500:859)(500:500:859))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/mux311)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (263:263:482)(263:263:482))
          (PORT ADR1 (852:852:1265)(852:852:1265))
          (PORT ADR3 (240:240:441)(240:240:441))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_B_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (443:575:949)(443:575:949))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2907:2993:4487)(2907:2993:4487))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_B_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (431:580:954)(431:580:954))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2880:3037:4531)(2880:3037:4531))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/mux211)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (624:624:942)(624:624:942))
          (PORT ADR1 (347:347:605)(347:347:605))
          (PORT ADR3 (146:146:300)(146:146:300))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/mux1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (354:354:642)(354:354:642))
          (PORT ADR2 (624:624:942)(624:624:942))
          (PORT ADR4 (67:67:195)(67:67:195))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_B_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (443:575:949)(443:575:949))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2930:3054:4548)(2930:3054:4548))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_B_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (433:561:935)(433:561:935))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2918:3048:4542)(2918:3048:4542))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/mux111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (681:681:1088)(681:681:1088))
          (PORT ADR2 (276:276:551)(276:276:551))
          (PORT ADR4 (196:196:387)(196:196:387))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/_n0111_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (543:543:884)(543:543:884))
          (PORT ADR1 (681:681:1088)(681:681:1088))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (2096:2226:3512)(2096:2226:3512))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1849:2038:3156)(1849:2038:3156))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (2102:2250:3536)(2102:2250:3536))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1855:2014:3132)(1855:2014:3132))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (2101:2234:3520)(2101:2234:3520))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1848:1994:3112)(1848:1994:3112))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (2095:2205:3491)(2095:2205:3491))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1845:1992:3110)(1845:1992:3110))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (479:609:883)(479:609:883))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3455:3644:5466)(3455:3644:5466))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (485:633:907)(485:633:907))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3461:3620:5442)(3461:3620:5442))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (484:617:891)(484:617:891))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3454:3600:5422)(3454:3600:5422))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (478:588:862)(478:588:862))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3451:3598:5420)(3451:3598:5420))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_B\<6\>\/DUV\/block_192kHz\/seqmult_LI_R\/reg_B\<6\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_B\<6\>\/DUV\/block_192kHz\/seqmult_LI_R\/reg_B\<6\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_B\<6\>\/DUV\/block_192kHz\/seqmult_LI_R\/reg_B\<6\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_B\<6\>\/DUV\/block_192kHz\/seqmult_LI_R\/reg_B\<6\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_B_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (657:806:1218)(657:806:1218))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2483:2649:3938)(2483:2649:3938))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/mux611)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (551:551:890)(551:551:890))
          (PORT ADR4 (74:74:196)(74:74:196))
          (PORT ADR3 (211:211:453)(211:211:453))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/mux411)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (884:884:1312)(884:884:1312))
          (PORT ADR2 (160:160:324)(160:160:324))
          (PORT ADR1 (551:551:890)(551:551:890))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_B_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (673:805:1217)(673:805:1217))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2511:2597:3886)(2511:2597:3886))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_B_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (661:810:1222)(661:810:1222))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2484:2641:3930)(2484:2641:3930))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/mux311)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (342:342:613)(342:342:613))
          (PORT ADR2 (264:264:467)(264:264:467))
          (PORT ADR3 (141:141:295)(141:141:295))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/mux511)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (437:437:839)(437:437:839))
          (PORT ADR1 (241:241:420)(241:241:420))
          (PORT ADR4 (342:342:613)(342:342:613))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_B_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (673:805:1217)(673:805:1217))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2534:2658:3947)(2534:2658:3947))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_B_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (663:791:1203)(663:791:1203))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2522:2652:3941)(2522:2652:3941))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/mux211)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (376:376:648)(376:376:648))
          (PORT ADR0 (345:345:626)(345:345:626))
          (PORT ADR1 (354:354:620)(354:354:620))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/_n0111_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (235:235:444)(235:235:444))
          (PORT ADR2 (376:376:648)(376:376:648))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_B_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (673:846:1258)(673:846:1258))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2474:2635:3924)(2474:2635:3924))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/mux1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (331:331:567)(331:331:567))
          (PORT ADR0 (490:490:802)(490:490:802))
          (PORT ADR1 (241:241:430)(241:241:430))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/mux111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (199:199:498)(199:199:498))
          (PORT ADR2 (331:331:567)(331:331:567))
          (PORT ADR4 (198:198:390)(198:198:390))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_B_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (675:811:1223)(675:811:1223))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2490:2570:3859)(2490:2570:3859))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/start_FMout)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SSET (571:728:994)(571:728:994))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(negedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/start_FMout_glue_rst)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2704:2704:4162)(2704:2704:4162))
          (PORT ADR0 (756:756:1306)(756:756:1306))
          (PORT ADR5 (532:532:958)(532:532:958))
          (PORT ADR4 (66:66:194)(66:66:194))
          (PORT ADR2 (419:419:722)(419:419:722))
          (PORT ADR1 (356:356:603)(356:356:603))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/outsine_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (4097:4286:6435)(4097:4286:6435))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Mram_sineLUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (701:701:1228)(701:701:1228))
          (PORT ADR1 (1641:1641:2547)(1641:1641:2547))
          (PORT ADR4 (745:745:1324)(745:745:1324))
          (PORT ADR2 (861:861:1431)(861:861:1431))
          (PORT ADR0 (944:944:1620)(944:944:1620))
          (PORT ADR3 (788:788:1344)(788:788:1344))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/outsine_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (4103:4262:6411)(4103:4262:6411))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Mram_sineLUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (927:927:1529)(927:927:1529))
          (PORT ADR1 (944:944:1542)(944:944:1542))
          (PORT ADR2 (1386:1386:2159)(1386:1386:2159))
          (PORT ADR3 (909:909:1577)(909:909:1577))
          (PORT ADR5 (705:705:1276)(705:705:1276))
          (PORT ADR4 (734:734:1273)(734:734:1273))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/outsine_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (4096:4242:6391)(4096:4242:6391))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Mram_sineLUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (794:794:1442)(794:794:1442))
          (PORT ADR5 (706:706:1233)(706:706:1233))
          (PORT ADR2 (839:839:1409)(839:839:1409))
          (PORT ADR4 (750:750:1300)(750:750:1300))
          (PORT ADR0 (1499:1499:2289)(1499:1499:2289))
          (PORT ADR1 (948:948:1596)(948:948:1596))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_carrier_1\/outsine_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (4093:4240:6389)(4093:4240:6389))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Mram_sineLUT111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (755:755:1296)(755:755:1296))
          (PORT ADR1 (950:950:1595)(950:950:1595))
          (PORT ADR5 (706:706:1233)(706:706:1233))
          (PORT ADR3 (795:795:1388)(795:795:1388))
          (PORT ADR0 (1640:1640:2556)(1640:1640:2556))
          (PORT ADR2 (839:839:1401)(839:839:1401))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (461:610:876)(461:610:876))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2316:2482:3729)(2316:2482:3729))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (465:614:880)(465:614:880))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2317:2474:3721)(2317:2474:3721))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (467:595:861)(467:595:861))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2355:2485:3732)(2355:2485:3732))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (477:650:916)(477:650:916))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2307:2468:3715)(2307:2468:3715))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (512:642:864)(512:642:864))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (471:660:914)(471:660:914))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (518:666:888)(518:666:888))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (477:636:890)(477:636:890))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (517:650:872)(517:650:872))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (470:616:870)(470:616:870))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (511:621:843)(511:621:843))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (467:614:868)(467:614:868))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (576:706:1044)(576:706:1044))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3473:3662:5489)(3473:3662:5489))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (582:730:1068)(582:730:1068))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3479:3638:5465)(3479:3638:5465))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (581:714:1052)(581:714:1052))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3472:3618:5445)(3472:3618:5445))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (575:685:1023)(575:685:1023))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3469:3616:5443)(3469:3616:5443))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (527:657:934)(527:657:934))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3063:3252:4835)(3063:3252:4835))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (533:681:958)(533:681:958))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3069:3228:4811)(3069:3228:4811))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (532:665:942)(532:665:942))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3062:3208:4791)(3062:3208:4791))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (526:636:913)(526:636:913))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3059:3206:4789)(3059:3206:4789))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/_n0106\/DUV\/block_192kHz\/_n0106_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/_n01061)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (2716:2716:4181)(2716:2716:4181))
          (PORT ADR4 (285:285:545)(285:285:545))
          (PORT ADR3 (657:657:1043)(657:657:1043))
          (PORT ADR0 (821:821:1279)(821:821:1279))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/flag_sine_19_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (270:270:449)(270:270:449))
          (PORT ADR2 (2716:2716:4181)(2716:2716:4181))
          (PORT ADR4 (285:285:545)(285:285:545))
          (PORT ADR3 (657:657:1043)(657:657:1043))
          (PORT ADR0 (821:821:1279)(821:821:1279))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/flag_sine_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (689:799:1129)(689:799:1129))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (2079:2234:3520)(2079:2234:3520))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1629:1770:2790)(1629:1770:2790))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (2078:2233:3519)(2078:2233:3519))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1642:1784:2804)(1642:1784:2804))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (2081:2215:3501)(2081:2215:3501))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1674:1818:2838)(1674:1818:2838))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (2081:2254:3540)(2081:2254:3540))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1653:1807:2827)(1653:1807:2827))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (500:630:920)(500:630:920))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2514:2703:3992)(2514:2703:3992))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (506:654:944)(506:654:944))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2520:2679:3968)(2520:2679:3968))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (505:638:928)(505:638:928))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2513:2659:3948)(2513:2659:3948))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (499:609:899)(499:609:899))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2510:2657:3946)(2510:2657:3946))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Bi_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (774:929:1292)(774:929:1292))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2947:3088:4661)(2947:3088:4661))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Bi_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (773:928:1291)(773:928:1291))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2960:3102:4675)(2960:3102:4675))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Bi_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (776:910:1273)(776:910:1273))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2992:3136:4709)(2992:3136:4709))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_M\/reg_Bi_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (776:949:1312)(776:949:1312))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2971:3125:4698)(2971:3125:4698))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/_n0110\/DUV\/block_192kHz\/_n0110_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/_n01101)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (2701:2701:4165)(2701:2701:4165))
          (PORT ADR3 (237:237:514)(237:237:514))
          (PORT ADR4 (456:456:831)(456:456:831))
          (PORT ADR1 (658:658:1079)(658:658:1079))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/flag_sine_38_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (259:259:486)(259:259:486))
          (PORT ADR2 (2701:2701:4165)(2701:2701:4165))
          (PORT ADR3 (237:237:514)(237:237:514))
          (PORT ADR4 (456:456:831)(456:456:831))
          (PORT ADR1 (658:658:1079)(658:658:1079))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/flag_sine_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (792:900:1306)(792:900:1306))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/STATE_FSM_FFd1\/DUV\/block_192kHz\/seqmult_LI_FMout\/STATE_FSM_FFd1_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/STATE_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3323:3512:5309)(3323:3512:5309))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/STATE_FSM_FFd1\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (285:285:464)(285:285:464))
          (PORT ADR3 (285:285:454)(285:285:454))
          (PORT ADR4 (53:53:213)(53:53:213))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/STATE_FSM_FFd2\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (733:733:1264)(733:733:1264))
          (PORT ADR1 (285:285:464)(285:285:464))
          (PORT ADR3 (285:285:454)(285:285:454))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/STATE_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3312:3422:5219)(3312:3422:5219))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/n0027\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR1 (264:264:437)(264:264:437))
          (PORT ADR3 (97:97:302)(97:97:302))
          (PORT ADR2 (246:246:457)(246:246:457))
          (PORT ADR0 (414:414:693)(414:414:693))
          (PORT ADR4 (161:161:378)(161:161:378))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/ready_LI_M_flag_ready_19_AND_106_o\/DUV\/block_192kHz\/ready_LI_M_flag_ready_19_AND_106_o_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/ready_LI_M_flag_ready_19_AND_106_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (527:527:834)(527:527:834))
          (PORT ADR1 (265:265:445)(265:265:445))
          (PORT ADR2 (623:623:947)(623:623:947))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/flag_ready_19_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (527:527:834)(527:527:834))
          (PORT ADR2 (623:623:947)(623:623:947))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/flag_ready_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B\<8\>\/DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B\<8\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (722:877:1265)(722:877:1265))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3276:3417:5128)(3276:3417:5128))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/mux811)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (262:262:467)(262:262:467))
          (PORT ADR4 (390:390:733)(390:390:733))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_FMout\/n0027\<7\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (347:347:630)(347:347:630))
          (PORT ADR1 (391:391:662)(391:391:662))
          (PORT ADR0 (391:391:660)(391:391:660))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (458:588:839)(458:588:839))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (473:662:931)(473:662:931))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (464:612:863)(464:612:863))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (479:638:907)(479:638:907))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (463:596:847)(463:596:847))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (472:618:887)(472:618:887))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (457:567:818)(457:567:818))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (469:616:885)(469:616:885))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_B_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (365:538:743)(365:538:743))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2422:2576:3907)(2422:2576:3907))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/mux711)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (194:194:360)(194:194:360))
          (PORT ADR1 (345:345:586)(345:345:586))
          (PORT ADR3 (361:361:714)(361:361:714))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_M_scaled_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (354:509:696)(354:509:696))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (447:588:809)(447:588:809))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_M_scaled_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (353:508:695)(353:508:695))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (460:602:823)(460:602:823))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_M_scaled_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (356:490:677)(356:490:677))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (492:636:857)(492:636:857))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_M_scaled_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (356:529:716)(356:529:716))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (471:625:846)(471:625:846))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (472:602:865)(472:602:865))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (569:758:1091)(569:758:1091))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (478:626:889)(478:626:889))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (575:734:1067)(575:734:1067))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (477:610:873)(477:610:873))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (568:714:1047)(568:714:1047))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_FMout_scaled_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (471:581:844)(471:581:844))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (565:712:1045)(565:712:1045))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/STATE_FSM_FFd1\/DUV\/block_192kHz\/seqmult_LI_R\/STATE_FSM_FFd1_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/STATE_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2425:2614:3899)(2425:2614:3899))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/STATE_FSM_FFd1\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (298:298:477)(298:298:477))
          (PORT ADR3 (309:309:478)(309:309:478))
          (PORT ADR4 (59:59:219)(59:59:219))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/STATE_FSM_FFd2\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (300:300:521)(300:300:521))
          (PORT ADR1 (298:298:477)(298:298:477))
          (PORT ADR3 (309:309:478)(309:309:478))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/STATE_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2414:2524:3809)(2414:2524:3809))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/n0027\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR1 (264:264:437)(264:264:437))
          (PORT ADR3 (97:97:302)(97:97:302))
          (PORT ADR0 (342:342:648)(342:342:648))
          (PORT ADR2 (246:246:457)(246:246:457))
          (PORT ADR4 (141:141:325)(141:141:325))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/start_LI_R)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/start_LI_R_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (380:380:676)(380:380:676))
          (PORT ADR4 (2324:2324:3666)(2324:2324:3666))
          (PORT ADR0 (416:416:681)(416:416:681))
          (PORT ADR5 (34:34:136)(34:34:136))
          (PORT ADR1 (507:507:873)(507:507:873))
          (PORT ADR2 (814:814:1355)(814:814:1355))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (358:507:694)(358:507:694))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (461:627:908)(461:627:908))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (362:511:698)(362:511:698))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (462:619:900)(462:619:900))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (364:492:679)(364:492:679))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (500:630:911)(500:630:911))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (374:547:734)(374:547:734))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (452:613:894)(452:613:894))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (449:598:849)(449:598:849))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (566:732:1020)(566:732:1020))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (453:602:853)(453:602:853))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (567:724:1012)(567:724:1012))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (455:583:834)(455:583:834))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (605:735:1023)(605:735:1023))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (465:638:889)(465:638:889))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (557:718:1006)(557:718:1006))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/ready_LI_R_flag_ready_38_AND_109_o\/DUV\/block_192kHz\/ready_LI_R_flag_ready_38_AND_109_o_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/ready_LI_R_flag_ready_38_AND_109_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (658:658:1080)(658:658:1080))
          (PORT ADR0 (376:376:603)(376:376:603))
          (PORT ADR2 (583:583:962)(583:583:962))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/flag_ready_38_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (658:658:1080)(658:658:1080))
          (PORT ADR2 (583:583:962)(583:583:962))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_192kHz\/flag_ready_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_M_scaled_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (453:583:834)(453:583:834))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (633:822:1140)(633:822:1140))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_M_scaled_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (459:607:858)(459:607:858))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (639:798:1116)(639:798:1116))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_M_scaled_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (458:591:842)(458:591:842))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (632:778:1096)(632:778:1096))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_M_scaled_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (452:562:813)(452:562:813))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (629:776:1094)(629:776:1094))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_M_scaled_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (356:486:673)(356:486:673))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (525:714:935)(525:714:935))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_M_scaled_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (362:510:697)(362:510:697))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (531:690:911)(531:690:911))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_M_scaled_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (361:494:681)(361:494:681))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (524:670:891)(524:670:891))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_M_scaled_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (355:465:652)(355:465:652))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (521:668:889)(521:668:889))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/n0027\<7\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (161:161:298)(161:161:298))
          (PORT ADR1 (268:268:444)(268:268:444))
          (PORT ADR4 (78:78:194)(78:78:194))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled\<15\>\/DUV\/block_192kHz\/out_mult_LI_R_scaled\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled\<15\>\/DUV\/block_192kHz\/out_mult_LI_R_scaled\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (449:598:849)(449:598:849))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (561:727:1072)(561:727:1072))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (453:602:853)(453:602:853))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (562:719:1064)(562:719:1064))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (455:583:834)(455:583:834))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (600:730:1075)(600:730:1075))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (511:511:916)(511:511:916))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (468:601:852)(468:601:852))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (587:704:1049)(587:704:1049))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (465:638:889)(465:638:889))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (552:713:1058)(552:713:1058))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_H\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (474:474:875)(474:474:875))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (467:603:854)(467:603:854))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (568:648:993)(568:648:993))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A\<11\>\/DUV\/block_192kHz\/seqmult_LI_R\/reg_A\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A\<11\>\/DUV\/block_192kHz\/seqmult_LI_R\/reg_A\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A\<11\>\/DUV\/block_192kHz\/seqmult_LI_R\/reg_A\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (605:754:1038)(605:754:1038))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2167:2333:3478)(2167:2333:3478))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (609:758:1042)(609:758:1042))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2168:2325:3470)(2168:2325:3470))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_xor\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (286:286:504)(286:286:504))
          (PORT ADR4 (618:618:1080)(618:618:1080))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (611:739:1023)(611:739:1023))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2206:2336:3481)(2206:2336:3481))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (343:343:650)(343:343:650))
          (PORT ADR3 (672:672:1164)(672:672:1164))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_234\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (621:794:1078)(621:794:1078))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2158:2319:3464)(2158:2319:3464))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (353:353:621)(353:353:621))
          (PORT ADR3 (666:666:1170)(666:666:1170))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_235\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (2052:2182:3447)(2052:2182:3447))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1791:1980:3062)(1791:1980:3062))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (2058:2206:3471)(2058:2206:3471))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1797:1956:3038)(1797:1956:3038))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (2057:2190:3455)(2057:2190:3455))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1790:1936:3018)(1790:1936:3018))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (2051:2161:3426)(2051:2161:3426))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1787:1934:3016)(1787:1934:3016))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (457:587:838)(457:587:838))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (597:786:1074)(597:786:1074))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (463:611:862)(463:611:862))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (603:762:1050)(603:762:1050))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (462:595:846)(462:595:846))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (596:742:1030)(596:742:1030))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/out_mult_LI_R_scaled_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (456:566:817)(456:566:817))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (593:740:1028)(593:740:1028))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (436:566:748)(436:566:748))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2295:2484:3693)(2295:2484:3693))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (442:590:772)(442:590:772))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2301:2460:3669)(2301:2460:3669))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (441:574:756)(441:574:756))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2294:2440:3649)(2294:2440:3649))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (435:545:727)(435:545:727))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2291:2438:3647)(2291:2438:3647))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (618:773:1059)(618:773:1059))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2129:2270:3492)(2129:2270:3492))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (617:772:1058)(617:772:1058))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2142:2284:3506)(2142:2284:3506))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (620:754:1040)(620:754:1040))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2174:2318:3540)(2174:2318:3540))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (620:793:1079)(620:793:1079))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2153:2307:3529)(2153:2307:3529))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (688:843:1219)(688:843:1219))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2011:2152:3298)(2011:2152:3298))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (687:842:1218)(687:842:1218))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2024:2166:3312)(2024:2166:3312))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (690:824:1200)(690:824:1200))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2056:2200:3346)(2056:2200:3346))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (690:863:1239)(690:863:1239))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2035:2189:3335)(2035:2189:3335))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (541:671:917)(541:671:917))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2198:2387:3532)(2198:2387:3532))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (547:695:941)(547:695:941))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2204:2363:3508)(2204:2363:3508))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (546:679:925)(546:679:925))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2197:2343:3488)(2197:2343:3488))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (540:650:896)(540:650:896))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2194:2341:3486)(2194:2341:3486))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (1936:2091:3292)(1936:2091:3292))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1606:1747:2750)(1606:1747:2750))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (1935:2090:3291)(1935:2090:3291))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1619:1761:2764)(1619:1761:2764))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (1938:2072:3273)(1938:2072:3273))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1651:1795:2798)(1651:1795:2798))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (1938:2111:3312)(1938:2111:3312))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1630:1784:2787)(1630:1784:2787))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT16)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (128:128:294)(128:128:294))
          (PORT ADR1 (495:495:871)(495:495:871))
          (PORT ADR4 (601:601:1079)(601:601:1079))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT14)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (177:177:376)(177:177:376))
          (PORT ADR5 (302:302:544)(302:302:544))
          (PORT ADR1 (770:770:1288)(770:770:1288))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3093:3247:4896)(3093:3247:4896))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05141311)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (686:686:1171)(686:686:1171))
          (PORT ADR0 (892:892:1513)(892:892:1513))
          (PORT ADR1 (954:954:1531)(954:954:1531))
          (PORT ADR5 (26:26:128)(26:26:128))
          (PORT ADR3 (204:204:425)(204:204:425))
          (PORT ADR4 (341:341:643)(341:341:643))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A\<7\>\/DUV\/block_192kHz\/seqmult_LI_R\/reg_A\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (535:665:944)(535:665:944))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2306:2495:3716)(2306:2495:3716))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (541:689:968)(541:689:968))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2312:2471:3692)(2312:2471:3692))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (540:673:952)(540:673:952))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2305:2451:3672)(2305:2451:3672))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (534:644:923)(534:644:923))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2302:2449:3670)(2302:2449:3670))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/start_loadA_AND_79_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (362:362:655)(362:362:655))
          (PORT ADR0 (525:525:873)(525:525:873))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reset_loadH_OR_223_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (2216:2216:3472)(2216:2216:3472))
          (PORT ADR4 (362:362:655)(362:362:655))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE datamod\<12\>\/datamod\<12\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE datamod\<12\>\/datamod\<12\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE datamod\<12\>\/datamod\<12\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3693:3852:5832)(3693:3852:5832))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (2132:2132:3304)(2132:2132:3304))
          (PORT ADR0 (347:347:588)(347:347:588))
          (PORT ADR4 (153:153:350)(153:153:350))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (195:195:464)(195:195:464))
          (PORT ADR2 (250:250:476)(250:250:476))
          (PORT ADR1 (2132:2132:3304)(2132:2132:3304))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3682:3782:5762)(3682:3782:5762))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3686:3832:5812)(3686:3832:5812))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1853:1853:3037)(1853:1853:3037))
          (PORT ADR4 (172:172:361)(172:172:361))
          (PORT ADR1 (366:366:624)(366:366:624))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (478:478:800)(478:478:800))
          (PORT ADR2 (399:399:741)(399:399:741))
          (PORT ADR3 (1853:1853:3037)(1853:1853:3037))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3675:3766:5746)(3675:3766:5746))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3683:3830:5810)(3683:3830:5810))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT141)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (2010:2010:3147)(2010:2010:3147))
          (PORT ADR2 (165:165:302)(165:165:302))
          (PORT ADR3 (212:212:459)(212:212:459))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (366:366:630)(366:366:630))
          (PORT ADR4 (274:274:533)(274:274:533))
          (PORT ADR1 (2010:2010:3147)(2010:2010:3147))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3676:3761:5741)(3676:3761:5741))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (702:857:1245)(702:857:1245))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1915:2056:3138)(1915:2056:3138))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (701:856:1244)(701:856:1244))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1928:2070:3152)(1928:2070:3152))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (704:838:1226)(704:838:1226))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1960:2104:3186)(1960:2104:3186))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (704:877:1265)(704:877:1265))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1939:2093:3175)(1939:2093:3175))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (1915:2070:3259)(1915:2070:3259))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1503:1644:2583)(1503:1644:2583))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (1914:2069:3258)(1914:2069:3258))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1516:1658:2597)(1516:1658:2597))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (1917:2051:3240)(1917:2051:3240))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1548:1692:2631)(1548:1692:2631))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/FMout_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (1917:2090:3279)(1917:2090:3279))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1527:1681:2620)(1527:1681:2620))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (591:746:1058)(591:746:1058))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1955:2096:3172)(1955:2096:3172))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (590:745:1057)(590:745:1057))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1968:2110:3186)(1968:2110:3186))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (593:727:1039)(593:727:1039))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2000:2144:3220)(2000:2144:3220))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (593:766:1078)(593:766:1078))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1979:2133:3209)(1979:2133:3209))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (359:359:587)(359:359:587))
          (PORT ADR3 (509:509:979)(509:509:979))
          (PORT ADR4 (317:317:639)(317:317:639))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (271:271:488)(271:271:488))
          (PORT ADR5 (422:422:771)(422:422:771))
          (PORT ADR4 (414:414:749)(414:414:749))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT4)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR4 (338:338:634)(338:338:634))
          (PORT ADR3 (317:317:684)(317:317:684))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT7)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (161:161:298)(161:161:298))
          (PORT ADR5 (416:416:765)(416:416:765))
          (PORT ADR4 (334:334:652)(334:334:652))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT9)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (97:97:302)(97:97:302))
          (PORT ADR0 (598:598:991)(598:598:991))
          (PORT ADR5 (329:329:635)(329:329:635))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT8)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR3 (463:463:902)(463:463:902))
          (PORT ADR4 (427:427:801)(427:427:801))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT10)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (119:119:285)(119:119:285))
          (PORT ADR3 (451:451:850)(451:451:850))
          (PORT ADR1 (624:624:1004)(624:624:1004))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE testmodlong\<15\>\/testmodlong\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE testmodlong\<15\>\/testmodlong\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE testmodlong\<15\>\/testmodlong\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE testmodlong\<15\>\/testmodlong\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3707:3873:5881)(3707:3873:5881))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd_153_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (634:634:1020)(634:634:1020))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE testmodlong\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (284:284:546)(284:284:546))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3735:3821:5829)(3735:3821:5829))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3708:3865:5873)(3708:3865:5873))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mmult_n0132_Madd6_xor\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (286:286:528)(286:286:528))
          (PORT ADR3 (505:505:825)(505:505:825))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE testmodlong\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (451:451:770)(451:451:770))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3758:3882:5890)(3758:3882:5890))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3746:3876:5884)(3746:3876:5884))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (174:174:406)(174:174:406))
          (PORT ADR1 (592:592:1010)(592:592:1010))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE testmodlong\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (506:506:921)(506:506:921))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3733:3850:5858)(3733:3850:5858))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmodlong_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3698:3859:5867)(3698:3859:5867))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmult_n0132_Madd6_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (357:357:649)(357:357:649))
          (PORT ADR2 (516:516:863)(516:516:863))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE testmodlong\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (601:601:1030)(601:601:1030))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE testmod_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3714:3794:5802)(3714:3794:5802))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT17)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (105:105:310)(105:105:310))
          (PORT ADR5 (287:287:560)(287:287:560))
          (PORT ADR1 (683:683:1148)(683:683:1148))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT15)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (266:266:467)(266:266:467))
          (PORT ADR5 (287:287:560)(287:287:560))
          (PORT ADR4 (500:500:908)(500:500:908))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE datamod\<8\>\/datamod\<8\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE datamod\<8\>\/datamod\<8\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE datamod\<8\>\/datamod\<8\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE datamod\<8\>\/datamod\<8\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3617:3783:5709)(3617:3783:5709))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (2140:2140:3389)(2140:2140:3389))
          (PORT ADR1 (511:511:824)(511:511:824))
          (PORT ADR2 (157:157:297)(157:157:297))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (447:447:841)(447:447:841))
          (PORT ADR4 (170:170:356)(170:170:356))
          (PORT ADR0 (2140:2140:3389)(2140:2140:3389))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3645:3731:5657)(3645:3731:5657))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3618:3775:5701)(3618:3775:5701))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1924:1924:3092)(1924:1924:3092))
          (PORT ADR3 (253:253:462)(253:253:462))
          (PORT ADR2 (264:264:467)(264:264:467))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT101)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (390:390:654)(390:390:654))
          (PORT ADR0 (344:344:617)(344:344:617))
          (PORT ADR4 (1924:1924:3092)(1924:1924:3092))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3668:3792:5718)(3668:3792:5718))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3656:3786:5712)(3656:3786:5712))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT81)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (2426:2426:3667)(2426:2426:3667))
          (PORT ADR4 (207:207:421)(207:207:421))
          (PORT ADR3 (212:212:458)(212:212:458))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT71)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (374:374:687)(374:374:687))
          (PORT ADR2 (270:270:554)(270:270:554))
          (PORT ADR0 (2426:2426:3667)(2426:2426:3667))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3643:3760:5686)(3643:3760:5686))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3608:3769:5695)(3608:3769:5695))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1935:1935:3129)(1935:1935:3129))
          (PORT ADR1 (515:515:883)(515:515:883))
          (PORT ADR3 (206:206:464)(206:206:464))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_FMout\[23\]_testmod\[13\]_mux_33_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (293:293:526)(293:293:526))
          (PORT ADR0 (390:390:642)(390:390:642))
          (PORT ADR4 (1935:1935:3129)(1935:1935:3129))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE datamod_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3624:3704:5630)(3624:3704:5630))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (709:842:1230)(709:842:1230))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1992:2138:3220)(1992:2138:3220))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (703:813:1201)(703:813:1201))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1989:2136:3218)(1989:2136:3218))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (572:705:963)(572:705:963))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2206:2352:3574)(2206:2352:3574))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_192kHz\/seqmult_LI_R\/reg_A_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (566:676:934)(566:676:934))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2203:2350:3572)(2203:2350:3572))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT13)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (258:258:433)(258:258:433))
          (PORT ADR5 (397:397:700)(397:397:700))
          (PORT ADR3 (391:391:717)(391:391:717))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (362:362:605)(362:362:605))
          (PORT ADR2 (414:414:722)(414:414:722))
          (PORT ADR3 (431:431:874)(431:431:874))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT12)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (415:415:750)(415:415:750))
          (PORT ADR0 (627:627:1028)(627:627:1028))
          (PORT ADR3 (339:339:673)(339:339:673))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SSET (3163:3329:4998)(3163:3329:4998))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(negedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05142611)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1437:1437:2350)(1437:1437:2350))
          (PORT ADR0 (418:418:715)(418:418:715))
          (PORT ADR1 (1101:1101:1777)(1101:1101:1777))
          (PORT ADR5 (25:25:127)(25:25:127))
          (PORT ADR4 (809:809:1369)(809:809:1369))
          (PORT ADR3 (326:326:559)(326:326:559))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3164:3321:4990)(3164:3321:4990))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05142711)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (963:963:1565)(963:963:1565))
          (PORT ADR5 (890:890:1472)(890:890:1472))
          (PORT ADR3 (995:995:1601)(995:995:1601))
          (PORT ADR4 (66:66:194)(66:66:194))
          (PORT ADR1 (1134:1134:1866)(1134:1134:1866))
          (PORT ADR2 (389:389:598)(389:389:598))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SSET (3202:3332:5001)(3202:3332:5001))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(negedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05142811)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1376:1376:2281)(1376:1376:2281))
          (PORT ADR1 (462:462:907)(462:462:907))
          (PORT ADR0 (1122:1122:1819)(1122:1122:1819))
          (PORT ADR3 (249:249:445)(249:249:445))
          (PORT ADR5 (893:893:1535)(893:893:1535))
          (PORT ADR4 (279:279:478)(279:279:478))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out8_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3154:3315:4984)(3154:3315:4984))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n05142911)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (732:732:1227)(732:732:1227))
          (PORT ADR2 (1022:1022:1659)(1022:1022:1659))
          (PORT ADR4 (926:926:1556)(926:926:1556))
          (PORT ADR0 (442:442:794)(442:442:794))
          (PORT ADR3 (1379:1379:2182)(1379:1379:2182))
          (PORT ADR1 (462:462:721)(462:462:721))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_244CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_243CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_242CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_241CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_244)
      (DELAY
        (ABSOLUTE
          (PORT CE (1356:1511:2294)(1356:1511:2294))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1193:1334:2033)(1193:1334:2033))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_243)
      (DELAY
        (ABSOLUTE
          (PORT CE (1355:1510:2293)(1355:1510:2293))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1206:1348:2047)(1206:1348:2047))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_242)
      (DELAY
        (ABSOLUTE
          (PORT CE (1358:1492:2275)(1358:1492:2275))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1238:1382:2081)(1238:1382:2081))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_241)
      (DELAY
        (ABSOLUTE
          (PORT CE (1358:1531:2314)(1358:1531:2314))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1217:1371:2070)(1217:1371:2070))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE reset_d\/reset_d_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE reset_d)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE reset_d_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1778:1778:2860)(1778:1778:2860))
          (PORT ADR4 (191:191:372)(191:191:372))
          (PORT ADR2 (4185:4185:6687)(4185:4185:6687))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE reset_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1778:1778:2860)(1778:1778:2860))
          (PORT ADR4 (191:191:372)(191:191:372))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE reset)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/REGID_REG_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2171:2328:3567)(2171:2328:3567))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_111_OUT\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (432:432:741)(432:432:741))
          (PORT ADR4 (75:75:203)(75:75:203))
          (PORT ADR5 (146:146:286)(146:146:286))
          (PORT ADR2 (439:439:757)(439:439:757))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/REGID_REG_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2209:2339:3578)(2209:2339:3578))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_111_OUT\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (352:352:660)(352:352:660))
          (PORT ADR2 (316:316:550)(316:316:550))
          (PORT ADR3 (262:262:458)(262:262:458))
          (PORT ADR5 (288:288:569)(288:288:569))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/REGID_REG_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2161:2322:3561)(2161:2322:3561))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_111_OUT\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (363:363:696)(363:363:696))
          (PORT ADR3 (244:244:452)(244:244:452))
          (PORT ADR2 (396:396:726)(396:396:726))
          (PORT ADR5 (288:288:569)(288:288:569))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/NEXTSTATE_REG\<3\>\/LM4550_controler_1\/NEXTSTATE_REG\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/NEXTSTATE_REG_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (707:856:1175)(707:856:1175))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2072:2238:3390)(2072:2238:3390))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE_REG\[3\]_NEXTSTATE_REG\[3\]_wide_mux_91_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (495:495:910)(495:495:910))
          (PORT ADR1 (450:450:684)(450:450:684))
          (PORT ADR4 (495:495:890)(495:495:890))
          (PORT ADR2 (579:579:992)(579:579:992))
          (PORT ADR0 (317:317:526)(317:317:526))
          (PORT ADR5 (544:544:941)(544:544:941))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/NEXTSTATE_REG_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (711:860:1179)(711:860:1179))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2073:2230:3382)(2073:2230:3382))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE_REG\[3\]_NEXTSTATE_REG\[3\]_wide_mux_91_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (181:181:311)(181:181:311))
          (PORT ADR4 (241:241:407)(241:241:407))
          (PORT ADR0 (389:389:662)(389:389:662))
          (PORT ADR1 (760:760:1229)(760:760:1229))
          (PORT ADR2 (254:254:528)(254:254:528))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE_REG\[3\]_NEXTSTATE_REG\[3\]_wide_mux_91_OUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (181:181:311)(181:181:311))
          (PORT ADR4 (241:241:407)(241:241:407))
          (PORT ADR0 (389:389:662)(389:389:662))
          (PORT ADR1 (760:760:1229)(760:760:1229))
          (PORT ADR2 (254:254:528)(254:254:528))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/NEXTSTATE_REG_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (723:855:1174)(723:855:1174))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2123:2247:3399)(2123:2247:3399))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE_REG\[3\]_NEXTSTATE_REG\[3\]_wide_mux_91_OUT42)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (387:387:742)(387:387:742))
          (PORT ADR0 (473:473:830)(473:473:830))
          (PORT ADR5 (142:142:320)(142:142:320))
          (PORT ADR1 (346:346:653)(346:346:653))
          (PORT ADR4 (179:179:387)(179:179:387))
          (PORT ADR3 (240:240:474)(240:240:474))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/NEXTSTATE_REG_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (723:896:1215)(723:896:1215))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2063:2224:3376)(2063:2224:3376))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE_REG\[3\]_NEXTSTATE_REG\[3\]_wide_mux_91_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (631:631:1072)(631:631:1072))
          (PORT ADR2 (203:203:360)(203:203:360))
          (PORT ADR0 (309:309:519)(309:309:519))
          (PORT ADR3 (527:527:970)(527:527:970))
          (PORT ADR5 (439:439:814)(439:439:814))
          (PORT ADR4 (112:112:266)(112:112:266))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_248CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_247CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_246CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_245CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_248)
      (DELAY
        (ABSOLUTE
          (PORT CE (1326:1456:2265)(1326:1456:2265))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1027:1216:1814)(1027:1216:1814))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_247)
      (DELAY
        (ABSOLUTE
          (PORT CE (1332:1480:2289)(1332:1480:2289))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1033:1192:1790)(1033:1192:1790))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_246)
      (DELAY
        (ABSOLUTE
          (PORT CE (1331:1464:2273)(1331:1464:2273))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1026:1172:1770)(1026:1172:1770))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_245)
      (DELAY
        (ABSOLUTE
          (PORT CE (1325:1435:2244)(1325:1435:2244))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1023:1170:1768)(1023:1170:1768))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/state_FSM_FFd6\/ioports16_1\/state_FSM_FFd6_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1053:1200:1679)(1053:1200:1679))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_FSM_FFd6\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (441:441:759)(441:441:759))
          (PORT ADR0 (929:929:1455)(929:929:1455))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE_REG\[3\]_NEXTSTATE_REG\[3\]_wide_mux_91_OUT42_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (410:410:751)(410:410:751))
          (PORT ADR4 (358:358:629)(358:358:629))
          (PORT ADR2 (359:359:624)(359:359:624))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out3_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2200:2346:3585)(2200:2346:3585))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n10592711)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1161:1161:1840)(1161:1161:1840))
          (PORT ADR3 (843:843:1480)(843:843:1480))
          (PORT ADR0 (987:987:1518)(987:987:1518))
          (PORT ADR2 (284:284:467)(284:284:467))
          (PORT ADR5 (711:711:1069)(711:711:1069))
          (PORT ADR4 (1456:1456:2288)(1456:1456:2288))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out3_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2197:2344:3583)(2197:2344:3583))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n10592811)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (906:906:1484)(906:906:1484))
          (PORT ADR2 (893:893:1444)(893:893:1444))
          (PORT ADR5 (747:747:1216)(747:747:1216))
          (PORT ADR0 (293:293:688)(293:293:688))
          (PORT ADR1 (1189:1189:1848)(1189:1189:1848))
          (PORT ADR3 (1495:1495:2370)(1495:1495:2370))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2193:2359:3600)(2193:2359:3600))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (456:456:806)(456:456:806))
          (PORT ADR4 (211:211:371)(211:211:371))
          (PORT ADR2 (561:561:963)(561:561:963))
          (PORT ADR3 (407:407:757)(407:407:757))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2194:2351:3592)(2194:2351:3592))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (497:497:873)(497:497:873))
          (PORT ADR0 (352:352:625)(352:352:625))
          (PORT ADR3 (503:503:883)(503:503:883))
          (PORT ADR2 (470:470:796)(470:470:796))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2232:2362:3603)(2232:2362:3603))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (609:609:1053)(609:609:1053))
          (PORT ADR4 (66:66:195)(66:66:195))
          (PORT ADR1 (591:591:1069)(591:591:1069))
          (PORT ADR5 (319:319:608)(319:319:608))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2184:2345:3586)(2184:2345:3586))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (545:545:963)(545:545:963))
          (PORT ADR5 (25:25:127)(25:25:127))
          (PORT ADR4 (461:461:906)(461:461:906))
          (PORT ADR1 (543:543:919)(543:543:919))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/STATE_REG_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2103:2292:3444)(2103:2292:3444))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/STATE_REG_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2109:2268:3420)(2109:2268:3420))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/STATE_REG_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2102:2248:3400)(2102:2248:3400))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/STATE_REG_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2099:2246:3398)(2099:2246:3398))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2086:2275:3430)(2086:2275:3430))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07002511)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (999:999:1609)(999:999:1609))
          (PORT ADR0 (797:797:1263)(797:797:1263))
          (PORT ADR3 (820:820:1321)(820:820:1321))
          (PORT ADR4 (185:185:377)(185:185:377))
          (PORT ADR1 (881:881:1359)(881:881:1359))
          (PORT ADR5 (1408:1408:2202)(1408:1408:2202))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2092:2251:3406)(2092:2251:3406))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07002611)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (971:971:1583)(971:971:1583))
          (PORT ADR4 (592:592:965)(592:592:965))
          (PORT ADR0 (1046:1046:1631)(1046:1046:1631))
          (PORT ADR3 (225:225:468)(225:225:468))
          (PORT ADR1 (1061:1061:1641)(1061:1061:1641))
          (PORT ADR5 (1408:1408:2202)(1408:1408:2202))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2085:2231:3386)(2085:2231:3386))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07002711)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1084:1084:1713)(1084:1084:1713))
          (PORT ADR4 (608:608:992)(608:608:992))
          (PORT ADR1 (1063:1063:1650)(1063:1063:1650))
          (PORT ADR3 (239:239:500)(239:239:500))
          (PORT ADR5 (691:691:1049)(691:691:1049))
          (PORT ADR2 (1546:1546:2383)(1546:1546:2383))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2082:2229:3384)(2082:2229:3384))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07002811)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (844:844:1411)(844:844:1411))
          (PORT ADR3 (647:647:1074)(647:647:1074))
          (PORT ADR0 (966:966:1521)(966:966:1521))
          (PORT ADR4 (201:201:355)(201:201:355))
          (PORT ADR1 (1057:1057:1640)(1057:1057:1640))
          (PORT ADR2 (1546:1546:2375)(1546:1546:2375))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1993:2137:3198)(1993:2137:3198))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_SEND_VALID_REG\[6\]_select_119_OUT\<5\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (216:216:417)(216:216:417))
          (PORT ADR2 (317:317:562)(317:317:562))
          (PORT ADR3 (276:276:514)(276:276:514))
          (PORT ADR0 (357:357:621)(357:357:621))
          (PORT ADR5 (184:184:365)(184:184:365))
          (PORT ADR1 (481:481:834)(481:481:834))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1972:2126:3187)(1972:2126:3187))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_SEND_VALID_REG\[6\]_select_119_OUT\<4\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (254:254:475)(254:254:475))
          (PORT ADR4 (193:193:395)(193:193:395))
          (PORT ADR2 (303:303:535)(303:303:535))
          (PORT ADR5 (26:26:128)(26:26:128))
          (PORT ADR1 (406:406:647)(406:406:647))
          (PORT ADR0 (524:524:889)(524:524:889))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2075:2216:3353)(2075:2216:3353))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (414:414:724)(414:414:724))
          (PORT ADR5 (25:25:127)(25:25:127))
          (PORT ADR1 (380:380:613)(380:380:613))
          (PORT ADR4 (458:458:859)(458:458:859))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2088:2230:3367)(2088:2230:3367))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (581:581:962)(581:581:962))
          (PORT ADR4 (68:68:197)(68:68:197))
          (PORT ADR0 (341:341:608)(341:341:608))
          (PORT ADR3 (508:508:1001)(508:508:1001))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2120:2264:3401)(2120:2264:3401))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (424:424:766)(424:424:766))
          (PORT ADR3 (257:257:454)(257:257:454))
          (PORT ADR0 (355:355:619)(355:355:619))
          (PORT ADR4 (466:466:846)(466:466:846))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2099:2253:3390)(2099:2253:3390))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (450:450:779)(450:450:779))
          (PORT ADR5 (25:25:127)(25:25:127))
          (PORT ADR1 (368:368:568)(368:368:568))
          (PORT ADR4 (443:443:824)(443:443:824))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2042:2231:3381)(2042:2231:3381))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_SEND_VALID_REG\[6\]_select_119_OUT\<3\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (286:286:493)(286:286:493))
          (PORT ADR2 (339:339:560)(339:339:560))
          (PORT ADR0 (434:434:717)(434:434:717))
          (PORT ADR5 (26:26:128)(26:26:128))
          (PORT ADR1 (563:563:852)(563:563:852))
          (PORT ADR4 (374:374:732)(374:374:732))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2048:2207:3357)(2048:2207:3357))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_SEND_VALID_REG\[6\]_select_119_OUT\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (311:311:534)(311:311:534))
          (PORT ADR4 (229:229:419)(229:229:419))
          (PORT ADR1 (436:436:685)(436:436:685))
          (PORT ADR3 (224:224:467)(224:224:467))
          (PORT ADR5 (199:199:377)(199:199:377))
          (PORT ADR0 (485:485:802)(485:485:802))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2041:2187:3337)(2041:2187:3337))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_SEND_VALID_REG\[6\]_select_119_OUT\<1\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (424:424:664)(424:424:664))
          (PORT ADR4 (245:245:446)(245:245:446))
          (PORT ADR5 (198:198:376)(198:198:376))
          (PORT ADR2 (293:293:476)(293:293:476))
          (PORT ADR3 (287:287:586)(287:287:586))
          (PORT ADR1 (531:531:873)(531:531:873))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2038:2185:3335)(2038:2185:3335))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_SEND_VALID_REG\[6\]_select_119_OUT\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (432:432:693)(432:432:693))
          (PORT ADR5 (184:184:362)(184:184:362))
          (PORT ADR3 (284:284:528)(284:284:528))
          (PORT ADR4 (205:205:359)(205:205:359))
          (PORT ADR2 (337:337:550)(337:337:550))
          (PORT ADR1 (573:573:956)(573:573:956))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2204:2345:3558)(2204:2345:3558))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (565:565:951)(565:565:951))
          (PORT ADR5 (25:25:127)(25:25:127))
          (PORT ADR0 (617:617:1060)(617:617:1060))
          (PORT ADR4 (489:489:898)(489:489:898))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2217:2359:3572)(2217:2359:3572))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (607:607:1007)(607:607:1007))
          (PORT ADR4 (68:68:197)(68:68:197))
          (PORT ADR1 (634:634:1075)(634:634:1075))
          (PORT ADR3 (539:539:1040)(539:539:1040))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2249:2393:3606)(2249:2393:3606))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (843:843:1341)(843:843:1341))
          (PORT ADR3 (257:257:454)(257:257:454))
          (PORT ADR5 (383:383:735)(383:383:735))
          (PORT ADR4 (497:497:885)(497:497:885))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2228:2382:3595)(2228:2382:3595))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (508:508:891)(508:508:891))
          (PORT ADR5 (25:25:127)(25:25:127))
          (PORT ADR3 (464:464:856)(464:464:856))
          (PORT ADR0 (677:677:1145)(677:677:1145))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<218\>\/LM4550_controler_1\/FRAME_OUT\<218\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<218\>\/LM4550_controler_1\/FRAME_OUT\<218\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<218\>\/LM4550_controler_1\/FRAME_OUT\<218\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<218\>\/LM4550_controler_1\/FRAME_OUT\<218\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_218)
      (DELAY
        (ABSOLUTE
          (PORT CE (946:1101:1606)(946:1101:1606))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2092:2233:3480)(2092:2233:3480))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_n020091)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (353:353:637)(353:353:637))
          (PORT ADR4 (307:307:621)(307:307:621))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_n0200101)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (496:496:862)(496:496:862))
          (PORT ADR3 (353:353:637)(353:353:637))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_219)
      (DELAY
        (ABSOLUTE
          (PORT CE (964:1098:1603)(964:1098:1603))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2145:2208:3455)(2145:2208:3455))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_216)
      (DELAY
        (ABSOLUTE
          (PORT CE (945:1100:1605)(945:1100:1605))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2105:2247:3494)(2105:2247:3494))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_n020071)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (423:423:722)(423:423:722))
          (PORT ADR0 (484:484:858)(484:484:858))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_n020081)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (357:357:763)(357:357:763))
          (PORT ADR2 (423:423:722)(423:423:722))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_217)
      (DELAY
        (ABSOLUTE
          (PORT CE (966:1100:1605)(966:1100:1605))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2131:2239:3486)(2131:2239:3486))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_214)
      (DELAY
        (ABSOLUTE
          (PORT CE (948:1082:1587)(948:1082:1587))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2137:2281:3528)(2137:2281:3528))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_n020051)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (485:485:856)(485:485:856))
          (PORT ADR3 (481:481:875)(481:481:875))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_n020061)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (521:521:922)(521:521:922))
          (PORT ADR1 (485:485:856)(485:485:856))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_215)
      (DELAY
        (ABSOLUTE
          (PORT CE (967:1101:1606)(967:1101:1606))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2114:2216:3463)(2114:2216:3463))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_212)
      (DELAY
        (ABSOLUTE
          (PORT CE (948:1121:1626)(948:1121:1626))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2116:2270:3517)(2116:2270:3517))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_n020031)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (488:488:808)(488:488:808))
          (PORT ADR3 (459:459:836)(459:459:836))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_n020041)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (408:408:766)(408:408:766))
          (PORT ADR1 (488:488:808)(488:488:808))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_213)
      (DELAY
        (ABSOLUTE
          (PORT CE (967:1104:1609)(967:1104:1609))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2105:2180:3427)(2105:2180:3427))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<210\>\/LM4550_controler_1\/FRAME_OUT\<210\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<210\>\/LM4550_controler_1\/FRAME_OUT\<210\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<210\>\/LM4550_controler_1\/FRAME_OUT\<210\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<210\>\/LM4550_controler_1\/FRAME_OUT\<210\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_210)
      (DELAY
        (ABSOLUTE
          (PORT CE (834:989:1440)(834:989:1440))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2003:2144:3309)(2003:2144:3309))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_n020017)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (525:525:875)(525:525:875))
          (PORT ADR4 (329:329:669)(329:329:669))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_n020021)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (492:492:827)(492:492:827))
          (PORT ADR1 (525:525:875)(525:525:875))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_211)
      (DELAY
        (ABSOLUTE
          (PORT CE (852:986:1437)(852:986:1437))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2056:2119:3284)(2056:2119:3284))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_208)
      (DELAY
        (ABSOLUTE
          (PORT CE (833:988:1439)(833:988:1439))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2016:2158:3323)(2016:2158:3323))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_n0200151)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (504:504:838)(504:504:838))
          (PORT ADR2 (441:441:779)(441:441:779))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_n0200161)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (379:379:811)(379:379:811))
          (PORT ADR1 (504:504:838)(504:504:838))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_209)
      (DELAY
        (ABSOLUTE
          (PORT CE (854:988:1439)(854:988:1439))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2042:2150:3315)(2042:2150:3315))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_206)
      (DELAY
        (ABSOLUTE
          (PORT CE (836:970:1421)(836:970:1421))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2048:2192:3357)(2048:2192:3357))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_n0200131)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (434:434:755)(434:434:755))
          (PORT ADR3 (353:353:678)(353:353:678))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_n0200141)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (486:486:852)(486:486:852))
          (PORT ADR2 (434:434:755)(434:434:755))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_207)
      (DELAY
        (ABSOLUTE
          (PORT CE (855:989:1440)(855:989:1440))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2025:2127:3292)(2025:2127:3292))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_204)
      (DELAY
        (ABSOLUTE
          (PORT CE (836:1009:1460)(836:1009:1460))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2027:2181:3346)(2027:2181:3346))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_n0200111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (372:372:669)(372:372:669))
          (PORT ADR2 (391:391:715)(391:391:715))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_n0200121)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (280:280:569)(280:280:569))
          (PORT ADR3 (372:372:669)(372:372:669))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_205)
      (DELAY
        (ABSOLUTE
          (PORT CE (855:992:1443)(855:992:1443))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2016:2091:3256)(2016:2091:3256))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n0514101111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (354:354:622)(354:354:622))
          (PORT ADR0 (519:519:870)(519:519:870))
          (PORT ADR5 (380:380:698)(380:380:698))
          (PORT ADR1 (534:534:876)(534:534:876))
          (PORT ADR2 (410:410:687)(410:410:687))
          (PORT ADR3 (1025:1025:1606)(1025:1025:1606))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/state_FSM_FFd14\/ioports16_1\/state_FSM_FFd14_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/state_FSM_FFd14\/ioports16_1\/state_FSM_FFd14_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2602:2791:4104)(2602:2791:4104))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_FSM_FFd14\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (986:986:1454)(986:986:1454))
          (PORT ADR0 (477:477:812)(477:477:812))
          (PORT ADR3 (855:855:1208)(855:855:1208))
          (PORT ADR5 (29:29:131)(29:29:131))
          (PORT ADR4 (211:211:441)(211:211:441))
          (PORT ADR1 (397:397:648)(397:397:648))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2608:2767:4080)(2608:2767:4080))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_FSM_FFd11\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (905:905:1433)(905:905:1433))
          (PORT ADR4 (63:63:177)(63:63:177))
          (PORT ADR1 (268:268:445)(268:268:445))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/state_FSM_FFd12\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (255:255:432)(255:255:432))
          (PORT ADR3 (905:905:1433)(905:905:1433))
          (PORT ADR1 (268:268:445)(268:268:445))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2597:2697:4010)(2597:2697:4010))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2601:2747:4060)(2601:2747:4060))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_FSM_FFd10\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1005:1005:1503)(1005:1005:1503))
          (PORT ADR4 (107:107:232)(107:107:232))
          (PORT ADR1 (315:315:704)(315:315:704))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/state__n1212_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1005:1005:1503)(1005:1005:1503))
          (PORT ADR1 (315:315:704)(315:315:704))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/state_FSM_FFd9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2598:2745:4058)(2598:2745:4058))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_FSM_FFd9\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (291:291:476)(291:291:476))
          (PORT ADR5 (831:831:1256)(831:831:1256))
          (PORT ADR4 (332:332:603)(332:332:603))
          (PORT ADR2 (269:269:470)(269:269:470))
          (PORT ADR3 (226:226:458)(226:226:458))
          (PORT ADR1 (1127:1127:1563)(1127:1127:1563))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/txdata\<6\>\/uart_1\/txdata\<6\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/txdata\<6\>\/uart_1\/txdata\<6\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/txdata\<6\>\/uart_1\/txdata\<6\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/txdata\<6\>\/uart_1\/txdata\<6\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/txdata_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1636:1766:2701)(1636:1766:2701))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1743:1932:2694)(1743:1932:2694))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/Mmux_statetx_txdata\[8\]_wide_mux_60_OUT71)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2063:2063:3336)(2063:2063:3336))
          (PORT ADR3 (501:501:892)(501:501:892))
          (PORT ADR0 (381:381:630)(381:381:630))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_1\/Mmux_statetx_txdata\[8\]_wide_mux_60_OUT81)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (739:739:1199)(739:739:1199))
          (PORT ADR2 (382:382:667)(382:382:667))
          (PORT ADR4 (2063:2063:3336)(2063:2063:3336))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/txdata_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1666:1813:2748)(1666:1813:2748))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1732:1842:2604)(1732:1842:2604))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/txdata_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1642:1790:2725)(1642:1790:2725))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1749:1908:2670)(1749:1908:2670))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/Mmux_statetx_txdata\[8\]_wide_mux_60_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2086:2086:3410)(2086:2086:3410))
          (PORT ADR4 (576:576:988)(576:576:988))
          (PORT ADR1 (251:251:428)(251:251:428))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_1\/Mmux_statetx_txdata\[8\]_wide_mux_60_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (641:641:1094)(641:641:1094))
          (PORT ADR0 (243:243:420)(243:243:420))
          (PORT ADR3 (2086:2086:3410)(2086:2086:3410))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/txdata_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1665:1811:2746)(1665:1811:2746))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1738:1838:2600)(1738:1838:2600))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/txdata_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1641:1774:2709)(1641:1774:2709))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1742:1888:2650)(1742:1888:2650))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/Mmux_statetx_txdata\[8\]_wide_mux_60_OUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2112:2112:3454)(2112:2112:3454))
          (PORT ADR2 (531:531:936)(531:531:936))
          (PORT ADR1 (256:256:439)(256:256:439))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_1\/Mmux_statetx_txdata\[8\]_wide_mux_60_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (561:561:979)(561:561:979))
          (PORT ADR0 (353:353:581)(353:353:581))
          (PORT ADR3 (2112:2112:3454)(2112:2112:3454))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/txdata_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1665:1812:2747)(1665:1812:2747))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1731:1822:2584)(1731:1822:2584))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/txdata_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1635:1745:2680)(1635:1745:2680))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1739:1886:2648)(1739:1886:2648))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/Mmux_statetx_txdata\[8\]_wide_mux_60_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (2162:2162:3418)(2162:2162:3418))
          (PORT ADR3 (645:645:1183)(645:645:1183))
          (PORT ADR1 (258:258:438)(258:258:438))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_1\/Mmux_statetx_txdata\[8\]_wide_mux_60_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (526:526:953)(526:526:953))
          (PORT ADR0 (251:251:436)(251:251:436))
          (PORT ADR2 (2162:2162:3418)(2162:2162:3418))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/txdata_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1664:1810:2745)(1664:1810:2745))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1732:1817:2579)(1732:1817:2579))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/byte1\<3\>\/ioports16_1\/byte1\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/byte1_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (471:601:809)(471:601:809))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2698:2887:4264)(2698:2887:4264))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/byte1_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (477:625:833)(477:625:833))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2704:2863:4240)(2704:2863:4240))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/byte1_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (476:609:817)(476:609:817))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2697:2843:4220)(2697:2843:4220))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/byte1_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (470:580:788)(470:580:788))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2694:2841:4218)(2694:2841:4218))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n0664291311)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (243:243:435)(243:243:435))
          (PORT ADR3 (1016:1016:1571)(1016:1016:1571))
          (PORT ADR0 (388:388:637)(388:388:637))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/state__n1208_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (368:368:677)(368:368:677))
          (PORT ADR3 (1016:1016:1571)(1016:1016:1571))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_state\[5\]_enout_Select_143_o2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (264:264:471)(264:264:471))
          (PORT ADR3 (780:780:1331)(780:780:1331))
          (PORT ADR4 (692:692:1108)(692:692:1108))
          (PORT ADR1 (936:936:1409)(936:936:1409))
          (PORT ADR2 (780:780:1356)(780:780:1356))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/enout)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1865:2024:3045)(1865:2024:3045))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state_state\[5\]_enout_Select_143_o4)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2218:2218:3565)(2218:2218:3565))
          (PORT ADR3 (220:220:463)(220:220:463))
          (PORT ADR1 (269:269:442)(269:269:442))
          (PORT ADR2 (205:205:391)(205:205:391))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/rxdata_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1134:1264:1785)(1134:1264:1785))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2560:2749:4049)(2560:2749:4049))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/rxdata_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1140:1288:1809)(1140:1288:1809))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2566:2725:4025)(2566:2725:4025))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/rxdata_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1139:1272:1793)(1139:1272:1793))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2559:2705:4005)(2559:2705:4005))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/rxdata_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1133:1243:1764)(1133:1243:1764))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2556:2703:4003)(2556:2703:4003))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n091871_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (219:219:464)(219:219:464))
          (PORT ADR2 (351:351:572)(351:351:572))
          (PORT ADR3 (369:369:655)(369:369:655))
          (PORT ADR4 (587:587:1085)(587:587:1085))
          (PORT ADR1 (620:620:871)(620:620:871))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ioports16_1\/dataout_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (504:652:933)(504:652:933))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n091871)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (380:380:642)(380:380:642))
          (PORT ADR3 (492:492:913)(492:492:913))
          (PORT ADR1 (658:658:983)(658:658:983))
          (PORT ADR2 (249:249:460)(249:249:460))
          (PORT ADR4 (2369:2369:3785)(2369:2369:3785))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n091881_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (466:466:812)(466:466:812))
          (PORT ADR5 (196:196:374)(196:196:374))
          (PORT ADR4 (331:331:611)(331:331:611))
          (PORT ADR3 (636:636:1203)(636:636:1203))
          (PORT ADR0 (565:565:808)(565:565:808))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ioports16_1\/dataout_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (497:607:888)(497:607:888))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n091881)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (292:292:514)(292:292:514))
          (PORT ADR0 (652:652:1053)(652:652:1053))
          (PORT ADR1 (536:536:826)(536:536:826))
          (PORT ADR5 (22:22:124)(22:22:124))
          (PORT ADR3 (2424:2424:3894)(2424:2424:3894))
          (PORT ADR4 (65:65:187)(65:65:187))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/address\<3\>\/ioports16_1\/address\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/address\<3\>\/ioports16_1\/address\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/address\<3\>\/ioports16_1\/address\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ioports16_1\/address_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (367:497:643)(367:497:643))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/_n0425\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1042:1042:1436)(1042:1042:1436))
          (PORT ADR3 (123:123:254)(123:123:254))
          (PORT ADR4 (202:202:394)(202:202:394))
          (PORT ADR0 (273:273:480)(273:273:480))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/_n0421\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1042:1042:1436)(1042:1042:1436))
          (PORT ADR3 (123:123:254)(123:123:254))
          (PORT ADR4 (202:202:394)(202:202:394))
          (PORT ADR0 (273:273:480)(273:273:480))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ioports16_1\/address_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (373:521:667)(373:521:667))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/state__n1186_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (148:148:314)(148:148:314))
          (PORT ADR2 (268:268:479)(268:268:479))
          (PORT ADR1 (913:913:1417)(913:913:1417))
          (PORT ADR0 (379:379:620)(379:379:620))
          (PORT ADR3 (129:129:334)(129:129:334))
          (PORT ADR4 (2300:2300:3561)(2300:2300:3561))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ioports16_1\/address_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (372:505:651)(372:505:651))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/address\[3\]_PWR_7_o_equal_77_o\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (280:280:444)(280:280:444))
          (PORT ADR2 (172:172:317)(172:172:317))
          (PORT ADR4 (85:85:210)(85:85:210))
          (PORT ADR1 (320:320:709)(320:320:709))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/_n0443\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (280:280:444)(280:280:444))
          (PORT ADR2 (172:172:317)(172:172:317))
          (PORT ADR4 (85:85:210)(85:85:210))
          (PORT ADR1 (320:320:709)(320:320:709))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ioports16_1\/address_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (366:476:622)(366:476:622))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/_n0402\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (408:408:622)(408:408:622))
          (PORT ADR0 (269:269:454)(269:269:454))
          (PORT ADR4 (942:942:1307)(942:942:1307))
          (PORT ADR3 (123:123:291)(123:123:291))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/_n0430\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (408:408:622)(408:408:622))
          (PORT ADR0 (269:269:454)(269:269:454))
          (PORT ADR4 (942:942:1307)(942:942:1307))
          (PORT ADR3 (123:123:291)(123:123:291))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR\<15\>\/DUV\/block_48kHz\/LI_in_LmR\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR\<15\>\/DUV\/block_48kHz\/LI_in_LmR\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (650:799:1137)(650:799:1137))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (615:781:1084)(615:781:1084))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (654:803:1141)(654:803:1141))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (616:773:1076)(616:773:1076))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (656:784:1122)(656:784:1122))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (654:784:1087)(654:784:1087))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (645:645:1133)(645:645:1133))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (669:802:1140)(669:802:1140))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (641:758:1061)(641:758:1061))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (666:839:1177)(666:839:1177))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (606:767:1070)(606:767:1070))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_H\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (687:687:1131)(687:687:1131))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (668:804:1142)(668:804:1142))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (622:702:1005)(622:702:1005))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Bi_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (952:1101:1650)(952:1101:1650))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1836:2002:3030)(1836:2002:3030))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Bi_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (956:1105:1654)(956:1105:1654))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1837:1994:3022)(1837:1994:3022))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Bi_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (958:1086:1635)(958:1086:1635))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1875:2005:3033)(1875:2005:3033))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_Bi_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (968:1141:1690)(968:1141:1690))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1827:1988:3016)(1827:1988:3016))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/STATUS_REG_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (647:796:1221)(647:796:1221))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1779:1945:2882)(1779:1945:2882))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/STATUS_REG_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (651:800:1225)(651:800:1225))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1780:1937:2874)(1780:1937:2874))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/STATUS_REG_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (653:781:1206)(653:781:1206))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1818:1948:2885)(1818:1948:2885))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/STATUS_REG_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (663:836:1261)(663:836:1261))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1770:1931:2868)(1770:1931:2868))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/ready_LmR_flag_ready_LmR_AND_67_o\/DUV\/block_48kHz\/ready_LmR_flag_ready_LmR_AND_67_o_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/ready_LmR_flag_ready_LmR_AND_67_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (590:590:970)(590:590:970))
          (PORT ADR0 (287:287:718)(287:287:718))
          (PORT ADR2 (870:870:1322)(870:870:1322))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/_n00521)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1467:1467:2396)(1467:1467:2396))
          (PORT ADR4 (590:590:970)(590:590:970))
          (PORT ADR0 (287:287:718)(287:287:718))
          (PORT ADR2 (870:870:1322)(870:870:1322))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (550:699:973)(550:699:973))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (518:684:923)(518:684:923))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (554:703:977)(554:703:977))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (519:676:915)(519:676:915))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (556:684:958)(556:684:958))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (557:687:926)(557:687:926))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (566:739:1013)(566:739:1013))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (509:670:909)(509:670:909))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_1\/staterx)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/staterx_rstpot1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1540:1540:2517)(1540:1540:2517))
          (PORT ADR0 (401:401:692)(401:401:692))
          (PORT ADR1 (381:381:642)(381:381:642))
          (PORT ADR3 (284:284:452)(284:284:452))
          (PORT ADR2 (324:324:543)(324:324:543))
          (PORT ADR5 (647:647:1164)(647:647:1164))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (446:595:805)(446:595:805))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (505:671:898)(505:671:898))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (450:599:809)(450:599:809))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (506:663:890)(506:663:890))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (452:580:790)(452:580:790))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (544:674:901)(544:674:901))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (462:635:845)(462:635:845))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (496:657:884)(496:657:884))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (741:890:1121)(741:890:1121))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (676:842:1180)(676:842:1180))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n0471101)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (898:898:1497)(898:898:1497))
          (PORT ADR4 (467:467:836)(467:467:836))
          (PORT ADR5 (510:510:918)(510:510:918))
          (PORT ADR2 (3399:3399:5420)(3399:3399:5420))
          (PORT ADR3 (201:201:428)(201:201:428))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (745:894:1125)(745:894:1125))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (677:834:1172)(677:834:1172))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n0471111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (720:720:1182)(720:720:1182))
          (PORT ADR4 (451:451:826)(451:451:826))
          (PORT ADR1 (734:734:1219)(734:734:1219))
          (PORT ADR3 (4894:4894:7818)(4894:4894:7818))
          (PORT ADR5 (113:113:279)(113:113:279))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (747:875:1106)(747:875:1106))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (715:845:1183)(715:845:1183))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n0471121)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (456:456:832)(456:456:832))
          (PORT ADR3 (505:505:910)(505:505:910))
          (PORT ADR2 (663:663:1165)(663:663:1165))
          (PORT ADR5 (5068:5068:8099)(5068:5068:8099))
          (PORT ADR1 (1030:1030:1451)(1030:1030:1451))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/datatoout_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (757:930:1161)(757:930:1161))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SSET (667:828:1166)(667:828:1166))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(negedge SSET) (posedge CLK) (100:185:185)(60:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n0471131)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (462:462:863)(462:462:863))
          (PORT ADR1 (639:639:1075)(639:639:1075))
          (PORT ADR2 (642:642:1105)(642:642:1105))
          (PORT ADR5 (113:113:279)(113:113:279))
          (PORT ADR0 (5526:5526:8750)(5526:5526:8750))
          (PORT ADR3 (470:470:891)(470:470:891))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ioports16_1\/outb\<3\>\/ioports16_1\/outb\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/datain\[6\]_GND_7_o_equal_12_o\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1098:1098:1701)(1098:1098:1701))
          (PORT ADR2 (1025:1025:1613)(1025:1025:1613))
          (PORT ADR0 (1188:1188:1805)(1188:1188:1805))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ioports16_1\/Mmux__n066429111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (327:327:613)(327:327:613))
          (PORT ADR4 (958:958:1453)(958:958:1453))
          (PORT ADR1 (1098:1098:1701)(1098:1098:1701))
          (PORT ADR2 (1025:1025:1613)(1025:1025:1613))
          (PORT ADR0 (1188:1188:1805)(1188:1188:1805))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outb_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SSET (1845:2006:3046)(1845:2006:3046))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(negedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n08462911)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (866:866:1374)(866:866:1374))
          (PORT ADR4 (795:795:1290)(795:795:1290))
          (PORT ADR2 (1499:1499:2368)(1499:1499:2368))
          (PORT ADR0 (442:442:794)(442:442:794))
          (PORT ADR1 (636:636:1034)(636:636:1034))
          (PORT ADR3 (252:252:484)(252:252:484))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/rxdata_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (764:913:1319)(764:913:1319))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2026:2192:3347)(2026:2192:3347))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/rxdata_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (768:917:1323)(768:917:1323))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2027:2184:3339)(2027:2184:3339))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/rxdata_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (770:898:1304)(770:898:1304))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2065:2195:3350)(2065:2195:3350))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/rxdata_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (780:953:1359)(780:953:1359))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2017:2178:3333)(2017:2178:3333))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/_n0254_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (276:276:549)(276:276:549))
          (PORT ADR3 (389:389:729)(389:389:729))
          (PORT ADR0 (1042:1042:1746)(1042:1042:1746))
          (PORT ADR4 (361:361:658)(361:361:658))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/txdata_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1425:1555:2350)(1425:1555:2350))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1290:1479:2156)(1290:1479:2156))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/n0027\<7\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (266:266:445)(266:266:445))
          (PORT ADR3 (111:111:334)(111:111:334))
          (PORT ADR2 (257:257:466)(257:257:466))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/_n0111_inv\/DUV\/block_48kHz\/seqmult_LmR\/_n0111_inv_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/_n0111_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (855:855:1248)(855:855:1248))
          (PORT ADR4 (604:604:971)(604:604:971))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/flag_ready_LmR_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (855:855:1248)(855:855:1248))
          (PORT ADR4 (604:604:971)(604:604:971))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/block_48kHz\/flag_ready_LmR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_B\<4\>\/DUV\/block_48kHz\/seqmult_LmR\/reg_B\<4\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_B\<4\>\/DUV\/block_48kHz\/seqmult_LmR\/reg_B\<4\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_B\<4\>\/DUV\/block_48kHz\/seqmult_LmR\/reg_B\<4\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_B_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (584:732:1070)(584:732:1070))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1768:1927:2891)(1768:1927:2891))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/mux411)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1445:1445:2271)(1445:1445:2271))
          (PORT ADR4 (666:666:1217)(666:666:1217))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/mux411)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (866:866:1403)(866:866:1403))
          (PORT ADR2 (1445:1445:2271)(1445:1445:2271))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_B_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (607:753:1091)(607:753:1091))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1757:1857:2821)(1757:1857:2821))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_B_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (583:716:1054)(583:716:1054))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1761:1907:2871)(1761:1907:2871))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/mux311)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1178:1178:1866)(1178:1178:1866))
          (PORT ADR4 (163:163:352)(163:163:352))
          (PORT ADR0 (362:362:590)(362:362:590))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/mux211)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (500:500:834)(500:500:834))
          (PORT ADR3 (1178:1178:1866)(1178:1178:1866))
          (PORT ADR2 (259:259:468)(259:259:468))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_B_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (607:754:1092)(607:754:1092))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1750:1841:2805)(1750:1841:2805))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_B_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (577:687:1025)(577:687:1025))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1758:1905:2869)(1758:1905:2869))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/mux1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1324:1324:1974)(1324:1324:1974))
          (PORT ADR4 (168:168:348)(168:168:348))
          (PORT ADR2 (151:151:292)(151:151:292))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/mux111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (487:487:765)(487:487:765))
          (PORT ADR0 (1324:1324:1974)(1324:1324:1974))
          (PORT ADR3 (235:235:441)(235:235:441))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_B_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (606:752:1090)(606:752:1090))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1751:1836:2800)(1751:1836:2800))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/outsine_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (2422:2555:3970)(2422:2555:3970))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (4122:4268:6429)(4122:4268:6429))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Mram_sineLUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (810:810:1188)(810:810:1188))
          (PORT ADR1 (283:283:462)(283:283:462))
          (PORT ADR4 (196:196:385)(196:196:385))
          (PORT ADR0 (376:376:604)(376:376:604))
          (PORT ADR2 (289:289:498)(289:289:498))
          (PORT ADR5 (34:34:136)(34:34:136))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/outsine_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (2416:2526:3941)(2416:2526:3941))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (4119:4266:6427)(4119:4266:6427))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Mram_sineLUT111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (811:811:1134)(811:811:1134))
          (PORT ADR1 (408:408:622)(408:408:622))
          (PORT ADR0 (380:380:629)(380:380:629))
          (PORT ADR5 (136:136:302)(136:136:302))
          (PORT ADR4 (103:103:219)(103:103:219))
          (PORT ADR2 (178:178:315)(178:178:315))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_1\/rxready)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/rxready_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (365:365:704)(365:365:704))
          (PORT ADR2 (1806:1806:2907)(1806:1806:2907))
          (PORT ADR1 (675:675:1066)(675:675:1066))
          (PORT ADR5 (39:39:141)(39:39:141))
          (PORT ADR4 (840:840:1451)(840:840:1451))
          (PORT ADR0 (538:538:898)(538:538:898))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outf_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2208:2367:3591)(2208:2367:3591))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n10243111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (90:90:301)(90:90:301))
          (PORT ADR1 (792:792:1172)(792:792:1172))
          (PORT ADR2 (249:249:460)(249:249:460))
          (PORT ADR4 (498:498:884)(498:498:884))
          (PORT ADR5 (1092:1092:1728)(1092:1092:1728))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n102410111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (730:730:1049)(730:730:1049))
          (PORT ADR5 (321:321:594)(321:321:594))
          (PORT ADR4 (437:437:815)(437:437:815))
          (PORT ADR2 (666:666:974)(666:666:974))
          (PORT ADR1 (689:689:1247)(689:689:1247))
          (PORT ADR3 (634:634:1076)(634:634:1076))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outf_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2198:2345:3569)(2198:2345:3569))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n10243211)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (71:71:193)(71:71:193))
          (PORT ADR3 (492:492:829)(492:492:829))
          (PORT ADR5 (26:26:128)(26:26:128))
          (PORT ADR0 (500:500:813)(500:500:813))
          (PORT ADR2 (1230:1230:1901)(1230:1230:1901))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/dout_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (536:666:972)(536:666:972))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2057:2246:3401)(2057:2246:3401))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/dout_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (542:690:996)(542:690:996))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2063:2222:3377)(2063:2222:3377))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/dout_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (541:674:980)(541:674:980))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2056:2202:3357)(2056:2202:3357))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/dout_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (535:645:951)(535:645:951))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2053:2200:3355)(2053:2200:3355))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/outsine_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (2306:2436:3787)(2306:2436:3787))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (4027:4216:6313)(4027:4216:6313))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Mram_sineLUT71)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (278:278:453)(278:278:453))
          (PORT ADR2 (312:312:521)(312:312:521))
          (PORT ADR3 (245:245:440)(245:245:440))
          (PORT ADR0 (392:392:663)(392:392:663))
          (PORT ADR5 (155:155:321)(155:155:321))
          (PORT ADR4 (211:211:403)(211:211:403))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/outsine_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (2312:2460:3811)(2312:2460:3811))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (4033:4192:6289)(4033:4192:6289))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Mram_sineLUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (372:372:613)(372:372:613))
          (PORT ADR1 (281:281:454)(281:281:454))
          (PORT ADR2 (284:284:495)(284:284:495))
          (PORT ADR3 (231:231:500)(231:231:500))
          (PORT ADR4 (187:187:365)(187:187:365))
          (PORT ADR5 (155:155:321)(155:155:321))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/outsine_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (2311:2444:3795)(2311:2444:3795))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (4026:4172:6269)(4026:4172:6269))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Mram_sineLUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (284:284:493)(284:284:493))
          (PORT ADR5 (157:157:323)(157:157:323))
          (PORT ADR4 (222:222:385)(222:222:385))
          (PORT ADR3 (241:241:528)(241:241:528))
          (PORT ADR0 (391:391:619)(391:391:619))
          (PORT ADR1 (398:398:641)(398:398:641))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/outsine_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (2305:2415:3766)(2305:2415:3766))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (4023:4170:6267)(4023:4170:6267))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Mram_sineLUT12)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (417:417:631)(417:417:631))
          (PORT ADR5 (157:157:323)(157:157:323))
          (PORT ADR2 (293:293:494)(293:293:494))
          (PORT ADR3 (242:242:474)(242:242:474))
          (PORT ADR4 (212:212:392)(212:212:392))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outb_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1873:2032:3060)(1873:2032:3060))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n08463011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1062:1062:1722)(1062:1062:1722))
          (PORT ADR3 (837:837:1388)(837:837:1388))
          (PORT ADR0 (1161:1161:1738)(1161:1161:1738))
          (PORT ADR4 (56:56:170)(56:56:170))
          (PORT ADR1 (622:622:1037)(622:622:1037))
          (PORT ADR5 (1376:1376:2195)(1376:1376:2195))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outb_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1866:2012:3040)(1866:2012:3040))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n08463111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1175:1175:1852)(1175:1175:1852))
          (PORT ADR5 (763:763:1211)(763:763:1211))
          (PORT ADR2 (1073:1073:1618)(1073:1073:1618))
          (PORT ADR1 (687:687:1084)(687:687:1084))
          (PORT ADR4 (445:445:805)(445:445:805))
          (PORT ADR3 (1464:1464:2404)(1464:1464:2404))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outb_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1863:2010:3038)(1863:2010:3038))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n08463211)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (935:935:1550)(935:935:1550))
          (PORT ADR4 (818:818:1280)(818:818:1280))
          (PORT ADR0 (1066:1066:1587)(1066:1066:1587))
          (PORT ADR1 (767:767:1230)(767:767:1230))
          (PORT ADR2 (533:533:912)(533:533:912))
          (PORT ADR3 (1553:1553:2497)(1553:1553:2497))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_207)
      (DELAY
        (ABSOLUTE
          (PORT CE (1131:1261:1882)(1131:1261:1882))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1727:1916:2867)(1727:1916:2867))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_206)
      (DELAY
        (ABSOLUTE
          (PORT CE (1137:1285:1906)(1137:1285:1906))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1733:1892:2843)(1733:1892:2843))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_205)
      (DELAY
        (ABSOLUTE
          (PORT CE (1136:1269:1890)(1136:1269:1890))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1726:1872:2823)(1726:1872:2823))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_204)
      (DELAY
        (ABSOLUTE
          (PORT CE (1130:1240:1861)(1130:1240:1861))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1723:1870:2821)(1723:1870:2821))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (348:478:650)(348:478:650))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (509:698:925)(509:698:925))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (354:502:674)(354:502:674))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (515:674:901)(515:674:901))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (353:486:658)(353:486:658))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (508:654:881)(508:654:881))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LmR_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (347:457:629)(347:457:629))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (505:652:879)(505:652:879))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r2\<17\>\/DUV\/interpol4x_LpR\/r2\<17\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r2\<17\>\/DUV\/interpol4x_LpR\/r2\<17\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r2\<17\>\/DUV\/interpol4x_LpR\/r2\<17\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (902:1057:1501)(902:1057:1501))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (901:1056:1500)(901:1056:1500))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_xor\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (125:125:291)(125:125:291))
          (PORT ADR1 (236:236:415)(236:236:415))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (904:1038:1482)(904:1038:1482))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (81:81:203)(81:81:203))
          (PORT ADR2 (166:166:332)(166:166:332))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (500:500:915)(500:500:915))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (904:1077:1521)(904:1077:1521))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/interpol4x_LpR\/Msub_diff_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (177:177:338)(177:177:338))
          (PORT ADR3 (98:98:240)(98:98:240))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (632:632:1041)(632:632:1041))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/outsine_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (2381:2554:3931)(2381:2554:3931))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3923:4077:6169)(3923:4077:6169))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Mram_sineLUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (236:236:457)(236:236:457))
          (PORT ADR1 (401:401:639)(401:401:639))
          (PORT ADR2 (418:418:711)(418:418:711))
          (PORT ADR0 (482:482:827)(482:482:827))
          (PORT ADR5 (260:260:505)(260:260:505))
          (PORT ADR4 (180:180:382)(180:180:382))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2418:2559:3947)(2418:2559:3947))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07002111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (679:679:1047)(679:679:1047))
          (PORT ADR1 (920:920:1335)(920:920:1335))
          (PORT ADR0 (811:811:1182)(811:811:1182))
          (PORT ADR3 (243:243:407)(243:243:407))
          (PORT ADR2 (696:696:1088)(696:696:1088))
          (PORT ADR5 (1004:1004:1576)(1004:1004:1576))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2431:2573:3961)(2431:2573:3961))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07002211)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (677:677:1031)(677:677:1031))
          (PORT ADR1 (770:770:1131)(770:770:1131))
          (PORT ADR3 (672:672:1085)(672:672:1085))
          (PORT ADR0 (343:343:610)(343:343:610))
          (PORT ADR2 (597:597:896)(597:597:896))
          (PORT ADR5 (1004:1004:1576)(1004:1004:1576))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2463:2607:3995)(2463:2607:3995))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07002311)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (737:737:1121)(737:737:1121))
          (PORT ADR0 (793:793:1175)(793:793:1175))
          (PORT ADR5 (658:658:994)(658:658:994))
          (PORT ADR4 (78:78:200)(78:78:200))
          (PORT ADR1 (727:727:1136)(727:727:1136))
          (PORT ADR2 (1147:1147:1783)(1147:1147:1783))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2442:2596:3984)(2442:2596:3984))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07002411)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (664:664:1012)(664:664:1012))
          (PORT ADR2 (686:686:1021)(686:686:1021))
          (PORT ADR1 (799:799:1139)(799:799:1139))
          (PORT ADR5 (25:25:127)(25:25:127))
          (PORT ADR0 (802:802:1200)(802:802:1200))
          (PORT ADR3 (1085:1085:1697)(1085:1085:1697))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outa_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SSET (1773:1914:2942)(1773:1914:2942))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(negedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n06642913)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1022:1022:1580)(1022:1022:1580))
          (PORT ADR1 (995:995:1541)(995:995:1541))
          (PORT ADR5 (1409:1409:2228)(1409:1409:2228))
          (PORT ADR4 (196:196:377)(196:196:377))
          (PORT ADR0 (623:623:1066)(623:623:1066))
          (PORT ADR3 (228:228:457)(228:228:457))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outa_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1786:1928:2956)(1786:1928:2956))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n06643011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1253:1253:2001)(1253:1253:2001))
          (PORT ADR2 (1018:1018:1569)(1018:1018:1569))
          (PORT ADR3 (1001:1001:1643)(1001:1001:1643))
          (PORT ADR4 (65:65:194)(65:65:194))
          (PORT ADR0 (810:810:1398)(810:810:1398))
          (PORT ADR5 (1409:1409:2228)(1409:1409:2228))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outa_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1818:1962:2990)(1818:1962:2990))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n06643111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1276:1276:2045)(1276:1276:2045))
          (PORT ADR1 (1080:1080:1703)(1080:1080:1703))
          (PORT ADR4 (959:959:1488)(959:959:1488))
          (PORT ADR3 (254:254:451)(254:254:451))
          (PORT ADR5 (405:405:757)(405:405:757))
          (PORT ADR2 (1552:1552:2435)(1552:1552:2435))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/outa_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1797:1951:2979)(1797:1951:2979))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n06643211)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1169:1169:1891)(1169:1169:1891))
          (PORT ADR1 (1083:1083:1655)(1083:1083:1655))
          (PORT ADR4 (936:936:1466)(936:936:1466))
          (PORT ADR5 (22:22:124)(22:22:124))
          (PORT ADR0 (831:831:1418)(831:831:1418))
          (PORT ADR3 (1490:1490:2349)(1490:1490:2349))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE dds_test_signal\/outsine_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (2264:2419:3770)(2264:2419:3770))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3915:4056:6153)(3915:4056:6153))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE dds_test_signal\/Mram_sineLUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (486:486:824)(486:486:824))
          (PORT ADR3 (227:227:432)(227:227:432))
          (PORT ADR4 (186:186:408)(186:186:408))
          (PORT ADR2 (295:295:511)(295:295:511))
          (PORT ADR5 (155:155:336)(155:155:336))
          (PORT ADR0 (386:386:658)(386:386:658))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_204CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_216CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_203CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_215CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_202CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_214CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_201CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_213CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<204\>\/LM4550_controler_1\/IN_SHIFT\<204\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<204\>\/LM4550_controler_1\/IN_SHIFT\<204\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<204\>\/LM4550_controler_1\/IN_SHIFT\<204\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<204\>\/LM4550_controler_1\/IN_SHIFT\<204\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_204)
      (DELAY
        (ABSOLUTE
          (PORT CE (1058:1213:1768)(1058:1213:1768))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1403:1544:2350)(1403:1544:2350))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<215\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (141:141:305)(141:141:305))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_216)
      (DELAY
        (ABSOLUTE
          (PORT CE (1076:1210:1765)(1076:1210:1765))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1456:1519:2325)(1456:1519:2325))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_203)
      (DELAY
        (ABSOLUTE
          (PORT CE (1057:1212:1767)(1057:1212:1767))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1416:1558:2364)(1416:1558:2364))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<214\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (192:192:383)(192:192:383))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_215)
      (DELAY
        (ABSOLUTE
          (PORT CE (1078:1212:1767)(1078:1212:1767))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1442:1550:2356)(1442:1550:2356))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_202)
      (DELAY
        (ABSOLUTE
          (PORT CE (1060:1194:1749)(1060:1194:1749))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1448:1592:2398)(1448:1592:2398))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<213\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (123:123:306)(123:123:306))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_214)
      (DELAY
        (ABSOLUTE
          (PORT CE (1079:1213:1768)(1079:1213:1768))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1425:1527:2333)(1425:1527:2333))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_201)
      (DELAY
        (ABSOLUTE
          (PORT CE (1060:1233:1788)(1060:1233:1788))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1427:1581:2387)(1427:1581:2387))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<212\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (146:146:299)(146:146:299))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_213)
      (DELAY
        (ABSOLUTE
          (PORT CE (1079:1216:1771)(1079:1216:1771))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1416:1491:2297)(1416:1491:2297))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<3\>\/DUV\/interpol4x_LpR\/r1\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<3\>\/DUV\/interpol4x_LpR\/r1\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<3\>\/DUV\/interpol4x_LpR\/r1\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<3\>\/DUV\/interpol4x_LpR\/r1\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1241:1371:2023)(1241:1371:2023))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (191:191:383)(191:191:383))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1271:1418:2070)(1271:1418:2070))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1247:1395:2047)(1247:1395:2047))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (57:57:171)(57:57:171))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1270:1416:2068)(1270:1416:2068))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1246:1379:2031)(1246:1379:2031))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (77:77:202)(77:77:202))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1270:1417:2069)(1270:1417:2069))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1240:1350:2002)(1240:1350:2002))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (479:479:847)(479:479:847))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1269:1415:2067)(1269:1415:2067))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Bi_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (845:1000:1470)(845:1000:1470))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1685:1826:2790)(1685:1826:2790))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Bi_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (844:999:1469)(844:999:1469))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1698:1840:2804)(1698:1840:2804))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Bi_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (847:981:1451)(847:981:1451))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1730:1874:2838)(1730:1874:2838))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Bi_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (847:1020:1490)(847:1020:1490))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1709:1863:2827)(1709:1863:2827))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<7\>\/DUV\/interpol4x_LpR\/r1\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<7\>\/DUV\/interpol4x_LpR\/r1\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<7\>\/DUV\/interpol4x_LpR\/r1\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<7\>\/DUV\/interpol4x_LpR\/r1\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1144:1274:1862)(1144:1274:1862))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (193:193:385)(193:193:385))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1174:1321:1909)(1174:1321:1909))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1150:1298:1886)(1150:1298:1886))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (57:57:171)(57:57:171))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1173:1319:1907)(1173:1319:1907))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1149:1282:1870)(1149:1282:1870))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (81:81:206)(81:81:206))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1173:1320:1908)(1173:1320:1908))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1143:1253:1841)(1143:1253:1841))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (431:431:799)(431:431:799))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1172:1318:1906)(1172:1318:1906))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/startrxbit1\/uart_1\/startrxbit1_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/startrxbit11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (358:358:629)(358:358:629))
          (PORT ADR1 (354:354:593)(354:354:593))
          (PORT ADR3 (207:207:402)(207:207:402))
          (PORT ADR2 (274:274:483)(274:274:483))
          (PORT ADR4 (586:586:1081)(586:586:1081))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_1\/Mmux_startrxbit_staterxbc_MUX_22_o111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (358:358:629)(358:358:629))
          (PORT ADR1 (354:354:593)(354:354:593))
          (PORT ADR3 (207:207:402)(207:207:402))
          (PORT ADR2 (274:274:483)(274:274:483))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/_n0242_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (90:90:301)(90:90:301))
          (PORT ADR4 (438:438:801)(438:438:801))
          (PORT ADR5 (130:130:314)(130:130:314))
          (PORT ADR2 (366:366:653)(366:366:653))
          (PORT ADR1 (532:532:819)(532:532:819))
          (PORT ADR0 (513:513:851)(513:513:851))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxclock\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (356:356:649)(356:356:649))
          (PORT ADR5 (123:123:293)(123:123:293))
          (PORT ADR2 (257:257:466)(257:257:466))
          (PORT ADR3 (251:251:550)(251:251:550))
          (PORT ADR1 (266:266:445)(266:266:445))
          (PORT ADR4 (196:196:359)(196:196:359))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxclock\<13\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (638:638:1072)(638:638:1072))
          (PORT ADR3 (219:219:469)(219:219:469))
          (PORT ADR4 (71:71:193)(71:71:193))
          (PORT ADR5 (239:239:481)(239:239:481))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_B\<3\>\/DUV\/block_48kHz\/seqmult_LpR\/reg_B\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_B\<3\>\/DUV\/block_48kHz\/seqmult_LpR\/reg_B\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_B_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (715:848:1262)(715:848:1262))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1762:1908:2872)(1762:1908:2872))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/mux311)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1242:1242:1890)(1242:1242:1890))
          (PORT ADR1 (260:260:439)(260:260:439))
          (PORT ADR0 (393:393:637)(393:393:637))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/mux211)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (105:105:328)(105:105:328))
          (PORT ADR2 (1242:1242:1890)(1242:1242:1890))
          (PORT ADR4 (73:73:198)(73:73:198))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_B_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (739:886:1300)(739:886:1300))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1751:1842:2806)(1751:1842:2806))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_B_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (709:819:1233)(709:819:1233))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1759:1906:2870)(1759:1906:2870))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/mux1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1478:1478:2195)(1478:1478:2195))
          (PORT ADR4 (72:72:188)(72:72:188))
          (PORT ADR2 (151:151:292)(151:151:292))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/mux111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (598:598:1035)(598:598:1035))
          (PORT ADR1 (1478:1478:2195)(1478:1478:2195))
          (PORT ADR3 (235:235:441)(235:235:441))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_B_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (738:884:1298)(738:884:1298))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1752:1837:2801)(1752:1837:2801))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<15\>\/DUV\/interpol4x_LpR\/r1\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<15\>\/DUV\/interpol4x_LpR\/r1\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<15\>\/DUV\/interpol4x_LpR\/r1\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<15\>\/DUV\/interpol4x_LpR\/r1\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1020:1150:1662)(1020:1150:1662))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (193:193:385)(193:193:385))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1050:1197:1709)(1050:1197:1709))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1026:1174:1686)(1026:1174:1686))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (57:57:171)(57:57:171))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1049:1195:1707)(1049:1195:1707))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1025:1158:1670)(1025:1158:1670))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (81:81:206)(81:81:206))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1049:1196:1708)(1049:1196:1708))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1019:1129:1641)(1019:1129:1641))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (431:431:799)(431:431:799))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1048:1194:1706)(1048:1194:1706))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/Mcount_bitrxcount_val\/uart_1\/Mcount_bitrxcount_val_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/Mcount_bitrxcount_val1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1552:1552:2612)(1552:1552:2612))
          (PORT ADR2 (324:324:545)(324:324:545))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_1\/baudrxcount_2_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (756:756:1259)(756:756:1259))
          (PORT ADR1 (366:366:615)(366:366:615))
          (PORT ADR4 (189:189:358)(189:189:358))
          (PORT ADR3 (1552:1552:2612)(1552:1552:2612))
          (PORT ADR2 (324:324:545)(324:324:545))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1681:1772:2711)(1681:1772:2711))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount_2_glue_ce)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (457:457:832)(457:457:832))
          (PORT ADR5 (135:135:307)(135:135:307))
          (PORT ADR1 (362:362:626)(362:362:626))
          (PORT ADR2 (158:158:299)(158:158:299))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<11\>\/DUV\/interpol4x_LpR\/r1\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<11\>\/DUV\/interpol4x_LpR\/r1\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<11\>\/DUV\/interpol4x_LpR\/r1\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<11\>\/DUV\/interpol4x_LpR\/r1\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1117:1247:1823)(1117:1247:1823))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (193:193:385)(193:193:385))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1147:1294:1870)(1147:1294:1870))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1123:1271:1847)(1123:1271:1847))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (57:57:171)(57:57:171))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1146:1292:1868)(1146:1292:1868))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1122:1255:1831)(1122:1255:1831))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (81:81:206)(81:81:206))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1146:1293:1869)(1146:1293:1869))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r1_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1116:1226:1802)(1116:1226:1802))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/interpol4x_LpR\/r1\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (431:431:799)(431:431:799))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE DUV\/interpol4x_LpR\/r2_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1145:1291:1867)(1145:1291:1867))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/start_loadA_AND_45_o\/DUV\/block_48kHz\/seqmult_LmR\/start_loadA_AND_45_o_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/start_loadA_AND_45_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (458:458:779)(458:458:779))
          (PORT ADR1 (1022:1022:1564)(1022:1022:1564))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reset_loadH_OR_173_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1078:1078:1747)(1078:1078:1747))
          (PORT ADR4 (458:458:779)(458:458:779))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2427:2593:4023)(2427:2593:4023))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07001711)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (829:829:1296)(829:829:1296))
          (PORT ADR0 (999:999:1694)(999:999:1694))
          (PORT ADR2 (851:851:1237)(851:851:1237))
          (PORT ADR5 (25:25:127)(25:25:127))
          (PORT ADR1 (725:725:1085)(725:725:1085))
          (PORT ADR4 (1186:1186:1857)(1186:1186:1857))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2428:2585:4015)(2428:2585:4015))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07001811)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (753:753:1159)(753:753:1159))
          (PORT ADR0 (931:931:1416)(931:931:1416))
          (PORT ADR2 (862:862:1247)(862:862:1247))
          (PORT ADR3 (277:277:445)(277:277:445))
          (PORT ADR1 (695:695:1038)(695:695:1038))
          (PORT ADR4 (1170:1170:1847)(1170:1170:1847))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2466:2596:4026)(2466:2596:4026))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07001911)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (906:906:1406)(906:906:1406))
          (PORT ADR1 (908:908:1412)(908:908:1412))
          (PORT ADR5 (711:711:1059)(711:711:1059))
          (PORT ADR4 (66:66:195)(66:66:195))
          (PORT ADR0 (831:831:1338)(831:831:1338))
          (PORT ADR3 (1224:1224:1931)(1224:1224:1931))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2418:2579:4009)(2418:2579:4009))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07002011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (885:885:1346)(885:885:1346))
          (PORT ADR1 (924:924:1389)(924:924:1389))
          (PORT ADR5 (711:711:1059)(711:711:1059))
          (PORT ADR3 (243:243:451)(243:243:451))
          (PORT ADR0 (770:770:1159)(770:770:1159))
          (PORT ADR4 (1181:1181:1884)(1181:1181:1884))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_212CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_211CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_210CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_209CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_212)
      (DELAY
        (ABSOLUTE
          (PORT CE (1060:1190:1745)(1060:1190:1745))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1481:1670:2476)(1481:1670:2476))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_211)
      (DELAY
        (ABSOLUTE
          (PORT CE (1066:1214:1769)(1066:1214:1769))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1487:1646:2452)(1487:1646:2452))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_210)
      (DELAY
        (ABSOLUTE
          (PORT CE (1065:1198:1753)(1065:1198:1753))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1480:1626:2432)(1480:1626:2432))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_209)
      (DELAY
        (ABSOLUTE
          (PORT CE (1059:1169:1724)(1059:1169:1724))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1477:1624:2430)(1477:1624:2430))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount_5_glue_ce)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (240:240:400)(240:240:400))
          (PORT ADR2 (328:328:550)(328:328:550))
          (PORT ADR3 (215:215:481)(215:215:481))
          (PORT ADR1 (281:281:477)(281:281:477))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1631:1788:2680)(1631:1788:2680))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount_5_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1474:1474:2392)(1474:1474:2392))
          (PORT ADR0 (285:285:494)(285:285:494))
          (PORT ADR3 (532:532:917)(532:532:917))
          (PORT ADR1 (404:404:665)(404:404:665))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount_4_glue_ce)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (224:224:391)(224:224:391))
          (PORT ADR5 (188:188:372)(188:188:372))
          (PORT ADR2 (280:280:579)(280:280:579))
          (PORT ADR1 (236:236:464)(236:236:464))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudrxcount_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1621:1782:2674)(1621:1782:2674))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxcount_4_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1522:1522:2482)(1522:1522:2482))
          (PORT ADR0 (431:431:679)(431:431:679))
          (PORT ADR4 (463:463:872)(463:463:872))
          (PORT ADR1 (533:533:842)(533:533:842))
          (PORT ADR2 (204:204:413)(204:204:413))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (883:1032:1527)(883:1032:1527))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (876:1042:1525)(876:1042:1525))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (887:1036:1531)(887:1036:1531))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (877:1034:1517)(877:1034:1517))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (889:1017:1512)(889:1017:1512))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (915:1045:1528)(915:1045:1528))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (899:1072:1567)(899:1072:1567))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (867:1028:1511)(867:1028:1511))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_207CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_206CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_205CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_204CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_207)
      (DELAY
        (ABSOLUTE
          (PORT CE (1162:1292:1876)(1162:1292:1876))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1591:1780:2655)(1591:1780:2655))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_206)
      (DELAY
        (ABSOLUTE
          (PORT CE (1168:1316:1900)(1168:1316:1900))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1597:1756:2631)(1597:1756:2631))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudrxclock\<13\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (119:119:285)(119:119:285))
          (PORT ADR2 (262:262:488)(262:262:488))
          (PORT ADR1 (261:261:434)(261:261:434))
          (PORT ADR3 (97:97:302)(97:97:302))
          (PORT ADR0 (342:342:648)(342:342:648))
          (PORT ADR4 (180:180:332)(180:180:332))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_205)
      (DELAY
        (ABSOLUTE
          (PORT CE (1167:1300:1884)(1167:1300:1884))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1590:1736:2611)(1590:1736:2611))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_204)
      (DELAY
        (ABSOLUTE
          (PORT CE (1161:1271:1855)(1161:1271:1855))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1587:1734:2609)(1587:1734:2609))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_208CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_207CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_206CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_205CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_208)
      (DELAY
        (ABSOLUTE
          (PORT CE (1157:1287:1906)(1157:1287:1906))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1569:1758:2628)(1569:1758:2628))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_207)
      (DELAY
        (ABSOLUTE
          (PORT CE (1163:1311:1930)(1163:1311:1930))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1575:1734:2604)(1575:1734:2604))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_206)
      (DELAY
        (ABSOLUTE
          (PORT CE (1162:1295:1914)(1162:1295:1914))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1568:1714:2584)(1568:1714:2584))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_205)
      (DELAY
        (ABSOLUTE
          (PORT CE (1156:1266:1885)(1156:1266:1885))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1565:1712:2582)(1565:1712:2582))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_224CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_220CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_223CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_219CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_222CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_218CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_221CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_217CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<224\>\/LM4550_controler_1\/IN_SHIFT\<224\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<224\>\/LM4550_controler_1\/IN_SHIFT\<224\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<224\>\/LM4550_controler_1\/IN_SHIFT\<224\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<224\>\/LM4550_controler_1\/IN_SHIFT\<224\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_224)
      (DELAY
        (ABSOLUTE
          (PORT CE (777:926:1328)(777:926:1328))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1354:1520:2288)(1354:1520:2288))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<219\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (160:160:324)(160:160:324))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_220)
      (DELAY
        (ABSOLUTE
          (PORT CE (793:925:1327)(793:925:1327))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1382:1468:2236)(1382:1468:2236))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_223)
      (DELAY
        (ABSOLUTE
          (PORT CE (781:930:1332)(781:930:1332))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1355:1512:2280)(1355:1512:2280))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<218\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (190:190:380)(190:190:380))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_219)
      (DELAY
        (ABSOLUTE
          (PORT CE (793:925:1327)(793:925:1327))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1405:1529:2297)(1405:1529:2297))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_222)
      (DELAY
        (ABSOLUTE
          (PORT CE (783:911:1313)(783:911:1313))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1393:1523:2291)(1393:1523:2291))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<217\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (115:115:297)(115:115:297))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_218)
      (DELAY
        (ABSOLUTE
          (PORT CE (796:929:1331)(796:929:1331))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1380:1497:2265)(1380:1497:2265))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_221)
      (DELAY
        (ABSOLUTE
          (PORT CE (793:966:1368)(793:966:1368))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1345:1506:2274)(1345:1506:2274))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<216\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (528:528:925)(528:528:925))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_217)
      (DELAY
        (ABSOLUTE
          (PORT CE (795:931:1333)(795:931:1333))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1361:1441:2209)(1361:1441:2209))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_228CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_227CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_226CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_225CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_228)
      (DELAY
        (ABSOLUTE
          (PORT CE (1025:1174:1707)(1025:1174:1707))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1258:1424:2128)(1258:1424:2128))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_227)
      (DELAY
        (ABSOLUTE
          (PORT CE (1029:1178:1711)(1029:1178:1711))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1259:1416:2120)(1259:1416:2120))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_226)
      (DELAY
        (ABSOLUTE
          (PORT CE (1031:1159:1692)(1031:1159:1692))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1297:1427:2131)(1297:1427:2131))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_225)
      (DELAY
        (ABSOLUTE
          (PORT CE (1041:1214:1747)(1041:1214:1747))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1249:1410:2114)(1249:1410:2114))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_232CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_231CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_230CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_229CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_232)
      (DELAY
        (ABSOLUTE
          (PORT CE (795:944:1385)(795:944:1385))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1239:1405:2097)(1239:1405:2097))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_231)
      (DELAY
        (ABSOLUTE
          (PORT CE (799:948:1389)(799:948:1389))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1240:1397:2089)(1240:1397:2089))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_230)
      (DELAY
        (ABSOLUTE
          (PORT CE (801:929:1370)(801:929:1370))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1278:1408:2100)(1278:1408:2100))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_229)
      (DELAY
        (ABSOLUTE
          (PORT CE (811:984:1425)(811:984:1425))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1230:1391:2083)(1230:1391:2083))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_236CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_235CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_234CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_233CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_236)
      (DELAY
        (ABSOLUTE
          (PORT CE (1039:1169:1745)(1039:1169:1745))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1174:1363:1991)(1174:1363:1991))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_235)
      (DELAY
        (ABSOLUTE
          (PORT CE (1045:1193:1769)(1045:1193:1769))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1180:1339:1967)(1180:1339:1967))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_234)
      (DELAY
        (ABSOLUTE
          (PORT CE (1044:1177:1753)(1044:1177:1753))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1173:1319:1947)(1173:1319:1947))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_233)
      (DELAY
        (ABSOLUTE
          (PORT CE (1038:1148:1724)(1038:1148:1724))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1170:1317:1945)(1170:1317:1945))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out3_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2096:2237:3456)(2096:2237:3456))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n10592911)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (839:839:1347)(839:839:1347))
          (PORT ADR1 (1045:1045:1717)(1045:1045:1717))
          (PORT ADR0 (844:844:1310)(844:844:1310))
          (PORT ADR3 (242:242:406)(242:242:406))
          (PORT ADR4 (349:349:671)(349:349:671))
          (PORT ADR5 (1293:1293:2023)(1293:1293:2023))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out3_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2109:2251:3470)(2109:2251:3470))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n10593011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (875:875:1384)(875:875:1384))
          (PORT ADR0 (864:864:1402)(864:864:1402))
          (PORT ADR3 (705:705:1213)(705:705:1213))
          (PORT ADR4 (69:69:198)(69:69:198))
          (PORT ADR1 (517:517:875)(517:517:875))
          (PORT ADR5 (1293:1293:2023)(1293:1293:2023))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out3_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2141:2285:3504)(2141:2285:3504))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n10593111)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (718:718:1188)(718:718:1188))
          (PORT ADR1 (861:861:1409)(861:861:1409))
          (PORT ADR4 (663:663:1058)(663:663:1058))
          (PORT ADR0 (354:354:618)(354:354:618))
          (PORT ADR3 (415:415:753)(415:415:753))
          (PORT ADR2 (1436:1436:2230)(1436:1436:2230))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out3_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2120:2274:3493)(2120:2274:3493))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n10593211)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (718:718:1188)(718:718:1188))
          (PORT ADR1 (864:864:1361)(864:864:1361))
          (PORT ADR4 (640:640:1036)(640:640:1036))
          (PORT ADR2 (409:409:638)(409:409:638))
          (PORT ADR0 (547:547:928)(547:547:928))
          (PORT ADR3 (1374:1374:2144)(1374:1374:2144))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2008:2149:3304)(2008:2149:3304))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (294:294:557)(294:294:557))
          (PORT ADR4 (199:199:380)(199:199:380))
          (PORT ADR1 (380:380:613)(380:380:613))
          (PORT ADR3 (255:255:469)(255:255:469))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2021:2163:3318)(2021:2163:3318))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (337:337:627)(337:337:627))
          (PORT ADR3 (249:249:522)(249:249:522))
          (PORT ADR0 (341:341:608)(341:341:608))
          (PORT ADR2 (325:325:554)(325:325:554))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2053:2197:3352)(2053:2197:3352))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (397:397:717)(397:397:717))
          (PORT ADR2 (297:297:501)(297:297:501))
          (PORT ADR0 (355:355:619)(355:355:619))
          (PORT ADR4 (221:221:431)(221:221:431))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DIN_REG_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2032:2186:3341)(2032:2186:3341))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_112_OUT\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (375:375:678)(375:375:678))
          (PORT ADR4 (184:184:345)(184:184:345))
          (PORT ADR1 (368:368:568)(368:368:568))
          (PORT ADR5 (168:168:358)(168:168:358))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/REGID_REG\<2\>\/LM4550_controler_1\/REGID_REG\<2\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/REGID_REG_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2050:2191:3390)(2050:2191:3390))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_111_OUT\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (272:272:471)(272:272:471))
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR4 (181:181:400)(181:181:400))
          (PORT ADR1 (416:416:673)(416:416:673))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/REGID_REG_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2063:2205:3404)(2063:2205:3404))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_111_OUT\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (133:133:374)(133:133:374))
          (PORT ADR4 (74:74:203)(74:74:203))
          (PORT ADR2 (372:372:641)(372:372:641))
          (PORT ADR5 (53:53:179)(53:53:179))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_111_OUT\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (210:210:411)(210:210:411))
          (PORT ADR1 (397:397:689)(397:397:689))
          (PORT ADR3 (270:270:508)(270:270:508))
          (PORT ADR2 (311:311:556)(311:311:556))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_111_OUT\<0\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (210:210:411)(210:210:411))
          (PORT ADR1 (397:397:689)(397:397:689))
          (PORT ADR3 (270:270:508)(270:270:508))
          (PORT ADR2 (311:311:556)(311:311:556))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/REGID_REG_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2074:2228:3427)(2074:2228:3427))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_111_OUT\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (68:68:197)(68:68:197))
          (PORT ADR5 (22:22:124)(22:22:124))
          (PORT ADR0 (448:448:778)(448:448:778))
          (PORT ADR2 (182:182:359)(182:182:359))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (744:899:1325)(744:899:1325))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (858:999:1515)(858:999:1515))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (743:898:1324)(743:898:1324))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (871:1013:1529)(871:1013:1529))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (746:880:1306)(746:880:1306))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (903:1047:1563)(903:1047:1563))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (746:919:1345)(746:919:1345))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (882:1036:1552)(882:1036:1552))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/Reset_OR_DriverANDClockEnable101)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1521:1521:2534)(1521:1521:2534))
          (PORT ADR5 (352:352:634)(352:352:634))
          (PORT ADR4 (461:461:841)(461:461:841))
          (PORT ADR1 (423:423:684)(423:423:684))
          (PORT ADR0 (428:428:674)(428:428:674))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/staterxbc)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1657:1804:2696)(1657:1804:2696))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/staterxbc_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (228:228:424)(228:228:424))
          (PORT ADR5 (188:188:372)(188:188:372))
          (PORT ADR3 (272:272:478)(272:272:478))
          (PORT ADR0 (645:645:1085)(645:645:1085))
          (PORT ADR2 (318:318:537)(318:318:537))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/rx3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1220:1366:1967)(1220:1366:1967))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/rx2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1217:1364:1965)(1217:1364:1965))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR\<7\>\/DUV\/block_48kHz\/LI_in_LpR\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR\<7\>\/DUV\/block_48kHz\/LI_in_LpR\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR\<7\>\/DUV\/block_48kHz\/LI_in_LpR\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR\<7\>\/DUV\/block_48kHz\/LI_in_LpR\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (763:918:1349)(763:918:1349))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (863:1004:1499)(863:1004:1499))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (946:946:1486)(946:946:1486))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (781:915:1346)(781:915:1346))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (916:979:1474)(916:979:1474))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (762:917:1348)(762:917:1348))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (876:1018:1513)(876:1018:1513))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (810:810:1390)(810:810:1390))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (783:917:1348)(783:917:1348))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (902:1010:1505)(902:1010:1505))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (765:899:1330)(765:899:1330))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (908:1052:1547)(908:1052:1547))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (699:699:1207)(699:699:1207))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (784:918:1349)(784:918:1349))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (885:987:1482)(885:987:1482))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (765:938:1369)(765:938:1369))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (887:1041:1536)(887:1041:1536))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_H\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (840:840:1326)(840:840:1326))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (784:921:1352)(784:921:1352))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (876:951:1446)(876:951:1446))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/VALID_REGISTER_DATA\/LM4550_controler_1\/VALID_REGISTER_DATA_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/VALID_REGISTER_DATA\/LM4550_controler_1\/VALID_REGISTER_DATA_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/_n0365_inv11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (366:366:682)(366:366:682))
          (PORT ADR3 (390:390:671)(390:390:671))
          (PORT ADR0 (545:545:893)(545:545:893))
          (PORT ADR1 (548:548:898)(548:548:898))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_PWR_8_o_Select_107_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (459:459:845)(459:459:845))
          (PORT ADR4 (366:366:682)(366:366:682))
          (PORT ADR3 (390:390:671)(390:390:671))
          (PORT ADR0 (545:545:893)(545:545:893))
          (PORT ADR1 (548:548:898)(548:548:898))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/RDY)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SSET (1994:2057:3187)(1994:2057:3187))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(negedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/VALID_REGISTER_DATA)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1965:2119:3249)(1965:2119:3249))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_Select_116_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (395:395:692)(395:395:692))
          (PORT ADR4 (351:351:647)(351:351:647))
          (PORT ADR0 (544:544:901)(544:544:901))
          (PORT ADR2 (473:473:848)(473:473:848))
          (PORT ADR1 (525:525:842)(525:525:842))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_equal_102_o\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (395:395:692)(395:395:692))
          (PORT ADR4 (351:351:647)(351:351:647))
          (PORT ADR0 (544:544:901)(544:544:901))
          (PORT ADR1 (525:525:842)(525:525:842))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_240CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_239CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_238CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_237CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_240)
      (DELAY
        (ABSOLUTE
          (PORT CE (1254:1409:2128)(1254:1409:2128))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (943:1084:1643)(943:1084:1643))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_239)
      (DELAY
        (ABSOLUTE
          (PORT CE (1253:1408:2127)(1253:1408:2127))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (956:1098:1657)(956:1098:1657))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_238)
      (DELAY
        (ABSOLUTE
          (PORT CE (1256:1390:2109)(1256:1390:2109))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (988:1132:1691)(988:1132:1691))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_237)
      (DELAY
        (ABSOLUTE
          (PORT CE (1256:1429:2148)(1256:1429:2148))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (967:1121:1680)(967:1121:1680))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (654:788:1143)(654:788:1143))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (795:939:1358)(795:939:1358))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/LI_in_LpR_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (654:827:1182)(654:827:1182))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (774:928:1347)(774:928:1347))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/_n0365_inv3)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (358:358:658)(358:358:658))
          (PORT ADR5 (157:157:335)(157:157:335))
          (PORT ADR4 (187:187:420)(187:187:420))
          (PORT ADR0 (383:383:672)(383:383:672))
          (PORT ADR1 (353:353:621)(353:353:621))
          (PORT ADR3 (252:252:498)(252:252:498))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1845:2011:3005)(1845:2011:3005))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (466:466:758)(466:466:758))
          (PORT ADR4 (184:184:409)(184:184:409))
          (PORT ADR0 (452:452:699)(452:452:699))
          (PORT ADR5 (28:28:130)(28:28:130))
          (PORT ADR3 (629:629:1099)(629:629:1099))
          (PORT ADR1 (426:426:707)(426:426:707))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1846:2003:2997)(1846:2003:2997))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (355:355:638)(355:355:638))
          (PORT ADR1 (351:351:633)(351:351:633))
          (PORT ADR3 (316:316:484)(316:316:484))
          (PORT ADR0 (356:356:629)(356:356:629))
          (PORT ADR2 (692:692:1138)(692:692:1138))
          (PORT ADR5 (176:176:363)(176:176:363))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1884:2014:3008)(1884:2014:3008))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (409:409:722)(409:409:722))
          (PORT ADR1 (335:335:666)(335:335:666))
          (PORT ADR0 (298:298:515)(298:298:515))
          (PORT ADR4 (72:72:201)(72:72:201))
          (PORT ADR5 (541:541:950)(541:541:950))
          (PORT ADR2 (329:329:610)(329:329:610))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1836:1997:2991)(1836:1997:2991))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (667:667:1049)(667:667:1049))
          (PORT ADR0 (375:375:688)(375:375:688))
          (PORT ADR2 (198:198:355)(198:198:355))
          (PORT ADR4 (212:212:404)(212:212:404))
          (PORT ADR5 (541:541:950)(541:541:950))
          (PORT ADR3 (265:265:520)(265:265:520))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_191)
      (DELAY
        (ABSOLUTE
          (PORT CE (1273:1403:2089)(1273:1403:2089))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1056:1245:1801)(1056:1245:1801))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_190)
      (DELAY
        (ABSOLUTE
          (PORT CE (1279:1427:2113)(1279:1427:2113))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1062:1221:1777)(1062:1221:1777))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_189)
      (DELAY
        (ABSOLUTE
          (PORT CE (1278:1411:2097)(1278:1411:2097))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1055:1201:1757)(1055:1201:1757))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_188)
      (DELAY
        (ABSOLUTE
          (PORT CE (1272:1382:2068)(1272:1382:2068))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1052:1199:1755)(1052:1199:1755))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<183\>\/LM4550_controler_1\/FRAME_OUT\<183\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<183\>\/LM4550_controler_1\/FRAME_OUT\<183\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_183)
      (DELAY
        (ABSOLUTE
          (PORT CE (1036:1166:1796)(1036:1166:1796))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1231:1420:2071)(1231:1420:2071))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_182)
      (DELAY
        (ABSOLUTE
          (PORT CE (1042:1190:1820)(1042:1190:1820))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1237:1396:2047)(1237:1396:2047))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN19)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (220:220:419)(220:220:419))
          (PORT ADR0 (496:496:801)(496:496:801))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (422:422:751)(422:422:751))
          (PORT ADR4 (220:220:419)(220:220:419))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_179)
      (DELAY
        (ABSOLUTE
          (PORT CE (1041:1174:1804)(1041:1174:1804))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1230:1376:2027)(1230:1376:2027))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN91)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (501:501:828)(501:501:828))
          (PORT ADR3 (521:521:934)(521:521:934))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN101)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (370:370:661)(370:370:661))
          (PORT ADR2 (501:501:828)(501:501:828))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_178)
      (DELAY
        (ABSOLUTE
          (PORT CE (1035:1145:1775)(1035:1145:1775))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1227:1374:2025)(1227:1374:2025))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf141)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (4378:4378:6942)(4378:4378:6942))
          (PORT ADR0 (4669:4669:7433)(4669:4669:7433))
          (PORT ADR3 (412:412:753)(412:412:753))
          (PORT ADR4 (218:218:410)(218:218:410))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<237\>\/LM4550_controler_1\/OUT_SHIFT\<237\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<237\>\/LM4550_controler_1\/OUT_SHIFT\<237\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<237\>\/LM4550_controler_1\/OUT_SHIFT\<237\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<237\>\/LM4550_controler_1\/OUT_SHIFT\<237\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_237)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1884:2050:3106)(1884:2050:3106))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<237\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (267:267:463)(267:267:463))
          (PORT ADR4 (1169:1169:1862)(1169:1169:1862))
          (PORT ADR0 (718:718:1143)(718:718:1143))
          (PORT ADR3 (215:215:481)(215:215:481))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<55\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (160:160:324)(160:160:324))
          (PORT ADR4 (1169:1169:1862)(1169:1169:1862))
          (PORT ADR0 (718:718:1143)(718:718:1143))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_55)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1912:1998:3054)(1912:1998:3054))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_236)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1885:2042:3098)(1885:2042:3098))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<236\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (453:453:795)(453:453:795))
          (PORT ADR1 (1207:1207:1919)(1207:1207:1919))
          (PORT ADR0 (779:779:1242)(779:779:1242))
          (PORT ADR3 (248:248:481)(248:248:481))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<54\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (158:158:374)(158:158:374))
          (PORT ADR1 (1207:1207:1919)(1207:1207:1919))
          (PORT ADR0 (779:779:1242)(779:779:1242))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_54)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1935:2059:3115)(1935:2059:3115))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_234)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1923:2053:3109)(1923:2053:3109))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<234\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (225:225:453)(225:225:453))
          (PORT ADR2 (1136:1136:1865)(1136:1136:1865))
          (PORT ADR3 (556:556:930)(556:556:930))
          (PORT ADR0 (355:355:651)(355:355:651))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<231\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (190:190:381)(190:190:381))
          (PORT ADR2 (1136:1136:1865)(1136:1136:1865))
          (PORT ADR3 (556:556:930)(556:556:930))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_231)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1910:2027:3083)(1910:2027:3083))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_233)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1875:2036:3092)(1875:2036:3092))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<233\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (149:149:306)(149:149:306))
          (PORT ADR3 (1072:1072:1775)(1072:1072:1775))
          (PORT ADR4 (513:513:883)(513:513:883))
          (PORT ADR1 (482:482:844)(482:482:844))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<230\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (265:265:475)(265:265:475))
          (PORT ADR3 (1072:1072:1775)(1072:1072:1775))
          (PORT ADR4 (513:513:883)(513:513:883))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_230)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1891:1971:3027)(1891:1971:3027))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE rightins\<3\>\/rightins\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1422:1552:2262)(1422:1552:2262))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1143:1332:1899)(1143:1332:1899))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1428:1576:2286)(1428:1576:2286))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1149:1308:1875)(1149:1308:1875))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1427:1560:2270)(1427:1560:2270))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1142:1288:1855)(1142:1288:1855))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf101)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (3997:3997:6445)(3997:3997:6445))
          (PORT ADR4 (82:82:207)(82:82:207))
          (PORT ADR1 (4510:4510:7150)(4510:4510:7150))
          (PORT ADR2 (284:284:508)(284:284:508))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1421:1531:2241)(1421:1531:2241))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1139:1286:1853)(1139:1286:1853))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN19)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (391:391:741)(391:391:741))
          (PORT ADR4 (213:213:414)(213:213:414))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (549:549:877)(549:549:877))
          (PORT ADR3 (391:391:741)(391:391:741))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE rightins\<11\>\/rightins\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1534:1664:2442)(1534:1664:2442))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1111:1300:1869)(1111:1300:1869))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (432:432:808)(432:432:808))
          (PORT ADR2 (415:415:718)(415:415:718))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (489:489:813)(489:489:813))
          (PORT ADR4 (432:432:808)(432:432:808))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1540:1688:2466)(1540:1688:2466))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1117:1276:1845)(1117:1276:1845))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1539:1672:2450)(1539:1672:2450))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1110:1256:1825)(1110:1256:1825))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1533:1643:2421)(1533:1643:2421))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1107:1254:1823)(1107:1254:1823))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf171)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (3954:3954:6335)(3954:3954:6335))
          (PORT ADR5 (34:34:136)(34:34:136))
          (PORT ADR0 (3914:3914:6251)(3914:3914:6251))
          (PORT ADR4 (473:473:808)(473:473:808))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE leftins\<7\>\/leftins\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE leftins\<7\>\/leftins\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1631:1761:2603)(1631:1761:2603))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1057:1246:1788)(1057:1246:1788))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1637:1785:2627)(1637:1785:2627))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1063:1222:1764)(1063:1222:1764))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN151)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (361:361:662)(361:361:662))
          (PORT ADR2 (240:240:451)(240:240:451))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN161)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (187:187:456)(187:187:456))
          (PORT ADR4 (361:361:662)(361:361:662))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1636:1769:2611)(1636:1769:2611))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1056:1202:1744)(1056:1202:1744))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf61)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (3848:3848:6182)(3848:3848:6182))
          (PORT ADR2 (4316:4316:6912)(4316:4316:6912))
          (PORT ADR3 (352:352:715)(352:352:715))
          (PORT ADR0 (386:386:629)(386:386:629))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1630:1740:2582)(1630:1740:2582))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1053:1200:1742)(1053:1200:1742))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN131)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (416:416:771)(416:416:771))
          (PORT ADR1 (358:358:598)(358:358:598))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN141)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (168:168:348)(168:168:348))
          (PORT ADR3 (416:416:771)(416:416:771))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE rightins\<15\>\/rightins\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1566:1715:2532)(1566:1715:2532))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (933:1099:1574)(933:1099:1574))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1570:1719:2536)(1570:1719:2536))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (934:1091:1566)(934:1091:1566))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1572:1700:2517)(1572:1700:2517))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (972:1102:1577)(972:1102:1577))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN51)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (361:361:653)(361:361:653))
          (PORT ADR3 (332:332:645)(332:332:645))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN61)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (466:466:867)(466:466:867))
          (PORT ADR4 (361:361:653)(361:361:653))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1582:1755:2572)(1582:1755:2572))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (924:1085:1560)(924:1085:1560))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE LM4550_controler_1\/SYNC_REGISTER_READY)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/_n0365_inv7)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (251:251:495)(251:251:495))
          (PORT ADR0 (579:579:983)(579:579:983))
          (PORT ADR4 (217:217:409)(217:217:409))
          (PORT ADR5 (163:163:341)(163:163:341))
          (PORT ADR2 (166:166:303)(166:166:303))
          (PORT ADR1 (273:273:449)(273:273:449))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<232\>\/LM4550_controler_1\/OUT_SHIFT\<232\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<232\>\/LM4550_controler_1\/OUT_SHIFT\<232\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<232\>\/LM4550_controler_1\/OUT_SHIFT\<232\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<232\>\/LM4550_controler_1\/OUT_SHIFT\<232\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_232)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1915:2104:3160)(1915:2104:3160))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<232\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (188:188:404)(188:188:404))
          (PORT ADR0 (1351:1351:2129)(1351:1351:2129))
          (PORT ADR3 (549:549:896)(549:549:896))
          (PORT ADR1 (358:358:612)(358:358:612))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (272:272:505)(272:272:505))
          (PORT ADR0 (1351:1351:2129)(1351:1351:2129))
          (PORT ADR3 (549:549:896)(549:549:896))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1904:2014:3070)(1904:2014:3070))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_229)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1921:2080:3136)(1921:2080:3136))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<229\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (339:339:580)(339:339:580))
          (PORT ADR3 (1186:1186:1962)(1186:1186:1962))
          (PORT ADR1 (786:786:1213)(786:786:1213))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<215\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (293:293:573)(293:293:573))
          (PORT ADR2 (391:391:702)(391:391:702))
          (PORT ADR3 (1186:1186:1962)(1186:1186:1962))
          (PORT ADR1 (786:786:1213)(786:786:1213))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_215)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1910:2010:3066)(1910:2010:3066))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_228)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1914:2060:3116)(1914:2060:3116))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<228\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (256:256:439)(256:256:439))
          (PORT ADR3 (1071:1071:1827)(1071:1071:1827))
          (PORT ADR4 (511:511:852)(511:511:852))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<227\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR3 (1071:1071:1827)(1071:1071:1827))
          (PORT ADR4 (511:511:852)(511:511:852))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_227)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1903:1994:3050)(1903:1994:3050))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_226)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1911:2058:3114)(1911:2058:3114))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<226\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (258:258:438)(258:258:438))
          (PORT ADR4 (1167:1167:1854)(1167:1167:1854))
          (PORT ADR3 (550:550:934)(550:550:934))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<225\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (251:251:452)(251:251:452))
          (PORT ADR4 (1167:1167:1854)(1167:1167:1854))
          (PORT ADR3 (550:550:934)(550:550:934))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_225)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1904:1989:3045)(1904:1989:3045))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<183\>\/LM4550_controler_1\/OUT_SHIFT\<183\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<183\>\/LM4550_controler_1\/OUT_SHIFT\<183\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<183\>\/LM4550_controler_1\/OUT_SHIFT\<183\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<183\>\/LM4550_controler_1\/OUT_SHIFT\<183\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_183)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1349:1515:2248)(1349:1515:2248))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<183\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (267:267:463)(267:267:463))
          (PORT ADR4 (2873:2873:4426)(2873:2873:4426))
          (PORT ADR0 (1093:1093:1774)(1093:1093:1774))
          (PORT ADR2 (267:267:510)(267:267:510))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<180\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (105:105:268)(105:105:268))
          (PORT ADR4 (2873:2873:4426)(2873:2873:4426))
          (PORT ADR0 (1093:1093:1774)(1093:1093:1774))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_180)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1377:1463:2196)(1377:1463:2196))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_182)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1350:1507:2240)(1350:1507:2240))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<182\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (54:54:186)(54:54:186))
          (PORT ADR0 (2334:2334:3671)(2334:2334:3671))
          (PORT ADR1 (959:959:1551)(959:959:1551))
          (PORT ADR3 (248:248:481)(248:248:481))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (498:498:865)(498:498:865))
          (PORT ADR0 (2334:2334:3671)(2334:2334:3671))
          (PORT ADR1 (959:959:1551)(959:959:1551))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1400:1524:2257)(1400:1524:2257))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_179)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1388:1518:2251)(1388:1518:2251))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<179\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (225:225:453)(225:225:453))
          (PORT ADR4 (2273:2273:3568)(2273:2273:3568))
          (PORT ADR2 (888:888:1497)(888:888:1497))
          (PORT ADR0 (401:401:931)(401:401:931))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<34\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (115:115:297)(115:115:297))
          (PORT ADR4 (2273:2273:3568)(2273:2273:3568))
          (PORT ADR2 (888:888:1497)(888:888:1497))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1375:1492:2225)(1375:1492:2225))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_178)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1340:1501:2234)(1340:1501:2234))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<178\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (245:245:466)(245:245:466))
          (PORT ADR0 (3064:3064:4705)(3064:3064:4705))
          (PORT ADR3 (824:824:1407)(824:824:1407))
          (PORT ADR1 (351:351:643)(351:351:643))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<33\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (160:160:382)(160:160:382))
          (PORT ADR0 (3064:3064:4705)(3064:3064:4705))
          (PORT ADR3 (824:824:1407)(824:824:1407))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1356:1436:2169)(1356:1436:2169))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<224\>\/LM4550_controler_1\/OUT_SHIFT\<224\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<224\>\/LM4550_controler_1\/OUT_SHIFT\<224\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<224\>\/LM4550_controler_1\/OUT_SHIFT\<224\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<224\>\/LM4550_controler_1\/OUT_SHIFT\<224\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_224)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1788:1954:2946)(1788:1954:2946))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<224\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (277:277:510)(277:277:510))
          (PORT ADR4 (1163:1163:1882)(1163:1163:1882))
          (PORT ADR3 (410:410:725)(410:410:725))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<223\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (267:267:463)(267:267:463))
          (PORT ADR4 (1163:1163:1882)(1163:1163:1882))
          (PORT ADR3 (410:410:725)(410:410:725))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_223)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1816:1902:2894)(1816:1902:2894))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_222)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1789:1946:2938)(1789:1946:2938))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<222\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (251:251:484)(251:251:484))
          (PORT ADR3 (1227:1227:1954)(1227:1227:1954))
          (PORT ADR2 (473:473:764)(473:473:764))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<221\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (370:370:587)(370:370:587))
          (PORT ADR3 (1227:1227:1954)(1227:1227:1954))
          (PORT ADR2 (473:473:764)(473:473:764))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_221)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1839:1963:2955)(1839:1963:2955))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_220)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1827:1957:2949)(1827:1957:2949))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<220\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (225:225:453)(225:225:453))
          (PORT ADR3 (1201:1201:1956)(1201:1201:1956))
          (PORT ADR4 (492:492:811)(492:492:811))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (425:425:795)(425:425:795))
          (PORT ADR3 (1201:1201:1956)(1201:1201:1956))
          (PORT ADR4 (492:492:811)(492:492:811))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1814:1931:2923)(1814:1931:2923))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_219)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1779:1940:2932)(1779:1940:2932))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<219\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (290:290:532)(290:290:532))
          (PORT ADR0 (1354:1354:2161)(1354:1354:2161))
          (PORT ADR1 (546:546:887)(546:546:887))
          (PORT ADR3 (374:374:696)(374:374:696))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<53\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (179:179:413)(179:179:413))
          (PORT ADR0 (1354:1354:2161)(1354:1354:2161))
          (PORT ADR1 (546:546:887)(546:546:887))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_53)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1795:1875:2867)(1795:1875:2867))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/_n0365_inv5)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (396:396:657)(396:396:657))
          (PORT ADR4 (217:217:409)(217:217:409))
          (PORT ADR5 (157:157:335)(157:157:335))
          (PORT ADR1 (374:374:629)(374:374:629))
          (PORT ADR2 (273:273:489)(273:273:489))
          (PORT ADR3 (224:224:471)(224:224:471))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/_n0365_inv2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (297:297:518)(297:297:518))
          (PORT ADR1 (377:377:628)(377:377:628))
          (PORT ADR3 (369:369:678)(369:369:678))
          (PORT ADR5 (163:163:341)(163:163:341))
          (PORT ADR4 (201:201:431)(201:201:431))
          (PORT ADR0 (530:530:851)(530:530:851))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/_n0365_inv4)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (594:594:1067)(594:594:1067))
          (PORT ADR2 (137:137:290)(137:137:290))
          (PORT ADR0 (593:593:986)(593:593:986))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR4 (196:196:386)(196:196:386))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1310:1465:2081)(1310:1465:2081))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (658:799:1224)(658:799:1224))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1309:1464:2080)(1309:1464:2080))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (671:813:1238)(671:813:1238))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1312:1446:2062)(1312:1446:2062))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (703:847:1272)(703:847:1272))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1312:1485:2101)(1312:1485:2101))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (682:836:1261)(682:836:1261))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_211)
      (DELAY
        (ABSOLUTE
          (PORT CE (631:786:1137)(631:786:1137))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1568:1709:2597)(1568:1709:2597))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_210)
      (DELAY
        (ABSOLUTE
          (PORT CE (630:785:1136)(630:785:1136))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1581:1723:2611)(1581:1723:2611))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_209)
      (DELAY
        (ABSOLUTE
          (PORT CE (633:767:1118)(633:767:1118))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1613:1757:2645)(1613:1757:2645))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_208)
      (DELAY
        (ABSOLUTE
          (PORT CE (633:806:1157)(633:806:1157))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1592:1746:2634)(1592:1746:2634))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_207)
      (DELAY
        (ABSOLUTE
          (PORT CE (511:666:950)(511:666:950))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1549:1690:2573)(1549:1690:2573))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_206)
      (DELAY
        (ABSOLUTE
          (PORT CE (510:665:949)(510:665:949))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1562:1704:2587)(1562:1704:2587))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_205)
      (DELAY
        (ABSOLUTE
          (PORT CE (513:647:931)(513:647:931))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1594:1738:2621)(1594:1738:2621))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_204)
      (DELAY
        (ABSOLUTE
          (PORT CE (513:686:970)(513:686:970))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1573:1727:2610)(1573:1727:2610))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1273:1428:2032)(1273:1428:2032))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (612:753:1134)(612:753:1134))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1272:1427:2031)(1272:1427:2031))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (625:767:1148)(625:767:1148))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1275:1409:2013)(1275:1409:2013))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (657:801:1182)(657:801:1182))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1275:1448:2052)(1275:1448:2052))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (636:790:1171)(636:790:1171))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_200CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_199CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_198CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_197CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_200)
      (DELAY
        (ABSOLUTE
          (PORT CE (1525:1680:2551)(1525:1680:2551))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (792:933:1403)(792:933:1403))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_199)
      (DELAY
        (ABSOLUTE
          (PORT CE (1524:1679:2550)(1524:1679:2550))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (805:947:1417)(805:947:1417))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_198)
      (DELAY
        (ABSOLUTE
          (PORT CE (1527:1661:2532)(1527:1661:2532))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (837:981:1451)(837:981:1451))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_197)
      (DELAY
        (ABSOLUTE
          (PORT CE (1527:1700:2571)(1527:1700:2571))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (816:970:1440)(816:970:1440))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_251CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_250CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_249CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_251)
      (DELAY
        (ABSOLUTE
          (PORT CE (1492:1647:2544)(1492:1647:2544))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (871:1013:1534)(871:1013:1534))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_250)
      (DELAY
        (ABSOLUTE
          (PORT CE (1495:1629:2526)(1495:1629:2526))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (903:1047:1568)(903:1047:1568))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_249)
      (DELAY
        (ABSOLUTE
          (PORT CE (1495:1668:2565)(1495:1668:2565))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (882:1036:1557)(882:1036:1557))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1407:1562:2242)(1407:1562:2242))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (562:703:1064)(562:703:1064))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1406:1561:2241)(1406:1561:2241))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (575:717:1078)(575:717:1078))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1409:1543:2223)(1409:1543:2223))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (607:751:1112)(607:751:1112))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1409:1582:2262)(1409:1582:2262))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (586:740:1101)(586:740:1101))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1185:1340:1880)(1185:1340:1880))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (717:858:1303)(717:858:1303))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1184:1339:1879)(1184:1339:1879))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (730:872:1317)(730:872:1317))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1187:1321:1861)(1187:1321:1861))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (762:906:1351)(762:906:1351))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1187:1360:1900)(1187:1360:1900))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (741:895:1340)(741:895:1340))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (1423:1557:2249)(1423:1557:2249))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (593:737:1093)(593:737:1093))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LmR\/reg_A_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (1423:1596:2288)(1423:1596:2288))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (572:726:1082)(572:726:1082))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/READ_WRITE\/LM4550_controler_1\/READ_WRITE_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/READ_WRITE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SSET (1759:1913:2885)(1759:1913:2885))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(negedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_PWR_8_o_Select_118_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (838:838:1364)(838:838:1364))
          (PORT ADR3 (680:680:1077)(680:680:1077))
          (PORT ADR4 (176:176:337)(176:176:337))
          (PORT ADR1 (684:684:1009)(684:684:1009))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_n019981)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (792:792:1252)(792:792:1252))
          (PORT ADR4 (176:176:337)(176:176:337))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2153:2342:3479)(2153:2342:3479))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07002911)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1034:1034:1675)(1034:1034:1675))
          (PORT ADR1 (1184:1184:1838)(1184:1184:1838))
          (PORT ADR3 (853:853:1385)(853:853:1385))
          (PORT ADR4 (185:185:377)(185:185:377))
          (PORT ADR0 (686:686:1157)(686:686:1157))
          (PORT ADR5 (1454:1454:2269)(1454:1454:2269))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2159:2318:3455)(2159:2318:3455))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07003011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1117:1117:1786)(1117:1117:1786))
          (PORT ADR4 (854:854:1409)(854:854:1409))
          (PORT ADR3 (839:839:1445)(839:839:1445))
          (PORT ADR2 (246:246:457)(246:246:457))
          (PORT ADR0 (672:672:1156)(672:672:1156))
          (PORT ADR5 (1454:1454:2269)(1454:1454:2269))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2152:2298:3435)(2152:2298:3435))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07003111)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (879:879:1477)(879:879:1477))
          (PORT ADR0 (1189:1189:1832)(1189:1189:1832))
          (PORT ADR3 (942:942:1611)(942:942:1611))
          (PORT ADR4 (72:72:197)(72:72:197))
          (PORT ADR1 (698:698:1184)(698:698:1184))
          (PORT ADR2 (1592:1592:2450)(1592:1592:2450))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ioports16_1\/out2_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2149:2296:3433)(2149:2296:3433))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ioports16_1\/Mmux__n07003211)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (879:879:1477)(879:879:1477))
          (PORT ADR1 (1065:1065:1682)(1065:1065:1682))
          (PORT ADR4 (820:820:1337)(820:820:1337))
          (PORT ADR3 (235:235:441)(235:235:441))
          (PORT ADR0 (818:818:1360)(818:818:1360))
          (PORT ADR2 (1592:1592:2442)(1592:1592:2442))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N15\/N15_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/_n0266_inv_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (594:594:1077)(594:594:1077))
          (PORT ADR2 (639:639:1044)(639:639:1044))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_1\/_n0201_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (593:593:1104)(593:593:1104))
          (PORT ADR2 (639:639:1044)(639:639:1044))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/_n0266_inv)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (717:717:1184)(717:717:1184))
          (PORT ADR0 (809:809:1280)(809:809:1280))
          (PORT ADR2 (277:277:458)(277:277:458))
          (PORT ADR1 (892:892:1399)(892:892:1399))
          (PORT ADR5 (699:699:1146)(699:699:1146))
          (PORT ADR3 (1585:1585:2639)(1585:1585:2639))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_199)
      (DELAY
        (ABSOLUTE
          (PORT CE (1110:1265:1875)(1110:1265:1875))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1092:1233:1802)(1092:1233:1802))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_198)
      (DELAY
        (ABSOLUTE
          (PORT CE (1109:1264:1874)(1109:1264:1874))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1105:1247:1816)(1105:1247:1816))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_197)
      (DELAY
        (ABSOLUTE
          (PORT CE (1112:1246:1856)(1112:1246:1856))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1137:1281:1850)(1137:1281:1850))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_196)
      (DELAY
        (ABSOLUTE
          (PORT CE (1112:1285:1895)(1112:1285:1895))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1116:1270:1839)(1116:1270:1839))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1412:1567:2177)(1412:1567:2177))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1153:1294:1917)(1153:1294:1917))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1411:1566:2176)(1411:1566:2176))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1166:1308:1931)(1166:1308:1931))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1414:1548:2158)(1414:1548:2158))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1198:1342:1965)(1198:1342:1965))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1414:1587:2197)(1414:1587:2197))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1177:1331:1954)(1177:1331:1954))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<195\>\/LM4550_controler_1\/FRAME_OUT\<195\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<195\>\/LM4550_controler_1\/FRAME_OUT\<195\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_195)
      (DELAY
        (ABSOLUTE
          (PORT CE (1177:1332:2090)(1177:1332:2090))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (997:1138:1672)(997:1138:1672))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (551:551:949)(551:551:949))
          (PORT ADR3 (230:230:420)(230:230:420))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN61)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (347:347:606)(347:347:606))
          (PORT ADR2 (551:551:949)(551:551:949))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_194)
      (DELAY
        (ABSOLUTE
          (PORT CE (1176:1331:2089)(1176:1331:2089))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1010:1152:1686)(1010:1152:1686))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_193)
      (DELAY
        (ABSOLUTE
          (PORT CE (1179:1313:2071)(1179:1313:2071))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1042:1186:1720)(1042:1186:1720))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (649:649:1120)(649:649:1120))
          (PORT ADR4 (196:196:382)(196:196:382))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (410:410:674)(410:410:674))
          (PORT ADR1 (649:649:1120)(649:649:1120))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_192)
      (DELAY
        (ABSOLUTE
          (PORT CE (1179:1352:2110)(1179:1352:2110))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1021:1175:1709)(1021:1175:1709))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/statetx\/uart_1\/statetx_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/_n0201)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (83:83:232)(83:83:232))
          (PORT ADR1 (400:400:633)(400:400:633))
          (PORT ADR2 (277:277:493)(277:277:493))
          (PORT ADR3 (253:253:455)(253:253:455))
          (PORT ADR0 (405:405:674)(405:405:674))
          (PORT ADR5 (660:660:1128)(660:660:1128))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxclock\<13\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (471:471:790)(471:471:790))
          (PORT ADR2 (314:314:546)(314:314:546))
          (PORT ADR0 (329:329:602)(329:329:602))
          (PORT ADR3 (353:353:728)(353:353:728))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_1\/_n0288_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (209:209:376)(209:209:376))
          (PORT ADR1 (471:471:790)(471:471:790))
          (PORT ADR2 (314:314:546)(314:314:546))
          (PORT ADR0 (329:329:602)(329:329:602))
          (PORT ADR3 (353:353:728)(353:353:728))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/_n0266_inv11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (141:141:306)(141:141:306))
          (PORT ADR1 (256:256:469)(256:256:469))
          (PORT ADR5 (156:156:334)(156:156:334))
          (PORT ADR4 (219:219:417)(219:219:417))
          (PORT ADR0 (536:536:850)(536:536:850))
          (PORT ADR2 (303:303:545)(303:303:545))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_1\/statetx)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/statetx_rstpot1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1610:1610:2622)(1610:1610:2622))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR4 (196:196:357)(196:196:357))
          (PORT ADR0 (391:391:655)(391:391:655))
          (PORT ADR3 (2238:2238:3595)(2238:2238:3595))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_195)
      (DELAY
        (ABSOLUTE
          (PORT CE (1245:1400:2112)(1245:1400:2112))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (857:998:1468)(857:998:1468))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_194)
      (DELAY
        (ABSOLUTE
          (PORT CE (1244:1399:2111)(1244:1399:2111))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (870:1012:1482)(870:1012:1482))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_193)
      (DELAY
        (ABSOLUTE
          (PORT CE (1247:1381:2093)(1247:1381:2093))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (902:1046:1516)(902:1046:1516))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_192)
      (DELAY
        (ABSOLUTE
          (PORT CE (1247:1420:2132)(1247:1420:2132))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (881:1035:1505)(881:1035:1505))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A\<3\>\/DUV\/block_48kHz\/seqmult_LpR\/reg_A\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A\<3\>\/DUV\/block_48kHz\/seqmult_LpR\/reg_A\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A\<3\>\/DUV\/block_48kHz\/seqmult_LpR\/reg_A\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1508:1663:2337)(1508:1663:2337))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1169:1310:1938)(1169:1310:1938))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1507:1662:2336)(1507:1662:2336))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1182:1324:1952)(1182:1324:1952))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_xor\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (418:418:795)(418:418:795))
          (PORT ADR4 (871:871:1463)(871:871:1463))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1510:1644:2318)(1510:1644:2318))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1214:1358:1986)(1214:1358:1986))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (654:654:1129)(654:654:1129))
          (PORT ADR3 (931:931:1553)(931:931:1553))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_190\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1510:1683:2357)(1510:1683:2357))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1193:1347:1975)(1193:1347:1975))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/Msub_reg_A\[17\]_unary_minus_33_OUT_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (367:367:684)(367:367:684))
          (PORT ADR3 (909:909:1514)(909:909:1514))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_191\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/starttxbit)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1525:1666:2621)(1525:1666:2621))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/starttxbit_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (48:48:150)(48:48:150))
          (PORT ADR2 (255:255:459)(255:255:459))
          (PORT ADR4 (2105:2105:3399)(2105:2105:3399))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxclock\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (129:129:310)(129:129:310))
          (PORT ADR1 (358:358:599)(358:358:599))
          (PORT ADR3 (238:238:456)(238:238:456))
          (PORT ADR4 (164:164:366)(164:164:366))
          (PORT ADR0 (491:491:810)(491:491:810))
          (PORT ADR2 (258:258:490)(258:258:490))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A\<15\>\/DUV\/block_48kHz\/seqmult_LpR\/reg_A\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A\<15\>\/DUV\/block_48kHz\/seqmult_LpR\/reg_A\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1196:1351:1800)(1196:1351:1800))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1173:1314:1965)(1173:1314:1965))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1195:1350:1799)(1195:1350:1799))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1186:1328:1979)(1186:1328:1979))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1198:1332:1781)(1198:1332:1781))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1218:1362:2013)(1218:1362:2013))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (409:409:739)(409:409:739))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (1217:1351:1800)(1217:1351:1800))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1195:1297:1948)(1195:1297:1948))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1198:1371:1820)(1198:1371:1820))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1197:1351:2002)(1197:1351:2002))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_Ai\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (336:336:630)(336:336:630))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (1217:1354:1803)(1217:1354:1803))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1186:1261:1912)(1186:1261:1912))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1309:1464:2010)(1309:1464:2010))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1051:1192:1751)(1051:1192:1751))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1308:1463:2009)(1308:1463:2009))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1064:1206:1765)(1064:1206:1765))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1311:1445:1991)(1311:1445:1991))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1096:1240:1799)(1096:1240:1799))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE DUV\/block_48kHz\/seqmult_LpR\/reg_A_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1311:1484:2030)(1311:1484:2030))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1075:1229:1788)(1075:1229:1788))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_1\/Mcount_bittxcount_val\/uart_1\/Mcount_bittxcount_val_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/Mcount_bittxcount_val1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1137:1137:1925)(1137:1137:1925))
          (PORT ADR0 (370:370:619)(370:370:619))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_1\/Reset_OR_DriverANDClockEnable131)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (244:244:494)(244:244:494))
          (PORT ADR2 (283:283:484)(283:283:484))
          (PORT ADR4 (1137:1137:1925)(1137:1137:1925))
          (PORT ADR0 (370:370:619)(370:370:619))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_252CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_251CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_252)
      (DELAY
        (ABSOLUTE
          (PORT CE (730:863:1285)(730:863:1285))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1074:1220:1754)(1074:1220:1754))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_251)
      (DELAY
        (ABSOLUTE
          (PORT CE (724:834:1256)(724:834:1256))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1071:1218:1752)(1071:1218:1752))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/_n02281)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (156:156:334)(156:156:334))
          (PORT ADR1 (416:416:668)(416:416:668))
          (PORT ADR3 (127:127:301)(127:127:301))
          (PORT ADR4 (221:221:413)(221:221:413))
          (PORT ADR0 (400:400:623)(400:400:623))
          (PORT ADR2 (298:298:511)(298:298:511))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_219)
      (DELAY
        (ABSOLUTE
          (PORT CE (732:881:1303)(732:881:1303))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1787:1953:2945)(1787:1953:2945))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_218)
      (DELAY
        (ABSOLUTE
          (PORT CE (736:885:1307)(736:885:1307))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1788:1945:2937)(1788:1945:2937))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_217)
      (DELAY
        (ABSOLUTE
          (PORT CE (738:866:1288)(738:866:1288))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1826:1956:2948)(1826:1956:2948))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_216)
      (DELAY
        (ABSOLUTE
          (PORT CE (748:921:1343)(748:921:1343))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1778:1939:2931)(1778:1939:2931))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_199CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_198CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_197CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_196CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_199)
      (DELAY
        (ABSOLUTE
          (PORT CE (620:750:1108)(620:750:1108))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1170:1359:1928)(1170:1359:1928))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_198)
      (DELAY
        (ABSOLUTE
          (PORT CE (626:774:1132)(626:774:1132))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1176:1335:1904)(1176:1335:1904))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_197)
      (DELAY
        (ABSOLUTE
          (PORT CE (625:758:1116)(625:758:1116))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1169:1315:1884)(1169:1315:1884))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_196)
      (DELAY
        (ABSOLUTE
          (PORT CE (619:729:1087)(619:729:1087))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1166:1313:1882)(1166:1313:1882))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_195CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_194CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_193CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_192CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_195)
      (DELAY
        (ABSOLUTE
          (PORT CE (959:1089:1651)(959:1089:1651))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (982:1171:1651)(982:1171:1651))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_194)
      (DELAY
        (ABSOLUTE
          (PORT CE (965:1113:1675)(965:1113:1675))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (988:1147:1627)(988:1147:1627))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_193)
      (DELAY
        (ABSOLUTE
          (PORT CE (964:1097:1659)(964:1097:1659))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (981:1127:1607)(981:1127:1607))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_192)
      (DELAY
        (ABSOLUTE
          (PORT CE (958:1068:1630)(958:1068:1630))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (978:1125:1605)(978:1125:1605))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<254\>\/LM4550_controler_1\/OUT_SHIFT\<254\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<254\>\/LM4550_controler_1\/OUT_SHIFT\<254\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<254\>\/LM4550_controler_1\/OUT_SHIFT\<254\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_254)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1793:1950:2937)(1793:1950:2937))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<254\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (251:251:484)(251:251:484))
          (PORT ADR2 (1441:1441:2236)(1441:1441:2236))
          (PORT ADR3 (760:760:1191)(760:760:1191))
          (PORT ADR4 (323:323:630)(323:323:630))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<253\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (370:370:587)(370:370:587))
          (PORT ADR2 (1441:1441:2236)(1441:1441:2236))
          (PORT ADR3 (760:760:1191)(760:760:1191))
          (PORT ADR4 (323:323:630)(323:323:630))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_253)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1843:1967:2954)(1843:1967:2954))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_252)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1831:1961:2948)(1831:1961:2948))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<252\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (252:252:493)(252:252:493))
          (PORT ADR2 (1314:1314:2128)(1314:1314:2128))
          (PORT ADR3 (734:734:1193)(734:734:1193))
          (PORT ADR4 (301:301:571)(301:301:571))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<251\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (225:225:453)(225:225:453))
          (PORT ADR2 (1314:1314:2128)(1314:1314:2128))
          (PORT ADR3 (734:734:1193)(734:734:1193))
          (PORT ADR4 (301:301:571)(301:301:571))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_251)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1818:1935:2922)(1818:1935:2922))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_250)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1783:1944:2931)(1783:1944:2931))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<250\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (149:149:306)(149:149:306))
          (PORT ADR3 (1250:1250:2038)(1250:1250:2038))
          (PORT ADR0 (887:887:1398)(887:887:1398))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<217\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (237:237:430)(237:237:430))
          (PORT ADR4 (165:165:383)(165:165:383))
          (PORT ADR3 (1250:1250:2038)(1250:1250:2038))
          (PORT ADR0 (887:887:1398)(887:887:1398))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_217)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1799:1879:2866)(1799:1879:2866))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_196CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_195CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_194CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_193CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_196)
      (DELAY
        (ABSOLUTE
          (PORT CE (1434:1564:2347)(1434:1564:2347))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1071:1260:1822)(1071:1260:1822))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_195)
      (DELAY
        (ABSOLUTE
          (PORT CE (1440:1588:2371)(1440:1588:2371))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1077:1236:1798)(1077:1236:1798))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_194)
      (DELAY
        (ABSOLUTE
          (PORT CE (1439:1572:2355)(1439:1572:2355))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1070:1216:1778)(1070:1216:1778))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_193)
      (DELAY
        (ABSOLUTE
          (PORT CE (1433:1543:2326)(1433:1543:2326))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1067:1214:1776)(1067:1214:1776))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_215)
      (DELAY
        (ABSOLUTE
          (PORT CE (679:809:1152)(679:809:1152))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1703:1892:2800)(1703:1892:2800))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_214)
      (DELAY
        (ABSOLUTE
          (PORT CE (685:833:1176)(685:833:1176))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1709:1868:2776)(1709:1868:2776))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_213)
      (DELAY
        (ABSOLUTE
          (PORT CE (684:817:1160)(684:817:1160))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1702:1848:2756)(1702:1848:2756))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_212)
      (DELAY
        (ABSOLUTE
          (PORT CE (678:788:1131)(678:788:1131))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1699:1846:2754)(1699:1846:2754))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<239\>\/LM4550_controler_1\/FRAME_OUT\<239\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<239\>\/LM4550_controler_1\/FRAME_OUT\<239\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<239\>\/LM4550_controler_1\/FRAME_OUT\<239\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_239)
      (DELAY
        (ABSOLUTE
          (PORT CE (664:794:1171)(664:794:1171))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1813:2002:2974)(1813:2002:2974))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_236)
      (DELAY
        (ABSOLUTE
          (PORT CE (670:818:1195)(670:818:1195))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1819:1978:2950)(1819:1978:2950))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_n019951)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (621:621:1084)(621:621:1084))
          (PORT ADR2 (558:558:857)(558:558:857))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_n019961)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (566:566:909)(566:566:909))
          (PORT ADR3 (621:621:1084)(621:621:1084))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_237)
      (DELAY
        (ABSOLUTE
          (PORT CE (693:839:1216)(693:839:1216))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1808:1908:2880)(1808:1908:2880))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_234)
      (DELAY
        (ABSOLUTE
          (PORT CE (669:802:1179)(669:802:1179))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1812:1958:2930)(1812:1958:2930))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_n019931)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (609:609:992)(609:609:992))
          (PORT ADR3 (639:639:1079)(639:639:1079))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_n019941)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (684:684:1130)(684:684:1130))
          (PORT ADR4 (609:609:992)(609:609:992))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_235)
      (DELAY
        (ABSOLUTE
          (PORT CE (693:840:1217)(693:840:1217))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1801:1892:2864)(1801:1892:2864))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_232)
      (DELAY
        (ABSOLUTE
          (PORT CE (663:773:1150)(663:773:1150))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1809:1956:2928)(1809:1956:2928))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_n019911)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (648:648:1074)(648:648:1074))
          (PORT ADR4 (477:477:772)(477:477:772))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_n019921)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (780:780:1266)(780:780:1266))
          (PORT ADR3 (648:648:1074)(648:648:1074))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_233)
      (DELAY
        (ABSOLUTE
          (PORT CE (692:838:1215)(692:838:1215))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1802:1887:2859)(1802:1887:2859))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/Mmux_starttxbit_statetxbc_MUX_26_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (279:279:443)(279:279:443))
          (PORT ADR5 (134:134:300)(134:134:300))
          (PORT ADR3 (233:233:520)(233:233:520))
          (PORT ADR4 (191:191:380)(191:191:380))
          (PORT ADR2 (279:279:488)(279:279:488))
          (PORT ADR1 (291:291:470)(291:291:470))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/statetxbc)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1599:1746:2701)(1599:1746:2701))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/statetxbc_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (600:600:980)(600:600:980))
          (PORT ADR0 (499:499:872)(499:499:872))
          (PORT ADR3 (172:172:379)(172:172:379))
          (PORT ADR5 (39:39:141)(39:39:141))
          (PORT ADR2 (493:493:834)(493:493:834))
          (PORT ADR4 (65:65:187)(65:65:187))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<207\>\/LM4550_controler_1\/OUT_SHIFT\<207\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<207\>\/LM4550_controler_1\/OUT_SHIFT\<207\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<207\>\/LM4550_controler_1\/OUT_SHIFT\<207\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<207\>\/LM4550_controler_1\/OUT_SHIFT\<207\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_207)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1625:1791:2694)(1625:1791:2694))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<207\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (267:267:463)(267:267:463))
          (PORT ADR4 (1572:1572:2537)(1572:1572:2537))
          (PORT ADR3 (437:437:761)(437:437:761))
          (PORT ADR0 (380:380:668)(380:380:668))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<202\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (160:160:324)(160:160:324))
          (PORT ADR4 (1572:1572:2537)(1572:1572:2537))
          (PORT ADR3 (437:437:761)(437:437:761))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_202)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1653:1739:2642)(1653:1739:2642))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_206)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1626:1783:2686)(1626:1783:2686))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<206\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (370:370:587)(370:370:587))
          (PORT ADR0 (1574:1574:2581)(1574:1574:2581))
          (PORT ADR2 (500:500:800)(500:500:800))
          (PORT ADR3 (244:244:453)(244:244:453))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<201\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (190:190:380)(190:190:380))
          (PORT ADR0 (1574:1574:2581)(1574:1574:2581))
          (PORT ADR2 (500:500:800)(500:500:800))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_201)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1676:1800:2703)(1676:1800:2703))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_205)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1664:1794:2697)(1664:1794:2697))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<205\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (225:225:453)(225:225:453))
          (PORT ADR0 (1466:1466:2428)(1466:1466:2428))
          (PORT ADR4 (390:390:680)(390:390:680))
          (PORT ADR3 (347:347:622)(347:347:622))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<200\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (688:688:1226)(688:688:1226))
          (PORT ADR0 (1466:1466:2428)(1466:1466:2428))
          (PORT ADR4 (390:390:680)(390:390:680))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_200)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1651:1768:2671)(1651:1768:2671))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_204)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1616:1777:2680)(1616:1777:2680))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<204\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (289:289:549)(289:289:549))
          (PORT ADR3 (1604:1604:2617)(1604:1604:2617))
          (PORT ADR1 (573:573:923)(573:573:923))
          (PORT ADR0 (371:371:660)(371:371:660))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (629:629:1149)(629:629:1149))
          (PORT ADR3 (1604:1604:2617)(1604:1604:2617))
          (PORT ADR1 (573:573:923)(573:573:923))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1632:1712:2615)(1632:1712:2615))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<218\>\/LM4550_controler_1\/OUT_SHIFT\<218\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<218\>\/LM4550_controler_1\/OUT_SHIFT\<218\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<218\>\/LM4550_controler_1\/OUT_SHIFT\<218\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<218\>\/LM4550_controler_1\/OUT_SHIFT\<218\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_218)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1720:1909:2814)(1720:1909:2814))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<218\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (156:156:398)(156:156:398))
          (PORT ADR3 (1380:1380:2226)(1380:1380:2226))
          (PORT ADR2 (637:637:1019)(637:637:1019))
          (PORT ADR0 (369:369:652)(369:369:652))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<49\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (732:732:1247)(732:732:1247))
          (PORT ADR3 (1380:1380:2226)(1380:1380:2226))
          (PORT ADR2 (637:637:1019)(637:637:1019))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1709:1819:2724)(1709:1819:2724))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_214)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1726:1885:2790)(1726:1885:2790))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<214\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (372:372:587)(372:372:587))
          (PORT ADR4 (1326:1326:2155)(1326:1326:2155))
          (PORT ADR1 (720:720:1130)(720:720:1130))
          (PORT ADR2 (250:250:476)(250:250:476))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (216:216:463)(216:216:463))
          (PORT ADR4 (1326:1326:2155)(1326:1326:2155))
          (PORT ADR1 (720:720:1130)(720:720:1130))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1715:1815:2720)(1715:1815:2720))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_213)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1719:1865:2770)(1719:1865:2770))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<213\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR4 (1342:1342:2182)(1342:1342:2182))
          (PORT ADR2 (728:728:1207)(728:728:1207))
          (PORT ADR1 (462:462:784)(462:462:784))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:328)(101:101:328))
          (PORT ADR4 (1342:1342:2182)(1342:1342:2182))
          (PORT ADR2 (728:728:1207)(728:728:1207))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1708:1799:2704)(1708:1799:2704))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_212)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1716:1863:2768)(1716:1863:2768))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<212\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (251:251:452)(251:251:452))
          (PORT ADR3 (1381:1381:2264)(1381:1381:2264))
          (PORT ADR4 (537:537:890)(537:537:890))
          (PORT ADR0 (453:453:781)(453:453:781))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (353:353:597)(353:353:597))
          (PORT ADR3 (1381:1381:2264)(1381:1381:2264))
          (PORT ADR4 (537:537:890)(537:537:890))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1709:1794:2699)(1709:1794:2699))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<249\>\/LM4550_controler_1\/OUT_SHIFT\<249\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<249\>\/LM4550_controler_1\/OUT_SHIFT\<249\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<249\>\/LM4550_controler_1\/OUT_SHIFT\<249\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<249\>\/LM4550_controler_1\/OUT_SHIFT\<249\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_249)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1823:2012:2999)(1823:2012:2999))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<249\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR1 (1525:1525:2356)(1525:1525:2356))
          (PORT ADR3 (727:727:1159)(727:727:1159))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<216\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (308:308:542)(308:308:542))
          (PORT ADR4 (152:152:370)(152:152:370))
          (PORT ADR1 (1525:1525:2356)(1525:1525:2356))
          (PORT ADR3 (727:727:1159)(727:727:1159))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_216)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1812:1922:2909)(1812:1922:2909))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_248)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1829:1988:2975)(1829:1988:2975))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<248\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (251:251:428)(251:251:428))
          (PORT ADR3 (1364:1364:2225)(1364:1364:2225))
          (PORT ADR4 (673:673:1088)(673:673:1088))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<247\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (372:372:587)(372:372:587))
          (PORT ADR3 (1364:1364:2225)(1364:1364:2225))
          (PORT ADR4 (673:673:1088)(673:673:1088))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_247)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1818:1918:2905)(1818:1918:2905))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_246)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1822:1968:2955)(1822:1968:2955))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<246\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (256:256:439)(256:256:439))
          (PORT ADR3 (1249:1249:2090)(1249:1249:2090))
          (PORT ADR4 (689:689:1115)(689:689:1115))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<245\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR3 (1249:1249:2090)(1249:1249:2090))
          (PORT ADR4 (689:689:1115)(689:689:1115))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_245)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1811:1902:2889)(1811:1902:2889))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_244)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1819:1966:2953)(1819:1966:2953))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<244\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (258:258:438)(258:258:438))
          (PORT ADR2 (1299:1299:2054)(1299:1299:2054))
          (PORT ADR3 (728:728:1197)(728:728:1197))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<243\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (369:369:658)(369:369:658))
          (PORT ADR2 (1299:1299:2054)(1299:1299:2054))
          (PORT ADR3 (728:728:1197)(728:728:1197))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_243)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1812:1897:2884)(1812:1897:2884))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<195\>\/LM4550_controler_1\/OUT_SHIFT\<195\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<195\>\/LM4550_controler_1\/OUT_SHIFT\<195\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<195\>\/LM4550_controler_1\/OUT_SHIFT\<195\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<195\>\/LM4550_controler_1\/OUT_SHIFT\<195\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_195)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1234:1400:2043)(1234:1400:2043))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<195\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (267:267:463)(267:267:463))
          (PORT ADR3 (2991:2991:4634)(2991:2991:4634))
          (PORT ADR0 (1351:1351:2146)(1351:1351:2146))
          (PORT ADR4 (400:400:756)(400:400:756))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<44\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (160:160:324)(160:160:324))
          (PORT ADR3 (2991:2991:4634)(2991:2991:4634))
          (PORT ADR0 (1351:1351:2146)(1351:1351:2146))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1262:1348:1991)(1262:1348:1991))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_194)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1235:1392:2035)(1235:1392:2035))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<194\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (370:370:587)(370:370:587))
          (PORT ADR2 (3054:3054:4673)(3054:3054:4673))
          (PORT ADR0 (1105:1105:1821)(1105:1105:1821))
          (PORT ADR4 (171:171:375)(171:171:375))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<43\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (270:270:462)(270:270:462))
          (PORT ADR2 (3054:3054:4673)(3054:3054:4673))
          (PORT ADR0 (1105:1105:1821)(1105:1105:1821))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1285:1409:2052)(1285:1409:2052))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_193)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1273:1403:2046)(1273:1403:2046))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<193\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (225:225:453)(225:225:453))
          (PORT ADR0 (2490:2490:3963)(2490:2490:3963))
          (PORT ADR2 (1018:1018:1717)(1018:1018:1717))
          (PORT ADR4 (171:171:376)(171:171:376))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<42\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (115:115:297)(115:115:297))
          (PORT ADR0 (2490:2490:3963)(2490:2490:3963))
          (PORT ADR2 (1018:1018:1717)(1018:1018:1717))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1260:1377:2020)(1260:1377:2020))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_192)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1225:1386:2029)(1225:1386:2029))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<192\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (212:212:461)(212:212:461))
          (PORT ADR2 (2390:2390:3803)(2390:2390:3803))
          (PORT ADR4 (1146:1146:1886)(1146:1146:1886))
          (PORT ADR1 (354:354:619)(354:354:619))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<41\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (375:375:688)(375:375:688))
          (PORT ADR2 (2390:2390:3803)(2390:2390:3803))
          (PORT ADR4 (1146:1146:1886)(1146:1146:1886))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1241:1321:1964)(1241:1321:1964))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_195)
      (DELAY
        (ABSOLUTE
          (PORT CE (1079:1209:1828)(1079:1209:1828))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1146:1335:1891)(1146:1335:1891))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_194)
      (DELAY
        (ABSOLUTE
          (PORT CE (1085:1233:1852)(1085:1233:1852))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1152:1311:1867)(1152:1311:1867))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_193)
      (DELAY
        (ABSOLUTE
          (PORT CE (1084:1217:1836)(1084:1217:1836))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1145:1291:1847)(1145:1291:1847))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_192)
      (DELAY
        (ABSOLUTE
          (PORT CE (1078:1188:1807)(1078:1188:1807))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1142:1289:1845)(1142:1289:1845))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<199\>\/LM4550_controler_1\/FRAME_OUT\<199\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<199\>\/LM4550_controler_1\/FRAME_OUT\<199\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_199)
      (DELAY
        (ABSOLUTE
          (PORT CE (1037:1167:1806)(1037:1167:1806))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1178:1367:1985)(1178:1367:1985))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN91)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (417:417:735)(417:417:735))
          (PORT ADR2 (278:278:502)(278:278:502))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN101)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (627:627:1061)(627:627:1061))
          (PORT ADR3 (417:417:735)(417:417:735))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_198)
      (DELAY
        (ABSOLUTE
          (PORT CE (1043:1191:1830)(1043:1191:1830))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1184:1343:1961)(1184:1343:1961))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_197)
      (DELAY
        (ABSOLUTE
          (PORT CE (1042:1175:1814)(1042:1175:1814))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1177:1323:1941)(1177:1323:1941))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN71)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (379:379:691)(379:379:691))
          (PORT ADR0 (363:363:606)(363:363:606))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN81)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (261:261:485)(261:261:485))
          (PORT ADR4 (379:379:691)(379:379:691))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_196)
      (DELAY
        (ABSOLUTE
          (PORT CE (1036:1146:1785)(1036:1146:1785))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1174:1321:1939)(1174:1321:1939))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE leftins\<3\>\/leftins\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1379:1509:2211)(1379:1509:2211))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1081:1270:1824)(1081:1270:1824))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1385:1533:2235)(1385:1533:2235))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1087:1246:1800)(1087:1246:1800))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (480:480:811)(480:480:811))
          (PORT ADR2 (437:437:755)(437:437:755))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (384:384:760)(384:384:760))
          (PORT ADR4 (480:480:811)(480:480:811))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1384:1517:2219)(1384:1517:2219))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1080:1226:1780)(1080:1226:1780))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1378:1488:2190)(1378:1488:2190))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1077:1224:1778)(1077:1224:1778))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (4177:4177:6693)(4177:4177:6693))
          (PORT ADR4 (3760:3760:6028)(3760:3760:6028))
          (PORT ADR2 (312:312:525)(312:312:525))
          (PORT ADR1 (414:414:628)(414:414:628))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<199\>\/LM4550_controler_1\/OUT_SHIFT\<199\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<199\>\/LM4550_controler_1\/OUT_SHIFT\<199\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<199\>\/LM4550_controler_1\/OUT_SHIFT\<199\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<199\>\/LM4550_controler_1\/OUT_SHIFT\<199\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_199)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1265:1454:2097)(1265:1454:2097))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<199\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR3 (2166:2166:3368)(2166:2166:3368))
          (PORT ADR4 (1133:1133:1873)(1133:1133:1873))
          (PORT ADR1 (348:348:587)(348:348:587))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<48\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (168:168:317)(168:168:317))
          (PORT ADR3 (2166:2166:3368)(2166:2166:3368))
          (PORT ADR4 (1133:1133:1873)(1133:1133:1873))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1254:1364:2007)(1254:1364:2007))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_198)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1271:1430:2073)(1271:1430:2073))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<198\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (372:372:587)(372:372:587))
          (PORT ADR1 (3141:3141:4794)(3141:3141:4794))
          (PORT ADR2 (1001:1001:1655)(1001:1001:1655))
          (PORT ADR4 (147:147:325)(147:147:325))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<47\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (216:216:463)(216:216:463))
          (PORT ADR1 (3141:3141:4794)(3141:3141:4794))
          (PORT ADR2 (1001:1001:1655)(1001:1001:1655))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1260:1360:2003)(1260:1360:2003))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_197)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1264:1410:2053)(1264:1410:2053))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<197\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR2 (2396:2396:3797)(2396:2396:3797))
          (PORT ADR4 (1144:1144:1855)(1144:1144:1855))
          (PORT ADR1 (356:356:599)(356:356:599))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<46\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:328)(101:101:328))
          (PORT ADR2 (2396:2396:3797)(2396:2396:3797))
          (PORT ADR4 (1144:1144:1855)(1144:1144:1855))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1253:1344:1987)(1253:1344:1987))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_196)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1261:1408:2051)(1261:1408:2051))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<196\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (155:155:292)(155:155:292))
          (PORT ADR4 (2958:2958:4554)(2958:2958:4554))
          (PORT ADR1 (1339:1339:2101)(1339:1339:2101))
          (PORT ADR3 (202:202:434)(202:202:434))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<45\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (254:254:463)(254:254:463))
          (PORT ADR4 (2958:2958:4554)(2958:2958:4554))
          (PORT ADR1 (1339:1339:2101)(1339:1339:2101))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1254:1339:1982)(1254:1339:1982))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<211\>\/LM4550_controler_1\/OUT_SHIFT\<211\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<211\>\/LM4550_controler_1\/OUT_SHIFT\<211\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<211\>\/LM4550_controler_1\/OUT_SHIFT\<211\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<211\>\/LM4550_controler_1\/OUT_SHIFT\<211\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_211)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1752:1941:2908)(1752:1941:2908))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<211\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR4 (1451:1451:2384)(1451:1451:2384))
          (PORT ADR3 (565:565:954)(565:565:954))
          (PORT ADR2 (278:278:502)(278:278:502))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (663:663:1094)(663:663:1094))
          (PORT ADR4 (1451:1451:2384)(1451:1451:2384))
          (PORT ADR3 (565:565:954)(565:565:954))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1741:1851:2818)(1741:1851:2818))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_210)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1758:1917:2884)(1758:1917:2884))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<210\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (339:339:580)(339:339:580))
          (PORT ADR4 (1446:1446:2339)(1446:1446:2339))
          (PORT ADR1 (782:782:1251)(782:782:1251))
          (PORT ADR3 (197:197:481)(197:197:481))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (373:373:646)(373:373:646))
          (PORT ADR4 (1446:1446:2339)(1446:1446:2339))
          (PORT ADR1 (782:782:1251)(782:782:1251))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1747:1847:2814)(1747:1847:2814))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_209)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1751:1897:2864)(1751:1897:2864))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<209\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR3 (1500:1500:2502)(1500:1500:2502))
          (PORT ADR4 (527:527:910)(527:527:910))
          (PORT ADR2 (454:454:806)(454:454:806))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (877:877:1467)(877:877:1467))
          (PORT ADR3 (1500:1500:2502)(1500:1500:2502))
          (PORT ADR4 (527:527:910)(527:527:910))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1740:1831:2798)(1740:1831:2798))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_208)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1748:1895:2862)(1748:1895:2862))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<208\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (168:168:348)(168:168:348))
          (PORT ADR1 (1657:1657:2612)(1657:1657:2612))
          (PORT ADR3 (566:566:992)(566:566:992))
          (PORT ADR0 (357:357:621)(357:357:621))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<203\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (255:255:480)(255:255:480))
          (PORT ADR1 (1657:1657:2612)(1657:1657:2612))
          (PORT ADR3 (566:566:992)(566:566:992))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_203)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1741:1826:2793)(1741:1826:2793))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_199)
      (DELAY
        (ABSOLUTE
          (PORT CE (922:1052:1583)(922:1052:1583))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1241:1430:2068)(1241:1430:2068))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_198)
      (DELAY
        (ABSOLUTE
          (PORT CE (928:1076:1607)(928:1076:1607))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1247:1406:2044)(1247:1406:2044))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_197)
      (DELAY
        (ABSOLUTE
          (PORT CE (927:1060:1591)(927:1060:1591))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1240:1386:2024)(1240:1386:2024))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_196)
      (DELAY
        (ABSOLUTE
          (PORT CE (921:1031:1562)(921:1031:1562))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1237:1384:2022)(1237:1384:2022))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf81)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (3659:3659:5856)(3659:3659:5856))
          (PORT ADR2 (3806:3806:6048)(3806:3806:6048))
          (PORT ADR5 (551:551:983)(551:551:983))
          (PORT ADR1 (824:824:1339)(824:824:1339))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf91)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (3816:3816:6058)(3816:3816:6058))
          (PORT ADR4 (3706:3706:5919)(3706:3706:5919))
          (PORT ADR5 (431:431:775)(431:431:775))
          (PORT ADR2 (567:567:962)(567:567:962))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_188CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_187CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_186CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_185CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_188)
      (DELAY
        (ABSOLUTE
          (PORT CE (1657:1787:2751)(1657:1787:2751))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (907:1096:1561)(907:1096:1561))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (3830:3830:6097)(3830:3830:6097))
          (PORT ADR3 (3639:3639:5827)(3639:3639:5827))
          (PORT ADR2 (330:330:560)(330:330:560))
          (PORT ADR5 (241:241:483)(241:241:483))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_187)
      (DELAY
        (ABSOLUTE
          (PORT CE (1663:1811:2775)(1663:1811:2775))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (913:1072:1537)(913:1072:1537))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (3833:3833:6098)(3833:3833:6098))
          (PORT ADR4 (3585:3585:5756)(3585:3585:5756))
          (PORT ADR3 (321:321:684)(321:321:684))
          (PORT ADR2 (527:527:890)(527:527:890))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_186)
      (DELAY
        (ABSOLUTE
          (PORT CE (1662:1795:2759)(1662:1795:2759))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (906:1052:1517)(906:1052:1517))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf71)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (3595:3595:5789)(3595:3595:5789))
          (PORT ADR0 (4011:4011:6336)(4011:4011:6336))
          (PORT ADR2 (318:318:548)(318:318:548))
          (PORT ADR3 (412:412:827)(412:412:827))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_185)
      (DELAY
        (ABSOLUTE
          (PORT CE (1656:1766:2730)(1656:1766:2730))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (903:1050:1515)(903:1050:1515))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (3650:3650:5858)(3650:3650:5858))
          (PORT ADR0 (3785:3785:6027)(3785:3785:6027))
          (PORT ADR5 (383:383:704)(383:383:704))
          (PORT ADR3 (442:442:829)(442:442:829))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf151)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (4177:4177:6608)(4177:4177:6608))
          (PORT ADR3 (4071:4071:6565)(4071:4071:6565))
          (PORT ADR4 (648:648:1121)(648:648:1121))
          (PORT ADR5 (141:141:322)(141:141:322))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf161)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (3880:3880:6225)(3880:3880:6225))
          (PORT ADR1 (4534:4534:7243)(4534:4534:7243))
          (PORT ADR3 (575:575:1107)(575:575:1107))
          (PORT ADR0 (386:386:629)(386:386:629))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (3822:3822:6127)(3822:3822:6127))
          (PORT ADR1 (4536:4536:7242)(4536:4536:7242))
          (PORT ADR3 (260:260:504)(260:260:504))
          (PORT ADR0 (474:474:802)(474:474:802))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<191\>\/LM4550_controler_1\/OUT_SHIFT\<191\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<191\>\/LM4550_controler_1\/OUT_SHIFT\<191\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<191\>\/LM4550_controler_1\/OUT_SHIFT\<191\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<191\>\/LM4550_controler_1\/OUT_SHIFT\<191\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_191)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1299:1440:2180)(1299:1440:2180))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<191\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (251:251:446)(251:251:446))
          (PORT ADR4 (2918:2918:4507)(2918:2918:4507))
          (PORT ADR3 (800:800:1343)(800:800:1343))
          (PORT ADR2 (251:251:467)(251:251:467))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<40\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (383:383:638)(383:383:638))
          (PORT ADR4 (2918:2918:4507)(2918:2918:4507))
          (PORT ADR3 (800:800:1343)(800:800:1343))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1352:1415:2155)(1352:1415:2155))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_190)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1312:1454:2194)(1312:1454:2194))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<190\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (359:359:576)(359:359:576))
          (PORT ADR0 (2455:2455:3845)(2455:2455:3845))
          (PORT ADR3 (954:954:1658)(954:954:1658))
          (PORT ADR4 (156:156:349)(156:156:349))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (311:311:552)(311:311:552))
          (PORT ADR0 (2455:2455:3845)(2455:2455:3845))
          (PORT ADR3 (954:954:1658)(954:954:1658))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1338:1446:2186)(1338:1446:2186))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_189)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1344:1488:2228)(1344:1488:2228))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<189\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (236:236:449)(236:236:449))
          (PORT ADR0 (3103:3103:4749)(3103:3103:4749))
          (PORT ADR4 (912:912:1503)(912:912:1503))
          (PORT ADR2 (256:256:486)(256:256:486))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<39\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (123:123:306)(123:123:306))
          (PORT ADR0 (3103:3103:4749)(3103:3103:4749))
          (PORT ADR4 (912:912:1503)(912:912:1503))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1321:1423:2163)(1321:1423:2163))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_188)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1323:1477:2217)(1323:1477:2217))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<188\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (280:280:509)(280:280:509))
          (PORT ADR4 (2903:2903:4472)(2903:2903:4472))
          (PORT ADR3 (824:824:1379)(824:824:1379))
          (PORT ADR0 (346:346:612)(346:346:612))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<38\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (437:437:746)(437:437:746))
          (PORT ADR4 (2903:2903:4472)(2903:2903:4472))
          (PORT ADR3 (824:824:1379)(824:824:1379))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1312:1387:2127)(1312:1387:2127))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE leftins\<15\>\/leftins\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE leftins\<15\>\/leftins\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1506:1636:2402)(1506:1636:2402))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1054:1243:1792)(1054:1243:1792))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1512:1660:2426)(1512:1660:2426))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1060:1219:1768)(1060:1219:1768))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1511:1644:2410)(1511:1644:2410))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1053:1199:1748)(1053:1199:1748))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LEFT_in\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (231:231:536)(231:231:536))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (1535:1682:2448)(1535:1682:2448))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1042:1133:1682)(1042:1133:1682))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1505:1615:2381)(1505:1615:2381))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1050:1197:1746)(1050:1197:1746))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LEFT_in\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (447:447:740)(447:447:740))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (1534:1680:2446)(1534:1680:2446))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1043:1128:1677)(1043:1128:1677))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_187CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_186CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_185CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_184CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_187)
      (DELAY
        (ABSOLUTE
          (PORT CE (994:1124:1698)(994:1124:1698))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1003:1192:1721)(1003:1192:1721))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_186)
      (DELAY
        (ABSOLUTE
          (PORT CE (1000:1148:1722)(1000:1148:1722))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1009:1168:1697)(1009:1168:1697))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_185)
      (DELAY
        (ABSOLUTE
          (PORT CE (999:1132:1706)(999:1132:1706))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1002:1148:1677)(1002:1148:1677))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_184)
      (DELAY
        (ABSOLUTE
          (PORT CE (993:1103:1677)(993:1103:1677))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (999:1146:1675)(999:1146:1675))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/_n0365_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (486:486:785)(486:486:785))
          (PORT ADR5 (406:406:681)(406:406:681))
          (PORT ADR1 (629:629:1083)(629:629:1083))
          (PORT ADR0 (643:643:1009)(643:643:1009))
          (PORT ADR4 (441:441:757)(441:441:757))
          (PORT ADR2 (535:535:928)(535:535:928))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/_n0365_inv8)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (117:117:304)(117:117:304))
          (PORT ADR4 (294:294:602)(294:294:602))
          (PORT ADR2 (435:435:734)(435:435:734))
          (PORT ADR0 (462:462:811)(462:462:811))
          (PORT ADR3 (173:173:447)(173:173:447))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<235\>\/LM4550_controler_1\/DATA_TO_SEND\<235\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<235\>\/LM4550_controler_1\/DATA_TO_SEND\<235\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<235\>\/LM4550_controler_1\/DATA_TO_SEND\<235\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<235\>\/LM4550_controler_1\/DATA_TO_SEND\<235\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_235)
      (DELAY
        (ABSOLUTE
          (PORT CE (617:772:1126)(617:772:1126))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1797:1938:2945)(1797:1938:2945))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<251\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (138:138:278)(138:138:278))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_251)
      (DELAY
        (ABSOLUTE
          (PORT CE (635:769:1123)(635:769:1123))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1850:1913:2920)(1850:1913:2920))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_234)
      (DELAY
        (ABSOLUTE
          (PORT CE (616:771:1125)(616:771:1125))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1810:1952:2959)(1810:1952:2959))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<239\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (414:414:710)(414:414:710))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_239)
      (DELAY
        (ABSOLUTE
          (PORT CE (637:771:1125)(637:771:1125))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1836:1944:2951)(1836:1944:2951))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_233)
      (DELAY
        (ABSOLUTE
          (PORT CE (619:753:1107)(619:753:1107))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1842:1986:2993)(1842:1986:2993))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<237\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (397:397:722)(397:397:722))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_237)
      (DELAY
        (ABSOLUTE
          (PORT CE (638:772:1126)(638:772:1126))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1819:1921:2928)(1819:1921:2928))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_232)
      (DELAY
        (ABSOLUTE
          (PORT CE (619:792:1146)(619:792:1146))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1821:1975:2982)(1821:1975:2982))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<236\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (498:498:882)(498:498:882))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_236)
      (DELAY
        (ABSOLUTE
          (PORT CE (638:775:1129)(638:775:1129))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1810:1885:2892)(1810:1885:2892))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1638:1797:2710)(1638:1797:2710))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount_5_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (453:453:747)(453:453:747))
          (PORT ADR3 (1331:1331:2310)(1331:1331:2310))
          (PORT ADR1 (393:393:645)(393:393:645))
          (PORT ADR2 (251:251:462)(251:251:462))
          (PORT ADR4 (215:215:411)(215:215:411))
          (PORT ADR5 (117:117:307)(117:117:307))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1631:1777:2690)(1631:1777:2690))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount_4_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (530:530:811)(530:530:811))
          (PORT ADR5 (1257:1257:2133)(1257:1257:2133))
          (PORT ADR1 (530:530:882)(530:530:882))
          (PORT ADR4 (81:81:206)(81:81:206))
          (PORT ADR3 (269:269:574)(269:269:574))
          (PORT ADR2 (255:255:488)(255:255:488))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_1\/baudtxcount_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1628:1775:2688)(1628:1775:2688))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxcount_2_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (394:394:658)(394:394:658))
          (PORT ADR2 (1524:1524:2473)(1524:1524:2473))
          (PORT ADR1 (400:400:655)(400:400:655))
          (PORT ADR5 (29:29:131)(29:29:131))
          (PORT ADR3 (270:270:520)(270:270:520))
          (PORT ADR4 (204:204:382)(204:204:382))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_187)
      (DELAY
        (ABSOLUTE
          (PORT CE (1271:1426:2112)(1271:1426:2112))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (978:1119:1675)(978:1119:1675))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_186)
      (DELAY
        (ABSOLUTE
          (PORT CE (1270:1425:2111)(1270:1425:2111))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (991:1133:1689)(991:1133:1689))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_185)
      (DELAY
        (ABSOLUTE
          (PORT CE (1273:1407:2093)(1273:1407:2093))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1023:1167:1723)(1023:1167:1723))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_184)
      (DELAY
        (ABSOLUTE
          (PORT CE (1273:1446:2132)(1273:1446:2132))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1002:1156:1712)(1002:1156:1712))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/baudtxclock\<13\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (362:362:643)(362:362:643))
          (PORT ADR1 (384:384:622)(384:384:622))
          (PORT ADR5 (157:157:335)(157:157:335))
          (PORT ADR4 (187:187:386)(187:187:386))
          (PORT ADR3 (238:238:456)(238:238:456))
          (PORT ADR2 (286:286:515)(286:286:515))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<191\>\/LM4550_controler_1\/FRAME_OUT\<191\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_191)
      (DELAY
        (ABSOLUTE
          (PORT CE (1034:1189:1819)(1034:1189:1819))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1153:1294:1945)(1153:1294:1945))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_190)
      (DELAY
        (ABSOLUTE
          (PORT CE (1033:1188:1818)(1033:1188:1818))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1166:1308:1959)(1166:1308:1959))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN171)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (281:281:601)(281:281:601))
          (PORT ADR4 (300:300:569)(300:300:569))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_LEFT_IN181)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (414:414:695)(414:414:695))
          (PORT ADR3 (281:281:601)(281:281:601))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_189)
      (DELAY
        (ABSOLUTE
          (PORT CE (1036:1170:1800)(1036:1170:1800))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1198:1342:1993)(1198:1342:1993))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (4476:4476:7103)(4476:4476:7103))
          (PORT ADR4 (4488:4488:7189)(4488:4488:7189))
          (PORT ADR2 (633:633:1106)(633:633:1106))
          (PORT ADR5 (168:168:346)(168:168:346))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_188)
      (DELAY
        (ABSOLUTE
          (PORT CE (1036:1209:1839)(1036:1209:1839))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1177:1331:1982)(1177:1331:1982))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_187)
      (DELAY
        (ABSOLUTE
          (PORT CE (1032:1187:1827)(1032:1187:1827))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1065:1206:1773)(1065:1206:1773))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_186)
      (DELAY
        (ABSOLUTE
          (PORT CE (1031:1186:1826)(1031:1186:1826))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1078:1220:1787)(1078:1220:1787))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_185)
      (DELAY
        (ABSOLUTE
          (PORT CE (1034:1168:1808)(1034:1168:1808))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1110:1254:1821)(1110:1254:1821))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (4471:4471:7128)(4471:4471:7128))
          (PORT ADR4 (4606:4606:7371)(4606:4606:7371))
          (PORT ADR5 (37:37:139)(37:37:139))
          (PORT ADR1 (388:388:677)(388:388:677))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_184)
      (DELAY
        (ABSOLUTE
          (PORT CE (1034:1207:1847)(1034:1207:1847))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1089:1243:1810)(1089:1243:1810))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (4457:4457:7101)(4457:4457:7101))
          (PORT ADR4 (4583:4583:7349)(4583:4583:7349))
          (PORT ADR0 (270:270:472)(270:270:472))
          (PORT ADR3 (251:251:469)(251:251:469))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_254)
      (DELAY
        (ABSOLUTE
          (PORT CE (524:657:944)(524:657:944))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1874:2020:3027)(1874:2020:3027))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_251)
      (DELAY
        (ABSOLUTE
          (PORT CE (518:628:915)(518:628:915))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1871:2018:3025)(1871:2018:3025))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_191)
      (DELAY
        (ABSOLUTE
          (PORT CE (938:1068:1596)(938:1068:1596))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1295:1484:2142)(1295:1484:2142))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_190)
      (DELAY
        (ABSOLUTE
          (PORT CE (944:1092:1620)(944:1092:1620))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1301:1460:2118)(1301:1460:2118))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_189)
      (DELAY
        (ABSOLUTE
          (PORT CE (943:1076:1604)(943:1076:1604))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1294:1440:2098)(1294:1440:2098))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_188)
      (DELAY
        (ABSOLUTE
          (PORT CE (937:1047:1575)(937:1047:1575))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1291:1438:2096)(1291:1438:2096))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1435:1590:2312)(1435:1590:2312))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1033:1174:1743)(1033:1174:1743))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1434:1589:2311)(1434:1589:2311))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1046:1188:1757)(1046:1188:1757))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1437:1571:2293)(1437:1571:2293))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1078:1222:1791)(1078:1222:1791))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE leftins_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1437:1610:2332)(1437:1610:2332))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1057:1211:1780)(1057:1211:1780))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_LEFT_inf181)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (3867:3867:6239)(3867:3867:6239))
          (PORT ADR1 (3902:3902:6216)(3902:3902:6216))
          (PORT ADR4 (61:61:184)(61:61:184))
          (PORT ADR2 (262:262:479)(262:262:479))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<177\>\/LM4550_controler_1\/DATA_TO_SEND\<177\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<177\>\/LM4550_controler_1\/DATA_TO_SEND\<177\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<177\>\/LM4550_controler_1\/DATA_TO_SEND\<177\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<177\>\/LM4550_controler_1\/DATA_TO_SEND\<177\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_177)
      (DELAY
        (ABSOLUTE
          (PORT CE (1002:1157:1723)(1002:1157:1723))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1217:1358:2016)(1217:1358:2016))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<183\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (314:314:580)(314:314:580))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_183)
      (DELAY
        (ABSOLUTE
          (PORT CE (1020:1154:1720)(1020:1154:1720))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1270:1333:1991)(1270:1333:1991))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_176)
      (DELAY
        (ABSOLUTE
          (PORT CE (1001:1156:1722)(1001:1156:1722))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1230:1372:2030)(1230:1372:2030))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<182\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (270:270:539)(270:270:539))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_182)
      (DELAY
        (ABSOLUTE
          (PORT CE (1022:1156:1722)(1022:1156:1722))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1256:1364:2022)(1256:1364:2022))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_175)
      (DELAY
        (ABSOLUTE
          (PORT CE (1004:1138:1704)(1004:1138:1704))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1262:1406:2064)(1262:1406:2064))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<179\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (370:370:676)(370:370:676))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_179)
      (DELAY
        (ABSOLUTE
          (PORT CE (1023:1157:1723)(1023:1157:1723))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1239:1341:1999)(1239:1341:1999))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_174)
      (DELAY
        (ABSOLUTE
          (PORT CE (1004:1177:1743)(1004:1177:1743))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1241:1395:2053)(1241:1395:2053))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<178\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (460:460:802)(460:460:802))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_178)
      (DELAY
        (ABSOLUTE
          (PORT CE (1023:1160:1726)(1023:1160:1726))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1230:1305:1963)(1230:1305:1963))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_183)
      (DELAY
        (ABSOLUTE
          (PORT CE (1124:1279:1919)(1124:1279:1919))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (979:1120:1662)(979:1120:1662))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_182)
      (DELAY
        (ABSOLUTE
          (PORT CE (1123:1278:1918)(1123:1278:1918))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (992:1134:1676)(992:1134:1676))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_179)
      (DELAY
        (ABSOLUTE
          (PORT CE (1126:1260:1900)(1126:1260:1900))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1024:1168:1710)(1024:1168:1710))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_178)
      (DELAY
        (ABSOLUTE
          (PORT CE (1126:1299:1939)(1126:1299:1939))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1003:1157:1699)(1003:1157:1699))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_187)
      (DELAY
        (ABSOLUTE
          (PORT CE (905:1035:1569)(905:1035:1569))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1231:1420:2051)(1231:1420:2051))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_186)
      (DELAY
        (ABSOLUTE
          (PORT CE (911:1059:1593)(911:1059:1593))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1237:1396:2027)(1237:1396:2027))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_185)
      (DELAY
        (ABSOLUTE
          (PORT CE (910:1043:1577)(910:1043:1577))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1230:1376:2007)(1230:1376:2007))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_184)
      (DELAY
        (ABSOLUTE
          (PORT CE (904:1014:1548)(904:1014:1548))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1227:1374:2005)(1227:1374:2005))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_183CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_182CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_179CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_178CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_183)
      (DELAY
        (ABSOLUTE
          (PORT CE (1043:1198:1742)(1043:1198:1742))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1133:1274:1933)(1133:1274:1933))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_182)
      (DELAY
        (ABSOLUTE
          (PORT CE (1042:1197:1741)(1042:1197:1741))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1146:1288:1947)(1146:1288:1947))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_179)
      (DELAY
        (ABSOLUTE
          (PORT CE (1045:1179:1723)(1045:1179:1723))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1178:1322:1981)(1178:1322:1981))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_178)
      (DELAY
        (ABSOLUTE
          (PORT CE (1045:1218:1762)(1045:1218:1762))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1157:1311:1970)(1157:1311:1970))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2145:2334:3517)(2145:2334:3517))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (665:665:1056)(665:665:1056))
          (PORT ADR3 (108:108:263)(108:108:263))
          (PORT ADR0 (685:685:1082)(685:685:1082))
          (PORT ADR5 (32:32:134)(32:32:134))
          (PORT ADR2 (806:806:1295)(806:806:1295))
          (PORT ADR4 (342:342:642)(342:342:642))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2151:2310:3493)(2151:2310:3493))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (504:504:925)(504:504:925))
          (PORT ADR2 (147:147:318)(147:147:318))
          (PORT ADR0 (585:585:940)(585:585:940))
          (PORT ADR4 (65:65:179)(65:65:179))
          (PORT ADR5 (670:670:1171)(670:670:1171))
          (PORT ADR1 (670:670:1027)(670:670:1027))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2144:2290:3473)(2144:2290:3473))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (430:430:748)(430:430:748))
          (PORT ADR2 (158:158:327)(158:158:327))
          (PORT ADR1 (560:560:891)(560:560:891))
          (PORT ADR4 (81:81:206)(81:81:206))
          (PORT ADR0 (935:935:1503)(935:935:1503))
          (PORT ADR3 (391:391:760)(391:391:760))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2141:2288:3471)(2141:2288:3471))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (793:793:1232)(793:793:1232))
          (PORT ADR5 (149:149:313)(149:149:313))
          (PORT ADR4 (501:501:807)(501:501:807))
          (PORT ADR1 (439:439:757)(439:439:757))
          (PORT ADR2 (808:808:1344)(808:808:1344))
          (PORT ADR3 (392:392:706)(392:392:706))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2160:2349:3514)(2160:2349:3514))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (694:694:1192)(694:694:1192))
          (PORT ADR3 (108:108:263)(108:108:263))
          (PORT ADR2 (737:737:1188)(737:737:1188))
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR1 (1045:1045:1688)(1045:1045:1688))
          (PORT ADR0 (676:676:1105)(676:676:1105))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2166:2325:3490)(2166:2325:3490))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (655:655:1101)(655:655:1101))
          (PORT ADR2 (147:147:318)(147:147:318))
          (PORT ADR0 (702:702:1133)(702:702:1133))
          (PORT ADR4 (65:65:179)(65:65:179))
          (PORT ADR3 (884:884:1557)(884:884:1557))
          (PORT ADR1 (804:804:1237)(804:804:1237))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2159:2305:3470)(2159:2305:3470))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (898:898:1421)(898:898:1421))
          (PORT ADR2 (158:158:327)(158:158:327))
          (PORT ADR0 (822:822:1292)(822:822:1292))
          (PORT ADR4 (81:81:206)(81:81:206))
          (PORT ADR5 (810:810:1380)(810:810:1380))
          (PORT ADR3 (525:525:970)(525:525:970))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2156:2303:3468)(2156:2303:3468))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<32\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (900:900:1420)(900:900:1420))
          (PORT ADR5 (149:149:313)(149:149:313))
          (PORT ADR2 (614:614:1005)(614:614:1005))
          (PORT ADR0 (302:302:697)(302:302:697))
          (PORT ADR4 (865:865:1449)(865:865:1449))
          (PORT ADR3 (526:526:916)(526:526:916))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_IN\<165\>\/LM4550_controler_1\/FRAME_IN\<165\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_IN\<165\>\/LM4550_controler_1\/FRAME_IN\<165\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_IN\<165\>\/LM4550_controler_1\/FRAME_IN\<165\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_165)
      (DELAY
        (ABSOLUTE
          (PORT CE (943:1098:1593)(943:1098:1593))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1223:1364:2030)(1223:1364:2030))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_164)
      (DELAY
        (ABSOLUTE
          (PORT CE (942:1097:1592)(942:1097:1592))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1236:1378:2044)(1236:1378:2044))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_xor\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<18\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (602:602:1015)(602:602:1015))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_163)
      (DELAY
        (ABSOLUTE
          (PORT CE (945:1079:1574)(945:1079:1574))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1268:1412:2078)(1268:1412:2078))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<17\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (360:360:669)(360:360:669))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_58\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_162)
      (DELAY
        (ABSOLUTE
          (PORT CE (945:1118:1613)(945:1118:1613))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1247:1401:2067)(1247:1401:2067))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Msub_mono_digital_mix\[18\]_unary_minus_24_OUT_lut\<16\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (526:526:875)(526:526:875))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_57\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_176CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_180CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_175CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_179CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_174CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_178CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_173CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_177CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<176\>\/LM4550_controler_1\/IN_SHIFT\<176\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<176\>\/LM4550_controler_1\/IN_SHIFT\<176\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<176\>\/LM4550_controler_1\/IN_SHIFT\<176\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<176\>\/LM4550_controler_1\/IN_SHIFT\<176\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_176)
      (DELAY
        (ABSOLUTE
          (PORT CE (1236:1391:2019)(1236:1391:2019))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1044:1185:1762)(1044:1185:1762))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<179\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (141:141:305)(141:141:305))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_180)
      (DELAY
        (ABSOLUTE
          (PORT CE (1254:1388:2016)(1254:1388:2016))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1097:1160:1737)(1097:1160:1737))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_175)
      (DELAY
        (ABSOLUTE
          (PORT CE (1235:1390:2018)(1235:1390:2018))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1057:1199:1776)(1057:1199:1776))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<178\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (197:197:388)(197:197:388))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_179)
      (DELAY
        (ABSOLUTE
          (PORT CE (1256:1390:2018)(1256:1390:2018))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1083:1191:1768)(1083:1191:1768))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_174)
      (DELAY
        (ABSOLUTE
          (PORT CE (1238:1372:2000)(1238:1372:2000))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1089:1233:1810)(1089:1233:1810))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<177\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (129:129:312)(129:129:312))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_178)
      (DELAY
        (ABSOLUTE
          (PORT CE (1257:1391:2019)(1257:1391:2019))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1066:1168:1745)(1066:1168:1745))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_173)
      (DELAY
        (ABSOLUTE
          (PORT CE (1238:1411:2039)(1238:1411:2039))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1068:1222:1799)(1068:1222:1799))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<176\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (392:392:700)(392:392:700))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_177)
      (DELAY
        (ABSOLUTE
          (PORT CE (1257:1394:2022)(1257:1394:2022))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1057:1132:1709)(1057:1132:1709))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_184CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_183CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_182CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_181CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_184)
      (DELAY
        (ABSOLUTE
          (PORT CE (1204:1359:2013)(1204:1359:2013))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1049:1190:1736)(1049:1190:1736))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_183)
      (DELAY
        (ABSOLUTE
          (PORT CE (1203:1358:2012)(1203:1358:2012))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1062:1204:1750)(1062:1204:1750))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_182)
      (DELAY
        (ABSOLUTE
          (PORT CE (1206:1340:1994)(1206:1340:1994))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1094:1238:1784)(1094:1238:1784))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_181)
      (DELAY
        (ABSOLUTE
          (PORT CE (1206:1379:2033)(1206:1379:2033))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1073:1227:1773)(1073:1227:1773))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_173CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_172CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_171CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_170CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_173)
      (DELAY
        (ABSOLUTE
          (PORT CE (941:1096:1576)(941:1096:1576))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1146:1287:1951)(1146:1287:1951))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_172)
      (DELAY
        (ABSOLUTE
          (PORT CE (940:1095:1575)(940:1095:1575))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1159:1301:1965)(1159:1301:1965))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_171)
      (DELAY
        (ABSOLUTE
          (PORT CE (943:1077:1557)(943:1077:1557))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1191:1335:1999)(1191:1335:1999))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_170)
      (DELAY
        (ABSOLUTE
          (PORT CE (943:1116:1596)(943:1116:1596))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1170:1324:1988)(1170:1324:1988))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ld7_OBUF\/ld7_OBUF_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_mono_digital_mix_rectified81)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1649:1649:2744)(1649:1649:2744))
          (PORT ADR4 (1302:1302:2219)(1302:1302:2219))
          (PORT ADR3 (996:996:1779)(996:996:1779))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_mono_digital_mix_rectified71)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1065:1065:1824)(1065:1065:1824))
          (PORT ADR0 (1649:1649:2744)(1649:1649:2744))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2241:2430:3677)(2241:2430:3677))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (688:688:1113)(688:688:1113))
          (PORT ADR3 (108:108:263)(108:108:263))
          (PORT ADR1 (714:714:1131)(714:714:1131))
          (PORT ADR4 (191:191:383)(191:191:383))
          (PORT ADR5 (695:695:1201)(695:695:1201))
          (PORT ADR0 (561:561:926)(561:561:926))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2247:2406:3653)(2247:2406:3653))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (771:771:1224)(771:771:1224))
          (PORT ADR2 (147:147:318)(147:147:318))
          (PORT ADR3 (553:553:1000)(553:553:1000))
          (PORT ADR4 (62:62:176)(62:62:176))
          (PORT ADR0 (921:921:1502)(921:921:1502))
          (PORT ADR5 (322:322:582)(322:322:582))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2240:2386:3633)(2240:2386:3633))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (850:850:1347)(850:850:1347))
          (PORT ADR2 (158:158:327)(158:158:327))
          (PORT ADR5 (479:479:823)(479:479:823))
          (PORT ADR4 (78:78:203)(78:78:203))
          (PORT ADR0 (991:991:1563)(991:991:1563))
          (PORT ADR3 (410:410:791)(410:410:791))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2237:2384:3631)(2237:2384:3631))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (629:629:1077)(629:629:1077))
          (PORT ADR5 (149:149:313)(149:149:313))
          (PORT ADR4 (534:534:892)(534:534:892))
          (PORT ADR0 (302:302:697)(302:302:697))
          (PORT ADR2 (833:833:1374)(833:833:1374))
          (PORT ADR1 (567:567:901)(567:567:901))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2132:2321:3499)(2132:2321:3499))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (670:670:1081)(670:670:1081))
          (PORT ADR3 (108:108:263)(108:108:263))
          (PORT ADR1 (701:701:1087)(701:701:1087))
          (PORT ADR2 (435:435:656)(435:435:656))
          (PORT ADR5 (556:556:960)(556:556:960))
          (PORT ADR4 (227:227:463)(227:227:463))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2138:2297:3475)(2138:2297:3475))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (735:735:1150)(735:735:1150))
          (PORT ADR2 (147:147:318)(147:147:318))
          (PORT ADR0 (563:563:913)(563:563:913))
          (PORT ADR4 (62:62:176)(62:62:176))
          (PORT ADR5 (556:556:960)(556:556:960))
          (PORT ADR3 (318:318:657)(318:318:657))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2131:2277:3455)(2131:2277:3455))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (417:417:723)(417:417:723))
          (PORT ADR2 (158:158:327)(158:158:327))
          (PORT ADR0 (599:599:941)(599:599:941))
          (PORT ADR4 (78:78:203)(78:78:203))
          (PORT ADR1 (799:799:1280)(799:799:1280))
          (PORT ADR3 (276:276:581)(276:276:581))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2128:2275:3453)(2128:2275:3453))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (665:665:1054)(665:665:1054))
          (PORT ADR5 (149:149:313)(149:149:313))
          (PORT ADR4 (521:521:848)(521:521:848))
          (PORT ADR1 (436:436:754)(436:436:754))
          (PORT ADR2 (694:694:1133)(694:694:1133))
          (PORT ADR3 (277:277:527)(277:277:527))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DELAY_SYNC_REGISTER)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1991:2138:3156)(1991:2138:3156))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1968:2157:3240)(1968:2157:3240))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (399:399:638)(399:399:638))
          (PORT ADR3 (108:108:263)(108:108:263))
          (PORT ADR0 (579:579:900)(579:579:900))
          (PORT ADR5 (32:32:134)(32:32:134))
          (PORT ADR2 (827:827:1355)(827:827:1355))
          (PORT ADR4 (199:199:423)(199:199:423))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1974:2133:3216)(1974:2133:3216))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (379:379:620)(379:379:620))
          (PORT ADR2 (147:147:318)(147:147:318))
          (PORT ADR1 (520:520:836)(520:520:836))
          (PORT ADR4 (65:65:179)(65:65:179))
          (PORT ADR5 (659:659:1199)(659:659:1199))
          (PORT ADR3 (222:222:497)(222:222:497))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1967:2113:3196)(1967:2113:3196))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (435:435:675)(435:435:675))
          (PORT ADR2 (158:158:327)(158:158:327))
          (PORT ADR5 (282:282:527)(282:282:527))
          (PORT ADR4 (81:81:206)(81:81:206))
          (PORT ADR1 (902:902:1519)(902:902:1519))
          (PORT ADR3 (248:248:541)(248:248:541))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1964:2111:3194)(1964:2111:3194))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (219:219:399)(219:219:399))
          (PORT ADR3 (109:109:301)(109:109:301))
          (PORT ADR0 (516:516:844)(516:516:844))
          (PORT ADR5 (32:32:134)(32:32:134))
          (PORT ADR2 (797:797:1372)(797:797:1372))
          (PORT ADR1 (405:405:651)(405:405:651))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<165\>\/LM4550_controler_1\/OUT_SHIFT\<165\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<165\>\/LM4550_controler_1\/OUT_SHIFT\<165\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<165\>\/LM4550_controler_1\/OUT_SHIFT\<165\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<165\>\/LM4550_controler_1\/OUT_SHIFT\<165\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_165)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1443:1632:2379)(1443:1632:2379))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<165\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR1 (2813:2813:4264)(2813:2813:4264))
          (PORT ADR2 (606:606:998)(606:606:998))
          (PORT ADR4 (147:147:369)(147:147:369))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (211:211:421)(211:211:421))
          (PORT ADR1 (2813:2813:4264)(2813:2813:4264))
          (PORT ADR2 (606:606:998)(606:606:998))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1432:1542:2289)(1432:1542:2289))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_164)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1449:1608:2355)(1449:1608:2355))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<164\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (339:339:580)(339:339:580))
          (PORT ADR4 (2741:2741:4169)(2741:2741:4169))
          (PORT ADR2 (578:578:972)(578:578:972))
          (PORT ADR1 (346:346:587)(346:346:587))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<161\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (216:216:463)(216:216:463))
          (PORT ADR4 (2741:2741:4169)(2741:2741:4169))
          (PORT ADR2 (578:578:972)(578:578:972))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_161)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1438:1538:2285)(1438:1538:2285))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_163)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1442:1588:2335)(1442:1588:2335))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<163\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR2 (2228:2228:3475)(2228:2228:3475))
          (PORT ADR4 (743:743:1205)(743:743:1205))
          (PORT ADR1 (351:351:598)(351:351:598))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<160\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (205:205:516)(205:205:516))
          (PORT ADR2 (2228:2228:3475)(2228:2228:3475))
          (PORT ADR4 (743:743:1205)(743:743:1205))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_160)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1431:1522:2269)(1431:1522:2269))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_162)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1439:1586:2333)(1439:1586:2333))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<162\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (376:376:603)(376:376:603))
          (PORT ADR4 (2633:2633:4025)(2633:2633:4025))
          (PORT ADR2 (702:702:1138)(702:702:1138))
          (PORT ADR1 (353:353:597)(353:353:597))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (397:397:756)(397:397:756))
          (PORT ADR4 (2633:2633:4025)(2633:2633:4025))
          (PORT ADR2 (702:702:1138)(702:702:1138))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1432:1517:2264)(1432:1517:2264))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2074:2233:3398)(2074:2233:3398))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (259:259:502)(259:259:502))
          (PORT ADR2 (147:147:318)(147:147:318))
          (PORT ADR0 (675:675:1030)(675:675:1030))
          (PORT ADR4 (65:65:179)(65:65:179))
          (PORT ADR5 (768:768:1372)(768:768:1372))
          (PORT ADR1 (535:535:828)(535:535:828))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2067:2213:3378)(2067:2213:3378))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (299:299:478)(299:299:478))
          (PORT ADR3 (237:237:522)(237:237:522))
          (PORT ADR0 (689:689:1031)(689:689:1031))
          (PORT ADR4 (81:81:206)(81:81:206))
          (PORT ADR2 (906:906:1553)(906:906:1553))
          (PORT ADR5 (297:297:519)(297:297:519))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2064:2211:3376)(2064:2211:3376))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (240:240:394)(240:240:394))
          (PORT ADR3 (109:109:301)(109:109:301))
          (PORT ADR0 (554:554:879)(554:554:879))
          (PORT ADR5 (32:32:134)(32:32:134))
          (PORT ADR2 (906:906:1545)(906:906:1545))
          (PORT ADR1 (413:413:671)(413:413:671))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2042:2231:3327)(2042:2231:3327))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (555:555:870)(555:555:870))
          (PORT ADR3 (108:108:263)(108:108:263))
          (PORT ADR0 (591:591:912)(591:591:912))
          (PORT ADR5 (32:32:134)(32:32:134))
          (PORT ADR2 (833:833:1361)(833:833:1361))
          (PORT ADR4 (205:205:429)(205:205:429))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2048:2207:3303)(2048:2207:3303))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (394:394:739)(394:394:739))
          (PORT ADR2 (147:147:318)(147:147:318))
          (PORT ADR0 (449:449:702)(449:449:702))
          (PORT ADR4 (65:65:179)(65:65:179))
          (PORT ADR5 (648:648:1188)(648:648:1188))
          (PORT ADR1 (533:533:814)(533:533:814))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2041:2187:3283)(2041:2187:3283))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (320:320:562)(320:320:562))
          (PORT ADR2 (158:158:327)(158:158:327))
          (PORT ADR1 (466:466:721)(466:466:721))
          (PORT ADR4 (81:81:206)(81:81:206))
          (PORT ADR0 (918:918:1465)(918:918:1465))
          (PORT ADR3 (254:254:547)(254:254:547))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2038:2185:3281)(2038:2185:3281))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (683:683:1046)(683:683:1046))
          (PORT ADR5 (149:149:313)(149:149:313))
          (PORT ADR4 (407:407:637)(407:407:637))
          (PORT ADR1 (439:439:757)(439:439:757))
          (PORT ADR2 (786:786:1361)(786:786:1361))
          (PORT ADR3 (255:255:493)(255:255:493))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_reg_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2039:2228:3293)(2039:2228:3293))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (422:422:695)(422:422:695))
          (PORT ADR1 (448:448:775)(448:448:775))
          (PORT ADR0 (418:418:704)(418:418:704))
          (PORT ADR3 (243:243:412)(243:243:412))
          (PORT ADR5 (534:534:977)(534:534:977))
          (PORT ADR4 (90:90:250)(90:90:250))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/STATE_REG\[3\]_GND_8_o_select_108_OUT\<10\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (539:539:903)(539:539:903))
          (PORT ADR1 (505:505:806)(505:505:806))
          (PORT ADR2 (676:676:1085)(676:676:1085))
          (PORT ADR4 (213:213:406)(213:213:406))
          (PORT ADR3 (632:632:1097)(632:632:1097))
          (PORT ADR0 (776:776:1213)(776:776:1213))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/_n0365_inv6)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (395:395:698)(395:395:698))
          (PORT ADR5 (250:250:504)(250:250:504))
          (PORT ADR1 (400:400:614)(400:400:614))
          (PORT ADR3 (231:231:475)(231:231:475))
          (PORT ADR4 (197:197:389)(197:197:389))
          (PORT ADR0 (506:506:805)(506:506:805))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_252)
      (DELAY
        (ABSOLUTE
          (PORT CE (918:1051:1572)(918:1051:1572))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1342:1488:2216)(1342:1488:2216))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_251)
      (DELAY
        (ABSOLUTE
          (PORT CE (912:1022:1543)(912:1022:1543))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1339:1486:2214)(1339:1486:2214))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<242\>\/LM4550_controler_1\/OUT_SHIFT\<242\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<242\>\/LM4550_controler_1\/OUT_SHIFT\<242\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<242\>\/LM4550_controler_1\/OUT_SHIFT\<242\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<242\>\/LM4550_controler_1\/OUT_SHIFT\<242\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_242)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2016:2182:3268)(2016:2182:3268))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<242\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (277:277:510)(277:277:510))
          (PORT ADR4 (723:723:1199)(723:723:1199))
          (PORT ADR3 (964:964:1571)(964:964:1571))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<241\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (267:267:463)(267:267:463))
          (PORT ADR4 (723:723:1199)(723:723:1199))
          (PORT ADR3 (964:964:1571)(964:964:1571))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_241)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2044:2130:3216)(2044:2130:3216))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_240)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2017:2174:3260)(2017:2174:3260))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<240\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (363:363:595)(363:363:595))
          (PORT ADR4 (707:707:1189)(707:707:1189))
          (PORT ADR1 (971:971:1556)(971:971:1556))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (463:463:785)(463:463:785))
          (PORT ADR4 (707:707:1189)(707:707:1189))
          (PORT ADR1 (971:971:1556)(971:971:1556))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2067:2191:3277)(2067:2191:3277))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_239)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2055:2185:3271)(2055:2185:3271))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<239\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (225:225:453)(225:225:453))
          (PORT ADR3 (761:761:1273)(761:761:1273))
          (PORT ADR2 (900:900:1502)(900:900:1502))
          (PORT ADR0 (773:773:1345)(773:773:1345))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<69\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (267:267:536)(267:267:536))
          (PORT ADR3 (761:761:1273)(761:761:1273))
          (PORT ADR2 (900:900:1502)(900:900:1502))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_69)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2042:2159:3245)(2042:2159:3245))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_238)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2007:2168:3254)(2007:2168:3254))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<238\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (541:541:909)(541:541:909))
          (PORT ADR0 (914:914:1478)(914:914:1478))
          (PORT ADR3 (836:836:1412)(836:836:1412))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<235\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (467:467:922)(467:467:922))
          (PORT ADR2 (567:567:984)(567:567:984))
          (PORT ADR0 (914:914:1478)(914:914:1478))
          (PORT ADR3 (836:836:1412)(836:836:1412))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_235)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2023:2103:3189)(2023:2103:3189))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_177CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_191CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_176CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_190CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_175CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_189CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_174CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_188CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED\<177\>\/LM4550_controler_1\/DATA_RECEIVED\<177\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED\<177\>\/LM4550_controler_1\/DATA_RECEIVED\<177\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED\<177\>\/LM4550_controler_1\/DATA_RECEIVED\<177\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED\<177\>\/LM4550_controler_1\/DATA_RECEIVED\<177\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_177)
      (DELAY
        (ABSOLUTE
          (PORT CE (1013:1143:1713)(1013:1143:1713))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1122:1311:1888)(1122:1311:1888))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<190\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (351:351:655)(351:351:655))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_191)
      (DELAY
        (ABSOLUTE
          (PORT CE (1043:1190:1760)(1043:1190:1760))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1111:1221:1798)(1111:1221:1798))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_176)
      (DELAY
        (ABSOLUTE
          (PORT CE (1019:1167:1737)(1019:1167:1737))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1128:1287:1864)(1128:1287:1864))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<189\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (386:386:639)(386:386:639))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_190)
      (DELAY
        (ABSOLUTE
          (PORT CE (1042:1188:1758)(1042:1188:1758))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1117:1217:1794)(1117:1217:1794))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_175)
      (DELAY
        (ABSOLUTE
          (PORT CE (1018:1151:1721)(1018:1151:1721))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1121:1267:1844)(1121:1267:1844))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<188\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (438:438:812)(438:438:812))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_189)
      (DELAY
        (ABSOLUTE
          (PORT CE (1042:1189:1759)(1042:1189:1759))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1110:1201:1778)(1110:1201:1778))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_174)
      (DELAY
        (ABSOLUTE
          (PORT CE (1012:1122:1692)(1012:1122:1692))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1118:1265:1842)(1118:1265:1842))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<187\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (515:515:913)(515:515:913))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_188)
      (DELAY
        (ABSOLUTE
          (PORT CE (1041:1187:1757)(1041:1187:1757))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1111:1196:1773)(1111:1196:1773))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ld3_OBUF\/ld3_OBUF_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_mono_digital_mix_rectified41)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (464:464:831)(464:464:831))
          (PORT ADR1 (790:790:1278)(790:790:1278))
          (PORT ADR3 (238:238:468)(238:238:468))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_mono_digital_mix_rectified31)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (554:554:965)(554:554:965))
          (PORT ADR0 (383:383:630)(383:383:630))
          (PORT ADR4 (464:464:831)(464:464:831))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_177)
      (DELAY
        (ABSOLUTE
          (PORT CE (965:1095:1636)(965:1095:1636))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1211:1400:2059)(1211:1400:2059))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_176)
      (DELAY
        (ABSOLUTE
          (PORT CE (971:1119:1660)(971:1119:1660))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1217:1376:2035)(1217:1376:2035))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_175)
      (DELAY
        (ABSOLUTE
          (PORT CE (970:1103:1644)(970:1103:1644))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1210:1356:2015)(1210:1356:2015))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_174)
      (DELAY
        (ABSOLUTE
          (PORT CE (964:1074:1615)(964:1074:1615))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1207:1354:2013)(1207:1354:2013))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<173\>\/LM4550_controler_1\/DATA_TO_SEND\<173\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<173\>\/LM4550_controler_1\/DATA_TO_SEND\<173\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<173\>\/LM4550_controler_1\/DATA_TO_SEND\<173\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<173\>\/LM4550_controler_1\/DATA_TO_SEND\<173\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_173)
      (DELAY
        (ABSOLUTE
          (PORT CE (757:887:1319)(757:887:1319))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1473:1662:2378)(1473:1662:2378))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<165\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (382:382:667)(382:382:667))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_165)
      (DELAY
        (ABSOLUTE
          (PORT CE (787:934:1366)(787:934:1366))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1462:1572:2288)(1462:1572:2288))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_172)
      (DELAY
        (ABSOLUTE
          (PORT CE (763:911:1343)(763:911:1343))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1479:1638:2354)(1479:1638:2354))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<164\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (453:453:770)(453:453:770))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_164)
      (DELAY
        (ABSOLUTE
          (PORT CE (786:932:1364)(786:932:1364))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1468:1568:2284)(1468:1568:2284))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_171)
      (DELAY
        (ABSOLUTE
          (PORT CE (762:895:1327)(762:895:1327))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1472:1618:2334)(1472:1618:2334))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<163\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (315:315:678)(315:315:678))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_163)
      (DELAY
        (ABSOLUTE
          (PORT CE (786:933:1365)(786:933:1365))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1461:1552:2268)(1461:1552:2268))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_170)
      (DELAY
        (ABSOLUTE
          (PORT CE (756:866:1298)(756:866:1298))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1469:1616:2332)(1469:1616:2332))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<162\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (316:316:624)(316:316:624))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_162)
      (DELAY
        (ABSOLUTE
          (PORT CE (785:931:1363)(785:931:1363))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1462:1547:2263)(1462:1547:2263))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<165\>\/LM4550_controler_1\/FRAME_OUT\<165\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<165\>\/LM4550_controler_1\/FRAME_OUT\<165\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_165)
      (DELAY
        (ABSOLUTE
          (PORT CE (780:910:1385)(780:910:1385))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1301:1490:2156)(1301:1490:2156))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_164)
      (DELAY
        (ABSOLUTE
          (PORT CE (786:934:1409)(786:934:1409))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1307:1466:2132)(1307:1466:2132))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (178:178:356)(178:178:356))
          (PORT ADR2 (240:240:451)(240:240:451))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN121)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (591:591:983)(591:591:983))
          (PORT ADR4 (178:178:356)(178:178:356))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_163)
      (DELAY
        (ABSOLUTE
          (PORT CE (785:918:1393)(785:918:1393))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1300:1446:2112)(1300:1446:2112))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_162)
      (DELAY
        (ABSOLUTE
          (PORT CE (779:889:1364)(779:889:1364))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1297:1444:2110)(1297:1444:2110))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_mono_digital_mix_rectified61)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (362:362:665)(362:362:665))
          (PORT ADR2 (561:561:990)(561:561:990))
          (PORT ADR3 (109:109:301)(109:109:301))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_mono_digital_mix_rectified51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (680:680:1122)(680:680:1122))
          (PORT ADR0 (351:351:624)(351:351:624))
          (PORT ADR4 (362:362:665)(362:362:665))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_173)
      (DELAY
        (ABSOLUTE
          (PORT CE (1040:1170:1755)(1040:1170:1755))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1224:1413:2077)(1224:1413:2077))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_172)
      (DELAY
        (ABSOLUTE
          (PORT CE (1046:1194:1779)(1046:1194:1779))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1230:1389:2053)(1230:1389:2053))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_171)
      (DELAY
        (ABSOLUTE
          (PORT CE (1045:1178:1763)(1045:1178:1763))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1223:1369:2033)(1223:1369:2033))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_170)
      (DELAY
        (ABSOLUTE
          (PORT CE (1039:1149:1734)(1039:1149:1734))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1220:1367:2031)(1220:1367:2031))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ld1_OBUF\/ld1_OBUF_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_mono_digital_mix_rectified21)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (602:602:1140)(602:602:1140))
          (PORT ADR0 (786:786:1292)(786:786:1292))
          (PORT ADR2 (255:255:488)(255:255:488))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_mono_digital_mix_rectified11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (687:687:1137)(687:687:1137))
          (PORT ADR4 (70:70:219)(70:70:219))
          (PORT ADR3 (602:602:1140)(602:602:1140))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_165CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_164CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_163CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_162CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_165)
      (DELAY
        (ABSOLUTE
          (PORT CE (1251:1400:2058)(1251:1400:2058))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1382:1548:2283)(1382:1548:2283))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_164)
      (DELAY
        (ABSOLUTE
          (PORT CE (1255:1404:2062)(1255:1404:2062))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1383:1540:2275)(1383:1540:2275))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_163)
      (DELAY
        (ABSOLUTE
          (PORT CE (1257:1385:2043)(1257:1385:2043))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1421:1551:2286)(1421:1551:2286))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_162)
      (DELAY
        (ABSOLUTE
          (PORT CE (1267:1440:2098)(1267:1440:2098))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1373:1534:2269)(1373:1534:2269))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<66\>\/LM4550_controler_1\/OUT_SHIFT\<66\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<66\>\/LM4550_controler_1\/OUT_SHIFT\<66\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<66\>\/LM4550_controler_1\/OUT_SHIFT\<66\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<66\>\/LM4550_controler_1\/OUT_SHIFT\<66\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_66)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2097:2263:3410)(2097:2263:3410))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<66\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (277:277:510)(277:277:510))
          (PORT ADR4 (973:973:1571)(973:973:1571))
          (PORT ADR3 (599:599:1002)(599:599:1002))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<65\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (267:267:463)(267:267:463))
          (PORT ADR4 (973:973:1571)(973:973:1571))
          (PORT ADR3 (599:599:1002)(599:599:1002))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_65)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2125:2211:3358)(2125:2211:3358))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_64)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2098:2255:3402)(2098:2255:3402))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<64\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (251:251:484)(251:251:484))
          (PORT ADR2 (938:938:1515)(938:938:1515))
          (PORT ADR3 (632:632:1002)(632:632:1002))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<63\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (283:283:513)(283:283:513))
          (PORT ADR2 (938:938:1515)(938:938:1515))
          (PORT ADR3 (632:632:1002)(632:632:1002))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_63)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2148:2272:3419)(2148:2272:3419))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_62)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2136:2266:3413)(2136:2266:3413))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<62\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (252:252:493)(252:252:493))
          (PORT ADR3 (1011:1011:1645)(1011:1011:1645))
          (PORT ADR4 (552:552:921)(552:552:921))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<61\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (225:225:453)(225:225:453))
          (PORT ADR3 (1011:1011:1645)(1011:1011:1645))
          (PORT ADR4 (552:552:921)(552:552:921))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_61)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2123:2240:3387)(2123:2240:3387))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_60)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2088:2249:3396)(2088:2249:3396))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<60\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (541:541:909)(541:541:909))
          (PORT ADR0 (1164:1164:1850)(1164:1164:1850))
          (PORT ADR4 (563:563:957)(563:563:957))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (444:444:784)(444:444:784))
          (PORT ADR0 (1164:1164:1850)(1164:1164:1850))
          (PORT ADR4 (563:563:957)(563:563:957))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2104:2184:3331)(2104:2184:3331))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_172CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_171CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_170CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_169CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_172)
      (DELAY
        (ABSOLUTE
          (PORT CE (805:954:1371)(805:954:1371))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1258:1424:2072)(1258:1424:2072))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_171)
      (DELAY
        (ABSOLUTE
          (PORT CE (809:958:1375)(809:958:1375))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1259:1416:2064)(1259:1416:2064))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_170)
      (DELAY
        (ABSOLUTE
          (PORT CE (811:939:1356)(811:939:1356))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1297:1427:2075)(1297:1427:2075))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_169)
      (DELAY
        (ABSOLUTE
          (PORT CE (821:994:1411)(821:994:1411))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1249:1410:2058)(1249:1410:2058))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_104CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_103CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_102CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_101CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_104)
      (DELAY
        (ABSOLUTE
          (PORT CE (2968:3098:4757)(2968:3098:4757))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3172:3361:4935)(3172:3361:4935))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_103)
      (DELAY
        (ABSOLUTE
          (PORT CE (2974:3122:4781)(2974:3122:4781))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3178:3337:4911)(3178:3337:4911))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_102)
      (DELAY
        (ABSOLUTE
          (PORT CE (2973:3106:4765)(2973:3106:4765))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3171:3317:4891)(3171:3317:4891))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_101)
      (DELAY
        (ABSOLUTE
          (PORT CE (2967:3077:4736)(2967:3077:4736))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3168:3315:4889)(3168:3315:4889))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_100CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_99CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_98CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_97CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_100)
      (DELAY
        (ABSOLUTE
          (PORT CE (2987:3117:4788)(2987:3117:4788))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3124:3313:4914)(3124:3313:4914))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_99)
      (DELAY
        (ABSOLUTE
          (PORT CE (2993:3141:4812)(2993:3141:4812))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3130:3289:4890)(3130:3289:4890))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_98)
      (DELAY
        (ABSOLUTE
          (PORT CE (2992:3125:4796)(2992:3125:4796))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3123:3269:4870)(3123:3269:4870))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_97)
      (DELAY
        (ABSOLUTE
          (PORT CE (2986:3096:4767)(2986:3096:4767))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3120:3267:4868)(3120:3267:4868))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_169CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_168CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_167CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/DATA_RECEIVED_166CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_169)
      (DELAY
        (ABSOLUTE
          (PORT CE (1130:1279:1891)(1130:1279:1891))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1386:1552:2282)(1386:1552:2282))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_168)
      (DELAY
        (ABSOLUTE
          (PORT CE (1134:1283:1895)(1134:1283:1895))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1387:1544:2274)(1387:1544:2274))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_167)
      (DELAY
        (ABSOLUTE
          (PORT CE (1136:1264:1876)(1136:1264:1876))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1425:1555:2285)(1425:1555:2285))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_RECEIVED_166)
      (DELAY
        (ABSOLUTE
          (PORT CE (1146:1319:1931)(1146:1319:1931))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1377:1538:2268)(1377:1538:2268))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<255\>\/LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<255\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<255\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (456:456:766)(456:456:766))
          (PORT ADR3 (755:755:1277)(755:755:1277))
          (PORT ADR1 (992:992:1574)(992:992:1574))
          (PORT ADR0 (558:558:980)(558:558:980))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (204:204:382)(204:204:382))
          (PORT ADR3 (755:755:1277)(755:755:1277))
          (PORT ADR1 (992:992:1574)(992:992:1574))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2036:2121:3207)(2036:2121:3207))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<74\>\/LM4550_controler_1\/OUT_SHIFT\<74\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<74\>\/LM4550_controler_1\/OUT_SHIFT\<74\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<74\>\/LM4550_controler_1\/OUT_SHIFT\<74\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<74\>\/LM4550_controler_1\/OUT_SHIFT\<74\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_74)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2128:2317:3464)(2128:2317:3464))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<74\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (248:248:427)(248:248:427))
          (PORT ADR2 (942:942:1525)(942:942:1525))
          (PORT ADR3 (599:599:970)(599:599:970))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<73\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR2 (942:942:1525)(942:942:1525))
          (PORT ADR3 (599:599:970)(599:599:970))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_73)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2117:2227:3374)(2117:2227:3374))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_72)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2134:2293:3440)(2134:2293:3440))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<72\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (251:251:428)(251:251:428))
          (PORT ADR4 (950:950:1540)(950:950:1540))
          (PORT ADR3 (585:585:1030)(585:585:1030))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<71\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (372:372:587)(372:372:587))
          (PORT ADR4 (950:950:1540)(950:950:1540))
          (PORT ADR3 (585:585:1030)(585:585:1030))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_71)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2123:2223:3370)(2123:2223:3370))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_70)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2127:2273:3420)(2127:2273:3420))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<70\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (368:368:677)(368:368:677))
          (PORT ADR1 (1159:1159:1814)(1159:1159:1814))
          (PORT ADR4 (561:561:926)(561:561:926))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (389:389:615)(389:389:615))
          (PORT ADR1 (1159:1159:1814)(1159:1159:1814))
          (PORT ADR4 (561:561:926)(561:561:926))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2116:2207:3354)(2116:2207:3354))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_68)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2124:2271:3418)(2124:2271:3418))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<68\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (258:258:438)(258:258:438))
          (PORT ADR4 (842:842:1396)(842:842:1396))
          (PORT ADR0 (745:745:1170)(745:745:1170))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<67\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (155:155:292)(155:155:292))
          (PORT ADR4 (842:842:1396)(842:842:1396))
          (PORT ADR0 (745:745:1170)(745:745:1170))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_67)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2117:2202:3349)(2117:2202:3349))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_96CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_95CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_94CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_93CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_96)
      (DELAY
        (ABSOLUTE
          (PORT CE (3084:3214:4949)(3084:3214:4949))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3225:3414:5079)(3225:3414:5079))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_95)
      (DELAY
        (ABSOLUTE
          (PORT CE (3090:3238:4973)(3090:3238:4973))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3231:3390:5055)(3231:3390:5055))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_94)
      (DELAY
        (ABSOLUTE
          (PORT CE (3089:3222:4957)(3089:3222:4957))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3224:3370:5035)(3224:3370:5035))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_93)
      (DELAY
        (ABSOLUTE
          (PORT CE (3083:3193:4928)(3083:3193:4928))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3221:3368:5033)(3221:3368:5033))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_56CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_52CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_55CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_51CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_54CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_50CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_53CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_49CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<56\>\/LM4550_controler_1\/IN_SHIFT\<56\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<56\>\/LM4550_controler_1\/IN_SHIFT\<56\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<56\>\/LM4550_controler_1\/IN_SHIFT\<56\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<56\>\/LM4550_controler_1\/IN_SHIFT\<56\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_56)
      (DELAY
        (ABSOLUTE
          (PORT CE (3360:3515:5435)(3360:3515:5435))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3148:3289:4974)(3148:3289:4974))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<51\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (141:141:305)(141:141:305))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_52)
      (DELAY
        (ABSOLUTE
          (PORT CE (3378:3512:5432)(3378:3512:5432))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3201:3264:4949)(3201:3264:4949))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_55)
      (DELAY
        (ABSOLUTE
          (PORT CE (3359:3514:5434)(3359:3514:5434))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3161:3303:4988)(3161:3303:4988))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<50\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (192:192:383)(192:192:383))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_51)
      (DELAY
        (ABSOLUTE
          (PORT CE (3380:3514:5434)(3380:3514:5434))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3187:3295:4980)(3187:3295:4980))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_54)
      (DELAY
        (ABSOLUTE
          (PORT CE (3362:3496:5416)(3362:3496:5416))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3193:3337:5022)(3193:3337:5022))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<49\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (123:123:306)(123:123:306))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_50)
      (DELAY
        (ABSOLUTE
          (PORT CE (3381:3515:5435)(3381:3515:5435))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3170:3272:4957)(3170:3272:4957))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_53)
      (DELAY
        (ABSOLUTE
          (PORT CE (3362:3535:5455)(3362:3535:5455))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3172:3326:5011)(3172:3326:5011))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<48\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (335:335:561)(335:335:561))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_49)
      (DELAY
        (ABSOLUTE
          (PORT CE (3381:3518:5438)(3381:3518:5438))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3161:3236:4921)(3161:3236:4921))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_164CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_163CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_162CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_161CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_164)
      (DELAY
        (ABSOLUTE
          (PORT CE (686:816:1164)(686:816:1164))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1413:1602:2337)(1413:1602:2337))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_163)
      (DELAY
        (ABSOLUTE
          (PORT CE (692:840:1188)(692:840:1188))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1419:1578:2313)(1419:1578:2313))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_162)
      (DELAY
        (ABSOLUTE
          (PORT CE (691:824:1172)(691:824:1172))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1412:1558:2293)(1412:1558:2293))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_161)
      (DELAY
        (ABSOLUTE
          (PORT CE (685:795:1143)(685:795:1143))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1409:1556:2291)(1409:1556:2291))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_168CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_167CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_166CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_165CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_168)
      (DELAY
        (ABSOLUTE
          (PORT CE (783:913:1325)(783:913:1325))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1417:1606:2336)(1417:1606:2336))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_167)
      (DELAY
        (ABSOLUTE
          (PORT CE (789:937:1349)(789:937:1349))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1423:1582:2312)(1423:1582:2312))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_166)
      (DELAY
        (ABSOLUTE
          (PORT CE (788:921:1333)(788:921:1333))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1416:1562:2292)(1416:1562:2292))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_165)
      (DELAY
        (ABSOLUTE
          (PORT CE (782:892:1304)(782:892:1304))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1413:1560:2290)(1413:1560:2290))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_68CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_76CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_67CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_75CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_66CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_74CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_65CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_73CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<68\>\/LM4550_controler_1\/IN_SHIFT\<68\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<68\>\/LM4550_controler_1\/IN_SHIFT\<68\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<68\>\/LM4550_controler_1\/IN_SHIFT\<68\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<68\>\/LM4550_controler_1\/IN_SHIFT\<68\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_68)
      (DELAY
        (ABSOLUTE
          (PORT CE (3385:3540:5465)(3385:3540:5465))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3164:3305:5008)(3164:3305:5008))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<75\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (141:141:305)(141:141:305))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_76)
      (DELAY
        (ABSOLUTE
          (PORT CE (3403:3537:5462)(3403:3537:5462))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3217:3280:4983)(3217:3280:4983))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_67)
      (DELAY
        (ABSOLUTE
          (PORT CE (3384:3539:5464)(3384:3539:5464))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3177:3319:5022)(3177:3319:5022))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<74\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (192:192:383)(192:192:383))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_75)
      (DELAY
        (ABSOLUTE
          (PORT CE (3405:3539:5464)(3405:3539:5464))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3203:3311:5014)(3203:3311:5014))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_66)
      (DELAY
        (ABSOLUTE
          (PORT CE (3387:3521:5446)(3387:3521:5446))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3209:3353:5056)(3209:3353:5056))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<73\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (123:123:306)(123:123:306))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_74)
      (DELAY
        (ABSOLUTE
          (PORT CE (3406:3540:5465)(3406:3540:5465))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3186:3288:4991)(3186:3288:4991))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_65)
      (DELAY
        (ABSOLUTE
          (PORT CE (3387:3560:5485)(3387:3560:5485))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3188:3342:5045)(3188:3342:5045))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<72\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (146:146:299)(146:146:299))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_73)
      (DELAY
        (ABSOLUTE
          (PORT CE (3406:3543:5468)(3406:3543:5468))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3177:3252:4955)(3177:3252:4955))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_64CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_60CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_63CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_59CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_62CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_58CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_61CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_57CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<64\>\/LM4550_controler_1\/IN_SHIFT\<64\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<64\>\/LM4550_controler_1\/IN_SHIFT\<64\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<64\>\/LM4550_controler_1\/IN_SHIFT\<64\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<64\>\/LM4550_controler_1\/IN_SHIFT\<64\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_64)
      (DELAY
        (ABSOLUTE
          (PORT CE (3478:3633:5622)(3478:3633:5622))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3406:3547:5345)(3406:3547:5345))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<59\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (141:141:305)(141:141:305))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_60)
      (DELAY
        (ABSOLUTE
          (PORT CE (3496:3630:5619)(3496:3630:5619))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3459:3522:5320)(3459:3522:5320))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_63)
      (DELAY
        (ABSOLUTE
          (PORT CE (3477:3632:5621)(3477:3632:5621))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3419:3561:5359)(3419:3561:5359))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<58\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (192:192:383)(192:192:383))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_59)
      (DELAY
        (ABSOLUTE
          (PORT CE (3498:3632:5621)(3498:3632:5621))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3445:3553:5351)(3445:3553:5351))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_62)
      (DELAY
        (ABSOLUTE
          (PORT CE (3480:3614:5603)(3480:3614:5603))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3451:3595:5393)(3451:3595:5393))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<57\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (123:123:306)(123:123:306))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_58)
      (DELAY
        (ABSOLUTE
          (PORT CE (3499:3633:5622)(3499:3633:5622))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3428:3530:5328)(3428:3530:5328))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_61)
      (DELAY
        (ABSOLUTE
          (PORT CE (3480:3653:5642)(3480:3653:5642))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3430:3584:5382)(3430:3584:5382))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<56\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (259:259:488)(259:259:488))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_57)
      (DELAY
        (ABSOLUTE
          (PORT CE (3499:3636:5625)(3499:3636:5625))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3419:3494:5292)(3419:3494:5292))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_108CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_112CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_107CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_111CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_106CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_110CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_105CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_109CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<108\>\/LM4550_controler_1\/IN_SHIFT\<108\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<108\>\/LM4550_controler_1\/IN_SHIFT\<108\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<108\>\/LM4550_controler_1\/IN_SHIFT\<108\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<108\>\/LM4550_controler_1\/IN_SHIFT\<108\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_108)
      (DELAY
        (ABSOLUTE
          (PORT CE (2722:2877:4375)(2722:2877:4375))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2962:3103:4679)(2962:3103:4679))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<111\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (141:141:305)(141:141:305))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_112)
      (DELAY
        (ABSOLUTE
          (PORT CE (2740:2874:4372)(2740:2874:4372))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3015:3078:4654)(3015:3078:4654))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_107)
      (DELAY
        (ABSOLUTE
          (PORT CE (2721:2876:4374)(2721:2876:4374))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2975:3117:4693)(2975:3117:4693))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<110\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (525:525:942)(525:525:942))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_111)
      (DELAY
        (ABSOLUTE
          (PORT CE (2742:2876:4374)(2742:2876:4374))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3001:3109:4685)(3001:3109:4685))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_106)
      (DELAY
        (ABSOLUTE
          (PORT CE (2724:2858:4356)(2724:2858:4356))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3007:3151:4727)(3007:3151:4727))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<109\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (123:123:306)(123:123:306))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_110)
      (DELAY
        (ABSOLUTE
          (PORT CE (2743:2877:4375)(2743:2877:4375))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2984:3086:4662)(2984:3086:4662))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_105)
      (DELAY
        (ABSOLUTE
          (PORT CE (2724:2897:4395)(2724:2897:4395))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2986:3140:4716)(2986:3140:4716))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<108\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (368:368:568)(368:368:568))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_109)
      (DELAY
        (ABSOLUTE
          (PORT CE (2743:2880:4378)(2743:2880:4378))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2975:3050:4626)(2975:3050:4626))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE rightins\<7\>\/rightins\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1598:1753:2606)(1598:1753:2606))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1264:1405:2066)(1264:1405:2066))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1597:1752:2605)(1597:1752:2605))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1277:1419:2080)(1277:1419:2080))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1600:1734:2587)(1600:1734:2587))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1309:1453:2114)(1309:1453:2114))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1600:1773:2626)(1600:1773:2626))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1288:1442:2103)(1288:1442:2103))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN131)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (369:369:671)(369:369:671))
          (PORT ADR1 (575:575:956)(575:575:956))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN141)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (303:303:520)(303:303:520))
          (PORT ADR4 (369:369:671)(369:369:671))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<158\>\/LM4550_controler_1\/OUT_SHIFT\<158\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<158\>\/LM4550_controler_1\/OUT_SHIFT\<158\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<158\>\/LM4550_controler_1\/OUT_SHIFT\<158\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<158\>\/LM4550_controler_1\/OUT_SHIFT\<158\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_158)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1545:1686:2528)(1545:1686:2528))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<158\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (254:254:471)(254:254:471))
          (PORT ADR3 (2241:2241:3400)(2241:2241:3400))
          (PORT ADR4 (916:916:1511)(916:916:1511))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<157\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (251:251:446)(251:251:446))
          (PORT ADR3 (2241:2241:3400)(2241:2241:3400))
          (PORT ADR4 (916:916:1511)(916:916:1511))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_157)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1598:1661:2503)(1598:1661:2503))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_156)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1558:1700:2542)(1558:1700:2542))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<156\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (242:242:469)(242:242:469))
          (PORT ADR2 (2311:2311:3485)(2311:2311:3485))
          (PORT ADR4 (801:801:1344)(801:801:1344))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<155\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (359:359:576)(359:359:576))
          (PORT ADR2 (2311:2311:3485)(2311:2311:3485))
          (PORT ADR4 (801:801:1344)(801:801:1344))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_155)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1584:1692:2534)(1584:1692:2534))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_154)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1590:1734:2576)(1590:1734:2576))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<154\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:480)(256:256:480))
          (PORT ADR2 (1784:1784:2772)(1784:1784:2772))
          (PORT ADR4 (924:924:1498)(924:924:1498))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<153\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (236:236:449)(236:236:449))
          (PORT ADR2 (1784:1784:2772)(1784:1784:2772))
          (PORT ADR4 (924:924:1498)(924:924:1498))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_153)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1567:1669:2511)(1567:1669:2511))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_152)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1569:1723:2565)(1569:1723:2565))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<152\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (253:253:479)(253:253:479))
          (PORT ADR1 (2376:2376:3571)(2376:2376:3571))
          (PORT ADR4 (788:788:1325)(788:788:1325))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<151\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (146:146:299)(146:146:299))
          (PORT ADR1 (2376:2376:3571)(2376:2376:3571))
          (PORT ADR4 (788:788:1325)(788:788:1325))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_151)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1558:1633:2475)(1558:1633:2475))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_48CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_84CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_47CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_83CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_46CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_82CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_45CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_81CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<48\>\/LM4550_controler_1\/IN_SHIFT\<48\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<48\>\/LM4550_controler_1\/IN_SHIFT\<48\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<48\>\/LM4550_controler_1\/IN_SHIFT\<48\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<48\>\/LM4550_controler_1\/IN_SHIFT\<48\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_48)
      (DELAY
        (ABSOLUTE
          (PORT CE (3268:3423:5272)(3268:3423:5272))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3043:3184:4805)(3043:3184:4805))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<83\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (141:141:305)(141:141:305))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_84)
      (DELAY
        (ABSOLUTE
          (PORT CE (3286:3420:5269)(3286:3420:5269))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3096:3159:4780)(3096:3159:4780))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_47)
      (DELAY
        (ABSOLUTE
          (PORT CE (3267:3422:5271)(3267:3422:5271))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3056:3198:4819)(3056:3198:4819))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<82\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (192:192:383)(192:192:383))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_83)
      (DELAY
        (ABSOLUTE
          (PORT CE (3288:3422:5271)(3288:3422:5271))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3082:3190:4811)(3082:3190:4811))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_46)
      (DELAY
        (ABSOLUTE
          (PORT CE (3270:3404:5253)(3270:3404:5253))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3088:3232:4853)(3088:3232:4853))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<81\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (123:123:306)(123:123:306))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_82)
      (DELAY
        (ABSOLUTE
          (PORT CE (3289:3423:5272)(3289:3423:5272))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3065:3167:4788)(3065:3167:4788))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_45)
      (DELAY
        (ABSOLUTE
          (PORT CE (3270:3443:5292)(3270:3443:5292))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3067:3221:4842)(3067:3221:4842))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<80\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (349:349:591)(349:349:591))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_81)
      (DELAY
        (ABSOLUTE
          (PORT CE (3289:3426:5275)(3289:3426:5275))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3056:3131:4752)(3056:3131:4752))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<169\>\/LM4550_controler_1\/FRAME_OUT\<169\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_169)
      (DELAY
        (ABSOLUTE
          (PORT CE (1075:1230:1894)(1075:1230:1894))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1354:1495:2238)(1354:1495:2238))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_168)
      (DELAY
        (ABSOLUTE
          (PORT CE (1074:1229:1893)(1074:1229:1893))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1367:1509:2252)(1367:1509:2252))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN151)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (507:507:835)(507:507:835))
          (PORT ADR4 (285:285:516)(285:285:516))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN161)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (326:326:569)(326:326:569))
          (PORT ADR2 (507:507:835)(507:507:835))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_167)
      (DELAY
        (ABSOLUTE
          (PORT CE (1077:1211:1875)(1077:1211:1875))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1399:1543:2286)(1399:1543:2286))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_166)
      (DELAY
        (ABSOLUTE
          (PORT CE (1077:1250:1914)(1077:1250:1914))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1378:1532:2275)(1378:1532:2275))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_92CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_91CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_90CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_89CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_92)
      (DELAY
        (ABSOLUTE
          (PORT CE (3249:3404:5248)(3249:3404:5248))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3132:3273:4938)(3132:3273:4938))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_91)
      (DELAY
        (ABSOLUTE
          (PORT CE (3248:3403:5247)(3248:3403:5247))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3145:3287:4952)(3145:3287:4952))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_90)
      (DELAY
        (ABSOLUTE
          (PORT CE (3251:3385:5229)(3251:3385:5229))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3177:3321:4986)(3177:3321:4986))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_89)
      (DELAY
        (ABSOLUTE
          (PORT CE (3251:3424:5268)(3251:3424:5268))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (3156:3310:4975)(3156:3310:4975))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_116CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_115CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_114CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_113CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_116)
      (DELAY
        (ABSOLUTE
          (PORT CE (2718:2848:4341)(2718:2848:4341))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2944:3133:4645)(2944:3133:4645))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_115)
      (DELAY
        (ABSOLUTE
          (PORT CE (2724:2872:4365)(2724:2872:4365))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2950:3109:4621)(2950:3109:4621))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_114)
      (DELAY
        (ABSOLUTE
          (PORT CE (2723:2856:4349)(2723:2856:4349))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2943:3089:4601)(2943:3089:4601))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_113)
      (DELAY
        (ABSOLUTE
          (PORT CE (2717:2827:4320)(2717:2827:4320))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2940:3087:4599)(2940:3087:4599))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_40CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_39CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_38CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_37CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_40)
      (DELAY
        (ABSOLUTE
          (PORT CE (3145:3275:5048)(3145:3275:5048))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3106:3295:4896)(3106:3295:4896))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_39)
      (DELAY
        (ABSOLUTE
          (PORT CE (3151:3299:5072)(3151:3299:5072))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3112:3271:4872)(3112:3271:4872))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_38)
      (DELAY
        (ABSOLUTE
          (PORT CE (3150:3283:5056)(3150:3283:5056))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3105:3251:4852)(3105:3251:4852))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_37)
      (DELAY
        (ABSOLUTE
          (PORT CE (3144:3254:5027)(3144:3254:5027))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3102:3249:4850)(3102:3249:4850))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_44CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_88CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_43CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_87CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_42CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_86CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_41CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_85CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<44\>\/LM4550_controler_1\/IN_SHIFT\<44\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<44\>\/LM4550_controler_1\/IN_SHIFT\<44\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<44\>\/LM4550_controler_1\/IN_SHIFT\<44\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<44\>\/LM4550_controler_1\/IN_SHIFT\<44\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_44)
      (DELAY
        (ABSOLUTE
          (PORT CE (3242:3372:5209)(3242:3372:5209))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3210:3399:5064)(3210:3399:5064))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<87\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (168:168:317)(168:168:317))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_88)
      (DELAY
        (ABSOLUTE
          (PORT CE (3272:3419:5256)(3272:3419:5256))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3199:3309:4974)(3199:3309:4974))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_43)
      (DELAY
        (ABSOLUTE
          (PORT CE (3248:3396:5233)(3248:3396:5233))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3216:3375:5040)(3216:3375:5040))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<86\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (176:176:332)(176:176:332))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_87)
      (DELAY
        (ABSOLUTE
          (PORT CE (3271:3417:5254)(3271:3417:5254))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3205:3305:4970)(3205:3305:4970))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_42)
      (DELAY
        (ABSOLUTE
          (PORT CE (3247:3380:5217)(3247:3380:5217))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3209:3355:5020)(3209:3355:5020))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<85\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:328)(101:101:328))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_86)
      (DELAY
        (ABSOLUTE
          (PORT CE (3271:3418:5255)(3271:3418:5255))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3198:3289:4954)(3198:3289:4954))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_41)
      (DELAY
        (ABSOLUTE
          (PORT CE (3241:3351:5188)(3241:3351:5188))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3206:3353:5018)(3206:3353:5018))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<84\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (172:172:376)(172:172:376))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_85)
      (DELAY
        (ABSOLUTE
          (PORT CE (3270:3416:5253)(3270:3416:5253))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3199:3284:4949)(3199:3284:4949))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_120CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_119CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_118CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_117CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_120)
      (DELAY
        (ABSOLUTE
          (PORT CE (2603:2733:4172)(2603:2733:4172))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2931:3120:4627)(2931:3120:4627))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_119)
      (DELAY
        (ABSOLUTE
          (PORT CE (2609:2757:4196)(2609:2757:4196))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2937:3096:4603)(2937:3096:4603))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_118)
      (DELAY
        (ABSOLUTE
          (PORT CE (2608:2741:4180)(2608:2741:4180))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2930:3076:4583)(2930:3076:4583))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_117)
      (DELAY
        (ABSOLUTE
          (PORT CE (2602:2712:4151)(2602:2712:4151))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2927:3074:4581)(2927:3074:4581))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_72CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_80CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_71CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_79CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_70CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_78CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_69CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_77CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<72\>\/LM4550_controler_1\/IN_SHIFT\<72\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<72\>\/LM4550_controler_1\/IN_SHIFT\<72\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<72\>\/LM4550_controler_1\/IN_SHIFT\<72\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<72\>\/LM4550_controler_1\/IN_SHIFT\<72\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_72)
      (DELAY
        (ABSOLUTE
          (PORT CE (3387:3517:5442)(3387:3517:5442))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3242:3431:5134)(3242:3431:5134))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<79\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (168:168:317)(168:168:317))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_80)
      (DELAY
        (ABSOLUTE
          (PORT CE (3417:3564:5489)(3417:3564:5489))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3231:3341:5044)(3231:3341:5044))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_71)
      (DELAY
        (ABSOLUTE
          (PORT CE (3393:3541:5466)(3393:3541:5466))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3248:3407:5110)(3248:3407:5110))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<78\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (176:176:332)(176:176:332))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_79)
      (DELAY
        (ABSOLUTE
          (PORT CE (3416:3562:5487)(3416:3562:5487))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3237:3337:5040)(3237:3337:5040))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_70)
      (DELAY
        (ABSOLUTE
          (PORT CE (3392:3525:5450)(3392:3525:5450))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3241:3387:5090)(3241:3387:5090))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<77\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:328)(101:101:328))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_78)
      (DELAY
        (ABSOLUTE
          (PORT CE (3416:3563:5488)(3416:3563:5488))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3230:3321:5024)(3230:3321:5024))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_69)
      (DELAY
        (ABSOLUTE
          (PORT CE (3386:3496:5421)(3386:3496:5421))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3238:3385:5088)(3238:3385:5088))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<76\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (254:254:463)(254:254:463))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_77)
      (DELAY
        (ABSOLUTE
          (PORT CE (3415:3561:5486)(3415:3561:5486))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3231:3316:5019)(3231:3316:5019))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_36CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_32CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_35CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_31CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_34CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_30CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_33CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_29CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<36\>\/LM4550_controler_1\/IN_SHIFT\<36\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<36\>\/LM4550_controler_1\/IN_SHIFT\<36\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<36\>\/LM4550_controler_1\/IN_SHIFT\<36\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<36\>\/LM4550_controler_1\/IN_SHIFT\<36\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_36)
      (DELAY
        (ABSOLUTE
          (PORT CE (3132:3262:5030)(3132:3262:5030))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3235:3424:5104)(3235:3424:5104))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<31\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (168:168:317)(168:168:317))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_32)
      (DELAY
        (ABSOLUTE
          (PORT CE (3162:3309:5077)(3162:3309:5077))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3224:3334:5014)(3224:3334:5014))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_35)
      (DELAY
        (ABSOLUTE
          (PORT CE (3138:3286:5054)(3138:3286:5054))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3241:3400:5080)(3241:3400:5080))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<30\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (176:176:332)(176:176:332))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (3161:3307:5075)(3161:3307:5075))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3230:3330:5010)(3230:3330:5010))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_34)
      (DELAY
        (ABSOLUTE
          (PORT CE (3137:3270:5038)(3137:3270:5038))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3234:3380:5060)(3234:3380:5060))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<29\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:328)(101:101:328))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (3161:3308:5076)(3161:3308:5076))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3223:3314:4994)(3223:3314:4994))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_33)
      (DELAY
        (ABSOLUTE
          (PORT CE (3131:3241:5009)(3131:3241:5009))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3231:3378:5058)(3231:3378:5058))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<28\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (168:168:348)(168:168:348))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (3160:3306:5074)(3160:3306:5074))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (3224:3309:4989)(3224:3309:4989))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_28CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_27CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_26CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_25CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (3016:3146:4817)(3016:3146:4817))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2988:3177:4709)(2988:3177:4709))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (3022:3170:4841)(3022:3170:4841))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2994:3153:4685)(2994:3153:4685))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (3021:3154:4825)(3021:3154:4825))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2987:3133:4665)(2987:3133:4665))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (3015:3125:4796)(3015:3125:4796))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2984:3131:4663)(2984:3131:4663))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<177\>\/LM4550_controler_1\/OUT_SHIFT\<177\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<177\>\/LM4550_controler_1\/OUT_SHIFT\<177\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<177\>\/LM4550_controler_1\/OUT_SHIFT\<177\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<177\>\/LM4550_controler_1\/OUT_SHIFT\<177\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_177)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1302:1491:2136)(1302:1491:2136))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<177\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR1 (2977:2977:4504)(2977:2977:4504))
          (PORT ADR4 (761:761:1290)(761:761:1290))
          (PORT ADR3 (368:368:613)(368:368:613))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<32\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (168:168:317)(168:168:317))
          (PORT ADR1 (2977:2977:4504)(2977:2977:4504))
          (PORT ADR4 (761:761:1290)(761:761:1290))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1291:1401:2046)(1291:1401:2046))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_176)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1308:1467:2112)(1308:1467:2112))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<176\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (372:372:587)(372:372:587))
          (PORT ADR1 (2980:2980:4505)(2980:2980:4505))
          (PORT ADR2 (715:715:1185)(715:715:1185))
          (PORT ADR4 (185:185:375)(185:185:375))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (216:216:463)(216:216:463))
          (PORT ADR1 (2980:2980:4505)(2980:2980:4505))
          (PORT ADR2 (715:715:1185)(715:715:1185))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1297:1397:2042)(1297:1397:2042))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_175)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1301:1447:2092)(1301:1447:2092))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<175\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR1 (3114:3114:4683)(3114:3114:4683))
          (PORT ADR3 (810:810:1408)(810:810:1408))
          (PORT ADR4 (201:201:402)(201:201:402))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (770:770:1339)(770:770:1339))
          (PORT ADR1 (3114:3114:4683)(3114:3114:4683))
          (PORT ADR3 (810:810:1408)(810:810:1408))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1290:1381:2026)(1290:1381:2026))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_174)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1298:1445:2090)(1298:1445:2090))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<174\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (336:336:644)(336:336:644))
          (PORT ADR4 (2797:2797:4265)(2797:2797:4265))
          (PORT ADR2 (860:860:1372)(860:860:1372))
          (PORT ADR0 (514:514:813)(514:514:813))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (485:485:840)(485:485:840))
          (PORT ADR4 (2797:2797:4265)(2797:2797:4265))
          (PORT ADR2 (860:860:1372)(860:860:1372))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1291:1376:2021)(1291:1376:2021))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<59\>\/LM4550_controler_1\/OUT_SHIFT\<59\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<59\>\/LM4550_controler_1\/OUT_SHIFT\<59\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<59\>\/LM4550_controler_1\/OUT_SHIFT\<59\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<59\>\/LM4550_controler_1\/OUT_SHIFT\<59\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_59)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1708:1897:2802)(1708:1897:2802))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<59\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR4 (1274:1274:2101)(1274:1274:2101))
          (PORT ADR3 (400:400:645)(400:400:645))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<52\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (168:168:317)(168:168:317))
          (PORT ADR4 (1274:1274:2101)(1274:1274:2101))
          (PORT ADR3 (400:400:645)(400:400:645))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_52)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1697:1807:2712)(1697:1807:2712))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_58)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1714:1873:2778)(1714:1873:2778))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<58\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (372:372:587)(372:372:587))
          (PORT ADR4 (1269:1269:2056)(1269:1269:2056))
          (PORT ADR1 (421:421:670)(421:421:670))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<51\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (216:216:463)(216:216:463))
          (PORT ADR4 (1269:1269:2056)(1269:1269:2056))
          (PORT ADR1 (421:421:670)(421:421:670))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_51)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1703:1803:2708)(1703:1803:2708))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_57)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1707:1853:2758)(1707:1853:2758))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<57\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR4 (1285:1285:2083)(1285:1285:2083))
          (PORT ADR3 (400:400:737)(400:400:737))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<50\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (394:394:709)(394:394:709))
          (PORT ADR4 (1285:1285:2083)(1285:1285:2083))
          (PORT ADR3 (400:400:737)(400:400:737))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_50)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1696:1787:2692)(1696:1787:2692))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_56)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1704:1851:2756)(1704:1851:2756))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<56\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (285:285:565)(285:285:565))
          (PORT ADR3 (1324:1324:2165)(1324:1324:2165))
          (PORT ADR0 (546:546:845)(546:546:845))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (629:629:1069)(629:629:1069))
          (PORT ADR3 (1324:1324:2165)(1324:1324:2165))
          (PORT ADR0 (546:546:845)(546:546:845))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1697:1782:2687)(1697:1782:2687))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<187\>\/LM4550_controler_1\/OUT_SHIFT\<187\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<187\>\/LM4550_controler_1\/OUT_SHIFT\<187\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<187\>\/LM4550_controler_1\/OUT_SHIFT\<187\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<187\>\/LM4550_controler_1\/OUT_SHIFT\<187\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_187)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1380:1569:2302)(1380:1569:2302))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<187\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR1 (2467:2467:3808)(2467:2467:3808))
          (PORT ADR3 (924:924:1527)(924:924:1527))
          (PORT ADR4 (258:258:555)(258:258:555))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<37\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (168:168:317)(168:168:317))
          (PORT ADR1 (2467:2467:3808)(2467:2467:3808))
          (PORT ADR3 (924:924:1527)(924:924:1527))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1369:1479:2212)(1369:1479:2212))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_186)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1386:1545:2278)(1386:1545:2278))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<186\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (372:372:587)(372:372:587))
          (PORT ADR2 (2230:2230:3505)(2230:2230:3505))
          (PORT ADR1 (812:812:1319)(812:812:1319))
          (PORT ADR4 (185:185:375)(185:185:375))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<36\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (216:216:463)(216:216:463))
          (PORT ADR2 (2230:2230:3505)(2230:2230:3505))
          (PORT ADR1 (812:812:1319)(812:812:1319))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1375:1475:2208)(1375:1475:2208))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_185)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1379:1525:2258)(1379:1525:2258))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<185\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR1 (2604:2604:3987)(2604:2604:3987))
          (PORT ADR3 (823:823:1459)(823:823:1459))
          (PORT ADR4 (201:201:402)(201:201:402))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<35\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (158:158:327)(158:158:327))
          (PORT ADR1 (2604:2604:3987)(2604:2604:3987))
          (PORT ADR3 (823:823:1459)(823:823:1459))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1368:1459:2192)(1368:1459:2192))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_184)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1376:1523:2256)(1376:1523:2256))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<184\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (155:155:292)(155:155:292))
          (PORT ADR3 (2905:2905:4504)(2905:2905:4504))
          (PORT ADR4 (629:629:1079)(629:629:1079))
          (PORT ADR1 (525:525:815)(525:525:815))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<181\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (254:254:463)(254:254:463))
          (PORT ADR3 (2905:2905:4504)(2905:2905:4504))
          (PORT ADR4 (629:629:1079)(629:629:1079))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_181)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1369:1454:2187)(1369:1454:2187))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<0\>\/LM4550_controler_1\/OUT_SHIFT\<0\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (225:372:372)(225:372:372))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/POSEDGE_SYNC1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (739:739:1187)(739:739:1187))
          (PORT ADR3 (2782:2782:4305)(2782:2782:4305))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/POSEDGE_SYNC_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (739:739:1187)(739:739:1187))
          (PORT ADR3 (2782:2782:4305)(2782:2782:4305))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<173\>\/LM4550_controler_1\/OUT_SHIFT\<173\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<173\>\/LM4550_controler_1\/OUT_SHIFT\<173\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<173\>\/LM4550_controler_1\/OUT_SHIFT\<173\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<173\>\/LM4550_controler_1\/OUT_SHIFT\<173\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_173)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1454:1595:2424)(1454:1595:2424))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<173\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (251:251:446)(251:251:446))
          (PORT ADR4 (2500:2500:3855)(2500:2500:3855))
          (PORT ADR2 (544:544:919)(544:544:919))
          (PORT ADR0 (443:443:764)(443:443:764))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (774:774:1301)(774:774:1301))
          (PORT ADR4 (2500:2500:3855)(2500:2500:3855))
          (PORT ADR2 (544:544:919)(544:544:919))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1507:1570:2399)(1507:1570:2399))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_172)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1467:1609:2438)(1467:1609:2438))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<172\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (337:337:674)(337:337:674))
          (PORT ADR2 (2344:2344:3651)(2344:2344:3651))
          (PORT ADR1 (666:666:1080)(666:666:1080))
          (PORT ADR4 (173:173:378)(173:173:378))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<159\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (502:502:869)(502:502:869))
          (PORT ADR2 (2344:2344:3651)(2344:2344:3651))
          (PORT ADR1 (666:666:1080)(666:666:1080))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_159)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1493:1601:2430)(1493:1601:2430))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_171)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1499:1643:2472)(1499:1643:2472))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<171\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (236:236:449)(236:236:449))
          (PORT ADR3 (2558:2558:3929)(2558:2558:3929))
          (PORT ADR2 (596:596:997)(596:596:997))
          (PORT ADR4 (183:183:381)(183:183:381))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<149\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (607:607:1044)(607:607:1044))
          (PORT ADR3 (2558:2558:3929)(2558:2558:3929))
          (PORT ADR2 (596:596:997)(596:596:997))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_149)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1476:1578:2407)(1476:1578:2407))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_170)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1478:1632:2461)(1478:1632:2461))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<170\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (518:518:844)(518:518:844))
          (PORT ADR4 (2485:2485:3820)(2485:2485:3820))
          (PORT ADR3 (534:534:911)(534:534:911))
          (PORT ADR1 (352:352:590)(352:352:590))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (341:341:611)(341:341:611))
          (PORT ADR4 (2485:2485:3820)(2485:2485:3820))
          (PORT ADR3 (534:534:911)(534:534:911))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1467:1542:2371)(1467:1542:2371))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<177\>\/LM4550_controler_1\/FRAME_OUT\<177\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_177)
      (DELAY
        (ABSOLUTE
          (PORT CE (1146:1276:1988)(1146:1276:1988))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1262:1451:2141)(1262:1451:2141))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN71)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (363:363:690)(363:363:690))
          (PORT ADR2 (278:278:502)(278:278:502))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN81)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (211:211:421)(211:211:421))
          (PORT ADR4 (363:363:690)(363:363:690))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_176)
      (DELAY
        (ABSOLUTE
          (PORT CE (1152:1300:2012)(1152:1300:2012))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1268:1427:2117)(1268:1427:2117))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_175)
      (DELAY
        (ABSOLUTE
          (PORT CE (1151:1284:1996)(1151:1284:1996))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1261:1407:2097)(1261:1407:2097))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_174)
      (DELAY
        (ABSOLUTE
          (PORT CE (1145:1255:1967)(1145:1255:1967))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1258:1405:2095)(1258:1405:2095))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (1527:1660:2447)(1527:1660:2447))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1151:1297:1861)(1151:1297:1861))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE rightins_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (1521:1631:2418)(1521:1631:2418))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1148:1295:1859)(1148:1295:1859))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/Mmux_PWR_6_o_tx_MUX_71_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (687:687:1119)(687:687:1119))
          (PORT ADR5 (325:325:614)(325:325:614))
          (PORT ADR4 (360:360:675)(360:360:675))
          (PORT ADR1 (560:560:922)(560:560:922))
          (PORT ADR3 (495:495:869)(495:495:869))
          (PORT ADR2 (2008:2008:3217)(2008:2008:3217))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_1\/tx_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_1\/tx_glue_rst)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (517:517:887)(517:517:887))
          (PORT ADR3 (1474:1474:2538)(1474:1474:2538))
          (PORT ADR4 (51:51:165)(51:51:165))
          (PORT ADR2 (428:428:803)(428:428:803))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/SYNC_REGISTER\/LM4550_controler_1\/SYNC_REGISTER_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/SYNC_REGISTER\/LM4550_controler_1\/SYNC_REGISTER_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/SYNC_REGISTER\/LM4550_controler_1\/SYNC_REGISTER_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/SYNC_REGISTER\/LM4550_controler_1\/SYNC_REGISTER_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/SYNC_REGISTER)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1990:2131:3296)(1990:2131:3296))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<31\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (136:136:314)(136:136:314))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DELAY_SYNC_REGISTER2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2003:2145:3310)(2003:2145:3310))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_xor\<31\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<30\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (350:350:617)(350:350:617))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_95\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<29\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (364:364:628)(364:364:628))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_96\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<28\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (383:383:583)(383:383:583))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_97\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_192CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_191CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_190CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_189CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_192)
      (DELAY
        (ABSOLUTE
          (PORT CE (1148:1278:1874)(1148:1278:1874))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1059:1248:1805)(1059:1248:1805))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_191)
      (DELAY
        (ABSOLUTE
          (PORT CE (1154:1302:1898)(1154:1302:1898))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1065:1224:1781)(1065:1224:1781))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_190)
      (DELAY
        (ABSOLUTE
          (PORT CE (1153:1286:1882)(1153:1286:1882))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1058:1204:1761)(1058:1204:1761))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_189)
      (DELAY
        (ABSOLUTE
          (PORT CE (1147:1257:1853)(1147:1257:1853))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1055:1202:1759)(1055:1202:1759))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/POSEDGE_SYNC_REGISTER\/LM4550_controler_1\/POSEDGE_SYNC_REGISTER_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/POSEDGE_SYNC_REGISTER1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (556:556:903)(556:556:903))
          (PORT ADR4 (198:198:405)(198:198:405))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/NEGEDGE_SYNC_REGISTER1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (556:556:903)(556:556:903))
          (PORT ADR4 (198:198:405)(198:198:405))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT\<173\>\/LM4550_controler_1\/FRAME_OUT\<173\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_173)
      (DELAY
        (ABSOLUTE
          (PORT CE (1049:1179:1827)(1049:1179:1827))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1163:1352:1978)(1163:1352:1978))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_172)
      (DELAY
        (ABSOLUTE
          (PORT CE (1055:1203:1851)(1055:1203:1851))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1169:1328:1954)(1169:1328:1954))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_171)
      (DELAY
        (ABSOLUTE
          (PORT CE (1054:1187:1835)(1054:1187:1835))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1162:1308:1934)(1162:1308:1934))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_OUT_170)
      (DELAY
        (ABSOLUTE
          (PORT CE (1048:1158:1806)(1048:1158:1806))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1159:1306:1932)(1159:1306:1932))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN171)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (341:341:600)(341:341:600))
          (PORT ADR2 (261:261:477)(261:261:477))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_RIGHT_IN181)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (212:212:459)(212:212:459))
          (PORT ADR4 (341:341:600)(341:341:600))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<254\>\/LM4550_controler_1\/DATA_TO_SEND\<254\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<254\>\/LM4550_controler_1\/DATA_TO_SEND\<254\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<254\>\/LM4550_controler_1\/DATA_TO_SEND\<254\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND\<254\>\/LM4550_controler_1\/DATA_TO_SEND\<254\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_254)
      (DELAY
        (ABSOLUTE
          (PORT CE (463:618:854)(463:618:854))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1890:2031:3114)(1890:2031:3114))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<27\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (395:395:628)(395:395:628))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_98\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count_reg\[31\]_GND_8_o_add_95_OUT_cy\<27\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<26\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (350:350:617)(350:350:617))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_99\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<25\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (364:364:628)(364:364:628))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_100\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count_reg\<24\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (383:383:583)(383:383:583))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_101\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DELAY_SYNC2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1962:2106:3124)(1962:2106:3124))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DELAY_SYNC1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1941:2095:3113)(1941:2095:3113))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_124CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_12CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_123CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_11CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_122CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_10CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_121CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_9CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<124\>\/LM4550_controler_1\/IN_SHIFT\<124\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<124\>\/LM4550_controler_1\/IN_SHIFT\<124\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<124\>\/LM4550_controler_1\/IN_SHIFT\<124\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<124\>\/LM4550_controler_1\/IN_SHIFT\<124\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_124)
      (DELAY
        (ABSOLUTE
          (PORT CE (2318:2467:3785)(2318:2467:3785))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2671:2837:4255)(2671:2837:4255))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (160:160:324)(160:160:324))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (2334:2466:3784)(2334:2466:3784))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2699:2785:4203)(2699:2785:4203))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_123)
      (DELAY
        (ABSOLUTE
          (PORT CE (2322:2471:3789)(2322:2471:3789))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2672:2829:4247)(2672:2829:4247))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (190:190:380)(190:190:380))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (2334:2466:3784)(2334:2466:3784))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2722:2846:4264)(2722:2846:4264))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_122)
      (DELAY
        (ABSOLUTE
          (PORT CE (2324:2452:3770)(2324:2452:3770))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2710:2840:4258)(2710:2840:4258))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (115:115:297)(115:115:297))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (2337:2470:3788)(2337:2470:3788))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2697:2814:4232)(2697:2814:4232))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_121)
      (DELAY
        (ABSOLUTE
          (PORT CE (2334:2507:3825)(2334:2507:3825))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2662:2823:4241)(2662:2823:4241))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (283:283:516)(283:283:516))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (2336:2472:3790)(2336:2472:3790))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2678:2758:4176)(2678:2758:4176))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/NEXTSTATE\<0\>\/LM4550_controler_1\/NEXTSTATE\<0\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/_n0291_inv2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (426:426:699)(426:426:699))
          (PORT ADR5 (182:182:364)(182:182:364))
          (PORT ADR2 (277:277:496)(277:277:496))
          (PORT ADR4 (220:220:418)(220:220:418))
          (PORT ADR3 (251:251:494)(251:251:494))
          (PORT ADR1 (413:413:685)(413:413:685))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/_n0291_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (295:295:556)(295:295:556))
          (PORT ADR2 (381:381:663)(381:381:663))
          (PORT ADR3 (351:351:628)(351:351:628))
          (PORT ADR0 (407:407:692)(407:407:692))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/_n0291_inv3)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (105:105:269)(105:105:269))
          (PORT ADR5 (359:359:686)(359:359:686))
          (PORT ADR0 (242:242:465)(242:242:465))
          (PORT ADR1 (224:224:458)(224:224:458))
          (PORT ADR4 (198:198:391)(198:198:391))
          (PORT ADR2 (517:517:853)(517:517:853))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/NEXTSTATE_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (863:1036:1363)(863:1036:1363))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2527:2688:4022)(2527:2688:4022))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_NEXTSTATE\[1\]_wide_mux_8_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (381:381:634)(381:381:634))
          (PORT ADR0 (417:417:691)(417:417:691))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_NEXTSTATE\[1\]_wide_mux_8_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (381:381:634)(381:381:634))
          (PORT ADR0 (417:417:691)(417:417:691))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/NEXTSTATE_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (865:1001:1328)(865:1001:1328))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2543:2623:3957)(2543:2623:3957))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_24CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_23CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_22CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_21CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (2438:2587:4000)(2438:2587:4000))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2893:3059:4622)(2893:3059:4622))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (2442:2591:4004)(2442:2591:4004))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2894:3051:4614)(2894:3051:4614))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (2444:2572:3985)(2444:2572:3985))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2932:3062:4625)(2932:3062:4625))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (2454:2627:4040)(2454:2627:4040))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2884:3045:4608)(2884:3045:4608))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_16CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_15CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_14CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_13CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (2417:2566:3948)(2417:2566:3948))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2678:2844:4267)(2678:2844:4267))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (2421:2570:3952)(2421:2570:3952))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2679:2836:4259)(2679:2836:4259))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (2423:2551:3933)(2423:2551:3933))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2717:2847:4270)(2717:2847:4270))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (2433:2606:3988)(2433:2606:3988))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2669:2830:4253)(2669:2830:4253))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_169)
      (DELAY
        (ABSOLUTE
          (PORT CE (1161:1291:1952)(1161:1291:1952))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1342:1531:2192)(1342:1531:2192))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_168)
      (DELAY
        (ABSOLUTE
          (PORT CE (1167:1315:1976)(1167:1315:1976))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1348:1507:2168)(1348:1507:2168))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_167)
      (DELAY
        (ABSOLUTE
          (PORT CE (1166:1299:1960)(1166:1299:1960))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1341:1487:2148)(1341:1487:2148))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/FRAME_IN_166)
      (DELAY
        (ABSOLUTE
          (PORT CE (1160:1270:1931)(1160:1270:1931))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1338:1485:2146)(1338:1485:2146))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_20CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_19CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_18CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_17CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (2431:2580:3974)(2431:2580:3974))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2783:2949:4436)(2783:2949:4436))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (2435:2584:3978)(2435:2584:3978))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2784:2941:4428)(2784:2941:4428))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (2437:2565:3959)(2437:2565:3959))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2822:2952:4439)(2822:2952:4439))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (2447:2620:4014)(2447:2620:4014))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2774:2935:4422)(2774:2935:4422))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_169)
      (DELAY
        (ABSOLUTE
          (PORT CE (950:1080:1601)(950:1080:1601))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1550:1739:2558)(1550:1739:2558))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_168)
      (DELAY
        (ABSOLUTE
          (PORT CE (956:1104:1625)(956:1104:1625))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1556:1715:2534)(1556:1715:2534))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_167)
      (DELAY
        (ABSOLUTE
          (PORT CE (955:1088:1609)(955:1088:1609))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1549:1695:2514)(1549:1695:2514))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/DATA_TO_SEND_166)
      (DELAY
        (ABSOLUTE
          (PORT CE (949:1059:1580)(949:1059:1580))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1546:1693:2512)(1546:1693:2512))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<150\>\/LM4550_controler_1\/OUT_SHIFT\<150\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<150\>\/LM4550_controler_1\/OUT_SHIFT\<150\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<150\>\/LM4550_controler_1\/OUT_SHIFT\<150\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<150\>\/LM4550_controler_1\/OUT_SHIFT\<150\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_150)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1623:1812:2654)(1623:1812:2654))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<150\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (323:323:665)(323:323:665))
          (PORT ADR2 (2309:2309:3487)(2309:2309:3487))
          (PORT ADR1 (1106:1106:1733)(1106:1106:1733))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (489:489:806)(489:489:806))
          (PORT ADR2 (2309:2309:3487)(2309:2309:3487))
          (PORT ADR1 (1106:1106:1733)(1106:1106:1733))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1612:1722:2564)(1612:1722:2564))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_148)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1629:1788:2630)(1629:1788:2630))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<148\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (251:251:428)(251:251:428))
          (PORT ADR3 (2228:2228:3466)(2228:2228:3466))
          (PORT ADR4 (905:905:1471)(905:905:1471))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<147\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (372:372:587)(372:372:587))
          (PORT ADR3 (2228:2228:3466)(2228:2228:3466))
          (PORT ADR4 (905:905:1471)(905:905:1471))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_147)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1618:1718:2560)(1618:1718:2560))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_146)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1622:1768:2610)(1622:1768:2610))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<146\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (256:256:439)(256:256:439))
          (PORT ADR2 (1779:1779:2746)(1779:1779:2746))
          (PORT ADR4 (808:808:1347)(808:808:1347))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<145\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR2 (1779:1779:2746)(1779:1779:2746))
          (PORT ADR4 (808:808:1347)(808:808:1347))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_145)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1611:1702:2544)(1611:1702:2544))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_144)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1619:1766:2608)(1619:1766:2608))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<144\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (258:258:438)(258:258:438))
          (PORT ADR2 (1779:1779:2738)(1779:1779:2738))
          (PORT ADR4 (926:926:1494)(926:926:1494))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<143\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (452:452:778)(452:452:778))
          (PORT ADR2 (1779:1779:2738)(1779:1779:2738))
          (PORT ADR4 (926:926:1494)(926:926:1494))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_143)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1612:1697:2539)(1612:1697:2539))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_128CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_127CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_126CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_125CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_128)
      (DELAY
        (ABSOLUTE
          (PORT CE (2286:2416:3722)(2286:2416:3722))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2600:2789:4143)(2600:2789:4143))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_127)
      (DELAY
        (ABSOLUTE
          (PORT CE (2292:2440:3746)(2292:2440:3746))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2606:2765:4119)(2606:2765:4119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_126)
      (DELAY
        (ABSOLUTE
          (PORT CE (2291:2424:3730)(2291:2424:3730))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2599:2745:4099)(2599:2745:4099))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_125)
      (DELAY
        (ABSOLUTE
          (PORT CE (2285:2395:3701)(2285:2395:3701))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2596:2743:4097)(2596:2743:4097))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_132CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_131CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_130CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_129CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_132)
      (DELAY
        (ABSOLUTE
          (PORT CE (2190:2320:3562)(2190:2320:3562))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2690:2879:4284)(2690:2879:4284))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_131)
      (DELAY
        (ABSOLUTE
          (PORT CE (2196:2344:3586)(2196:2344:3586))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2696:2855:4260)(2696:2855:4260))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_130)
      (DELAY
        (ABSOLUTE
          (PORT CE (2195:2328:3570)(2195:2328:3570))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2689:2835:4240)(2689:2835:4240))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_129)
      (DELAY
        (ABSOLUTE
          (PORT CE (2189:2299:3541)(2189:2299:3541))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2686:2833:4238)(2686:2833:4238))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_136CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_135CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_134CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_133CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_136)
      (DELAY
        (ABSOLUTE
          (PORT CE (2051:2181:3347)(2051:2181:3347))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2563:2752:4081)(2563:2752:4081))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_135)
      (DELAY
        (ABSOLUTE
          (PORT CE (2057:2205:3371)(2057:2205:3371))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2569:2728:4057)(2569:2728:4057))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_134)
      (DELAY
        (ABSOLUTE
          (PORT CE (2056:2189:3355)(2056:2189:3355))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2562:2708:4037)(2562:2708:4037))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_133)
      (DELAY
        (ABSOLUTE
          (PORT CE (2050:2160:3326)(2050:2160:3326))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2559:2706:4035)(2559:2706:4035))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\[31\]_GND_8_o_equal_14_o\<31\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (357:357:669)(357:357:669))
          (PORT ADR2 (408:408:697)(408:408:697))
          (PORT ADR1 (374:374:629)(374:374:629))
          (PORT ADR5 (154:154:339)(154:154:339))
          (PORT ADR0 (362:362:630)(362:362:630))
          (PORT ADR4 (184:184:379)(184:184:379))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\[31\]_GND_8_o_equal_14_o\<31\>12)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (245:245:544)(245:245:544))
          (PORT ADR5 (157:157:339)(157:157:339))
          (PORT ADR1 (371:371:633)(371:371:633))
          (PORT ADR2 (267:267:491)(267:267:491))
          (PORT ADR0 (368:368:615)(368:368:615))
          (PORT ADR4 (179:179:383)(179:179:383))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<89\>\/LM4550_controler_1\/OUT_SHIFT\<89\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<89\>\/LM4550_controler_1\/OUT_SHIFT\<89\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<89\>\/LM4550_controler_1\/OUT_SHIFT\<89\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<89\>\/LM4550_controler_1\/OUT_SHIFT\<89\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_89)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2123:2312:3393)(2123:2312:3393))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<89\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR4 (1034:1034:1657)(1034:1034:1657))
          (PORT ADR3 (1073:1073:1631)(1073:1073:1631))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<79\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (252:252:427)(252:252:427))
          (PORT ADR4 (1034:1034:1657)(1034:1034:1657))
          (PORT ADR3 (1073:1073:1631)(1073:1073:1631))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_79)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2112:2222:3303)(2112:2222:3303))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_88)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2129:2288:3369)(2129:2288:3369))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<88\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (251:251:428)(251:251:428))
          (PORT ADR4 (1029:1029:1612)(1029:1029:1612))
          (PORT ADR3 (1059:1059:1691)(1059:1059:1691))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<87\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (372:372:587)(372:372:587))
          (PORT ADR4 (1029:1029:1612)(1029:1029:1612))
          (PORT ADR3 (1059:1059:1691)(1059:1059:1691))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_87)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2118:2218:3299)(2118:2218:3299))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_86)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2122:2268:3349)(2122:2268:3349))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<86\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (256:256:439)(256:256:439))
          (PORT ADR3 (1083:1083:1775)(1083:1083:1775))
          (PORT ADR4 (1035:1035:1587)(1035:1035:1587))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<85\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR3 (1083:1083:1775)(1083:1083:1775))
          (PORT ADR4 (1035:1035:1587)(1035:1035:1587))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_85)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2111:2202:3283)(2111:2202:3283))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_84)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2119:2266:3347)(2119:2266:3347))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<84\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (258:258:438)(258:258:438))
          (PORT ADR4 (921:921:1468)(921:921:1468))
          (PORT ADR0 (1219:1219:1831)(1219:1219:1831))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<83\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (155:155:292)(155:155:292))
          (PORT ADR4 (921:921:1468)(921:921:1468))
          (PORT ADR0 (1219:1219:1831)(1219:1219:1831))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_83)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2112:2197:3278)(2112:2197:3278))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<82\>\/LM4550_controler_1\/OUT_SHIFT\<82\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<82\>\/LM4550_controler_1\/OUT_SHIFT\<82\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<82\>\/LM4550_controler_1\/OUT_SHIFT\<82\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<82\>\/LM4550_controler_1\/OUT_SHIFT\<82\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_82)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2092:2258:3339)(2092:2258:3339))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<82\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (277:277:510)(277:277:510))
          (PORT ADR4 (1052:1052:1643)(1052:1052:1643))
          (PORT ADR3 (1073:1073:1663)(1073:1073:1663))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<81\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (267:267:463)(267:267:463))
          (PORT ADR4 (1052:1052:1643)(1052:1052:1643))
          (PORT ADR3 (1073:1073:1663)(1073:1073:1663))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_81)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2120:2206:3287)(2120:2206:3287))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_80)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2093:2250:3331)(2093:2250:3331))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<80\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (337:337:679)(337:337:679))
          (PORT ADR4 (1036:1036:1633)(1036:1036:1633))
          (PORT ADR3 (1106:1106:1663)(1106:1106:1663))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (653:653:997)(653:653:997))
          (PORT ADR4 (1036:1036:1633)(1036:1036:1633))
          (PORT ADR3 (1106:1106:1663)(1106:1106:1663))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2143:2267:3348)(2143:2267:3348))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_78)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2131:2261:3342)(2131:2261:3342))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<78\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (252:252:493)(252:252:493))
          (PORT ADR3 (1090:1090:1717)(1090:1090:1717))
          (PORT ADR4 (1026:1026:1582)(1026:1026:1582))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<77\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (225:225:453)(225:225:453))
          (PORT ADR3 (1090:1090:1717)(1090:1090:1717))
          (PORT ADR4 (1026:1026:1582)(1026:1026:1582))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_77)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2118:2235:3316)(2118:2235:3316))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_76)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2083:2244:3325)(2083:2244:3325))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<76\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (268:268:502)(268:268:502))
          (PORT ADR1 (1090:1090:1710)(1090:1090:1710))
          (PORT ADR4 (1037:1037:1618)(1037:1037:1618))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<75\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (526:526:883)(526:526:883))
          (PORT ADR1 (1090:1090:1710)(1090:1090:1710))
          (PORT ADR4 (1037:1037:1618)(1037:1037:1618))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_75)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2099:2179:3260)(2099:2179:3260))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/STATE_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2571:2701:4030)(2571:2701:4030))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/STATE_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2523:2684:4013)(2523:2684:4013))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/_n0291_inv111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (271:271:519)(271:271:519))
          (PORT ADR2 (301:301:514)(301:301:514))
          (PORT ADR4 (218:218:414)(218:218:414))
          (PORT ADR0 (397:397:658)(397:397:658))
          (PORT ADR5 (162:162:340)(162:162:340))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<169\>\/LM4550_controler_1\/OUT_SHIFT\<169\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<169\>\/LM4550_controler_1\/OUT_SHIFT\<169\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<169\>\/LM4550_controler_1\/OUT_SHIFT\<169\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<169\>\/LM4550_controler_1\/OUT_SHIFT\<169\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_169)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1823:1989:2892)(1823:1989:2892))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<169\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (267:267:463)(267:267:463))
          (PORT ADR3 (1659:1659:2633)(1659:1659:2633))
          (PORT ADR4 (1252:1252:1970)(1252:1252:1970))
          (PORT ADR2 (659:659:1057)(659:659:1057))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<139\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (274:274:483)(274:274:483))
          (PORT ADR3 (1659:1659:2633)(1659:1659:2633))
          (PORT ADR4 (1252:1252:1970)(1252:1252:1970))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_139)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1851:1937:2840)(1851:1937:2840))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_168)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1824:1981:2884)(1824:1981:2884))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<168\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (370:370:587)(370:370:587))
          (PORT ADR2 (1722:1722:2672)(1722:1722:2672))
          (PORT ADR4 (1236:1236:1960)(1236:1236:1960))
          (PORT ADR0 (744:744:1204)(744:744:1204))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<129\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (244:244:453)(244:244:453))
          (PORT ADR2 (1722:1722:2672)(1722:1722:2672))
          (PORT ADR4 (1236:1236:1960)(1236:1236:1960))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_129)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1874:1998:2901)(1874:1998:2901))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_167)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1862:1992:2895)(1862:1992:2895))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<167\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (225:225:453)(225:225:453))
          (PORT ADR3 (1843:1843:2879)(1843:1843:2879))
          (PORT ADR0 (1586:1586:2483)(1586:1586:2483))
          (PORT ADR4 (458:458:774)(458:458:774))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<119\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (400:400:736)(400:400:736))
          (PORT ADR3 (1843:1843:2879)(1843:1843:2879))
          (PORT ADR0 (1586:1586:2483)(1586:1586:2483))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_119)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1849:1966:2869)(1849:1966:2869))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_166)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1814:1975:2878)(1814:1975:2878))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<166\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (671:671:1033)(671:671:1033))
          (PORT ADR4 (1800:1800:2832)(1800:1800:2832))
          (PORT ADR0 (1443:1443:2249)(1443:1443:2249))
          (PORT ADR2 (637:637:1046)(637:637:1046))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<109\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (326:326:651)(326:326:651))
          (PORT ADR4 (1800:1800:2832)(1800:1800:2832))
          (PORT ADR0 (1443:1443:2249)(1443:1443:2249))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_109)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1830:1910:2813)(1830:1910:2813))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<142\>\/LM4550_controler_1\/OUT_SHIFT\<142\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<142\>\/LM4550_controler_1\/OUT_SHIFT\<142\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<142\>\/LM4550_controler_1\/OUT_SHIFT\<142\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<142\>\/LM4550_controler_1\/OUT_SHIFT\<142\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_142)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1854:2043:2946)(1854:2043:2946))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<142\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (248:248:427)(248:248:427))
          (PORT ADR2 (1726:1726:2682)(1726:1726:2682))
          (PORT ADR4 (1234:1234:1984)(1234:1234:1984))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<141\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR2 (1726:1726:2682)(1726:1726:2682))
          (PORT ADR4 (1234:1234:1984)(1234:1234:1984))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_141)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1843:1953:2856)(1843:1953:2856))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_140)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1860:2019:2922)(1860:2019:2922))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<140\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (375:375:614)(375:375:614))
          (PORT ADR3 (1645:1645:2661)(1645:1645:2661))
          (PORT ADR4 (1229:1229:1939)(1229:1229:1939))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (246:246:476)(246:246:476))
          (PORT ADR3 (1645:1645:2661)(1645:1645:2661))
          (PORT ADR4 (1229:1229:1939)(1229:1229:1939))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1849:1949:2852)(1849:1949:2852))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_138)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1853:1999:2902)(1853:1999:2902))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<138\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (256:256:439)(256:256:439))
          (PORT ADR4 (1798:1798:2801)(1798:1798:2801))
          (PORT ADR3 (1283:1283:2102)(1283:1283:2102))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<137\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR4 (1798:1798:2801)(1798:1798:2801))
          (PORT ADR3 (1283:1283:2102)(1283:1283:2102))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_137)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1842:1933:2836)(1842:1933:2836))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_136)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1850:1997:2900)(1850:1997:2900))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<136\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (258:258:438)(258:258:438))
          (PORT ADR3 (1837:1837:2883)(1837:1837:2883))
          (PORT ADR2 (1492:1492:2309)(1492:1492:2309))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<135\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (486:486:788)(486:486:788))
          (PORT ADR3 (1837:1837:2883)(1837:1837:2883))
          (PORT ADR2 (1492:1492:2309)(1492:1492:2309))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_135)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1843:1928:2831)(1843:1928:2831))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_144CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_143CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_142CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_141CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_144)
      (DELAY
        (ABSOLUTE
          (PORT CE (1580:1735:2621)(1580:1735:2621))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2575:2716:4088)(2575:2716:4088))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_143)
      (DELAY
        (ABSOLUTE
          (PORT CE (1579:1734:2620)(1579:1734:2620))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2588:2730:4102)(2588:2730:4102))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_142)
      (DELAY
        (ABSOLUTE
          (PORT CE (1582:1716:2602)(1582:1716:2602))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2620:2764:4136)(2620:2764:4136))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_141)
      (DELAY
        (ABSOLUTE
          (PORT CE (1582:1755:2641)(1582:1755:2641))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2599:2753:4125)(2599:2753:4125))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<96\>\/LM4550_controler_1\/OUT_SHIFT\<96\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<96\>\/LM4550_controler_1\/OUT_SHIFT\<96\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<96\>\/LM4550_controler_1\/OUT_SHIFT\<96\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<96\>\/LM4550_controler_1\/OUT_SHIFT\<96\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_96)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2153:2294:3466)(2153:2294:3466))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<96\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (254:254:471)(254:254:471))
          (PORT ADR3 (1111:1111:1744)(1111:1111:1744))
          (PORT ADR4 (1269:1269:1997)(1269:1269:1997))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<95\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (251:251:446)(251:251:446))
          (PORT ADR3 (1111:1111:1744)(1111:1111:1744))
          (PORT ADR4 (1269:1269:1997)(1269:1269:1997))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_95)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2206:2269:3441)(2206:2269:3441))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_94)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2166:2308:3480)(2166:2308:3480))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<94\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (242:242:469)(242:242:469))
          (PORT ADR3 (1119:1119:1861)(1119:1119:1861))
          (PORT ADR4 (1267:1267:1981)(1267:1267:1981))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<93\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (359:359:576)(359:359:576))
          (PORT ADR3 (1119:1119:1861)(1119:1119:1861))
          (PORT ADR4 (1267:1267:1981)(1267:1267:1981))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_93)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2192:2300:3472)(2192:2300:3472))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_92)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2198:2342:3514)(2198:2342:3514))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<92\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:480)(256:256:480))
          (PORT ADR4 (1077:1077:1706)(1077:1077:1706))
          (PORT ADR3 (1327:1327:2071)(1327:1327:2071))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<91\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (236:236:449)(236:236:449))
          (PORT ADR4 (1077:1077:1706)(1077:1077:1706))
          (PORT ADR3 (1327:1327:2071)(1327:1327:2071))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_91)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2175:2277:3449)(2175:2277:3449))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_90)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2177:2331:3503)(2177:2331:3503))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<90\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (232:232:450)(232:232:450))
          (PORT ADR1 (1246:1246:1915)(1246:1246:1915))
          (PORT ADR0 (1457:1457:2244)(1457:1457:2244))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (253:253:543)(253:253:543))
          (PORT ADR1 (1246:1246:1915)(1246:1246:1915))
          (PORT ADR0 (1457:1457:2244)(1457:1457:2244))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2166:2241:3413)(2166:2241:3413))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_4CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_3CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_2CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_1CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<4\>\/LM4550_controler_1\/IN_SHIFT\<4\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<4\>\/LM4550_controler_1\/IN_SHIFT\<4\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<4\>\/LM4550_controler_1\/IN_SHIFT\<4\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT\<4\>\/LM4550_controler_1\/IN_SHIFT\<4\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (2054:2209:3375)(2054:2209:3375))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2631:2772:4192)(2631:2772:4192))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (233:233:423)(233:233:423))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_146\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (2053:2208:3374)(2053:2208:3374))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2644:2786:4206)(2644:2786:4206))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE LM4550_controler_1\/Madd_count\[31\]_GND_8_o_add_14_OUT_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (301:301:510)(301:301:510))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_147\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (2056:2190:3356)(2056:2190:3356))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2676:2820:4240)(2676:2820:4240))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (220:220:447)(220:220:447))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_148\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (2056:2229:3395)(2056:2229:3395))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2655:2809:4229)(2655:2809:4229))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (500:500:764)(500:500:764))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/SEND_VALID_REG\<6\>_149\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_8CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_7CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_6CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_5CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (2189:2319:3561)(2189:2319:3561))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2712:2901:4334)(2712:2901:4334))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (2195:2343:3585)(2195:2343:3585))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2718:2877:4310)(2718:2877:4310))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (2194:2327:3569)(2194:2327:3569))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2711:2857:4290)(2711:2857:4290))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (2188:2298:3540)(2188:2298:3540))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2708:2855:4288)(2708:2855:4288))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<6\>\/LM4550_controler_1\/count\<6\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<6\>\/LM4550_controler_1\/count\<6\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<6\>\/LM4550_controler_1\/count\<6\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<6\>\/LM4550_controler_1\/count\<6\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (634:764:1063)(634:764:1063))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2617:2806:4157)(2617:2806:4157))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT291)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (388:388:657)(388:388:657))
          (PORT ADR2 (608:608:946)(608:608:946))
          (PORT ADR3 (408:408:694)(408:408:694))
          (PORT ADR1 (777:777:1239)(777:777:1239))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT281)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (325:325:682)(325:325:682))
          (PORT ADR2 (608:608:946)(608:608:946))
          (PORT ADR3 (408:408:694)(408:408:694))
          (PORT ADR1 (777:777:1239)(777:777:1239))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (664:811:1110)(664:811:1110))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2606:2716:4067)(2606:2716:4067))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (640:788:1087)(640:788:1087))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2623:2782:4133)(2623:2782:4133))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT271)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (244:244:479)(244:244:479))
          (PORT ADR0 (571:571:1113)(571:571:1113))
          (PORT ADR4 (354:354:623)(354:354:623))
          (PORT ADR1 (361:361:604)(361:361:604))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT261)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (191:191:484)(191:191:484))
          (PORT ADR0 (571:571:1113)(571:571:1113))
          (PORT ADR4 (354:354:623)(354:354:623))
          (PORT ADR1 (361:361:604)(361:361:604))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (663:809:1108)(663:809:1108))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2612:2712:4063)(2612:2712:4063))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (639:772:1071)(639:772:1071))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2616:2762:4113)(2616:2762:4113))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT231)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (357:357:609)(357:357:609))
          (PORT ADR1 (546:546:880)(546:546:880))
          (PORT ADR4 (370:370:650)(370:370:650))
          (PORT ADR3 (501:501:973)(501:501:973))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT221)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (417:417:757)(417:417:757))
          (PORT ADR1 (546:546:880)(546:546:880))
          (PORT ADR4 (370:370:650)(370:370:650))
          (PORT ADR3 (501:501:973)(501:501:973))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (663:810:1109)(663:810:1109))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2605:2696:4047)(2605:2696:4047))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (633:743:1042)(633:743:1042))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2613:2760:4111)(2613:2760:4111))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (362:362:626)(362:362:626))
          (PORT ADR3 (392:392:715)(392:392:715))
          (PORT ADR0 (554:554:894)(554:554:894))
          (PORT ADR2 (551:551:937)(551:551:937))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT321)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (172:172:376)(172:172:376))
          (PORT ADR3 (392:392:715)(392:392:715))
          (PORT ADR0 (554:554:894)(554:554:894))
          (PORT ADR2 (551:551:937)(551:551:937))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (662:808:1107)(662:808:1107))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2606:2691:4042)(2606:2691:4042))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_160CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_159CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_158CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_157CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_160)
      (DELAY
        (ABSOLUTE
          (PORT CE (830:985:1361)(830:985:1361))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2055:2196:3299)(2055:2196:3299))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_159)
      (DELAY
        (ABSOLUTE
          (PORT CE (829:984:1360)(829:984:1360))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2068:2210:3313)(2068:2210:3313))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_158)
      (DELAY
        (ABSOLUTE
          (PORT CE (832:966:1342)(832:966:1342))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2100:2244:3347)(2100:2244:3347))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_157)
      (DELAY
        (ABSOLUTE
          (PORT CE (832:1005:1381)(832:1005:1381))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2079:2233:3336)(2079:2233:3336))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_156CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_155CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_154CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_153CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_156)
      (DELAY
        (ABSOLUTE
          (PORT CE (1080:1235:1751)(1080:1235:1751))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2057:2198:3301)(2057:2198:3301))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_155)
      (DELAY
        (ABSOLUTE
          (PORT CE (1079:1234:1750)(1079:1234:1750))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2070:2212:3315)(2070:2212:3315))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_154)
      (DELAY
        (ABSOLUTE
          (PORT CE (1082:1216:1732)(1082:1216:1732))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2102:2246:3349)(2102:2246:3349))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_153)
      (DELAY
        (ABSOLUTE
          (PORT CE (1082:1255:1771)(1082:1255:1771))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2081:2235:3338)(2081:2235:3338))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<110\>\/LM4550_controler_1\/OUT_SHIFT\<110\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<110\>\/LM4550_controler_1\/OUT_SHIFT\<110\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<110\>\/LM4550_controler_1\/OUT_SHIFT\<110\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<110\>\/LM4550_controler_1\/OUT_SHIFT\<110\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_110)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2028:2169:3267)(2028:2169:3267))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<110\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (306:306:646)(306:306:646))
          (PORT ADR3 (1549:1549:2398)(1549:1549:2398))
          (PORT ADR1 (1469:1469:2265)(1469:1469:2265))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (371:371:655)(371:371:655))
          (PORT ADR3 (1549:1549:2398)(1549:1549:2398))
          (PORT ADR1 (1469:1469:2265)(1469:1469:2265))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2081:2144:3242)(2081:2144:3242))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_108)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2041:2183:3281)(2041:2183:3281))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<108\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (242:242:469)(242:242:469))
          (PORT ADR3 (1557:1557:2515)(1557:1557:2515))
          (PORT ADR4 (1278:1278:2008)(1278:1278:2008))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<107\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (359:359:576)(359:359:576))
          (PORT ADR3 (1557:1557:2515)(1557:1557:2515))
          (PORT ADR4 (1278:1278:2008)(1278:1278:2008))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_107)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2067:2175:3273)(2067:2175:3273))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_106)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2073:2217:3315)(2073:2217:3315))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<106\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:480)(256:256:480))
          (PORT ADR4 (1515:1515:2360)(1515:1515:2360))
          (PORT ADR3 (1338:1338:2098)(1338:1338:2098))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<105\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (236:236:449)(236:236:449))
          (PORT ADR4 (1515:1515:2360)(1515:1515:2360))
          (PORT ADR3 (1338:1338:2098)(1338:1338:2098))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_105)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2050:2152:3250)(2050:2152:3250))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_104)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2052:2206:3304)(2052:2206:3304))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<104\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (253:253:479)(253:253:479))
          (PORT ADR1 (1684:1684:2569)(1684:1684:2569))
          (PORT ADR3 (1316:1316:2059)(1316:1316:2059))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<103\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (383:383:676)(383:383:676))
          (PORT ADR1 (1684:1684:2569)(1684:1684:2569))
          (PORT ADR3 (1316:1316:2059)(1316:1316:2059))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_103)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2041:2116:3214)(2041:2116:3214))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<126\>\/LM4550_controler_1\/OUT_SHIFT\<126\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<126\>\/LM4550_controler_1\/OUT_SHIFT\<126\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<126\>\/LM4550_controler_1\/OUT_SHIFT\<126\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<126\>\/LM4550_controler_1\/OUT_SHIFT\<126\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_126)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1960:2101:3075)(1960:2101:3075))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<126\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (254:254:471)(254:254:471))
          (PORT ADR3 (1701:1701:2626)(1701:1701:2626))
          (PORT ADR4 (1286:1286:2030)(1286:1286:2030))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<125\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (251:251:446)(251:251:446))
          (PORT ADR3 (1701:1701:2626)(1701:1701:2626))
          (PORT ADR4 (1286:1286:2030)(1286:1286:2030))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_125)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2013:2076:3050)(2013:2076:3050))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_124)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1973:2115:3089)(1973:2115:3089))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<124\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (242:242:469)(242:242:469))
          (PORT ADR3 (1709:1709:2743)(1709:1709:2743))
          (PORT ADR4 (1284:1284:2014)(1284:1284:2014))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<123\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (495:495:853)(495:495:853))
          (PORT ADR3 (1709:1709:2743)(1709:1709:2743))
          (PORT ADR4 (1284:1284:2014)(1284:1284:2014))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_123)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1999:2107:3081)(1999:2107:3081))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_122)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2005:2149:3123)(2005:2149:3123))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<122\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:480)(256:256:480))
          (PORT ADR4 (1667:1667:2588)(1667:1667:2588))
          (PORT ADR3 (1344:1344:2104)(1344:1344:2104))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<121\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (236:236:449)(236:236:449))
          (PORT ADR4 (1667:1667:2588)(1667:1667:2588))
          (PORT ADR3 (1344:1344:2104)(1344:1344:2104))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_121)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1982:2084:3058)(1982:2084:3058))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_120)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1984:2138:3112)(1984:2138:3112))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<120\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (360:360:665)(360:360:665))
          (PORT ADR1 (1836:1836:2797)(1836:1836:2797))
          (PORT ADR4 (1271:1271:1995)(1271:1271:1995))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (294:294:588)(294:294:588))
          (PORT ADR1 (1836:1836:2797)(1836:1836:2797))
          (PORT ADR4 (1271:1271:1995)(1271:1271:1995))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1973:2048:3022)(1973:2048:3022))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/SYNC_1\/LM4550_controler_1\/SYNC_1_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/SYNC_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (471:604:903)(471:604:903))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2708:2854:4274)(2708:2854:4274))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_SYNC_Mux_17_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (305:305:529)(305:305:529))
          (PORT ADR0 (422:422:662)(422:422:662))
          (PORT ADR4 (354:354:664)(354:354:664))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/_n0298_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (305:305:529)(305:305:529))
          (PORT ADR0 (422:422:662)(422:422:662))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\[31\]_GND_8_o_equal_14_o\<31\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (333:333:551)(333:333:551))
          (PORT ADR5 (161:161:343)(161:161:343))
          (PORT ADR2 (261:261:483)(261:261:483))
          (PORT ADR0 (358:358:607)(358:358:607))
          (PORT ADR3 (341:341:655)(341:341:655))
          (PORT ADR1 (369:369:613)(369:369:613))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_140CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_139CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_138CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_137CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_140)
      (DELAY
        (ABSOLUTE
          (PORT CE (1803:1933:2959)(1803:1933:2959))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2461:2650:3912)(2461:2650:3912))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\[31\]_GND_8_o_equal_14_o\<31\>13)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (202:202:401)(202:202:401))
          (PORT ADR5 (332:332:656)(332:332:656))
          (PORT ADR0 (487:487:796)(487:487:796))
          (PORT ADR4 (153:153:375)(153:153:375))
          (PORT ADR2 (274:274:483)(274:274:483))
          (PORT ADR1 (352:352:595)(352:352:595))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_139)
      (DELAY
        (ABSOLUTE
          (PORT CE (1809:1957:2983)(1809:1957:2983))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2467:2626:3888)(2467:2626:3888))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_138)
      (DELAY
        (ABSOLUTE
          (PORT CE (1808:1941:2967)(1808:1941:2967))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2460:2606:3868)(2460:2606:3868))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\[31\]_GND_8_o_equal_14_o\<31\>14)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (426:426:696)(426:426:696))
          (PORT ADR1 (362:362:605)(362:362:605))
          (PORT ADR3 (357:357:736)(357:357:736))
          (PORT ADR2 (256:256:465)(256:256:465))
          (PORT ADR4 (166:166:359)(166:166:359))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_137)
      (DELAY
        (ABSOLUTE
          (PORT CE (1802:1912:2938)(1802:1912:2938))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2457:2604:3866)(2457:2604:3866))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/count\[31\]_GND_8_o_equal_14_o\<31\>15)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (504:504:858)(504:504:858))
          (PORT ADR4 (199:199:397)(199:199:397))
          (PORT ADR2 (148:148:291)(148:148:291))
          (PORT ADR3 (228:228:440)(228:228:440))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<31\>\/LM4550_controler_1\/count\<31\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<31\>\/LM4550_controler_1\/count\<31\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<31\>\/LM4550_controler_1\/count\<31\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<31\>\/LM4550_controler_1\/count\<31\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (761:891:1277)(761:891:1277))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2764:2953:4401)(2764:2953:4401))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT251)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (352:352:615)(352:352:615))
          (PORT ADR4 (451:451:824)(451:451:824))
          (PORT ADR0 (787:787:1251)(787:787:1251))
          (PORT ADR2 (455:455:758)(455:455:758))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT241)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (205:205:424)(205:205:424))
          (PORT ADR4 (451:451:824)(451:451:824))
          (PORT ADR0 (787:787:1251)(787:787:1251))
          (PORT ADR2 (455:455:758)(455:455:758))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (791:938:1324)(791:938:1324))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2753:2863:4311)(2753:2863:4311))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (767:915:1301)(767:915:1301))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2770:2929:4377)(2770:2929:4377))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT211)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (484:484:783)(484:484:783))
          (PORT ADR4 (446:446:779)(446:446:779))
          (PORT ADR3 (493:493:917)(493:493:917))
          (PORT ADR2 (427:427:732)(427:427:732))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT201)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (343:343:608)(343:343:608))
          (PORT ADR4 (446:446:779)(446:446:779))
          (PORT ADR3 (493:493:917)(493:493:917))
          (PORT ADR2 (427:427:732)(427:427:732))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (790:936:1322)(790:936:1322))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2759:2859:4307)(2759:2859:4307))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (766:899:1285)(766:899:1285))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2763:2909:4357)(2763:2909:4357))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT191)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (260:260:448)(260:260:448))
          (PORT ADR4 (462:462:806)(462:462:806))
          (PORT ADR1 (791:791:1227)(791:791:1227))
          (PORT ADR3 (470:470:903)(470:470:903))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT181)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (158:158:327)(158:158:327))
          (PORT ADR4 (462:462:806)(462:462:806))
          (PORT ADR1 (791:791:1227)(791:791:1227))
          (PORT ADR3 (470:470:903)(470:470:903))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (790:937:1323)(790:937:1323))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2752:2843:4291)(2752:2843:4291))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (760:870:1256)(760:870:1256))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2760:2907:4355)(2760:2907:4355))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT171)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (109:109:301)(109:109:301))
          (PORT ADR1 (657:657:1052)(657:657:1052))
          (PORT ADR4 (474:474:809)(474:474:809))
          (PORT ADR2 (520:520:867)(520:520:867))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (351:351:624)(351:351:624))
          (PORT ADR1 (657:657:1052)(657:657:1052))
          (PORT ADR4 (474:474:809)(474:474:809))
          (PORT ADR2 (520:520:867)(520:520:867))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (789:935:1321)(789:935:1321))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2753:2838:4286)(2753:2838:4286))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<15\>\/LM4550_controler_1\/count\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<15\>\/LM4550_controler_1\/count\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<15\>\/LM4550_controler_1\/count\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<15\>\/LM4550_controler_1\/count\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (391:521:691)(391:521:691))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2739:2928:4306)(2739:2928:4306))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT71)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (108:108:263)(108:108:263))
          (PORT ADR4 (199:199:432)(199:199:432))
          (PORT ADR1 (406:406:660)(406:406:660))
          (PORT ADR2 (589:589:983)(589:589:983))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (388:388:657)(388:388:657))
          (PORT ADR4 (199:199:432)(199:199:432))
          (PORT ADR1 (406:406:660)(406:406:660))
          (PORT ADR2 (589:589:983)(589:589:983))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (421:568:738)(421:568:738))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2728:2838:4216)(2728:2838:4216))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (397:545:715)(397:545:715))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2745:2904:4282)(2745:2904:4282))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (246:246:447)(246:246:447))
          (PORT ADR2 (294:294:520)(294:294:520))
          (PORT ADR1 (475:475:765)(475:475:765))
          (PORT ADR3 (508:508:962)(508:508:962))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (54:54:192)(54:54:192))
          (PORT ADR2 (294:294:520)(294:294:520))
          (PORT ADR1 (475:475:765)(475:475:765))
          (PORT ADR3 (508:508:962)(508:508:962))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (420:566:736)(420:566:736))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2734:2834:4212)(2734:2834:4212))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (396:529:699)(396:529:699))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2738:2884:4262)(2738:2884:4262))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (455:455:760)(455:455:760))
          (PORT ADR3 (248:248:550)(248:248:550))
          (PORT ADR4 (221:221:425)(221:221:425))
          (PORT ADR2 (321:321:548)(321:321:548))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (384:384:636)(384:384:636))
          (PORT ADR3 (248:248:550)(248:248:550))
          (PORT ADR4 (221:221:425)(221:221:425))
          (PORT ADR2 (321:321:548)(321:321:548))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (420:567:737)(420:567:737))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2727:2818:4196)(2727:2818:4196))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (390:500:670)(390:500:670))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2735:2882:4260)(2735:2882:4260))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT311)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (233:233:489)(233:233:489))
          (PORT ADR1 (405:405:660)(405:405:660))
          (PORT ADR4 (226:226:421)(226:226:421))
          (PORT ADR2 (294:294:501)(294:294:501))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT301)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (388:388:673)(388:388:673))
          (PORT ADR1 (405:405:660)(405:405:660))
          (PORT ADR4 (226:226:421)(226:226:421))
          (PORT ADR2 (294:294:501)(294:294:501))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (419:565:735)(419:565:735))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2728:2813:4191)(2728:2813:4191))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<22\>\/LM4550_controler_1\/count\<22\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<22\>\/LM4550_controler_1\/count\<22\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<22\>\/LM4550_controler_1\/count\<22\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/count\<22\>\/LM4550_controler_1\/count\<22\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (496:626:860)(496:626:860))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2565:2754:4098)(2565:2754:4098))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (356:356:651)(356:356:651))
          (PORT ADR4 (322:322:619)(322:322:619))
          (PORT ADR3 (385:385:659)(385:385:659))
          (PORT ADR2 (338:338:565)(338:338:565))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT141)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (352:352:615)(352:352:615))
          (PORT ADR4 (322:322:619)(322:322:619))
          (PORT ADR3 (385:385:659)(385:385:659))
          (PORT ADR2 (338:338:565)(338:338:565))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (526:673:907)(526:673:907))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2554:2664:4008)(2554:2664:4008))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (502:650:884)(502:650:884))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2571:2730:4074)(2571:2730:4074))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (343:343:608)(343:343:608))
          (PORT ADR4 (317:317:574)(317:317:574))
          (PORT ADR3 (371:371:719)(371:371:719))
          (PORT ADR2 (310:310:539)(310:310:539))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT121)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (585:585:986)(585:585:986))
          (PORT ADR4 (317:317:574)(317:317:574))
          (PORT ADR3 (371:371:719)(371:371:719))
          (PORT ADR2 (310:310:539)(310:310:539))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (525:671:905)(525:671:905))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2560:2660:4004)(2560:2660:4004))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (501:634:868)(501:634:868))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2564:2710:4054)(2564:2710:4054))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (70:70:219)(70:70:219))
          (PORT ADR3 (371:371:737)(371:371:737))
          (PORT ADR1 (606:606:966)(606:606:966))
          (PORT ADR2 (397:397:676)(397:397:676))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT101)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (260:260:448)(260:260:448))
          (PORT ADR3 (371:371:737)(371:371:737))
          (PORT ADR1 (606:606:966)(606:606:966))
          (PORT ADR2 (397:397:676)(397:397:676))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (525:672:906)(525:672:906))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2553:2644:3988)(2553:2644:3988))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (495:605:839)(495:605:839))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2561:2708:4052)(2561:2708:4052))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (383:383:630)(383:383:630))
          (PORT ADR1 (528:528:847)(528:528:847))
          (PORT ADR4 (352:352:611)(352:352:611))
          (PORT ADR2 (397:397:668)(397:397:668))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/Mmux_STATE\[1\]_count\[31\]_wide_mux_16_OUT81)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (109:109:301)(109:109:301))
          (PORT ADR1 (528:528:847)(528:528:847))
          (PORT ADR4 (352:352:611)(352:352:611))
          (PORT ADR2 (397:397:668)(397:397:668))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/count_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (524:670:904)(524:670:904))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2554:2639:3983)(2554:2639:3983))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_152CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_151CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_150CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_149CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_152)
      (DELAY
        (ABSOLUTE
          (PORT CE (1247:1377:2047)(1247:1377:2047))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2372:2561:3815)(2372:2561:3815))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_151)
      (DELAY
        (ABSOLUTE
          (PORT CE (1253:1401:2071)(1253:1401:2071))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2378:2537:3791)(2378:2537:3791))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_150)
      (DELAY
        (ABSOLUTE
          (PORT CE (1252:1385:2055)(1252:1385:2055))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2371:2517:3771)(2371:2517:3771))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_149)
      (DELAY
        (ABSOLUTE
          (PORT CE (1246:1356:2026)(1246:1356:2026))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2368:2515:3769)(2368:2515:3769))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_148CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_147CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_146CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_LM4550_controler_1\/IN_SHIFT_145CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_148)
      (DELAY
        (ABSOLUTE
          (PORT CE (1466:1596:2406)(1466:1596:2406))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2533:2722:4018)(2533:2722:4018))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_147)
      (DELAY
        (ABSOLUTE
          (PORT CE (1472:1620:2430)(1472:1620:2430))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2539:2698:3994)(2539:2698:3994))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_146)
      (DELAY
        (ABSOLUTE
          (PORT CE (1471:1604:2414)(1471:1604:2414))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2532:2678:3974)(2532:2678:3974))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/IN_SHIFT_145)
      (DELAY
        (ABSOLUTE
          (PORT CE (1465:1575:2385)(1465:1575:2385))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2529:2676:3972)(2529:2676:3972))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<134\>\/LM4550_controler_1\/OUT_SHIFT\<134\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<134\>\/LM4550_controler_1\/OUT_SHIFT\<134\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<134\>\/LM4550_controler_1\/OUT_SHIFT\<134\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<134\>\/LM4550_controler_1\/OUT_SHIFT\<134\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_134)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2038:2227:3201)(2038:2227:3201))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<134\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (248:248:427)(248:248:427))
          (PORT ADR3 (1831:1831:2799)(1831:1831:2799))
          (PORT ADR4 (1280:1280:2035)(1280:1280:2035))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<133\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR3 (1831:1831:2799)(1831:1831:2799))
          (PORT ADR4 (1280:1280:2035)(1280:1280:2035))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_133)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2027:2137:3111)(2027:2137:3111))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_132)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2044:2203:3177)(2044:2203:3177))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<132\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (251:251:428)(251:251:428))
          (PORT ADR3 (1688:1688:2692)(1688:1688:2692))
          (PORT ADR4 (1275:1275:1990)(1275:1275:1990))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<131\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (372:372:587)(372:372:587))
          (PORT ADR3 (1688:1688:2692)(1688:1688:2692))
          (PORT ADR4 (1275:1275:1990)(1275:1275:1990))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_131)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2033:2133:3107)(2033:2133:3107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_130)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2037:2183:3157)(2037:2183:3157))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<130\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (370:370:652)(370:370:652))
          (PORT ADR3 (1831:1831:2891)(1831:1831:2891))
          (PORT ADR4 (1291:1291:2017)(1291:1291:2017))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (389:389:615)(389:389:615))
          (PORT ADR3 (1831:1831:2891)(1831:1831:2891))
          (PORT ADR4 (1291:1291:2017)(1291:1291:2017))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2026:2117:3091)(2026:2117:3091))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_128)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2034:2181:3155)(2034:2181:3155))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<128\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (258:258:438)(258:258:438))
          (PORT ADR4 (1669:1669:2584)(1669:1669:2584))
          (PORT ADR3 (1330:1330:2099)(1330:1330:2099))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<127\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (155:155:292)(155:155:292))
          (PORT ADR4 (1669:1669:2584)(1669:1669:2584))
          (PORT ADR3 (1330:1330:2099)(1330:1330:2099))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_127)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2027:2112:3086)(2027:2112:3086))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<118\>\/LM4550_controler_1\/OUT_SHIFT\<118\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<118\>\/LM4550_controler_1\/OUT_SHIFT\<118\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<118\>\/LM4550_controler_1\/OUT_SHIFT\<118\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<118\>\/LM4550_controler_1\/OUT_SHIFT\<118\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_118)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2106:2295:3393)(2106:2295:3393))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<118\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (248:248:427)(248:248:427))
          (PORT ADR3 (1550:1550:2404)(1550:1550:2404))
          (PORT ADR4 (1274:1274:2029)(1274:1274:2029))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<117\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR3 (1550:1550:2404)(1550:1550:2404))
          (PORT ADR4 (1274:1274:2029)(1274:1274:2029))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_117)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2095:2205:3303)(2095:2205:3303))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_116)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2112:2271:3369)(2112:2271:3369))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<116\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (251:251:428)(251:251:428))
          (PORT ADR3 (1536:1536:2464)(1536:1536:2464))
          (PORT ADR4 (1269:1269:1984)(1269:1269:1984))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<115\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (372:372:587)(372:372:587))
          (PORT ADR3 (1536:1536:2464)(1536:1536:2464))
          (PORT ADR4 (1269:1269:1984)(1269:1269:1984))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_115)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2101:2201:3299)(2101:2201:3299))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_114)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2105:2251:3349)(2105:2251:3349))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<114\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (256:256:439)(256:256:439))
          (PORT ADR4 (1512:1512:2360)(1512:1512:2360))
          (PORT ADR3 (1323:1323:2147)(1323:1323:2147))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<113\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR4 (1512:1512:2360)(1512:1512:2360))
          (PORT ADR3 (1323:1323:2147)(1323:1323:2147))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_113)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2094:2185:3283)(2094:2185:3283))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_112)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2102:2249:3347)(2102:2249:3347))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<112\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (258:258:438)(258:258:438))
          (PORT ADR4 (1517:1517:2356)(1517:1517:2356))
          (PORT ADR3 (1324:1324:2093)(1324:1324:2093))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<111\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (155:155:292)(155:155:292))
          (PORT ADR4 (1517:1517:2356)(1517:1517:2356))
          (PORT ADR3 (1324:1324:2093)(1324:1324:2093))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_111)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2095:2180:3278)(2095:2180:3278))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<102\>\/LM4550_controler_1\/OUT_SHIFT\<102\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<102\>\/LM4550_controler_1\/OUT_SHIFT\<102\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\<102\>\/LM4550_controler_1\/OUT_SHIFT\<102\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_102)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2135:2324:3427)(2135:2324:3427))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<102\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (248:248:427)(248:248:427))
          (PORT ADR3 (1249:1249:1963)(1249:1249:1963))
          (PORT ADR2 (1428:1428:2171)(1428:1428:2171))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<101\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR3 (1249:1249:1963)(1249:1249:1963))
          (PORT ADR2 (1428:1428:2171)(1428:1428:2171))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_101)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2124:2234:3337)(2124:2234:3337))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_100)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2141:2300:3403)(2141:2300:3403))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<100\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (372:372:587)(372:372:587))
          (PORT ADR3 (1235:1235:2023)(1235:1235:2023))
          (PORT ADR1 (1511:1511:2282)(1511:1511:2282))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (168:168:382)(168:168:382))
          (PORT ADR3 (1235:1235:2023)(1235:1235:2023))
          (PORT ADR1 (1511:1511:2282)(1511:1511:2282))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2130:2230:3333)(2130:2230:3333))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_99)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2134:2280:3383)(2134:2280:3383))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<99\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (257:257:421)(257:257:421))
          (PORT ADR5 (1161:1161:1846)(1161:1161:1846))
          (PORT ADR4 (1389:1389:2186)(1389:1389:2186))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_98)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2131:2278:3381)(2131:2278:3381))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<98\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (258:258:438)(258:258:438))
          (PORT ADR0 (1395:1395:2163)(1395:1395:2163))
          (PORT ADR4 (1328:1328:2042)(1328:1328:2042))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT\[254\]_DATA_TO_SEND\[255\]_mux_21_OUT\<97\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (268:268:481)(268:268:481))
          (PORT ADR0 (1395:1395:2163)(1395:1395:2163))
          (PORT ADR4 (1328:1328:2042)(1328:1328:2042))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE LM4550_controler_1\/OUT_SHIFT_97)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2124:2209:3312)(2124:2209:3312))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (263:263:498)(263:263:498))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (265:265:492)(265:265:492))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (358:358:648)(358:358:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (356:356:646)(356:356:646))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_xor\<19\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (263:263:498)(263:263:498))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_xor\<19\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (265:265:492)(265:265:492))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_xor\<19\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (363:363:653)(363:363:653))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (740:740:1190)(740:740:1190))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (867:867:1364)(867:867:1364))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1133)(714:714:1133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (644:644:1025)(644:644:1025))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48k192k\/clkdivcount_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48k192k\/clkdivcount_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48k192k\/clkdivcount_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (740:740:1190)(740:740:1190))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (867:867:1364)(867:867:1364))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (358:358:648)(358:358:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (356:356:646)(356:356:646))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (263:263:498)(263:263:498))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (265:265:492)(265:265:492))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (358:358:648)(358:358:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_out_sum_cy\<15\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (356:356:646)(356:356:646))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Ai_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (709:709:1256)(709:709:1256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (709:709:1256)(709:709:1256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (323:323:651)(323:323:651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (299:299:568)(299:299:568))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (538:538:950)(538:538:950))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (310:310:538)(310:310:538))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (707:707:1254)(707:707:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (707:707:1254)(707:707:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (707:707:1254)(707:707:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (707:707:1254)(707:707:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/phasereg_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (549:549:824)(549:549:824))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (361:361:590)(361:361:590))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (613:613:1049)(613:613:1049))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (340:340:568)(340:340:568))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (388:388:724)(388:388:724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (301:301:526)(301:301:526))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (291:291:563)(291:291:563))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (292:292:564)(292:292:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (292:292:564)(292:292:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (277:277:534)(277:277:534))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (263:263:538)(263:263:538))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (178:178:365)(178:178:365))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (381:381:735)(381:381:735))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (244:244:504)(244:244:504))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (252:252:512)(252:252:512))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (292:292:564)(292:292:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz_dds_38\/Mram_sineLUT1\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (306:306:623)(306:306:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (275:275:538)(275:275:538))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (565:565:1031)(565:565:1031))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (283:283:504)(283:283:504))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (471:471:735)(471:471:735))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (597:597:1054)(597:597:1054))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (565:565:1031)(565:565:1031))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (283:283:504)(283:283:504))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (471:471:735)(471:471:735))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (337:337:560)(337:337:560))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (565:565:1031)(565:565:1031))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (283:283:504)(283:283:504))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (471:471:735)(471:471:735))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (337:337:560)(337:337:560))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (509:509:921)(509:509:921))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_cy\<15\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (283:283:504)(283:283:504))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_H_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_H_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (595:595:1023)(595:595:1023))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (275:275:538)(275:275:538))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (509:509:921)(509:509:921))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:722)(410:410:722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_H_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_H_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_H_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_H_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (306:306:623)(306:306:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (277:277:540)(277:277:540))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (528:528:952)(528:528:952))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Madd_fa_sum_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (362:362:687)(362:362:687))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_H_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (126:126:261)(126:126:261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (128:128:255)(128:128:255))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (132:132:258)(132:132:258))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (131:131:257)(131:131:257))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (135:135:270)(135:135:270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:263)(136:136:263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (129:129:255)(129:129:255))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (130:130:256)(130:130:256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:269)(134:134:269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (137:137:264)(137:137:264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (132:132:258)(132:132:258))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (130:130:256)(130:130:256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_H_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_xor\<18\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (522:522:932)(522:522:932))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Madd_fa_sum_xor\<18\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (275:275:538)(275:275:538))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_H_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (135:135:270)(135:135:270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:263)(136:136:263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (132:132:258)(132:132:258))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_cy\<15\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (130:130:256)(130:130:256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Q_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Q_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Q_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Q_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Q_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Q_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Q_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Q_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48k192k\/clkdivcount_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48k192k\/clkdivcount_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48k192k\/clkdivcount_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48k192k\/clkdivcount_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48k192k\/clkdivcount_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48k192k\/clkdivcount_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48k192k\/clkdivcount_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48k192k\/clkdivcount_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_xor\<19\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (135:135:270)(135:135:270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_xor\<19\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (137:137:264)(137:137:264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Maccum_accum_xor\<19\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (132:132:258)(132:132:258))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/accum_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (536:536:924)(536:536:924))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (418:418:722)(418:418:722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (554:554:964)(554:554:964))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (439:439:775)(439:439:775))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (460:460:846)(460:460:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (624:624:1085)(624:624:1085))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (428:428:764)(428:428:764))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (528:528:946)(528:528:946))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:720)(408:408:720))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (490:490:868)(490:490:868))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (412:412:736)(412:412:736))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (397:397:707)(397:397:707))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (800:800:1213)(800:800:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (503:503:885)(503:503:885))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (524:524:939)(524:524:939))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_cy\<15\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (518:518:915)(518:518:915))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (488:488:763)(488:488:763))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (422:422:651)(422:422:651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (568:568:980)(568:568:980))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (310:310:538)(310:310:538))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Q_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Q_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Q_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Q_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (489:489:764)(489:489:764))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (361:361:590)(361:361:590))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (538:538:950)(538:538:950))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_cy\<15\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (310:310:538)(310:310:538))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_xor\<18\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (480:480:755)(480:480:755))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/Madd_fa_sum_xor\<18\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (353:353:582)(353:353:582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_H_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Q_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Q_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Q_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/Q_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_2\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (139:139:476)(139:139:476))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_2\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (263:263:512)(263:263:512))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_2\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (277:277:595)(277:277:595))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (223:223:426)(223:223:426))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (339:339:577)(339:339:577))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (336:336:579)(336:336:579))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (434:434:784)(434:434:784))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (689:689:1236)(689:689:1236))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (689:689:1236)(689:689:1236))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (351:351:679)(351:351:679))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (294:294:563)(294:294:563))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (565:565:977)(565:565:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (395:395:727)(395:395:727))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (689:689:1236)(689:689:1236))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (489:489:764)(489:489:764))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (608:608:1048)(608:608:1048))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (538:538:950)(538:538:950))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (439:439:758)(439:439:758))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (223:223:426)(223:223:426))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (339:339:577)(339:339:577))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (336:336:579)(336:336:579))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<15\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (480:480:856)(480:480:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_xor\<18\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (223:223:426)(223:223:426))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_xor\<18\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (351:351:589)(351:351:589))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (223:223:426)(223:223:426))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (339:339:577)(339:339:577))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (336:336:579)(336:336:579))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (480:480:856)(480:480:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_xor\<18\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (412:412:745)(412:412:745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Msub_temp_LmR_xor\<18\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (459:459:770)(459:459:770))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Ai_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (223:223:426)(223:223:426))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (339:339:577)(339:339:577))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (336:336:579)(336:336:579))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/Msub_diff_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (434:434:784)(434:434:784))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (489:489:764)(489:489:764))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (636:636:1058)(636:636:1058))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (538:538:950)(538:538:950))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (439:439:758)(439:439:758))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (489:489:764)(489:489:764))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (613:613:1030)(613:613:1030))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (538:538:950)(538:538:950))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<15\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (294:294:522)(294:294:522))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<19\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (491:491:766)(491:491:766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<19\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (355:355:584)(355:355:584))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<19\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (538:538:950)(538:538:950))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Madd_fa_sum_cy\<19\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (436:436:755)(436:436:755))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_H_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (324:324:652)(324:324:652))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (299:299:568)(299:299:568))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (594:594:1060)(594:594:1060))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (310:310:538)(310:310:538))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_xor\<0\>_18\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (95:95:225)(95:95:225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_xor\<0\>_18\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (194:194:385)(194:194:385))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_xor\<0\>_18\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (88:88:220)(88:88:220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_10\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (192:192:386)(192:192:386))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_10\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (97:97:224)(97:97:224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_10\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (88:88:220)(88:88:220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_10\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (272:272:590)(272:272:590))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (489:489:764)(489:489:764))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (361:361:590)(361:361:590))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (594:594:1060)(594:594:1060))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (312:312:540)(312:312:540))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_14\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (455:455:725)(455:455:725))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_14\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:823)(444:444:823))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_14\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (259:259:639)(259:259:639))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_14\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (351:351:637)(351:351:637))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_6\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (235:235:441)(235:235:441))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_6\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (97:97:224)(97:97:224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_6\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (324:324:573)(324:324:573))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/Madd_phasereg\[19\]_phasein\[13\]_add_3_OUT_cy\<0\>_6\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (398:398:734)(398:398:734))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/phasereg_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (488:488:763)(488:488:763))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (416:416:645)(416:416:645))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (594:594:1060)(594:594:1060))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<15\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (297:297:525)(297:297:525))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_xor\<18\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (480:480:755)(480:480:755))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_xor\<18\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (353:353:582)(353:353:582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (538:538:813)(538:538:813))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (603:603:1020)(603:603:1020))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (648:648:1114)(648:648:1114))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/Madd_fa_sum_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (324:324:552)(324:324:552))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_H_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_19\/phase_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd4_cy\<6\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:765)(410:410:765))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd4_cy\<6\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (370:370:629)(370:370:629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd4_cy\<6\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (361:361:625)(361:361:625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd4_cy\<6\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:761)(400:400:761))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd5_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (236:236:474)(236:236:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd5_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (394:394:659)(394:394:659))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd5_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (330:330:623)(330:330:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd5_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (330:330:623)(330:330:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd5_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (330:330:623)(330:330:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd5_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (330:330:623)(330:330:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd4_cy\<10\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (347:347:612)(347:347:612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd4_cy\<10\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (310:310:598)(310:310:598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd4_cy\<10\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (361:361:625)(361:361:625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd4_cy\<10\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:761)(400:400:761))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd4_cy\<13\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (347:347:612)(347:347:612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd5_xor\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (236:236:474)(236:236:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd5_xor\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (394:394:659)(394:394:659))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd5_xor\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (330:330:623)(330:330:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<9\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (516:516:811)(516:516:811))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<9\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (512:512:804)(512:512:804))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<9\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (503:503:800)(503:503:800))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<9\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (503:503:793)(503:503:793))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<17\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (516:516:811)(516:516:811))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<17\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (512:512:804)(512:512:804))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<17\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (503:503:800)(503:503:800))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<17\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (502:502:792)(502:502:792))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (228:228:448)(228:228:448))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (235:235:447)(235:235:447))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (253:253:461)(253:253:461))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (345:345:605)(345:345:605))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<18\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (471:471:864)(471:471:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<18\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (482:482:867)(482:482:867))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<18\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (460:460:826)(460:460:826))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/bittxcount_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/bittxcount_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/bittxcount_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/bittxcount_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<13\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (516:516:811)(516:516:811))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<13\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (512:512:804)(512:512:804))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<13\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (503:503:800)(503:503:800))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/Madd_LI_LEFT\[17\]_out_mult_LI_M_scaled\[17\]_add_4_OUT_cy\<13\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (503:503:793)(503:503:793))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (228:228:448)(228:228:448))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (462:462:826)(462:462:826))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (299:299:543)(299:299:543))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (287:287:521)(287:287:521))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (495:495:812)(495:495:812))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (376:376:708)(376:376:708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (328:328:621)(328:328:621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (729:729:1276)(729:729:1276))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (729:729:1276)(729:729:1276))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (236:236:474)(236:236:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (238:238:468)(238:238:468))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (402:402:773)(402:402:773))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (328:328:621)(328:328:621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (729:729:1276)(729:729:1276))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (729:729:1276)(729:729:1276))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (236:236:474)(236:236:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (238:238:468)(238:238:468))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (402:402:773)(402:402:773))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (328:328:621)(328:328:621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (600:600:1045)(600:600:1045))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (486:486:853)(486:486:853))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (231:231:442)(231:231:442))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<15\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (449:449:815)(449:449:815))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (301:301:554)(301:301:554))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (235:235:447)(235:235:447))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:722)(403:403:722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (487:487:853)(487:487:853))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (417:417:731)(417:417:731))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (222:222:434)(222:222:434))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (431:431:785)(431:431:785))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (482:482:871)(482:482:871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (301:301:554)(301:301:554))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (367:367:617)(367:367:617))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (218:218:429)(218:218:429))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Madd_n0162_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (558:558:973)(558:558:973))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:269)(134:134:269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:263)(136:136:263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (132:132:258)(132:132:258))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (130:130:256)(130:130:256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/bitrxcount_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/bitrxcount_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/bitrxcount_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/bitrxcount_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (126:126:261)(126:126:261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (128:128:255)(128:128:255))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (132:132:258)(132:132:258))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (130:130:256)(130:130:256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_xor\<19\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:269)(134:134:269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_xor\<19\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:263)(136:136:263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_xor\<19\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (132:132:258)(132:132:258))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:269)(134:134:269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:263)(136:136:263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (132:132:258)(132:132:258))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (130:130:256)(130:130:256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:269)(134:134:269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:263)(136:136:263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (132:132:258)(132:132:258))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Maccum_accum_cy\<15\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (130:130:256)(130:130:256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/accum_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Q_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Q_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Q_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Q_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Q_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Q_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Q_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/Q_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (236:236:456)(236:236:456))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (304:304:549)(304:304:549))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (214:214:475)(214:214:475))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (398:398:708)(398:398:708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (318:318:587)(318:318:587))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (371:371:618)(371:371:618))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (360:360:609)(360:360:609))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_cy\<15\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:315:575)(315:315:575))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_xor\<18\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (316:316:585)(316:316:585))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/Madd_temp_LpR_xor\<18\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (474:474:826)(474:474:826))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Ai_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (461:461:837)(461:461:837))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (575:575:953)(575:575:953))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (137:137:473)(137:137:473))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (488:488:846)(488:488:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (461:461:837)(461:461:837))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (575:575:953)(575:575:953))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (137:137:473)(137:137:473))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (488:488:846)(488:488:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (461:461:837)(461:461:837))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (575:575:953)(575:575:953))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (137:137:473)(137:137:473))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<15\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (488:488:846)(488:488:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (509:509:885)(509:509:885))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (325:325:639)(325:325:639))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (137:137:473)(137:137:473))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (565:565:982)(565:565:982))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/dds_38\/phase_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD4_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_SYNC_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (190:190:233)(190:190:233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD9_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD7_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_SDATA_OUT_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (190:190:233)(190:190:233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC9N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC9P_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD10_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC8N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC8P_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD1_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC7N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (5032:5032:8085)(5032:5032:8085))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD2_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD3_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD8_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Q_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Q_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Q_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Q_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Q_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Q_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Q_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/Q_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ld1_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2201:2201:3455)(2201:2201:3455))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ld2_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2168:2168:3455)(2168:2168:3455))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ld4_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2431:2431:3896)(2431:2431:3896))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ld3_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2409:2409:3864)(2409:2409:3864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_tx_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ld0_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2055:2055:3266)(2055:2055:3266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ld5_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (4865:4865:7579)(4865:4865:7579))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ld7_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2395:2395:3865)(2395:2395:3865))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ld6_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2545:2545:4087)(2545:2545:4087))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (349:349:641)(349:349:641))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (767:767:1167)(767:767:1167))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (507:507:873)(507:507:873))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (505:505:879)(505:505:879))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (369:369:666)(369:369:666))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (379:379:702)(379:379:702))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (503:503:858)(503:503:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (381:381:713)(381:381:713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (369:369:666)(369:369:666))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (379:379:702)(379:379:702))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (375:375:673)(375:375:673))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (381:381:713)(381:381:713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/flag_ready_FMout\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_19\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (471:471:839)(471:471:839))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_18\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (486:486:863)(486:486:863))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (477:477:846)(477:477:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (488:488:874)(488:488:874))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (713:713:1157)(713:713:1157))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (767:767:1220)(767:767:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (786:786:1203)(786:786:1203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1011)(577:577:1011))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (369:369:666)(369:369:666))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (379:379:702)(379:379:702))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (375:375:673)(375:375:673))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (381:381:713)(381:381:713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC13N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC12P_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC12N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC15N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC15P_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC11N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC14P_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC14N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC17N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC17P_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC19N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC10N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC18P_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC18N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC10P_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC13P_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC16P_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC16N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC11P_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC20P_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC20N_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (957:957:1752)(957:957:1752))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (659:659:1194)(659:659:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/SYNC\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (895:895:1690)(895:895:1690))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/SYNC\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (310:310:625)(310:310:625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (935:935:1730)(935:935:1730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_18\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (877:877:1409)(877:877:1409))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (935:935:1730)(935:935:1730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_19\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (917:917:1531)(917:917:1531))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (955:955:1750)(955:955:1750))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (661:661:1122)(661:661:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rx1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (927:927:1722)(927:927:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (956:956:1751)(956:956:1751))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1011:1011:1623)(1011:1011:1623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (900:900:1695)(900:900:1695))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ProtoComp135\.D2OFFBYP_SRC\/INA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (94:94:117)(94:94:117))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_21\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (935:935:1730)(935:935:1730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_21\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1031:1031:1724)(1031:1031:1724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_20\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (935:935:1730)(935:935:1730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_20\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (914:914:1525)(914:914:1525))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (954:954:1749)(954:954:1749))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (760:760:1300)(760:760:1300))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken192kHz\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (935:935:1730)(935:935:1730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken192kHz\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2170:2170:3655)(2170:2170:3655))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_255\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (898:898:1693)(898:898:1693))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_255\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (481:481:846)(481:481:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (956:956:1751)(956:956:1751))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (563:563:1010)(563:563:1010))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (954:954:1749)(954:954:1749))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (889:889:1467)(889:889:1467))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_VHDC19P_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (957:957:1752)(957:957:1752))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (782:782:1403)(782:782:1403))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (956:956:1751)(956:956:1751))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1092:1092:1760)(1092:1092:1760))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_23\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (935:935:1730)(935:935:1730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_23\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (899:899:1513)(899:899:1513))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (957:957:1752)(957:957:1752))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (791:791:1364)(791:791:1364))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (956:956:1751)(956:956:1751))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1201)(665:665:1201))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/tx\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (918:918:1713)(918:918:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/tx\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1751:1751:2946)(1751:1751:2946))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (956:956:1751)(956:956:1751))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (638:638:1159)(638:638:1159))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (955:955:1750)(955:955:1750))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (632:632:1068)(632:632:1068))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48kHz\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (935:935:1730)(935:935:1730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48kHz\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2177:2177:3674)(2177:2177:3674))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_22\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (935:935:1730)(935:935:1730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_22\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (926:926:1540)(926:926:1540))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DACclock\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (883:883:1745)(883:883:1745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DACclock\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (848:848:1486)(848:848:1486))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (955:955:1750)(955:955:1750))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_PMOD10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (653:653:1091)(653:653:1091))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (449:449:803)(449:449:803))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (355:355:622)(355:355:622))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (337:337:599)(337:337:599))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:759)(404:404:759))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (957:957:1752)(957:957:1752))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (762:762:1362)(762:762:1362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clk98Mbuf\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2140:2140:3872)(2140:2140:3872))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clock_bit2x_1\/clkout1_buf\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (325:325:826)(325:325:826))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1611:1611:2840)(1611:1611:2840))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (956:956:1751)(956:956:1751))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1328)(727:727:1328))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (223:223:418)(223:223:418))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (223:223:425)(223:223:425))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (232:232:429)(232:232:429))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_A_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (236:236:436)(236:236:436))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (957:957:1752)(957:957:1752))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1273)(699:699:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (956:956:1751)(956:956:1751))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (650:650:1198)(650:650:1198))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (955:955:1750)(955:955:1750))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (615:615:1130)(615:615:1130))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/outsine_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/outsine_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/outsine_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (955:955:1750)(955:955:1750))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (857:857:1430)(857:857:1430))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_SP6_BUFIO_INSERT_ML_BUFIO2_0\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1375:1375:2059)(1375:1375:2059))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (955:955:1750)(955:955:1750))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (728:728:1263)(728:728:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (955:955:1750)(955:955:1750))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (764:764:1330)(764:764:1330))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (993:993:1569)(993:993:1569))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (590:590:1050)(590:590:1050))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (594:594:1055)(594:594:1055))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (572:572:1032)(572:572:1032))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Ai_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (956:956:1751)(956:956:1751))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (803:803:1424)(803:803:1424))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (956:956:1751)(956:956:1751))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (652:652:1179)(652:652:1179))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (956:956:1751)(956:956:1751))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (750:750:1345)(750:750:1345))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DACclock_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clock_bit2x_1\/clkout3_buf\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (325:325:826)(325:325:826))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (957:957:1752)(957:957:1752))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_FMout_r_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (615:615:1130)(615:615:1130))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dataDAC_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dataDAC_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dataDAC_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (395:395:696)(395:395:696))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dataDAC_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dataDAC_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (497:497:873)(497:497:873))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/STATE_FSM_FFd1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/STATE_FSM_FFd2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (212:212:402)(212:212:402))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (214:214:404)(214:214:404))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (218:218:409)(218:218:409))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (216:216:415)(216:216:415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dataDAC_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dataDAC_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (287:287:661)(287:287:661))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dataDAC_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dataDAC_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:891)(513:513:891))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dataDAC_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dataDAC_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (338:338:658)(338:338:658))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dataDAC_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dataDAC_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (162:162:507)(162:162:507))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/start_LI_M\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (626:626:974)(626:626:974))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (560:560:841)(560:560:841))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (564:564:846)(564:564:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (562:562:852)(562:562:852))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte2_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte2_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1263:1263:1941)(1263:1263:1941))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte2_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte2_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (902:902:1461)(902:902:1461))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte2_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte2_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1411:1411:2214)(1411:1411:2214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte2_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte2_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1144:1144:1781)(1144:1144:1781))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (258:258:488)(258:258:488))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (321:321:544)(321:321:544))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (286:286:541)(286:286:541))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (285:285:534)(285:285:534))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (258:258:488)(258:258:488))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:748)(405:405:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (336:336:577)(336:336:577))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (335:335:570)(335:335:570))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/dataout_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/dataout_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outc_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outc_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outc_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outc_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_20\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/STATE_FSM_FFd1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/STATE_FSM_FFd2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:821)(535:535:821))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (558:558:834)(558:558:834))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (556:556:838)(556:556:838))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (555:555:831)(555:555:831))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (193:193:402)(193:193:402))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken48kHz_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clken192kHz_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:682)(469:469:682))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (634:634:974)(634:634:974))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:681)(469:469:681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1037)(682:682:1037))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (876:876:1249)(876:876:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (602:602:876)(602:602:876))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (511:511:814)(511:511:814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (508:508:794)(508:508:794))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (538:538:814)(538:538:814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (536:536:818)(536:536:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r1_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:811)(535:535:811))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LmR\/r2_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (972:972:1415)(972:972:1415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (624:624:1074)(624:624:1074))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (633:633:1078)(633:633:1078))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (992:992:1365)(992:992:1365))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (950:950:1318)(950:950:1318))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (341:341:607)(341:341:607))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (517:517:877)(517:517:877))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (354:354:618)(354:354:618))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/dataout_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/dataout_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out9_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out9_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out9_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out9_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/dataout_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/dataout_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (270:270:520)(270:270:520))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out9_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out9_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out9_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out9_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (144:144:478)(144:144:478))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_B_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_B_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_B_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_B_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_B_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (207:207:411)(207:207:411))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (209:209:406)(209:209:406))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (207:207:410)(207:207:410))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (285:285:534)(285:285:534))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (525:525:909)(525:525:909))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (534:534:912)(534:534:912))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (518:518:918)(518:518:918))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (522:522:900)(522:522:900))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_B_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_B_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_B_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_B_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_B_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_B_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_B_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/start_FMout\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/outsine_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/outsine_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/outsine_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_carrier_1\/outsine_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1118)(675:675:1118))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (534:534:886)(534:534:886))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (602:602:926)(602:602:926))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (604:604:1003)(604:604:1003))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (758:758:1243)(758:758:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (757:757:1235)(757:757:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (753:753:1211)(753:753:1211))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (760:760:1238)(760:760:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1063)(617:617:1063))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (646:646:1143)(646:646:1143))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (626:626:1080)(626:626:1080))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_Bi_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (614:614:1051)(614:614:1051))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (355:355:680)(355:355:680))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (349:349:641)(349:349:641))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (355:355:679)(355:355:679))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_A_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (346:346:638)(346:346:638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/flag_sine_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (295:295:581)(295:295:581))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (295:295:588)(295:295:588))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (304:304:592)(304:304:592))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (308:308:599)(308:308:599))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (552:552:936)(552:552:936))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (554:554:931)(554:554:931))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (542:542:869)(542:542:869))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Bi_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (605:605:1016)(605:605:1016))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Bi_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Bi_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (414:414:770)(414:414:770))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Bi_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Bi_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (343:343:633)(343:343:633))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Bi_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Bi_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (423:423:781)(423:423:781))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Bi_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_M\/reg_Bi_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (356:356:644)(356:356:644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/flag_sine_38\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/STATE_FSM_FFd1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/STATE_FSM_FFd2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/flag_ready_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_FMout\/reg_B_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_23\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_23\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1171)(691:691:1171))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_22\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_22\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (687:687:1160)(687:687:1160))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_21\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_21\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (815:815:1359)(815:815:1359))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_20\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_20\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (689:689:1162)(689:689:1162))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_B_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (559:559:930)(559:559:930))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (554:554:932)(554:554:932))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (567:567:940)(567:567:940))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (566:566:942)(566:566:942))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_19\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1171)(691:691:1171))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_18\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1164)(699:699:1164))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1171)(700:700:1171))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_FMout_scaled_16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1165)(692:692:1165))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/STATE_FSM_FFd1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/STATE_FSM_FFd2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/start_LI_R\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (583:583:1023)(583:583:1023))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (494:494:870)(494:494:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (493:493:870)(493:493:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (497:497:882)(497:497:882))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (593:593:1018)(593:593:1018))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1054)(617:617:1054))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (476:476:853)(476:476:853))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (644:644:1094)(644:644:1094))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/flag_ready_38\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (306:306:601)(306:306:601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (343:343:637)(343:343:637))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (210:210:440)(210:210:440))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (210:210:410)(210:210:410))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (594:594:984)(594:594:984))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (459:459:761)(459:459:761))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (661:661:1087)(661:661:1087))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_M_scaled_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (302:302:566)(302:302:566))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1057)(617:617:1057))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (515:515:891)(515:515:891))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (493:493:870)(493:493:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (497:497:882)(497:497:882))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (346:346:612)(346:346:612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (348:348:614)(348:348:614))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (352:352:619)(352:352:619))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (350:350:625)(350:350:625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (336:336:630)(336:336:630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (338:338:625)(338:338:625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (336:336:629)(336:336:629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (730:730:1277)(730:730:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (335:335:622)(335:335:622))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:822)(444:444:822))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (440:440:806)(440:440:806))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (488:488:824)(488:488:824))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/out_mult_LI_R_scaled_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (438:438:804)(438:438:804))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (200:200:407)(200:200:407))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:230:427)(230:230:427))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (228:228:431)(228:228:431))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (227:227:424)(227:227:424))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (601:601:1044)(601:601:1044))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (531:531:937)(531:531:937))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (550:550:951)(550:550:951))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (502:502:835)(502:502:835))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (601:601:1044)(601:601:1044))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (531:531:937)(531:531:937))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (573:573:977)(573:573:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (502:502:835)(502:502:835))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (341:341:621)(341:341:621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (343:343:616)(343:343:616))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (341:341:620)(341:341:620))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (340:340:613)(340:340:613))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (731:731:1278)(731:731:1278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_19\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:828)(451:451:828))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (731:731:1278)(731:731:1278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_18\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (331:331:623)(331:331:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (731:731:1278)(731:731:1278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (473:473:843)(473:473:843))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (731:731:1278)(731:731:1278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (344:344:634)(344:344:634))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (341:341:621)(341:341:621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (370:370:662)(370:370:662))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (368:368:666)(368:368:666))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (340:340:613)(340:340:613))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (731:731:1278)(731:731:1278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (731:731:1278)(731:731:1278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (731:731:1278)(731:731:1278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (731:731:1278)(731:731:1278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (731:731:1278)(731:731:1278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (731:731:1278)(731:731:1278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (624:624:1070)(624:624:1070))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (551:551:957)(551:551:957))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (573:573:977)(573:573:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (502:502:835)(502:502:835))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_23\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_23\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (331:331:616)(331:331:616))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_22\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_22\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (331:331:623)(331:331:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_21\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_21\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (340:340:627)(340:340:627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_20\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/FMout_20\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (344:344:634)(344:344:634))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (604:604:1050)(604:604:1050))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (525:525:924)(525:525:924))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (573:573:977)(573:573:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (554:554:958)(554:554:958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_xor\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (236:236:474)(236:236:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_xor\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (238:238:468)(238:238:468))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Mmult_n0132_Madd6_xor\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (588:588:1051)(588:588:1051))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmodlong_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_testmod_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_datamod_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1279)(732:732:1279))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (651:651:1119)(651:651:1119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_Ai_16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (557:557:977)(557:557:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (303:303:570)(303:303:570))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_192kHz\/seqmult_LI_R\/reg_A_16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (302:302:563)(302:302:563))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out8_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_244\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_244\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (131:131:460)(131:131:460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_243\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_243\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (436:436:814)(436:436:814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_242\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_242\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (503:503:881)(503:503:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_241\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_241\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (411:411:757)(411:411:757))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_reset_d\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_reset\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/REGID_REG_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/REGID_REG_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/REGID_REG_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/NEXTSTATE_REG_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/NEXTSTATE_REG_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/NEXTSTATE_REG_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/NEXTSTATE_REG_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_248\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_248\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_247\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_247\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_246\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_246\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_245\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_245\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (333:333:609)(333:333:609))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out3_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out3_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATE_REG_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATE_REG_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (283:283:604)(283:283:604))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATE_REG_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATE_REG_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (138:138:469)(138:138:469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATE_REG_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATE_REG_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (503:503:940)(503:503:940))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATE_REG_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATE_REG_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (135:135:466)(135:135:466))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/SEND_VALID_REG_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/SEND_VALID_REG_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/SEND_VALID_REG_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/SEND_VALID_REG_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/SEND_VALID_REG_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/SEND_VALID_REG_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_218\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_219\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_216\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_217\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_214\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_215\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_212\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_213\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_210\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_211\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_208\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_209\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_206\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_207\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_204\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_205\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/state_FSM_FFd9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/txdata_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/txdata_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/txdata_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/txdata_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/txdata_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/txdata_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/txdata_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/txdata_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (845:845:1265)(845:845:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (745:745:1210)(745:745:1210))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1091)(722:722:1091))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/byte1_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (715:715:1078)(715:715:1078))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/enout\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1347:1347:2207)(1347:1347:2207))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (912:912:1319)(912:912:1319))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (499:499:912)(499:499:912))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (498:498:905)(498:498:905))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/dataout_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/dataout_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/address_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/address_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (720:720:1064)(720:720:1064))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/address_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/address_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (624:624:987)(624:624:987))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/address_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/address_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1023)(695:695:1023))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/address_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/address_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1055)(718:718:1055))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (628:628:1074)(628:628:1074))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (533:533:914)(533:533:914))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (599:599:1019)(599:599:1019))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (627:627:1077)(627:627:1077))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Bi_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Bi_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:934)(535:535:934))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Bi_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Bi_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (388:388:720)(388:388:720))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Bi_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Bi_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:726)(419:419:726))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Bi_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_Bi_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (495:495:879)(495:495:879))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATUS_REG_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATUS_REG_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (212:212:402)(212:212:402))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATUS_REG_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATUS_REG_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (214:214:404)(214:214:404))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATUS_REG_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATUS_REG_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (218:218:409)(218:218:409))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATUS_REG_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATUS_REG_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (284:284:521)(284:284:521))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (628:628:1074)(628:628:1074))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (527:527:908)(527:527:908))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (599:599:1019)(599:599:1019))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (728:728:1222)(728:728:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/staterx\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (597:597:1043)(597:597:1043))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (502:502:883)(502:502:883))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (569:569:989)(569:569:989))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (596:596:1046)(596:596:1046))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/datatoout_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outb_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (712:712:1042)(712:712:1042))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (457:457:867)(457:457:867))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (527:527:940)(527:527:940))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxdata_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (474:474:749)(474:474:749))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/txdata_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/flag_ready_LmR\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_B_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_B_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_B_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_B_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_B_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_B_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/outsine_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (707:707:1254)(707:707:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/outsine_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (707:707:1254)(707:707:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rxready\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outf_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outf_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (340:340:623)(340:340:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (631:631:1076)(631:631:1076))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:548)(319:319:548))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/dout_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (282:282:596)(282:282:596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/outsine_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (709:709:1256)(709:709:1256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/outsine_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (709:709:1256)(709:709:1256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/outsine_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (709:709:1256)(709:709:1256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/outsine_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (709:709:1256)(709:709:1256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outb_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outb_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outb_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_207\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_207\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (200:200:407)(200:200:407))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_206\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_206\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:230:427)(230:230:427))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_205\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_205\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (228:228:431)(228:228:431))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_204\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_204\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (227:227:424)(227:227:424))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (596:596:1043)(596:596:1043))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (499:499:906)(499:499:906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (422:422:765)(422:422:765))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LmR_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (326:326:613)(326:326:613))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:230:387)(230:230:387))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (219:219:383)(219:219:383))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_xor\<18\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (102:102:226)(102:102:226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/Msub_diff_xor\<18\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (109:109:230)(109:109:230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/outsine_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (707:707:1254)(707:707:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outa_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outa_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outa_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/outa_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_dds_test_signal\/outsine_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_204\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_204\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (137:137:466)(137:137:466))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_216\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_203\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_203\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (436:436:814)(436:436:814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_215\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_202\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_202\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_214\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_201\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_201\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1241)(722:722:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_213\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (569:569:1015)(569:569:1015))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (571:571:1010)(571:571:1010))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (569:569:1014)(569:569:1014))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (568:568:1007)(568:568:1007))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Bi_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Bi_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:374)(191:191:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Bi_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Bi_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:381)(191:191:381))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Bi_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Bi_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (200:200:385)(200:200:385))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Bi_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_Bi_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (204:204:392)(204:204:392))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (467:467:850)(467:467:850))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (591:591:1030)(591:591:1030))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (467:467:849)(467:467:849))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (466:466:842)(466:466:842))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_B_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_B_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_B_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_B_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:870)(469:469:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (489:489:857)(489:489:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (474:474:857)(474:474:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (486:486:854)(486:486:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (562:562:1032)(562:562:1032))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (551:551:1002)(551:551:1002))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (562:562:1028)(562:562:1028))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r1_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (470:470:870)(470:470:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/interpol4x_LpR\/r2_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_212\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_212\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:753)(403:403:753))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_211\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_211\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_210\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_210\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_209\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_209\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (333:333:609)(333:333:609))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudrxcount_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1169)(704:704:1169))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1199)(725:725:1199))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (383:383:684)(383:383:684))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (361:361:613)(361:361:613))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_207\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_207\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (543:543:987)(543:543:987))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_206\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_206\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (470:470:784)(470:470:784))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_205\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_205\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (295:295:550)(295:295:550))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_204\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_204\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (425:425:780)(425:425:780))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_208\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_208\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:753)(403:403:753))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_207\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_207\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (449:449:822)(449:449:822))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_206\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_206\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (436:436:782)(436:436:782))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_205\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_205\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (339:339:615)(339:339:615))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_224\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_224\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (511:511:889)(511:511:889))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_220\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_223\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_223\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (502:502:847)(502:502:847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_219\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_222\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_222\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (517:517:896)(517:517:896))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_218\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_221\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_221\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (381:381:616)(381:381:616))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_217\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_228\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_228\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (158:158:494)(158:158:494))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_227\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_227\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (343:343:571)(343:343:571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_226\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_226\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (458:458:804)(458:458:804))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_225\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_225\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (429:429:786)(429:429:786))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_232\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_232\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (158:158:494)(158:158:494))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_231\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_231\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (343:343:571)(343:343:571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_230\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_230\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (458:458:804)(458:458:804))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_229\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_229\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (429:429:786)(429:429:786))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_236\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_236\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_235\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_235\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_234\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_234\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_233\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_233\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (333:333:609)(333:333:609))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out3_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out3_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out3_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out3_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DIN_REG_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/REGID_REG_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/REGID_REG_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/REGID_REG_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (731:731:1212)(731:731:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (808:808:1368)(808:808:1368))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (687:687:1142)(687:687:1142))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1163)(700:700:1163))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/staterxbc\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rx3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rx3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (439:439:785)(439:439:785))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rx2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/rx2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3303:3303:5366)(3303:3303:5366))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1140)(682:682:1140))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (707:707:1213)(707:707:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (720:720:1190)(720:720:1190))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1223)(719:719:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/RDY\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/VALID_REGISTER_DATA\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_240\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_240\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (131:131:460)(131:131:460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_239\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_239\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (314:314:542)(314:314:542))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_238\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_238\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_237\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_237\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (304:304:571)(304:304:571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (687:687:1142)(687:687:1142))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/LI_in_LpR_16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1163)(700:700:1163))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_23\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_22\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_21\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_20\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_191\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_191\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (302:302:592)(302:302:592))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_190\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_190\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (304:304:587)(304:304:587))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_189\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_189\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (302:302:591)(302:302:591))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_188\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_188\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (301:301:584)(301:301:584))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_183\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_183\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (370:370:642)(370:370:642))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_182\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_179\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_178\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_178\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (335:335:615)(335:335:615))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_237\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_55\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_236\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_54\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_234\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_231\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_233\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_230\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (311:311:601)(311:311:601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (360:360:610)(360:360:610))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (327:327:560)(327:327:560))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (238:238:439)(238:238:439))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (205:205:415)(205:205:415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (261:261:505)(261:261:505))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (406:406:760)(406:406:760))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (226:226:395)(226:226:395))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (223:223:431)(223:223:431))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (255:255:443)(255:255:443))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (370:370:661)(370:370:661))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/SYNC_REGISTER_READY\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/SYNC_REGISTER_READY\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (361:361:629)(361:361:629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_232\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_23\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_229\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_215\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_228\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_227\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_226\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_225\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_183\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_180\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_182\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_179\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_34\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_178\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_33\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_224\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_223\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_222\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_221\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_220\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_22\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_219\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_53\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:877)(513:513:877))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (424:424:713)(424:424:713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (433:433:717)(433:433:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (437:437:724)(437:437:724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_211\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_211\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (570:570:932)(570:570:932))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_210\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_210\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (497:497:775)(497:497:775))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_209\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_209\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (579:579:943)(579:579:943))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_208\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_208\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (587:587:957)(587:587:957))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_207\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_207\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:719)(410:410:719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_206\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_206\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (475:475:805)(475:475:805))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_205\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_205\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:730)(419:419:730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_204\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_204\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:709)(419:419:709))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:877)(513:513:877))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (424:424:713)(424:424:713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (433:433:717)(433:433:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (437:437:724)(437:437:724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_200\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_200\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (131:131:460)(131:131:460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_199\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_199\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (320:320:548)(320:320:548))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_198\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_198\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:824)(451:451:824))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_197\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_197\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (488:488:778)(488:488:778))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_251\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_251\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (379:379:607)(379:379:607))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_250\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_250\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_249\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_249\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (411:411:757)(411:411:757))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:877)(513:513:877))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (424:424:713)(424:424:713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (433:433:717)(433:433:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (437:437:724)(437:437:724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:877)(513:513:877))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (424:424:713)(424:424:713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (433:433:717)(433:433:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (437:437:724)(437:437:724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (433:433:717)(433:433:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LmR\/reg_A_16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (437:437:724)(437:437:724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/READ_WRITE\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ioports16_1\/out2_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_199\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_199\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (260:260:627)(260:260:627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_198\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_198\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (436:436:814)(436:436:814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_197\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_197\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (853:853:1290)(853:853:1290))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_196\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_196\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (515:515:888)(515:515:888))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:817)(453:453:817))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (334:334:623)(334:334:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (343:343:627)(343:343:627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (347:347:634)(347:347:634))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_195\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_194\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_194\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (227:227:415)(227:227:415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_193\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_192\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_192\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (246:246:459)(246:246:459))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/statetx\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_195\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_195\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (202:202:397)(202:202:397))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_194\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_194\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (202:202:404)(202:202:404))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_193\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_193\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (211:211:408)(211:211:408))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_192\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_192\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (215:215:415)(215:215:415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (423:423:787)(423:423:787))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (334:334:623)(334:334:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (343:343:627)(343:343:627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (347:347:634)(347:347:634))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/starttxbit\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:817)(453:453:817))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (364:364:653)(364:364:653))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (373:373:657)(373:373:657))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (377:377:664)(377:377:664))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:817)(453:453:817))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (364:364:653)(364:364:653))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (373:373:657)(373:373:657))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DUV\/block_48kHz\/seqmult_LpR\/reg_A_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (377:377:664)(377:377:664))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_252\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_252\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (471:471:756)(471:471:756))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_251\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_251\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1042)(675:675:1042))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_219\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_219\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1188)(716:716:1188))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_218\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_218\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (506:506:796)(506:506:796))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_217\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_217\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (514:514:829)(514:514:829))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_216\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_216\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (526:526:840)(526:526:840))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_199\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_199\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (446:446:732)(446:446:732))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_198\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_198\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (582:582:922)(582:582:922))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_197\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_197\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (767:767:1159)(767:767:1159))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_196\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_196\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (424:424:749)(424:424:749))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_195\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_195\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (903:903:1378)(903:903:1378))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_194\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_194\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:724)(410:410:724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_193\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_193\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (482:482:866)(482:482:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_192\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_192\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (365:365:665)(365:365:665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_254\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_253\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_252\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_251\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_250\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_217\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_196\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_196\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (142:142:480)(142:142:480))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_195\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_195\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (712:712:1052)(712:712:1052))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_194\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_194\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (439:439:785)(439:439:785))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_193\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_193\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (473:473:819)(473:473:819))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_215\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_215\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (486:486:820)(486:486:820))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_214\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_214\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (477:477:753)(477:477:753))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_213\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_213\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (475:475:775)(475:475:775))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_212\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_212\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (471:471:741)(471:471:741))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_239\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_239\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (140:140:502)(140:140:502))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_236\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_237\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_234\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_235\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_232\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_233\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/statetxbc\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_207\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_202\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_206\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_201\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_205\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_200\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_204\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_20\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_218\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_49\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_214\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_29\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_213\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_28\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_212\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_27\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_249\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_216\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_248\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_247\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_246\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_245\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_244\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_243\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_195\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_44\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_194\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_43\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_193\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_42\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_192\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_41\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_195\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_195\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (335:335:636)(335:335:636))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_194\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_194\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (337:337:631)(337:337:631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_193\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_193\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (335:335:635)(335:335:635))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_192\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_192\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (323:323:584)(323:323:584))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_199\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_198\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_198\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1045:1045:1595)(1045:1045:1595))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_197\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_196\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_196\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (871:871:1326)(871:871:1326))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (664:664:1149)(664:664:1149))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (339:339:625)(339:339:625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (461:461:816)(461:461:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_199\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_48\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_198\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_47\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_197\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_46\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_196\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_45\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_211\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_26\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_210\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_21\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_209\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_208\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_203\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_199\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_199\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (207:207:411)(207:207:411))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_198\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_198\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (209:209:406)(209:209:406))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_197\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_197\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (207:207:410)(207:207:410))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_196\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_196\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (206:206:403)(206:206:403))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_188\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_188\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:757)(407:407:757))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_187\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_187\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (449:449:822)(449:449:822))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_186\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_186\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (553:553:975)(553:553:975))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_185\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_185\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (346:346:631)(346:346:631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_191\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_40\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_190\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_189\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_39\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_188\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_38\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (316:316:590)(316:316:590))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (500:500:826)(500:500:826))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (320:320:596)(320:320:596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (335:335:623)(335:335:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_187\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_187\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (412:412:762)(412:412:762))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_186\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_186\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:727)(413:413:727))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_185\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_185\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (418:418:782)(418:418:782))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_184\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_184\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (461:461:825)(461:461:825))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_235\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_235\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (394:394:739)(394:394:739))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_251\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_234\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_234\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (406:406:752)(406:406:752))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_239\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_233\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_233\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (335:335:615)(335:335:615))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_237\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_232\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_232\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (350:350:656)(350:350:656))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_236\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/baudtxcount_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_187\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_187\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (330:330:622)(330:330:622))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_186\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_186\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (324:324:567)(324:324:567))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_185\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_185\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (339:339:633)(339:339:633))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_184\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_184\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (277:277:518)(277:277:518))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_191\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_191\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (312:312:648)(312:312:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_190\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_189\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_189\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (324:324:577)(324:324:577))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_188\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_188\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (357:357:601)(357:357:601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_187\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_187\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (322:322:585)(322:322:585))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_186\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_186\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (511:511:908)(511:511:908))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_185\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_185\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (417:417:761)(417:417:761))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_184\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_184\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (558:558:1018)(558:558:1018))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_254\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_254\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (581:581:957)(581:581:957))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_251\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_191\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_191\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:846)(469:469:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_190\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_190\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (305:305:566)(305:305:566))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_189\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_189\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (477:477:855)(477:477:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_188\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_188\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (302:302:563)(302:302:563))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:799)(452:452:799))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (217:217:411)(217:217:411))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:882)(415:415:882))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_leftins_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (222:222:416)(222:222:416))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_177\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_177\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (378:378:668)(378:378:668))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_183\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_176\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_176\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (378:378:675)(378:378:675))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_182\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_175\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_175\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (387:387:679)(387:387:679))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_179\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_174\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_174\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (391:391:686)(391:391:686))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_178\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_183\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_183\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (427:427:776)(427:427:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_182\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_182\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:230:441)(230:230:441))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_179\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_179\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (440:440:757)(440:440:757))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_178\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_178\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (438:438:781)(438:438:781))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_187\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_187\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (190:190:382)(190:190:382))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_186\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_186\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (192:192:377)(192:192:377))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_185\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_185\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (190:190:381)(190:190:381))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_184\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_184\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (189:189:374)(189:189:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_183\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_183\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (286:286:533)(286:286:533))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_182\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_182\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (358:358:650)(358:358:650))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_179\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_179\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (203:203:412)(203:203:412))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_178\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_178\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (420:420:790)(420:420:790))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_165\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_165\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:720)(405:405:720))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_164\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_164\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (246:246:457)(246:246:457))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_163\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_163\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (499:499:854)(499:499:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_162\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_162\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (259:259:468)(259:259:468))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_176\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_176\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (152:152:481)(152:152:481))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_180\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_175\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_175\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (434:434:779)(434:434:779))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_179\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_174\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_174\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (454:454:827)(454:454:827))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_178\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_173\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_173\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (502:502:860)(502:502:860))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_177\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_184\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_184\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (137:137:466)(137:137:466))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_183\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_183\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:547)(319:319:547))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_182\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_182\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:824)(451:451:824))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_181\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_181\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (270:270:520)(270:270:520))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_173\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_173\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (465:465:818)(465:465:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_172\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_172\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (252:252:463)(252:252:463))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_171\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_171\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (544:544:951)(544:544:951))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_170\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_170\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (662:662:1123)(662:662:1123))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DELAY_SYNC_REGISTER\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DELAY_SYNC_REGISTER\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (186:186:436)(186:186:436))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_27\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_26\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_25\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_24\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_165\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_164\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_161\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_163\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_160\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_162\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_30\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_29\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_28\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_reg_31\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_252\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_252\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (376:376:716)(376:376:716))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_251\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_251\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (375:375:709)(375:375:709))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_242\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_241\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_240\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_24\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_239\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_69\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_238\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_235\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_177\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_177\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (340:340:623)(340:340:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_191\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_176\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_176\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (159:159:490)(159:159:490))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_190\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_175\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_175\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (450:450:829)(450:450:829))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_189\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_174\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_174\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (515:515:926)(515:515:926))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_188\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_177\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_177\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (190:190:382)(190:190:382))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_176\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_176\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (192:192:377)(192:192:377))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_175\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_175\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (190:190:381)(190:190:381))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_174\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_174\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (189:189:374)(189:189:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_173\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_173\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (383:383:682)(383:383:682))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_165\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_172\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_172\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (385:385:677)(385:385:677))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_164\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_171\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_171\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (383:383:681)(383:383:681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_163\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_170\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_170\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (382:382:674)(382:382:674))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_162\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_165\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_165\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:761)(407:407:761))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_164\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_163\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_163\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (357:357:658)(357:357:658))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_162\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_162\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (228:228:440)(228:228:440))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_173\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_173\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (334:334:617)(334:334:617))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_172\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_172\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (138:138:469)(138:138:469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_171\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_171\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:548)(319:319:548))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_170\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_170\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (312:312:626)(312:312:626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_165\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_165\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (570:570:935)(570:570:935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_164\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_164\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (465:465:843)(465:465:843))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_163\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_163\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (644:644:1165)(644:644:1165))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_162\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_162\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (538:538:922)(538:538:922))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_66\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_65\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_64\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_63\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_62\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_61\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_60\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_172\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_172\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (163:163:499)(163:163:499))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_171\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_171\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (348:348:576)(348:348:576))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_170\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_170\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (523:523:902)(523:523:902))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_169\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_169\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (659:659:1130)(659:659:1130))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_104\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_104\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_103\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_103\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (483:483:823)(483:483:823))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_102\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_102\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_101\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_101\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (333:333:609)(333:333:609))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_100\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_100\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_99\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_99\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_98\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_98\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_97\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_97\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (333:333:609)(333:333:609))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_169\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_169\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:951)(586:586:951))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_168\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_168\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1094)(617:617:1094))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_167\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_167\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (637:637:1021)(637:637:1021))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_166\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_RECEIVED_166\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (563:563:947)(563:563:947))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_25\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_74\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_73\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_72\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_71\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_70\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_68\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_67\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_96\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_96\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_95\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_95\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_94\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_94\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_93\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_93\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (295:295:559)(295:295:559))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_56\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_56\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (436:436:807)(436:436:807))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_52\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_55\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_55\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (425:425:770)(425:425:770))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_51\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_54\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_54\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_50\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_53\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_53\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (363:363:587)(363:363:587))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_49\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_164\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_164\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:1044)(535:535:1044))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_163\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_163\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (449:449:822)(449:449:822))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_162\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_162\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (439:439:785)(439:439:785))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_161\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_161\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1173)(698:698:1173))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_168\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_168\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (500:500:850)(500:500:850))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_167\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_167\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (611:611:989)(611:611:989))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_166\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_166\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1081)(667:667:1081))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_165\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_165\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (641:641:1130)(641:641:1130))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_68\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_68\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (131:131:460)(131:131:460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_76\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_67\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_67\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (425:425:770)(425:425:770))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_75\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_66\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_66\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (434:434:774)(434:434:774))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_74\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_65\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_65\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (411:411:757)(411:411:757))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_73\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_64\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_64\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (484:484:855)(484:484:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_60\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_63\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_63\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (473:473:818)(473:473:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_59\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_62\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_62\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (493:493:866)(493:493:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_58\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_61\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_61\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (363:363:587)(363:363:587))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_57\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_108\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_108\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (131:131:460)(131:131:460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_112\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_107\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_107\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (314:314:542)(314:314:542))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_111\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_106\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_106\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_110\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_105\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_105\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (304:304:571)(304:304:571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_109\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (194:194:401)(194:194:401))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (179:179:375)(179:179:375))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (583:583:1018)(583:583:1018))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_158\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_157\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_156\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_155\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_154\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_153\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_152\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_151\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_48\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_48\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (131:131:460)(131:131:460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_84\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_47\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_47\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (425:425:770)(425:425:770))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_83\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_46\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_46\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_82\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_45\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_45\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (198:198:386)(198:198:386))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_81\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_169\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_169\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (266:266:551)(266:266:551))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_168\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_167\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_167\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (374:374:725)(374:374:725))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_166\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_166\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (192:192:386)(192:192:386))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_92\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_92\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (436:436:807)(436:436:807))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_91\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_91\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (425:425:770)(425:425:770))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_90\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_90\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_89\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_89\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:719)(451:451:719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_116\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_116\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_115\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_115\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_114\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_114\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_113\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_113\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (261:261:508)(261:261:508))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_40\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_40\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_39\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_39\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_38\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_38\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_37\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_37\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (333:333:609)(333:333:609))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_44\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_44\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:753)(403:403:753))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_88\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_43\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_43\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_87\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_42\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_42\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_86\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_41\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_41\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (333:333:609)(333:333:609))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_85\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_120\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_120\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_119\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_119\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_118\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_118\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_117\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_117\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (333:333:609)(333:333:609))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_72\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_72\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:753)(403:403:753))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_80\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_71\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_71\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_79\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_70\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_70\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (499:499:912)(499:499:912))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_78\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_69\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_69\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (440:440:813)(440:440:813))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_77\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_36\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_36\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:753)(403:403:753))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_32\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_35\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_35\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_31\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_34\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_34\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_30\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_33\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_33\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (347:347:548)(347:347:548))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_29\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_28\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (681:681:1228)(681:681:1228))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_28\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_27\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (681:681:1228)(681:681:1228))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_27\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_26\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (681:681:1228)(681:681:1228))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_26\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_25\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (681:681:1228)(681:681:1228))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_25\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (488:488:770)(488:488:770))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_177\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_32\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_176\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_31\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_175\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_30\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_174\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_59\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_52\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_58\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_51\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_57\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_50\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_56\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_187\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_37\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_186\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_36\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_185\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_35\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_184\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_181\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_173\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_172\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_159\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_171\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_149\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_170\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_177\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_176\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_176\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (427:427:738)(427:427:738))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_175\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_175\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (355:355:640)(355:355:640))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_174\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_174\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (325:325:655)(325:325:655))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (287:287:628)(287:287:628))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_rightins_16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (357:357:596)(357:357:596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_1\/tx_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/SYNC_REGISTER\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/SYNC_REGISTER\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (436:436:807)(436:436:807))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DELAY_SYNC_REGISTER2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DELAY_SYNC_REGISTER2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (367:367:671)(367:367:671))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_192\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_192\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (141:141:479)(141:141:479))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_191\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_191\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (449:449:822)(449:449:822))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_190\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_190\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (525:525:950)(525:525:950))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_189\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_189\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (357:357:648)(357:357:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_173\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_173\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (378:378:685)(378:378:685))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_172\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_172\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (366:366:631)(366:366:631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_171\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_171\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (227:227:396)(227:227:396))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_OUT_170\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_254\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_254\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (302:302:579)(302:302:579))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DELAY_SYNC2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DELAY_SYNC2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (472:472:812)(472:472:812))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DELAY_SYNC1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DELAY_SYNC1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1146:1146:1881)(1146:1146:1881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_124\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_124\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (158:158:494)(158:158:494))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_123\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_123\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (728:728:1073)(728:728:1073))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_122\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_122\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:848)(469:469:848))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_121\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_121\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (597:597:951)(597:597:951))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/NEXTSTATE_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/NEXTSTATE_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_24\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_24\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (158:158:494)(158:158:494))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_23\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_23\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (343:343:571)(343:343:571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_22\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_22\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:848)(469:469:848))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_21\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_21\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (312:312:575)(312:312:575))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (463:463:841)(463:463:841))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (343:343:571)(343:343:571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:848)(469:469:848))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:744)(404:404:744))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_169\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_169\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (335:335:636)(335:335:636))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_168\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_168\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (371:371:713)(371:371:713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_167\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_167\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (473:473:857)(473:473:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_166\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/FRAME_IN_166\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:832)(469:469:832))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_20\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_20\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (158:158:494)(158:158:494))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_19\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (343:343:571)(343:343:571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_18\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:848)(469:469:848))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (216:216:415)(216:216:415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_169\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_169\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (207:207:411)(207:207:411))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_168\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_168\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (209:209:406)(209:209:406))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_167\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_167\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (207:207:410)(207:207:410))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_166\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/DATA_TO_SEND_166\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (206:206:403)(206:206:403))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_150\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_148\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_147\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_146\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_145\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_144\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_143\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_128\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_128\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_127\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_127\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_126\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_126\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_125\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_125\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (333:333:609)(333:333:609))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_132\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_132\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_131\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_131\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1046)(706:706:1046))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_130\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_130\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1050)(704:704:1050))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_129\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_129\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (333:333:609)(333:333:609))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_136\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_136\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_135\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_135\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (754:754:1094)(754:754:1094))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_134\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_134\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_133\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_133\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (542:542:912)(542:542:912))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_89\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_79\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_88\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_87\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_86\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_85\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_84\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_83\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_82\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_81\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_80\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_78\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_77\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_76\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_75\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATE_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATE_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (249:249:464)(249:249:464))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATE_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/STATE_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (243:243:442)(243:243:442))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_169\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_139\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_168\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_129\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_167\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_119\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_166\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_109\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_142\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_141\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_140\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_138\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_137\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_136\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_135\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_144\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_144\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (131:131:460)(131:131:460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_143\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_143\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (314:314:542)(314:314:542))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_142\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_142\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_141\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_141\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (390:390:706)(390:390:706))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_96\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_95\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_94\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_93\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_92\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_91\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_90\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (436:436:807)(436:436:807))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (368:368:596)(368:368:596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:761)(451:451:761))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (341:341:632)(341:341:632))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (429:429:769)(429:429:769))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_29\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_160\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_160\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (131:131:460)(131:131:460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_159\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_159\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (368:368:596)(368:368:596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_158\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_158\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_157\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_157\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (294:294:546)(294:294:546))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_156\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_156\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (131:131:460)(131:131:460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_155\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_155\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (314:314:542)(314:314:542))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_154\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_154\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_153\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_153\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (390:390:706)(390:390:706))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_110\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_108\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_107\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_106\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_105\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_104\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_103\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_126\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_125\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_124\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_123\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_122\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_121\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_120\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/SYNC_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_140\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_140\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_139\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_139\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_138\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_138\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (341:341:632)(341:341:632))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_137\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_137\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (352:352:636)(352:352:636))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_31\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_30\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_28\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_27\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_26\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_25\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_24\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_23\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_22\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_21\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_20\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/count_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_152\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_152\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_151\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_151\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_150\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_150\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_149\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_149\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (381:381:694)(381:381:694))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_148\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_148\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (136:136:474)(136:136:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_147\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_147\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_146\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_146\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:776)(430:430:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_145\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/IN_SHIFT_145\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (429:429:769)(429:429:769))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_134\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_133\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_132\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_131\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_130\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_128\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_127\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_118\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_117\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_116\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_115\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_114\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_113\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_112\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_111\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_102\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_101\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_100\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_99\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_98\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LM4550_controler_1\/OUT_SHIFT_97\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
)
