0.7
2020.2
May 22 2024
18:54:44
/home/students/Verilog_lab/Verilog_sequential_design/Verilog_sequential_design.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/students/Verilog_lab/Verilog_sequential_design/Verilog_sequential_design.srcs/sim_1/new/tb_d_ff_p.v,1728117382,verilog,,,,tb_d_ff_p,,,,,,,,
/home/students/Verilog_lab/Verilog_sequential_design/Verilog_sequential_design.srcs/sources_1/new/d_ff_p.v,1728116593,verilog,,/home/students/Verilog_lab/Verilog_sequential_design/Verilog_sequential_design.srcs/sim_1/new/tb_d_ff_p.v,,d_ff_p,,,,,,,,
