// Seed: 1497790152
module module_0 #(
    parameter id_1 = 32'd40,
    parameter id_2 = 32'd26
) ();
  type_0 _id_1 (1 + 1);
  logic _id_2 = 1;
  reg   id_3;
  always begin
    SystemTFIdentifier(1 ? id_2[id_2] : 'b0);
    if (id_3)
      #1 @(posedge id_2[1 : id_1] or posedge 1 or posedge 1 or posedge id_2[id_2]) id_3 <= 1;
    else begin
      @(negedge 1) id_3 <= id_2;
    end
  end
  integer
      id_4 (
          .id_0 (1'b0),
          .id_1 (id_2),
          .id_2 (id_1),
          .id_3 (id_2),
          .id_4 (id_1),
          .id_5 (1),
          .id_6 (""),
          .id_7 ((1)),
          .id_8 (1'b0),
          .id_9 (id_1),
          .id_10(1),
          .id_11(1)
      ),
      id_5;
  assign id_4 = 1;
endmodule
