Warning (10268): Verilog HDL information at VGA_IP.v(175): always construct contains both blocking and non-blocking assignments File: M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v Line: 175
