Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: I:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_twinkle_behav xil_defaultlib.tb_twinkle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "I:/GitHub/FPGA-Study/DavinciDEV/Projet-Simulation/MyFirstProjet/MyFirstProjet.srcs/sources_1/new/ledtwinkle.v" Line 23. Module ledtwinkle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "I:/GitHub/FPGA-Study/DavinciDEV/Projet-Simulation/MyFirstProjet/MyFirstProjet.srcs/sources_1/new/ledtwinkle.v" Line 23. Module ledtwinkle doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ledtwinkle
Compiling module xil_defaultlib.tb_twinkle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_twinkle_behav
