{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702463655179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702463655180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 10:34:15 2023 " "Processing started: Wed Dec 13 10:34:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702463655180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463655180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SeqDet1101 -c SeqDet1101 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SeqDet1101 -c SeqDet1101" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463655180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702463655329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702463655329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SeqDet1101.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SeqDet1101.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SeqDet1101 " "Found entity 1: SeqDet1101" {  } { { "SeqDet1101.bdf" "" { Schematic "/home/rhyan/Documents/ua/ISD/projetosquartus/guiao11/SeqDet1101.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463662735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463662735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SpecialCount0_9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SpecialCount0_9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SpecialCount0_9 " "Found entity 1: SpecialCount0_9" {  } { { "SpecialCount0_9.bdf" "" { Schematic "/home/rhyan/Documents/ua/ISD/projetosquartus/guiao11/SpecialCount0_9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463662735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463662735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SpecialCount0_9 " "Elaborating entity \"SpecialCount0_9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702463662789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst " "Elaborating entity \"74163\" for hierarchy \"74163:inst\"" {  } { { "SpecialCount0_9.bdf" "inst" { Schematic "/home/rhyan/Documents/ua/ISD/projetosquartus/guiao11/SpecialCount0_9.bdf" { { 144 416 536 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463662801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst " "Elaborated megafunction instantiation \"74163:inst\"" {  } { { "SpecialCount0_9.bdf" "" { Schematic "/home/rhyan/Documents/ua/ISD/projetosquartus/guiao11/SpecialCount0_9.bdf" { { 144 416 536 328 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463662804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"74163:inst\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "/home/rhyan/.intel_fpga_lite/22.1.2/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463662809 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst\|f74163:sub 74163:inst " "Elaborated megafunction instantiation \"74163:inst\|f74163:sub\", which is child of megafunction instantiation \"74163:inst\"" {  } { { "74163.tdf" "" { Text "/home/rhyan/.intel_fpga_lite/22.1.2/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "SpecialCount0_9.bdf" "" { Schematic "/home/rhyan/Documents/ua/ISD/projetosquartus/guiao11/SpecialCount0_9.bdf" { { 144 416 536 328 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463662814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702463663239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463663239 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EN " "No output dependent on input pin \"EN\"" {  } { { "SpecialCount0_9.bdf" "" { Schematic "/home/rhyan/Documents/ua/ISD/projetosquartus/guiao11/SpecialCount0_9.bdf" { { 240 176 344 256 "EN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702463663262 "|SpecialCount0_9|EN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "SpecialCount0_9.bdf" "" { Schematic "/home/rhyan/Documents/ua/ISD/projetosquartus/guiao11/SpecialCount0_9.bdf" { { 296 168 336 312 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702463663262 "|SpecialCount0_9|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702463663262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702463663262 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702463663262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702463663262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702463663266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 10:34:23 2023 " "Processing ended: Wed Dec 13 10:34:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702463663266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702463663266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702463663266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463663266 ""}
