Analysis & Synthesis report for main
Tue Jun 28 16:01:36 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |main|control_unit:inst|pres_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Rom:inst5|altsyncram:altsyncram_component|altsyncram_1v91:auto_generated
 17. Parameter Settings for User Entity Instance: Rom:inst5
 18. Parameter Settings for User Entity Instance: Rom:inst5|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: BUSMUX:inst11
 20. Parameter Settings for User Entity Instance: port_io:inst13
 21. Parameter Settings for User Entity Instance: port_io:inst10
 22. altsyncram Parameter Settings by Entity Instance
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 28 16:01:36 2022        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; main                                         ;
; Top-level Entity Name              ; main                                         ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 4,262                                        ;
;     Total combinational functions  ; 2,178                                        ;
;     Dedicated logic registers      ; 2,219                                        ;
; Total registers                    ; 2219                                         ;
; Total pins                         ; 65                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 57,344                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; main               ; main               ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+------------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                               ;
+------------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------+
; ../Rom/Rom.tdf                           ; yes             ; User Wizard-Generated File               ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Rom/Rom.tdf                               ;
; ../trab4/control_unit/control_unit.vhd   ; yes             ; User VHDL File                           ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd       ;
; ../trab3/RAM_Mem/RAM_mem.vhd             ; yes             ; User VHDL File                           ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd                 ;
; ../trab3/Port_io/Port_io.vhd             ; yes             ; User VHDL File                           ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd                 ;
; ../trab2/Status_reg/Status_reg.vhd       ; yes             ; User VHDL File                           ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/Status_reg/Status_reg.vhd           ;
; ../trab2/PC_reg/PC_reg.vhd               ; yes             ; User VHDL File                           ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/PC_reg/PC_reg.vhd                   ;
; ../trab2/FSR_reg/FSR_reg.vhd             ; yes             ; User VHDL File                           ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd                 ;
; ../trab1/mux/addr_mux.vhd                ; yes             ; User VHDL File                           ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab1/mux/addr_mux.vhd                    ;
; ../trab1/alu/alu.vhd                     ; yes             ; User VHDL File                           ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab1/alu/alu.vhd                         ;
; ../trab2/w_reg/w_reg.vhd                 ; yes             ; User VHDL File                           ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/w_reg/w_reg.vhd                     ;
; altsyncram.inc                           ; yes             ; Auto-Found AHDL File                     ; f:/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.inc                     ;
; main.bdf                                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.bdf               ;
; altsyncram.tdf                           ; yes             ; Megafunction                             ; f:/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                     ;
; db/altsyncram_1v91.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/db/altsyncram_1v91.tdf ;
; ../Topo da hierarquia/program memory.mif ; yes             ; Auto-Found Memory Initialization File    ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/program memory.mif     ;
; busmux.tdf                               ; yes             ; Megafunction                             ; f:/quartus/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf                         ;
; lpm_mux.tdf                              ; yes             ; Megafunction                             ; f:/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf                        ;
; db/mux_smc.tdf                           ; yes             ; Auto-Generated Megafunction              ; C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/db/mux_smc.tdf         ;
+------------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 4,262 ;
;                                             ;       ;
; Total combinational functions               ; 2178  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1734  ;
;     -- 3 input functions                    ; 342   ;
;     -- <=2 input functions                  ; 102   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2115  ;
;     -- arithmetic mode                      ; 63    ;
;                                             ;       ;
; Total registers                             ; 2219  ;
;     -- Dedicated logic registers            ; 2219  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 65    ;
; Total memory bits                           ; 57344 ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 2233  ;
; Total fan-out                               ; 17270 ;
; Average fan-out                             ; 3.86  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+--------------+
; |main                                     ; 2178 (0)          ; 2219 (0)     ; 57344       ; 0            ; 0       ; 0         ; 65   ; 0            ; |main                                                                          ; work         ;
;    |FSR_reg:inst3|                        ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FSR_reg:inst3                                                            ;              ;
;    |PC_reg:inst4|                         ; 162 (162)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PC_reg:inst4                                                             ; work         ;
;    |RAM_mem:inst1|                        ; 1697 (1697)       ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RAM_mem:inst1                                                            ; work         ;
;    |Rom:inst5|                            ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Rom:inst5                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Rom:inst5|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_1v91:auto_generated| ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Rom:inst5|altsyncram:altsyncram_component|altsyncram_1v91:auto_generated ;              ;
;    |Status_reg:inst6|                     ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Status_reg:inst6                                                         ; work         ;
;    |addr_mux:inst9|                       ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|addr_mux:inst9                                                           ; work         ;
;    |alu:inst8|                            ; 171 (171)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|alu:inst8                                                                ; work         ;
;    |busmux:inst11|                        ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|busmux:inst11                                                            ; work         ;
;       |lpm_mux:$00000|                    ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|busmux:inst11|lpm_mux:$00000                                             ;              ;
;          |mux_smc:auto_generated|         ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|busmux:inst11|lpm_mux:$00000|mux_smc:auto_generated                      ;              ;
;    |control_unit:inst|                    ; 51 (51)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|control_unit:inst                                                        ;              ;
;    |port_io:inst10|                       ; 29 (29)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|port_io:inst10                                                           ; work         ;
;    |port_io:inst13|                       ; 31 (31)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|port_io:inst13                                                           ; work         ;
;    |w_reg:inst7|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|w_reg:inst7                                                              ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; Name                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                      ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; Rom:inst5|altsyncram:altsyncram_component|altsyncram_1v91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 14           ; --           ; --           ; 57344 ; ../Topo da hierarquia/program memory.mif ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |main|control_unit:inst|pres_state                                         ;
+-------------------------+-------------------------+-----------------------+----------------+
; Name                    ; pres_state.fetch_dec_ex ; pres_state.fetch_only ; pres_state.rst ;
+-------------------------+-------------------------+-----------------------+----------------+
; pres_state.rst          ; 0                       ; 0                     ; 0              ;
; pres_state.fetch_only   ; 0                       ; 1                     ; 1              ;
; pres_state.fetch_dec_ex ; 1                       ; 0                     ; 1              ;
+-------------------------+-------------------------+-----------------------+----------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal      ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------+------------------------+
; port_io:inst13|latch[7]                             ; port_io:inst13|process_0 ; yes                    ;
; port_io:inst10|latch[7]                             ; port_io:inst10|process_0 ; yes                    ;
; port_io:inst13|latch[3]                             ; port_io:inst13|process_0 ; yes                    ;
; port_io:inst10|latch[3]                             ; port_io:inst10|process_0 ; yes                    ;
; port_io:inst13|latch[6]                             ; port_io:inst13|process_0 ; yes                    ;
; port_io:inst10|latch[6]                             ; port_io:inst10|process_0 ; yes                    ;
; port_io:inst13|latch[5]                             ; port_io:inst13|process_0 ; yes                    ;
; port_io:inst10|latch[5]                             ; port_io:inst10|process_0 ; yes                    ;
; port_io:inst13|latch[4]                             ; port_io:inst13|process_0 ; yes                    ;
; port_io:inst10|latch[4]                             ; port_io:inst10|process_0 ; yes                    ;
; port_io:inst13|latch[2]                             ; port_io:inst13|process_0 ; yes                    ;
; port_io:inst10|latch[2]                             ; port_io:inst10|process_0 ; yes                    ;
; port_io:inst13|latch[1]                             ; port_io:inst13|process_0 ; yes                    ;
; port_io:inst10|latch[1]                             ; port_io:inst10|process_0 ; yes                    ;
; port_io:inst13|latch[0]                             ; port_io:inst13|process_0 ; yes                    ;
; port_io:inst10|latch[0]                             ; port_io:inst10|process_0 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                          ;                        ;
+-----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; PC_reg:inst4|pc[12]                   ; Lost fanout        ;
; PC_reg:inst4|stack_reg0[12]           ; Lost fanout        ;
; PC_reg:inst4|stack_reg1[12]           ; Lost fanout        ;
; PC_reg:inst4|stack_reg2[12]           ; Lost fanout        ;
; PC_reg:inst4|stack_reg3[12]           ; Lost fanout        ;
; PC_reg:inst4|stack_reg4[12]           ; Lost fanout        ;
; PC_reg:inst4|stack_reg5[12]           ; Lost fanout        ;
; PC_reg:inst4|stack_reg6[12]           ; Lost fanout        ;
; PC_reg:inst4|stack_reg7[12]           ; Lost fanout        ;
; Total Number of Removed Registers = 9 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                          ;
+---------------------+--------------------+-----------------------------------------------------------+
; Register name       ; Reason for Removal ; Registers Removed due to This Register                    ;
+---------------------+--------------------+-----------------------------------------------------------+
; PC_reg:inst4|pc[12] ; Lost Fanouts       ; PC_reg:inst4|stack_reg0[12], PC_reg:inst4|stack_reg1[12], ;
;                     ;                    ; PC_reg:inst4|stack_reg2[12], PC_reg:inst4|stack_reg3[12], ;
;                     ;                    ; PC_reg:inst4|stack_reg4[12], PC_reg:inst4|stack_reg5[12], ;
;                     ;                    ; PC_reg:inst4|stack_reg6[12], PC_reg:inst4|stack_reg7[12]  ;
+---------------------+--------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2219  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 2219  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2203  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; port_io:inst10|tris_reg[7]              ; 2       ;
; port_io:inst13|tris_reg[7]              ; 2       ;
; port_io:inst13|tris_reg[6]              ; 2       ;
; port_io:inst10|tris_reg[6]              ; 2       ;
; port_io:inst13|tris_reg[5]              ; 2       ;
; port_io:inst10|tris_reg[5]              ; 2       ;
; port_io:inst13|tris_reg[4]              ; 2       ;
; port_io:inst10|tris_reg[4]              ; 2       ;
; port_io:inst13|tris_reg[3]              ; 2       ;
; port_io:inst10|tris_reg[3]              ; 2       ;
; port_io:inst13|tris_reg[2]              ; 2       ;
; port_io:inst10|tris_reg[2]              ; 2       ;
; port_io:inst13|tris_reg[1]              ; 2       ;
; port_io:inst10|tris_reg[1]              ; 2       ;
; port_io:inst13|tris_reg[0]              ; 2       ;
; port_io:inst10|tris_reg[0]              ; 2       ;
; Total number of inverted registers = 16 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |main|PC_reg:inst4|stack_reg7[10]               ;
; 3:1                ; 91 bits   ; 182 LEs       ; 91 LEs               ; 91 LEs                 ; Yes        ; |main|PC_reg:inst4|stack_reg6[12]               ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |main|PC_reg:inst4|nextpc_out[10]               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |main|control_unit:inst|next_state.fetch_dec_ex ;
; 17:1               ; 7 bits    ; 77 LEs        ; 70 LEs               ; 7 LEs                  ; No         ; |main|alu:inst8|Mux2                            ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |main|RAM_mem:inst1|dbus_out[2]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Rom:inst5|altsyncram:altsyncram_component|altsyncram_1v91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rom:inst5 ;
+-----------------+-------+------------------------------+
; Parameter Name  ; Value ; Type                         ;
+-----------------+-------+------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                      ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                      ;
+-----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rom:inst5|altsyncram:altsyncram_component         ;
+------------------------------------+------------------------------------------+----------------+
; Parameter Name                     ; Value                                    ; Type           ;
+------------------------------------+------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped        ;
; OPERATION_MODE                     ; ROM                                      ; Untyped        ;
; WIDTH_A                            ; 14                                       ; Untyped        ;
; WIDTHAD_A                          ; 12                                       ; Untyped        ;
; NUMWORDS_A                         ; 4096                                     ; Untyped        ;
; OUTDATA_REG_A                      ; CLOCK0                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WIDTH_B                            ; 1                                        ; Untyped        ;
; WIDTHAD_B                          ; 1                                        ; Untyped        ;
; NUMWORDS_B                         ; 1                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; INIT_FILE                          ; ../Topo da hierarquia/program memory.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_1v91                          ; Untyped        ;
+------------------------------------+------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst11 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 8     ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: port_io:inst13 ;
+----------------+-----------+--------------------------------+
; Parameter Name ; Value     ; Type                           ;
+----------------+-----------+--------------------------------+
; port_addr      ; 000000101 ; Unsigned Binary                ;
; alt_port_addr  ; 000000101 ; Unsigned Binary                ;
; tris_addr      ; 010000101 ; Unsigned Binary                ;
; alt_tris_addr  ; 010000101 ; Unsigned Binary                ;
+----------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: port_io:inst10 ;
+----------------+-----------+--------------------------------+
; Parameter Name ; Value     ; Type                           ;
+----------------+-----------+--------------------------------+
; port_addr      ; 000000110 ; Unsigned Binary                ;
; alt_port_addr  ; 100000110 ; Unsigned Binary                ;
; tris_addr      ; 010000110 ; Unsigned Binary                ;
; alt_tris_addr  ; 110000110 ; Unsigned Binary                ;
+----------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; Rom:inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                       ;
;     -- WIDTH_A                            ; 14                                        ;
;     -- NUMWORDS_A                         ; 4096                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                    ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jun 28 16:01:24 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning: Tcl Script File ../ROM.qip not found
    Info: set_global_assignment -name QIP_FILE ../ROM.qip
Info: Found 1 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/rom/rom.tdf
    Info: Found entity 1: Rom
Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab4/control_unit/control_unit.vhd
    Info: Found design unit 1: control_unit-arch
    Info: Found entity 1: control_unit
Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab3/ram_mem/ram_mem.vhd
    Info: Found design unit 1: RAM_mem-arch
    Info: Found entity 1: RAM_mem
Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab3/port_io/port_io.vhd
    Info: Found design unit 1: port_io-arch
    Info: Found entity 1: port_io
Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/status_reg/status_reg.vhd
    Info: Found design unit 1: Status_reg-arch1
    Info: Found entity 1: Status_reg
Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/stack/stack.vhd
    Info: Found design unit 1: Stack-arch1
    Info: Found entity 1: Stack
Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/pc_reg/pc_reg.vhd
    Info: Found design unit 1: PC_reg-arch1
    Info: Found entity 1: PC_reg
Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/fsr_reg/fsr_reg.vhd
    Info: Found design unit 1: FSR_reg-arch1
    Info: Found entity 1: FSR_reg
Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab1/mux/addr_mux.vhd
    Info: Found design unit 1: addr_mux-arch
    Info: Found entity 1: addr_mux
Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab1/alu/alu.vhd
    Info: Found design unit 1: alu-arch
    Info: Found entity 1: alu
Info: Found 2 design units, including 1 entities, in source file /users/gabriel/desktop/vhdl/trabsreconfig-main/trab2/w_reg/w_reg.vhd
    Info: Found design unit 1: w_reg-arch1
    Info: Found entity 1: w_reg
Warning: Using design file main.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: main
Info: Elaborating entity "main" for the top level hierarchy
Info: Elaborating entity "control_unit" for hierarchy "control_unit:inst"
Info: Elaborating entity "alu" for hierarchy "alu:inst8"
Info: Elaborating entity "Status_reg" for hierarchy "Status_reg:inst6"
Info: Elaborating entity "addr_mux" for hierarchy "addr_mux:inst9"
Info: Elaborating entity "Rom" for hierarchy "Rom:inst5"
Info: Elaborating entity "altsyncram" for hierarchy "Rom:inst5|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "Rom:inst5|altsyncram:altsyncram_component"
Info: Instantiated megafunction "Rom:inst5|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "14"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "CLOCK0"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "../Topo da hierarquia/program memory.mif"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1v91.tdf
    Info: Found entity 1: altsyncram_1v91
Info: Elaborating entity "altsyncram_1v91" for hierarchy "Rom:inst5|altsyncram:altsyncram_component|altsyncram_1v91:auto_generated"
Warning: 4064 out of 4096 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning: Addresses ranging from 32 to 4095 are not initialized
Info: Elaborating entity "PC_reg" for hierarchy "PC_reg:inst4"
Info: Elaborating entity "FSR_reg" for hierarchy "FSR_reg:inst3"
Info: Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst11"
Info: Elaborated megafunction instantiation "BUSMUX:inst11"
Info: Instantiated megafunction "BUSMUX:inst11" with the following parameter:
    Info: Parameter "WIDTH" = "8"
Info: Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst11|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "BUSMUX:inst11|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst11"
Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf
    Info: Found entity 1: mux_smc
Info: Elaborating entity "mux_smc" for hierarchy "BUSMUX:inst11|lpm_mux:$00000|mux_smc:auto_generated"
Info: Elaborating entity "RAM_mem" for hierarchy "RAM_mem:inst1"
Info: Elaborating entity "port_io" for hierarchy "port_io:inst13"
Warning (10631): VHDL Process Statement warning at Port_io.vhd(61): inferring latch(es) for signal or variable "latch", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "latch[0]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[1]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[2]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[3]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[4]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[5]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[6]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[7]" at Port_io.vhd(61)
Info: Elaborating entity "port_io" for hierarchy "port_io:inst10"
Warning (10631): VHDL Process Statement warning at Port_io.vhd(61): inferring latch(es) for signal or variable "latch", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "latch[0]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[1]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[2]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[3]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[4]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[5]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[6]" at Port_io.vhd(61)
Info (10041): Inferred latch for "latch[7]" at Port_io.vhd(61)
Info: Elaborating entity "w_reg" for hierarchy "w_reg:inst7"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "RAM_mem:inst1|dbus_out[7]" to the node "busmux:inst11|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM_mem:inst1|dbus_out[3]" to the node "busmux:inst11|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM_mem:inst1|dbus_out[6]" to the node "busmux:inst11|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM_mem:inst1|dbus_out[5]" to the node "busmux:inst11|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM_mem:inst1|dbus_out[4]" to the node "busmux:inst11|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM_mem:inst1|dbus_out[2]" to the node "busmux:inst11|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM_mem:inst1|dbus_out[1]" to the node "busmux:inst11|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM_mem:inst1|dbus_out[0]" to the node "busmux:inst11|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]" into an OR gate
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below.
    Info: Register "PC_reg:inst4|pc[12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst4|stack_reg0[12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst4|stack_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst4|stack_reg2[12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst4|stack_reg3[12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst4|stack_reg4[12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst4|stack_reg5[12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst4|stack_reg6[12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst4|stack_reg7[12]" lost all its fanouts during netlist optimizations.
Info: Implemented 4361 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 47 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 4282 logic cells
    Info: Implemented 14 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 259 megabytes
    Info: Processing ended: Tue Jun 28 16:01:36 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:14


