#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Oct  5 17:16:12 2024
# Process ID: 211578
# Current directory: /home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.runs/sistema_ALU_ip_0_0_synth_1
# Command line: vivado -log sistema_ALU_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema_ALU_ip_0_0.tcl
# Log file: /home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.runs/sistema_ALU_ip_0_0_synth_1/sistema_ALU_ip_0_0.vds
# Journal file: /home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.runs/sistema_ALU_ip_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source sistema_ALU_ip_0_0.tcl -notrace
Command: synth_design -top sistema_ALU_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 211660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1266.855 ; gain = 87.000 ; free physical = 142 ; free virtual = 4394
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema_ALU_ip_0_0' [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ip/sistema_ALU_ip_0_0/synth/sistema_ALU_ip_0_0.vhd:82]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ALU_ip_v1_0' declared at '/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/hdl/ALU_ip_v1_0.vhd:5' bound to instance 'U0' of component 'ALU_ip_v1_0' [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ip/sistema_ALU_ip_0_0/synth/sistema_ALU_ip_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ALU_ip_v1_0' [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/hdl/ALU_ip_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ALU_ip_v1_0_S_AXI' declared at '/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/hdl/ALU_ip_v1_0_S_AXI.vhd:5' bound to instance 'ALU_ip_v1_0_S_AXI_inst' of component 'ALU_ip_v1_0_S_AXI' [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/hdl/ALU_ip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'ALU_ip_v1_0_S_AXI' [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/hdl/ALU_ip_v1_0_S_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ALU' declared at '/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/ALU.vhd:5' bound to instance 'alu_inst' of component 'ALU' [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/hdl/ALU_ip_v1_0_S_AXI.vhd:423]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/ALU.vhd:16]
INFO: [Synth 8-638] synthesizing module 'sumNb' [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/sumNb.vhd:18]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sum1b' [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/sum1b.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sum1b' (1#1) [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/sum1b.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sumNb' (2#1) [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/sumNb.vhd:18]
INFO: [Synth 8-638] synthesizing module 'subtractor4b' [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/subtractor4b.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'subtractor4b' (3#1) [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/subtractor4b.vhd:14]
INFO: [Synth 8-638] synthesizing module 'multiplier4b' [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/multiplier4b.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'multiplier4b' (4#1) [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/multiplier4b.vhd:16]
INFO: [Synth 8-638] synthesizing module 'divider4b' [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/divider4b.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'divider4b' (5#1) [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/divider4b.vhd:24]
INFO: [Synth 8-226] default block is never used [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/ALU.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/ALU.vhd:16]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/hdl/ALU_ip_v1_0_S_AXI.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/hdl/ALU_ip_v1_0_S_AXI.vhd:239]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/hdl/ALU_ip_v1_0_S_AXI.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'ALU_ip_v1_0_S_AXI' (7#1) [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/hdl/ALU_ip_v1_0_S_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'ALU_ip_v1_0' (8#1) [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/hdl/ALU_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'sistema_ALU_ip_0_0' (9#1) [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ip/sistema_ALU_ip_0_0/synth/sistema_ALU_ip_0_0.vhd:82]
WARNING: [Synth 8-3331] design ALU_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ALU_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ALU_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ALU_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ALU_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ALU_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1311.465 ; gain = 131.609 ; free physical = 169 ; free virtual = 4383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1311.465 ; gain = 131.609 ; free physical = 143 ; free virtual = 4379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1311.465 ; gain = 131.609 ; free physical = 143 ; free virtual = 4379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1646.086 ; gain = 0.000 ; free physical = 315 ; free virtual = 4108
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 324 ; free virtual = 4134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 324 ; free virtual = 4134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 325 ; free virtual = 4136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 314 ; free virtual = 4127
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sum1b 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module subtractor4b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module multiplier4b 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module divider4b 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element U0/ALU_ip_v1_0_S_AXI_inst/alu_inst/divider_inst/rem_reg_reg was removed.  [/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ipshared/f93c/src/divider4b.vhd:40]
WARNING: [Synth 8-3331] design sistema_ALU_ip_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design sistema_ALU_ip_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design sistema_ALU_ip_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design sistema_ALU_ip_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design sistema_ALU_ip_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design sistema_ALU_ip_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/ALU_ip_v1_0_S_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/ALU_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/ALU_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ALU_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/ALU_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/ALU_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ALU_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/ALU_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module sistema_ALU_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALU_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module sistema_ALU_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALU_ip_v1_0_S_AXI_inst/aw_en_reg) is unused and will be removed from module sistema_ALU_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALU_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module sistema_ALU_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALU_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module sistema_ALU_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALU_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module sistema_ALU_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALU_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module sistema_ALU_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 300 ; free virtual = 4120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 140 ; free virtual = 3920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 151 ; free virtual = 3919
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 143 ; free virtual = 3918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 149 ; free virtual = 3923
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 148 ; free virtual = 3923
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 143 ; free virtual = 3923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 142 ; free virtual = 3923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 140 ; free virtual = 3923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 139 ; free virtual = 3923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |     1|
|3     |LUT2   |    19|
|4     |LUT3   |     3|
|5     |LUT4   |    12|
|6     |LUT5   |    21|
|7     |LUT6   |    58|
|8     |FDRE   |   162|
|9     |FDSE   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |   285|
|2     |  U0                       |ALU_ip_v1_0       |   285|
|3     |    ALU_ip_v1_0_S_AXI_inst |ALU_ip_v1_0_S_AXI |   285|
|4     |      alu_inst             |ALU               |    96|
|5     |        divider_inst       |divider4b         |    27|
|6     |        multiplier_inst    |multiplier4b      |     5|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 138 ; free virtual = 3923
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1646.086 ; gain = 131.609 ; free physical = 178 ; free virtual = 3975
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1646.086 ; gain = 466.230 ; free physical = 177 ; free virtual = 3975
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 1654.094 ; gain = 493.695 ; free physical = 184 ; free virtual = 3891
INFO: [Common 17-1381] The checkpoint '/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.runs/sistema_ALU_ip_0_0_synth_1/sistema_ALU_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.srcs/sources_1/bd/sistema/ip/sistema_ALU_ip_0_0/sistema_ALU_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lgomez/Documentos/MAGISTER_UBA/Bimestre06/MyS_FPGA/laboratorios/TF_ALU_1005A/sistema_ALU/sistema_ALU.runs/sistema_ALU_ip_0_0_synth_1/sistema_ALU_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_ALU_ip_0_0_utilization_synth.rpt -pb sistema_ALU_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1678.105 ; gain = 0.000 ; free physical = 152 ; free virtual = 3869
INFO: [Common 17-206] Exiting Vivado at Sat Oct  5 17:17:26 2024...
