

================================================================
== Vitis HLS Report for 'compute_threshold'
================================================================
* Date:           Thu Jun  2 15:25:26 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  16.30 ns|  6.080 ns|     4.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      261|  2.152 us|  4.254 us|  132|  261|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1  |      128|      128|         1|          1|          1|   128|       yes|
        |- VITIS_LOOP_55_2  |      127|      127|         2|          1|          1|   127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%trunc_ln264_read = read i17 @_ssdm_op_Read.ap_fifo.i17P0A, i17 %trunc_ln264" [lte_cell_search.cpp:260]   --->   Operation 9 'read' 'trunc_ln264_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%write_ln259 = write void @_ssdm_op_Write.ap_fifo.i17P0A, i17 %trunc_ln264_out, i17 %trunc_ln264_read" [lte_cell_search.cpp:259]   --->   Operation 10 'write' 'write_ln259' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i17 %trunc_ln264_read" [lte_cell_search.cpp:256->lte_cell_search.cpp:259]   --->   Operation 11 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%IN_real_V_addr = getelementptr i23 %IN_real_V, i64 0, i64 %zext_ln256" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 12 'getelementptr' 'IN_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (1.23ns)   --->   "%IN_real_V_load = load i17 %IN_real_V_addr" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 13 'load' 'IN_real_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%IN_imag_V_addr = getelementptr i23 %IN_imag_V, i64 0, i64 %zext_ln256" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 14 'getelementptr' 'IN_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.23ns)   --->   "%IN_imag_V_load = load i17 %IN_imag_V_addr" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 15 'load' 'IN_imag_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_1 : Operation 16 [1/1] (1.09ns)   --->   "%run = icmp_eq  i17 %trunc_ln264_read, i17 0" [lte_cell_search.cpp:260->lte_cell_search.cpp:259]   --->   Operation 16 'icmp' 'run' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i23 %IN_real_V, void @p_str"   --->   Operation 17 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i23 %IN_imag_V, void @p_str"   --->   Operation 18 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i23 %IN_imag_V, i32 0, void @p_str"   --->   Operation 19 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i23 %IN_real_V, i32 0, void @p_str"   --->   Operation 20 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %trunc_ln264, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %trunc_ln264_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.23ns)   --->   "%IN_real_V_load = load i17 %IN_real_V_addr" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 23 'load' 'IN_real_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%IN_imag_V_load = load i17 %IN_imag_V_addr" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 24 'load' 'IN_imag_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sum_mag_V_load = load i32 %sum_mag_V" [lte_cell_search.cpp:259]   --->   Operation 25 'load' 'sum_mag_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.42ns)   --->   "%br_ln38 = br i1 %run, void %ap_fixed_base.exit73.i.i, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit18.i.i.preheader" [lte_cell_search.cpp:38->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 26 'br' 'br_ln38' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 27 [1/1] (0.42ns)   --->   "%br_ln259 = br void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit18.i.i" [lte_cell_search.cpp:259]   --->   Operation 27 'br' 'br_ln259' <Predicate = (run)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.08>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i_V = phi i8 %i_V_2, void %.split33.i.i, i8 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit18.i.i.preheader"   --->   Operation 28 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.76ns)   --->   "%i_V_2 = add i8 %i_V, i8 1" [lte_cell_search.cpp:259]   --->   Operation 29 'add' 'i_V_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.84ns)   --->   "%icmp_ln878 = icmp_eq  i8 %i_V, i8 128" [lte_cell_search.cpp:259]   --->   Operation 30 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln878, void %.split3.i.i, void %ap_fixed_base.exit73.i.i.loopexit" [lte_cell_search.cpp:41->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 32 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [lte_cell_search.cpp:259]   --->   Operation 33 'specpipeline' 'specpipeline_ln259' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [lte_cell_search.cpp:259]   --->   Operation 34 'specloopname' 'specloopname_ln259' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i8 %i_V" [lte_cell_search.cpp:44->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 35 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %trunc_ln44" [lte_cell_search.cpp:44->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 36 'zext' 'zext_ln44' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%mag_buff_V_0_addr = getelementptr i32 %mag_buff_V_0, i64 0, i64 %zext_ln44" [lte_cell_search.cpp:44->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 37 'getelementptr' 'mag_buff_V_0_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%mag_buff_V_1_addr = getelementptr i32 %mag_buff_V_1, i64 0, i64 %zext_ln44" [lte_cell_search.cpp:44->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 38 'getelementptr' 'mag_buff_V_1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %i_V, i32 6, i32 7" [lte_cell_search.cpp:44->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.44ns)   --->   "%icmp_ln44 = icmp_eq  i2 %tmp, i2 0" [lte_cell_search.cpp:44->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 40 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln878)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %branch1.i.i, void %branch0.i.i" [lte_cell_search.cpp:44->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 41 'br' 'br_ln44' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln44 = store i32 0, i6 %mag_buff_V_1_addr" [lte_cell_search.cpp:44->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 42 'store' 'store_ln44' <Predicate = (!icmp_ln878 & !icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln44 = br void %.split33.i.i" [lte_cell_search.cpp:44->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 43 'br' 'br_ln44' <Predicate = (!icmp_ln878 & !icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln44 = store i32 0, i6 %mag_buff_V_0_addr" [lte_cell_search.cpp:44->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 44 'store' 'store_ln44' <Predicate = (!icmp_ln878 & icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln44 = br void %.split33.i.i" [lte_cell_search.cpp:44->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 45 'br' 'br_ln44' <Predicate = (!icmp_ln878 & icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit18.i.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 47 [1/1] (0.42ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit73.i.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = (run)> <Delay = 0.42>
ST_4 : Operation 48 [2/2] (1.23ns)   --->   "%mag_buff_V_1_load = load i32 63" [lte_cell_search.cpp:259]   --->   Operation 48 'load' 'mag_buff_V_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sum_mag_V_loc_0_i_i = phi i32 %sum_mag_V_load, void %entry, i32 0, void %ap_fixed_base.exit73.i.i.loopexit" [lte_cell_search.cpp:259]   --->   Operation 49 'phi' 'sum_mag_V_loc_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i23 %IN_real_V_load" [lte_cell_search.cpp:259]   --->   Operation 50 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.83ns)   --->   "%r_V = mul i43 %sext_ln1118, i43 501848" [lte_cell_search.cpp:259]   --->   Operation 51 'mul' 'r_V' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i23 @_ssdm_op_PartSelect.i23.i43.i32.i32, i43 %r_V, i32 20, i32 42" [lte_cell_search.cpp:259]   --->   Operation 52 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i23 %IN_imag_V_load" [lte_cell_search.cpp:259]   --->   Operation 53 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.83ns)   --->   "%r_V_9 = mul i43 %sext_ln1118_1, i43 501848" [lte_cell_search.cpp:259]   --->   Operation 54 'mul' 'r_V_9' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i23 @_ssdm_op_PartSelect.i23.i43.i32.i32, i43 %r_V_9, i32 20, i32 42" [lte_cell_search.cpp:259]   --->   Operation 55 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i23 %trunc_ln708_s" [lte_cell_search.cpp:259]   --->   Operation 56 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.83ns)   --->   "%r_V_10 = mul i46 %sext_ln1118_2, i46 %sext_ln1118_2" [lte_cell_search.cpp:259]   --->   Operation 57 'mul' 'r_V_10' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i46 %r_V_10" [lte_cell_search.cpp:259]   --->   Operation 58 'sext' 'sext_ln1115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (1.23ns)   --->   "%mag_buff_V_1_load = load i32 63" [lte_cell_search.cpp:259]   --->   Operation 59 'load' 'mag_buff_V_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln55 = br void" [lte_cell_search.cpp:55->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 60 'br' 'br_ln55' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 2.01>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%i_V_5 = phi i7 127, void %ap_fixed_base.exit73.i.i, i7 %ret, void %.split1019.i.i"   --->   Operation 61 'phi' 'i_V_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.81ns)   --->   "%icmp_ln886 = icmp_eq  i7 %i_V_5, i7 0" [lte_cell_search.cpp:259]   --->   Operation 62 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_99 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127"   --->   Operation 63 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln886, void %.split.i.i_ifconv, void %.exit" [lte_cell_search.cpp:55->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 64 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.77ns)   --->   "%ret = add i7 %i_V_5, i7 127" [lte_cell_search.cpp:259]   --->   Operation 65 'add' 'ret' <Predicate = (!icmp_ln886)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i7 %i_V_5" [lte_cell_search.cpp:259]   --->   Operation 66 'trunc' 'trunc_ln1347' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.78ns)   --->   "%add_ln58 = add i6 %trunc_ln1347, i6 63" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 67 'add' 'add_ln58' <Predicate = (!icmp_ln886)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %add_ln58" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 68 'zext' 'zext_ln58' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%mag_buff_V_0_addr_1 = getelementptr i32 %mag_buff_V_0, i64 0, i64 %zext_ln58" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 69 'getelementptr' 'mag_buff_V_0_addr_1' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%mag_buff_V_1_addr_1 = getelementptr i32 %mag_buff_V_1, i64 0, i64 %zext_ln58" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 70 'getelementptr' 'mag_buff_V_1_addr_1' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %ret, i32 6" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 71 'bitselect' 'tmp_77' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (1.23ns)   --->   "%mag_buff_V_0_load = load i6 %mag_buff_V_0_addr_1" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 72 'load' 'mag_buff_V_0_load' <Predicate = (!icmp_ln886)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 73 [2/2] (1.23ns)   --->   "%mag_buff_V_1_load_1 = load i6 %mag_buff_V_1_addr_1" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 73 'load' 'mag_buff_V_1_load_1' <Predicate = (!icmp_ln886)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_V_5, i32 6" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 74 'bitselect' 'tmp_78' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_78, void %branch4.i.i, void %branch5.i.i" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 75 'br' 'br_ln58' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln886)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [lte_cell_search.cpp:259]   --->   Operation 77 'specpipeline' 'specpipeline_ln259' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [lte_cell_search.cpp:259]   --->   Operation 78 'specloopname' 'specloopname_ln259' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_7 : Operation 79 [1/2] (1.23ns)   --->   "%mag_buff_V_0_load = load i6 %mag_buff_V_0_addr_1" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 79 'load' 'mag_buff_V_0_load' <Predicate = (!icmp_ln886)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 80 [1/2] (1.23ns)   --->   "%mag_buff_V_1_load_1 = load i6 %mag_buff_V_1_addr_1" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 80 'load' 'mag_buff_V_1_load_1' <Predicate = (!icmp_ln886)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 81 [1/1] (0.44ns)   --->   "%select_ln58 = select i1 %tmp_77, i32 %mag_buff_V_1_load_1, i32 %mag_buff_V_0_load" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 81 'select' 'select_ln58' <Predicate = (!icmp_ln886)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i6 %trunc_ln1347" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 82 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%mag_buff_V_0_addr_2 = getelementptr i32 %mag_buff_V_0, i64 0, i64 %zext_ln58_1" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 83 'getelementptr' 'mag_buff_V_0_addr_2' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%mag_buff_V_1_addr_2 = getelementptr i32 %mag_buff_V_1, i64 0, i64 %zext_ln58_1" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 84 'getelementptr' 'mag_buff_V_1_addr_2' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %select_ln58, i6 %mag_buff_V_0_addr_2" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 85 'store' 'store_ln58' <Predicate = (!tmp_78)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln58 = br void %.split1019.i.i" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 86 'br' 'br_ln58' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %select_ln58, i6 %mag_buff_V_1_addr_2" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 87 'store' 'store_ln58' <Predicate = (tmp_78)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln58 = br void %.split1019.i.i" [lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 88 'br' 'br_ln58' <Predicate = (tmp_78)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 6.08>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i23 %trunc_ln7" [lte_cell_search.cpp:259]   --->   Operation 89 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (2.83ns)   --->   "%mul_ln1118 = mul i46 %sext_ln1118_3, i46 %sext_ln1118_3" [lte_cell_search.cpp:259]   --->   Operation 90 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i46 %mul_ln1118" [lte_cell_search.cpp:259]   --->   Operation 91 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.07ns)   --->   "%add_ln1192 = add i47 %sext_ln1115, i47 %sext_ln1192" [lte_cell_search.cpp:259]   --->   Operation 92 'add' 'add_ln1192' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i27 @_ssdm_op_PartSelect.i27.i47.i32.i32, i47 %add_ln1192, i32 20, i32 46" [lte_cell_search.cpp:259]   --->   Operation 93 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i27 %trunc_ln708_1" [lte_cell_search.cpp:259]   --->   Operation 94 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i32 %sext_ln708, i32 %mag_buff_V_1_load" [lte_cell_search.cpp:259]   --->   Operation 95 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %sext_ln708, i32 0" [lte_cell_search.cpp:60->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 96 'store' 'store_ln60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 97 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln703 = add i32 %sum_mag_V_loc_0_i_i, i32 %sub_ln703" [lte_cell_search.cpp:259]   --->   Operation 97 'add' 'add_ln703' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 98 [1/1] (0.99ns)   --->   "%icmp_ln1495 = icmp_slt  i32 %add_ln703, i32 10485" [lte_cell_search.cpp:259]   --->   Operation 98 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.44ns)   --->   "%select_ln65 = select i1 %icmp_ln1495, i32 %add_ln703, i32 10485" [lte_cell_search.cpp:65->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 99 'select' 'select_ln65' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %add_ln703, i32 %sum_mag_V" [lte_cell_search.cpp:40->lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 100 'store' 'store_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln259 = ret i32 %select_ln65" [lte_cell_search.cpp:259]   --->   Operation 101 'ret' 'ret_ln259' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 16.3ns, clock uncertainty: 4.4ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'trunc_ln264' (lte_cell_search.cpp:260) [15]  (1.84 ns)
	fifo write on port 'trunc_ln264_out' (lte_cell_search.cpp:259) [17]  (1.84 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('IN_real_V_load', lte_cell_search.cpp:262->lte_cell_search.cpp:259) on array 'IN_real_V' [20]  (1.24 ns)

 <State 3>: 2.09ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', lte_cell_search.cpp:259) [29]  (0 ns)
	'getelementptr' operation ('mag_buff_V_0_addr', lte_cell_search.cpp:44->lte_cell_search.cpp:262->lte_cell_search.cpp:259) [39]  (0 ns)
	'store' operation ('store_ln44', lte_cell_search.cpp:44->lte_cell_search.cpp:262->lte_cell_search.cpp:259) of constant 0 on array 'mag_buff_V_0' [48]  (1.24 ns)
	blocking operation 0.849 ns on control path)

 <State 4>: 1.24ns
The critical path consists of the following:
	'load' operation ('mag_buff_V_1_load', lte_cell_search.cpp:259) on array 'mag_buff_V_1' [65]  (1.24 ns)

 <State 5>: 5.67ns
The critical path consists of the following:
	'mul' operation ('r.V', lte_cell_search.cpp:259) [60]  (2.83 ns)
	'mul' operation ('r.V', lte_cell_search.cpp:259) [63]  (2.83 ns)

 <State 6>: 2.02ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('ret', lte_cell_search.cpp:259) [68]  (0 ns)
	'add' operation ('add_ln58', lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259) [77]  (0.781 ns)
	'getelementptr' operation ('mag_buff_V_0_addr_1', lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259) [79]  (0 ns)
	'load' operation ('mag_buff_V_0_load', lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259) on array 'mag_buff_V_0' [82]  (1.24 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	'load' operation ('mag_buff_V_0_load', lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259) on array 'mag_buff_V_0' [82]  (1.24 ns)
	'select' operation ('select_ln58', lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259) [84]  (0.449 ns)
	'store' operation ('store_ln58', lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259) of variable 'select_ln58', lte_cell_search.cpp:58->lte_cell_search.cpp:262->lte_cell_search.cpp:259 on array 'mag_buff_V_0' [91]  (1.24 ns)

 <State 8>: 6.08ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', lte_cell_search.cpp:259) [100]  (2.83 ns)
	'add' operation ('add_ln1192', lte_cell_search.cpp:259) [102]  (1.08 ns)
	'sub' operation ('sub_ln703', lte_cell_search.cpp:259) [105]  (0 ns)
	'add' operation ('add_ln703', lte_cell_search.cpp:259) [107]  (0.731 ns)
	'icmp' operation ('icmp_ln1495', lte_cell_search.cpp:259) [108]  (0.991 ns)
	'select' operation ('OUT.V', lte_cell_search.cpp:65->lte_cell_search.cpp:262->lte_cell_search.cpp:259) [109]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
