// Seed: 1641297823
module module_0 (
    input wire id_0,
    input wor id_1,
    input wor id_2,
    input wor id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    output wand id_7,
    input wand id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    output tri1 id_13,
    input supply1 id_14,
    output tri0 id_15,
    output supply0 id_16,
    output tri id_17,
    output tri0 id_18,
    input uwire id_19,
    input wire id_20,
    output tri id_21,
    output wor id_22
    , id_39,
    output tri1 id_23,
    output supply0 id_24,
    input tri0 id_25,
    output tri0 id_26,
    input wand id_27,
    output tri1 id_28,
    input wand id_29,
    output tri0 id_30,
    input wand id_31,
    input tri id_32,
    input wire id_33,
    input uwire id_34,
    output wor id_35,
    output uwire id_36,
    input tri0 id_37
);
  wire id_40;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input logic id_0,
    output wire id_1,
    input supply0 id_2,
    output logic id_3,
    output tri0 id_4
);
  logic id_6;
  assign id_3 = id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_4,
      id_4,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_4,
      id_4,
      id_4,
      id_1,
      id_2,
      id_2,
      id_4,
      id_4,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_4,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_4,
      id_1,
      id_2
  );
  reg  id_7;
  wire id_8;
  final @(1 or posedge id_0 or id_6) id_7 <= 1;
  wire id_9, id_10, id_11;
endmodule
