==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part virtex7 
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 50MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.08 seconds; current allocated memory: 751.664 MB.
INFO: [HLS 200-10] Analyzing design file 'doitgen_taffo.c' ... 
WARNING: [HLS 207-5292] unused parameter 'argc' (doitgen_taffo.c:75:14)
WARNING: [HLS 207-5292] unused parameter 'argv' (doitgen_taffo.c:75:27)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.64 seconds. CPU system time: 0.56 seconds. Elapsed time: 1.21 seconds; current allocated memory: 752.984 MB.
INFO: [HLS 200-1022] Running custom LLVM hook 'HLS_HOOKS::opt'
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 207-586] overriding the module target triple with fpga64-xilinx-none
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_2' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_3' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_4' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_5' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_2' () in function 'doitgen' completely with a factor of 16
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_52_2' () in function 'doitgen' has been removed because the loop is unrolled completely
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_5' () in function 'doitgen' completely with a factor of 16
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_3' () in function 'doitgen' completely with a factor of 16
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_4' () in function 'doitgen' completely with a factor of 16
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_57_4' () in function 'doitgen' has been removed because the loop is unrolled completely
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-248] Applying array_partition to 'A': Block partitioning with factor 4 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'C': Block partitioning with factor 4 on dimension 1.
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.98 seconds. CPU system time: 0.86 seconds. Elapsed time: 21.9 seconds; current allocated memory: 760.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 795.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 816.379 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'doitgen'...4064 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.3 seconds; current allocated memory: 890.422 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.66 seconds; current allocated memory: 950.738 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doitgen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doitgen_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_4118') on port 'gmem' and bus request operation ('empty_20') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_4118') on port 'gmem' and bus request operation ('empty_20') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_4118') on port 'gmem' and bus request operation ('empty_20') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_4118') on port 'gmem' and bus request operation ('empty_20') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_4118') on port 'gmem' and bus request operation ('empty_20') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus response operation ('empty_4118') on port 'gmem' and bus request operation ('empty_20') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus response operation ('empty_4118') on port 'gmem' and bus request operation ('empty_20') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus response operation ('empty_4118') on port 'gmem' and bus request operation ('empty_20') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus response operation ('empty_4118') on port 'gmem' and bus request operation ('empty_20') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'doitgen_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus response operation ('empty_4118') on port 'gmem' and bus request operation ('empty_20') on port 'gmem'.
