Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Sep 26 17:51:42 2023
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file top_artya7_control_sets_placed.rpt
| Design       : top_artya7
| Device       : xc7a35ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              83 |           32 |
| Yes          | No                    | No                     |              34 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             105 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------+------------------------+------------------+----------------+--------------+
|       Clock Signal       |             Enable Signal            |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------------------+------------------------+------------------+----------------+--------------+
|  clk50_gen/inst/clk_out1 | u0/cpu/cpu/bufreg/cs_set             | r_rst[0]               |                1 |              1 |         1.00 |
|  clk50_gen/inst/clk_out1 |                                      | r_rst[3]_i_1_n_0       |                2 |              4 |         2.00 |
|  clk50_gen/inst/clk_out1 |                                      | u0/cpu/cpu/state/SR[0] |                1 |              4 |         4.00 |
|  clk50_gen/inst/clk_out1 | u0/cpu/cpu/decode/opcode_reg[0]_0[0] |                        |                2 |              5 |         2.50 |
|  clk50_gen/inst/clk_out1 | u0/cpu/cpu/decode/opcode_reg[4]_0[0] |                        |                2 |              5 |         2.50 |
|  clk50_gen/inst/clk_out1 | u0/cpu/cpu/decode/opcode_reg[2]_1[0] |                        |                2 |              6 |         3.00 |
|  clk50_gen/inst/clk_out1 | u0/spi_inst0/sr8[7]_i_1_n_0          |                        |                3 |              9 |         3.00 |
|  clk50_gen/inst/clk_out1 | u0/cpu/cpu/decode/opcode_reg[0]_2[0] |                        |                3 |              9 |         3.00 |
|  clk50_gen/inst/clk_out1 | u0/ram/E[0]                          | r_rst[0]               |                3 |             10 |         3.33 |
|  clk50_gen/inst/clk_out1 | u0/cpu/cpu/state/bufreg_en           | r_rst[0]               |                5 |             30 |         6.00 |
|  clk50_gen/inst/clk_out1 | u0/cpu/cpu/state/o_cnt_r_reg[3]_0    | r_rst[0]               |               10 |             32 |         3.20 |
|  clk50_gen/inst/clk_out1 | u0/cpu/cpu/decode/opcode_reg[2]_2[0] | r_rst[0]               |               10 |             32 |         3.20 |
|  clk50_gen/inst/clk_out1 |                                      |                        |               13 |             45 |         3.46 |
|  clk50_gen/inst/clk_out1 |                                      | r_rst[0]               |               29 |             75 |         2.59 |
+--------------------------+--------------------------------------+------------------------+------------------+----------------+--------------+


