

================================================================
== Vivado HLS Report for 'resize'
================================================================
* Date:           Mon Sep  6 00:44:06 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.109 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   463039|   463039| 2.315 ms | 2.315 ms |  233282|  233282| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+----------+----------+--------+--------+---------+
        |                      |                   |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +----------------------+-------------------+---------+---------+----------+----------+--------+--------+---------+
        |Resize_opr_linear_U0  |Resize_opr_linear  |   233281|   233281| 1.166 ms | 1.166 ms |  233281|  233281|   none  |
        |stream_to_mat_U0      |stream_to_mat      |   230402|   230402| 1.152 ms | 1.152 ms |  230402|  230402|   none  |
        |mat_to_stream_U0      |mat_to_stream      |   204802|   204802| 1.024 ms | 1.024 ms |  204802|  204802|   none  |
        +----------------------+-------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        2|    -|
|FIFO                 |        6|      -|      174|      210|    -|
|Instance             |        6|     38|     1326|     2443|    0|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       12|     38|     1500|     2655|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+-------+------+------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------+-------------------+---------+-------+------+------+-----+
    |Resize_opr_linear_U0  |Resize_opr_linear  |        6|     38|  1275|  2158|    0|
    |mat_to_stream_U0      |mat_to_stream      |        0|      0|    25|   138|    0|
    |stream_to_mat_U0      |stream_to_mat      |        0|      0|    26|   147|    0|
    +----------------------+-------------------+---------+-------+------+------+-----+
    |Total                 |                   |        6|     38|  1326|  2443|    0|
    +----------------------+-------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |raw_img_data_stream_1_U   |        1|  29|   0|    -|   128|    8|     1024|
    |raw_img_data_stream_2_U   |        1|  29|   0|    -|   128|    8|     1024|
    |raw_img_data_stream_s_U   |        1|  29|   0|    -|   128|    8|     1024|
    |resize_img_data_stre_1_U  |        1|  29|   0|    -|   128|    8|     1024|
    |resize_img_data_stre_2_U  |        1|  29|   0|    -|   128|    8|     1024|
    |resize_img_data_stre_U    |        1|  29|   0|    -|   128|    8|     1024|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        6| 174|   0|    0|   768|   48|     6144|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|in_V_V_dout     |  in |   24|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din     | out |   24|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|ap_clk          |  in |    1| ap_ctrl_hs |    resize    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    resize    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    resize    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    resize    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    resize    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    resize    | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    resize    | return value |
+----------------+-----+-----+------------+--------------+--------------+

