$date
	Fri Jan 20 12:50:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module XRISC_single_tb $end
$var wire 32 ! WriteData [31:0] $end
$var wire 1 " MemWrite $end
$var wire 32 # DataAdr [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 & Memwrite $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 ' WriteData [31:0] $end
$var wire 32 ( ReadData [31:0] $end
$var wire 32 ) PC [31:0] $end
$var wire 1 " MemWrite $end
$var wire 32 * Instr [31:0] $end
$var wire 32 + DataAdr [31:0] $end
$scope module XRISC $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 , Zero $end
$var wire 32 - WriteData [31:0] $end
$var wire 2 . ResultSrc [1:0] $end
$var wire 1 / RegWrite $end
$var wire 32 0 ReadData [31:0] $end
$var wire 1 1 PCSrc $end
$var wire 32 2 PC [31:0] $end
$var wire 1 " MemWrite $end
$var wire 1 3 Jump $end
$var wire 32 4 Instr [31:0] $end
$var wire 2 5 ImmSrc [1:0] $end
$var wire 1 6 ALUSrc $end
$var wire 32 7 ALUResult [31:0] $end
$var wire 4 8 ALUControl [3:0] $end
$scope module c $end
$var wire 1 1 PCSrc $end
$var wire 3 9 funct3 [2:0] $end
$var wire 7 : funct7 [6:0] $end
$var wire 7 ; op [6:0] $end
$var wire 1 , Zero $end
$var wire 2 < ResultSrc [1:0] $end
$var wire 1 / RegWrite $end
$var wire 1 " MemWrite $end
$var wire 1 3 Jump $end
$var wire 2 = ImmSrc [1:0] $end
$var wire 1 > Branch $end
$var wire 1 6 ALUSrc $end
$var wire 2 ? ALUOp [1:0] $end
$var wire 4 @ ALUControl [3:0] $end
$scope module ad $end
$var wire 3 A funct3 [2:0] $end
$var wire 7 B funct7 [6:0] $end
$var wire 1 C opb5 $end
$var wire 2 D ALUOp [1:0] $end
$var reg 4 E ALUControl [3:0] $end
$upscope $end
$scope module md $end
$var wire 7 F op [6:0] $end
$var wire 2 G ResultSrc [1:0] $end
$var wire 1 / RegWrite $end
$var wire 1 " MemWrite $end
$var wire 1 3 Jump $end
$var wire 2 H ImmSrc [1:0] $end
$var wire 1 > Branch $end
$var wire 1 6 ALUSrc $end
$var wire 2 I ALUOp [1:0] $end
$var reg 11 J controls [10:0] $end
$upscope $end
$upscope $end
$scope module dp $end
$var wire 4 K ALUControl [3:0] $end
$var wire 1 6 ALUSrc $end
$var wire 2 L ImmSrc [1:0] $end
$var wire 1 1 PCSrc $end
$var wire 1 / RegWrite $end
$var wire 2 M ResultSrc [1:0] $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 , Zero $end
$var wire 32 N WriteData [31:0] $end
$var wire 32 O SrcB [31:0] $end
$var wire 32 P SrcA [31:0] $end
$var wire 32 Q Result [31:0] $end
$var wire 32 R ReadData [31:0] $end
$var wire 32 S PCTarget [31:0] $end
$var wire 32 T PCPlus4 [31:0] $end
$var wire 32 U PCNext [31:0] $end
$var wire 32 V PC [31:0] $end
$var wire 32 W Instr [31:0] $end
$var wire 32 X ImmExt [31:0] $end
$var wire 32 Y ALUResult [31:0] $end
$scope module alu $end
$var wire 4 Z ALUControl [3:0] $end
$var wire 33 [ tmp [32:0] $end
$var wire 1 , Zero $end
$var wire 32 \ SrcB [31:0] $end
$var wire 32 ] SrcA [31:0] $end
$var wire 1 ^ ALU_Out $end
$var reg 32 _ ALUResult [31:0] $end
$upscope $end
$scope module ext $end
$var wire 2 ` immsrc [1:0] $end
$var wire 25 a instr [31:7] $end
$var reg 32 b immext [31:0] $end
$upscope $end
$scope module pcadd4 $end
$var wire 32 c b [31:0] $end
$var wire 32 d c [31:0] $end
$var wire 32 e a [31:0] $end
$upscope $end
$scope module pcaddbranch $end
$var wire 32 f b [31:0] $end
$var wire 32 g c [31:0] $end
$var wire 32 h a [31:0] $end
$upscope $end
$scope module pcmux $end
$var wire 32 i d0 [31:0] $end
$var wire 32 j d1 [31:0] $end
$var wire 1 1 s $end
$var wire 32 k y [31:0] $end
$upscope $end
$scope module pcreg $end
$var wire 1 $ clk $end
$var wire 32 l d [31:0] $end
$var wire 1 % reset $end
$var reg 32 m q [31:0] $end
$upscope $end
$scope module resultmux $end
$var wire 32 n d0 [31:0] $end
$var wire 32 o d2 [31:0] $end
$var wire 2 p s [1:0] $end
$var wire 32 q y [31:0] $end
$var wire 32 r d1 [31:0] $end
$upscope $end
$scope module rf $end
$var wire 5 s A1 [4:0] $end
$var wire 5 t A2 [4:0] $end
$var wire 5 u A3 [4:0] $end
$var wire 32 v WD3 [31:0] $end
$var wire 1 / WE3 $end
$var wire 1 $ clk $end
$var wire 32 w RD2 [31:0] $end
$var wire 32 x RD1 [31:0] $end
$upscope $end
$scope module srcbmux $end
$var wire 32 y d0 [31:0] $end
$var wire 32 z d1 [31:0] $end
$var wire 1 6 s $end
$var wire 32 { y [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module dmem $end
$var wire 32 | a [31:0] $end
$var wire 1 $ clk $end
$var wire 32 } rd [31:0] $end
$var wire 32 ~ wd [31:0] $end
$var wire 1 & we $end
$upscope $end
$scope module imem $end
$var wire 32 !" a [31:0] $end
$var wire 32 "" rd [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module resettable_ff_enable $end
$var wire 1 #" clk $end
$var wire 32 $" d [31:0] $end
$var wire 1 %" en $end
$var wire 1 &" reset $end
$var reg 32 '" q [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '"
z&"
z%"
bz $"
z#"
b10100000000000100010011 ""
b0 !"
bx ~
bx }
b101 |
b101 {
b101 z
bx y
b0 x
bx w
b101 v
b10 u
b101 t
b0 s
bx r
b101 q
b0 p
b1 o
b101 n
b0 m
b1 l
b1 k
b101 j
b1 i
b0 h
b101 g
b101 f
b0 e
b1 d
b1 c
b101 b
b1010000000000010 a
b0 `
b101 _
1^
b0 ]
b101 \
b101 [
b0 Z
b101 Y
b101 X
b10100000000000100010011 W
b0 V
b1 U
b1 T
b101 S
bx R
b101 Q
b0 P
b101 O
bx N
b0 M
b0 L
b0 K
b10010000100 J
b10 I
b0 H
b0 G
b10011 F
b0 E
b10 D
0C
b0 B
b0 A
b0 @
b10 ?
0>
b0 =
b0 <
b10011 ;
b0 :
b0 9
b0 8
b101 7
16
b0 5
b10100000000000100010011 4
03
b0 2
01
bx 0
1/
b0 .
bx -
0,
b101 +
b10100000000000100010011 *
b0 )
bx (
bx '
z&
1%
1$
b101 #
0"
bx !
$end
#5
0$
#10
1$
#15
0$
#20
1$
#22
0%
#25
0$
#30
b1100 Q
b1100 q
b1100 v
0^
b1100 #
b1100 +
b1100 7
b1100 Y
b1100 _
b1100 n
b1100 |
b1100 [
b1100 O
b1100 \
b1100 {
b1100 X
b1100 b
b1100 f
b1100 z
b11000000000000011 a
b11 u
b1100 t
b10 U
b10 k
b10 l
b110000000000000110010011 *
b110000000000000110010011 4
b110000000000000110010011 W
b110000000000000110010011 ""
b1101 S
b1101 g
b1101 j
b10 T
b10 d
b10 i
b10 o
b1 )
b1 2
b1 V
b1 e
b1 h
b1 m
b1 !"
1$
#35
0$
#40
1^
b11 Q
b11 q
b11 v
b11111111111111111111111111110111 O
b11111111111111111111111111110111 \
b11111111111111111111111111110111 {
b11 #
b11 +
b11 7
b11 Y
b11 _
b11 n
b11 |
b11111111111111111111111111110111 X
b11111111111111111111111111110111 b
b11111111111111111111111111110111 f
b11111111111111111111111111110111 z
b100000000000000000000000000000011 [
b1100 P
b1100 ]
b1100 x
b1111111101110001100000111 a
b111 u
b10111 t
b11 s
b1111111 :
b1111111 B
b11 U
b11 k
b11 l
b11111111011100011000001110010011 *
b11111111011100011000001110010011 4
b11111111011100011000001110010011 W
b11111111011100011000001110010011 ""
b11111111111111111111111111111001 S
b11111111111111111111111111111001 g
b11111111111111111111111111111001 j
b11 T
b11 d
b11 i
b11 o
b10 )
b10 2
b10 V
b10 e
b10 h
b10 m
b10 !"
1$
#45
0$
#50
bx1x1 Q
bx1x1 q
bx1x1 v
b101 O
b101 \
b101 {
bx1x1 #
bx1x1 +
bx1x1 7
bx1x1 Y
bx1x1 _
bx1x1 n
bx1x1 |
bx 5
bx =
bx H
bx L
bx `
06
bx X
bx b
bx f
bx z
b101 !
b101 '
b101 -
b101 N
b101 w
b101 y
b101 ~
bx [
bx P
bx ]
bx x
b11 8
b11 @
b11 E
b11 K
b11 Z
1C
b1xx00000100 J
b100011111000100 a
b100 u
b10 t
b111 s
b0 :
b0 B
b110 9
b110 A
b110011 ;
b110011 F
b100 U
b100 k
b100 l
b1000111110001000110011 *
b1000111110001000110011 4
b1000111110001000110011 W
b1000111110001000110011 ""
bx S
bx g
bx j
b100 T
b100 d
b100 i
b100 o
b11 )
b11 2
b11 V
b11 e
b11 h
b11 m
b11 !"
1$
#55
0$
#60
b0x100 Q
b0x100 q
b0x100 v
0^
bx1x1 O
bx1x1 \
bx1x1 {
b0x100 #
b0x100 +
b0x100 7
b0x100 Y
b0x100 _
b0x100 n
b0x100 |
bx1x1 !
bx1x1 '
bx1x1 -
bx1x1 N
bx1x1 w
bx1x1 y
bx1x1 ~
bx [
b1100 P
b1100 ]
b1100 x
b10 8
b10 @
b10 E
b10 K
b10 Z
b1000001111100101 a
b101 u
b100 t
b11 s
b111 9
b111 A
b101 U
b101 k
b101 l
b10000011111001010110011 *
b10000011111001010110011 4
b10000011111001010110011 W
b10000011111001010110011 ""
b101 T
b101 d
b101 i
b101 o
b100 )
b100 2
b100 V
b100 e
b100 h
b100 m
b100 !"
1$
#65
0$
#70
bx Q
bx q
bx v
x1
bx O
bx \
bx {
x/
x6
x"
bx .
bx <
bx G
bx M
bx p
x>
bx ?
bx D
bx I
x3
bx !
bx '
bx -
bx N
bx w
bx y
bx ~
bx P
bx ]
bx x
bx 8
bx @
bx E
bx K
bx Z
xC
bx J
bx a
bx u
bx t
bx s
bx :
bx B
bx 9
bx A
bx ;
bx F
bx U
bx k
bx l
bx *
bx 4
bx W
bx ""
b110 T
b110 d
b110 i
b110 o
b101 )
b101 2
b101 V
b101 e
b101 h
b101 m
b101 !"
1$
#75
0$
#80
bx T
bx d
bx i
bx o
bx )
bx 2
bx V
bx e
bx h
bx m
bx !"
1$
#85
0$
#90
1$
#95
0$
#100
