verilog
load mgsim

// the models we just compiled
load ./rc_b.so

paramset rc_ps rc
	.ic = 2;
endparamset

module main(1,2,3);
	rc_ps myrc1(1, 2, 3);
	rc_ps myrc2(1, 2, 3);
	resistor #(.r(1k)) r1(2, 0);
endmodule

// instanciate it
main m(1,2,0);

print tran v(nodes)
tran 1m
status notime
