{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544838927572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544838927572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 05:25:27 2018 " "Processing started: Sat Dec 15 05:25:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544838927572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544838927572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAD961Test -c CAD961Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAD961Test -c CAD961Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544838927572 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544838928066 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator Board.vhd(99) " "VHDL syntax error at Board.vhd(99) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "VGA/Board.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/Board.vhd" 99 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1544838928517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/board.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vga/board.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544838928517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_square.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/vga_square.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Square-Behavioral " "Found design unit 1: VGA_Square-Behavioral" {  } { { "VGA/VGA_Square.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/VGA_Square.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544838928521 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Square " "Found entity 1: VGA_Square" {  } { { "VGA/VGA_Square.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/VGA_Square.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544838928521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544838928521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_controller-Behavioral " "Found design unit 1: VGA_controller-Behavioral" {  } { { "VGA/VGA_controller.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/VGA_controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544838928525 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA/VGA_controller.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/VGA_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544838928525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544838928525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cad961test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cad961test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAD961Test-CAD961Test " "Found design unit 1: CAD961Test-CAD961Test" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544838928528 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAD961Test " "Found entity 1: CAD961Test" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544838928528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544838928528 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544838928668 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 15 05:25:28 2018 " "Processing ended: Sat Dec 15 05:25:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544838928668 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544838928668 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544838928668 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544838928668 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544838929280 ""}
