$date
  Mon Jan 31 01:45:26 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module fsm_mealy_2p_test_bench $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # x $end
$var reg 1 $ y $end
$scope module dut $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 1 ' x $end
$var reg 1 ( y $end
$comment current_state is not handled $end
$comment next_state is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
0%
1&
0'
0(
#15000000
0"
1#
1$
0&
1'
1(
#30000000
1!
0$
1%
0(
#45000000
0!
0#
1$
0%
0'
1(
#60000000
1!
1%
#75000000
0!
1#
0$
0%
1'
0(
#90000000
1!
1$
1%
1(
#105000000
0!
0#
0$
0%
0'
0(
#120000000
1!
1%
#135000000
