#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct 31 17:22:33 2024
# Process ID: 39600
# Current directory: C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.runs/impl_1
# Command line: vivado.exe -log RO_PUF.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source RO_PUF.tcl -notrace
# Log file: C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.runs/impl_1/RO_PUF.vdi
# Journal file: C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.runs/impl_1\vivado.jou
# Running On        :Miles-G14
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 6900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :42123 MB
# Swap memory       :2684 MB
# Total Virtual     :44808 MB
# Available Virtual :20744 MB
#-----------------------------------------------------------
source RO_PUF.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 512.938 ; gain = 202.098
Command: link_design -top RO_PUF -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 918.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'ro0/slice0/out'. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ro1/slice0/out'. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ro2/slice0/out'. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ro3/slice0/out'. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ro4/slice0/out'. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ro5/slice0/out'. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ro6/slice0/out'. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ro7/slice0/out'. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ro8/slice0/out'. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1050.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.742 ; gain = 541.805
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1080.422 ; gain = 25.680

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 236b94381

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1626.695 ; gain = 546.273

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 236b94381

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 236b94381

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2004.426 ; gain = 0.000
Phase 1 Initialization | Checksum: 236b94381

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 236b94381

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 236b94381

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2004.426 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 236b94381

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 179b7afb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2004.426 ; gain = 0.000
Retarget | Checksum: 179b7afb4
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 51 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 179b7afb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2004.426 ; gain = 0.000
Constant propagation | Checksum: 179b7afb4
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2358af8c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2004.426 ; gain = 0.000
Sweep | Checksum: 2358af8c3
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Sweep, 18 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2358af8c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2004.426 ; gain = 0.000
BUFG optimization | Checksum: 2358af8c3
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2358af8c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2004.426 ; gain = 0.000
Shift Register Optimization | Checksum: 2358af8c3
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2358af8c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2004.426 ; gain = 0.000
Post Processing Netlist | Checksum: 2358af8c3
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1da78b3c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2004.426 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1da78b3c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 2004.426 ; gain = 0.000
Phase 9 Finalization | Checksum: 1da78b3c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 2004.426 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              51  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              36  |                                             18  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1da78b3c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 2004.426 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1da78b3c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2004.426 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1da78b3c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.426 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.426 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1da78b3c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2004.426 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2004.426 ; gain = 949.684
INFO: [Vivado 12-24828] Executing command : report_drc -file RO_PUF_drc_opted.rpt -pb RO_PUF_drc_opted.pb -rpx RO_PUF_drc_opted.rpx
Command: report_drc -file RO_PUF_drc_opted.rpt -pb RO_PUF_drc_opted.pb -rpx RO_PUF_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.runs/impl_1/RO_PUF_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2004.426 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2004.426 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.426 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2004.426 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.426 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2004.426 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2004.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.runs/impl_1/RO_PUF_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro0/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro0/slice0/MUX_0_i_1, ro0/slice1/MUX_0_i_1, ro0/slice2/MUX_0_i_1, ro0/slice0/MUX_0_i_2, ro0/slice1/MUX_0_i_2, ro0/slice2/MUX_0_i_2, ro0/slice0/MUX_0/OUT_INST_0, ro0/slice0/MUX_1/OUT_INST_0, ro0/slice0/MUX_2/OUT_INST_0, ro0/slice0/MUX_3/OUT_INST_0, ro0/slice0/MUX_4/OUT_INST_0, ro0/slice1/MUX_0/OUT_INST_0, ro0/slice1/MUX_1/OUT_INST_0, ro0/slice1/MUX_2/OUT_INST_0, ro0/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro1/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro1/slice0/MUX_0_i_1, ro1/slice1/MUX_0_i_1, ro1/slice2/MUX_0_i_1, ro1/slice0/MUX_0_i_2, ro1/slice1/MUX_0_i_2, ro1/slice2/MUX_0_i_2, ro1/slice0/MUX_0/OUT_INST_0, ro1/slice0/MUX_1/OUT_INST_0, ro1/slice0/MUX_2/OUT_INST_0, ro1/slice0/MUX_3/OUT_INST_0, ro1/slice0/MUX_4/OUT_INST_0, ro1/slice1/MUX_0/OUT_INST_0, ro1/slice1/MUX_1/OUT_INST_0, ro1/slice1/MUX_2/OUT_INST_0, ro1/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro2/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro2/slice0/MUX_0_i_1, ro2/slice1/MUX_0_i_1, ro2/slice2/MUX_0_i_1, ro2/slice0/MUX_0_i_2, ro2/slice1/MUX_0_i_2, ro2/slice2/MUX_0_i_2, ro2/slice0/MUX_0/OUT_INST_0, ro2/slice0/MUX_1/OUT_INST_0, ro2/slice0/MUX_2/OUT_INST_0, ro2/slice0/MUX_3/OUT_INST_0, ro2/slice0/MUX_4/OUT_INST_0, ro2/slice1/MUX_0/OUT_INST_0, ro2/slice1/MUX_1/OUT_INST_0, ro2/slice1/MUX_2/OUT_INST_0, ro2/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro3/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro3/slice0/MUX_0_i_1, ro3/slice1/MUX_0_i_1, ro3/slice2/MUX_0_i_1, ro3/slice0/MUX_0_i_2, ro3/slice1/MUX_0_i_2, ro3/slice2/MUX_0_i_2, ro3/slice0/MUX_0/OUT_INST_0, ro3/slice0/MUX_1/OUT_INST_0, ro3/slice0/MUX_2/OUT_INST_0, ro3/slice0/MUX_3/OUT_INST_0, ro3/slice0/MUX_4/OUT_INST_0, ro3/slice1/MUX_0/OUT_INST_0, ro3/slice1/MUX_1/OUT_INST_0, ro3/slice1/MUX_2/OUT_INST_0, ro3/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro4/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro4/slice0/MUX_0_i_1, ro4/slice1/MUX_0_i_1, ro4/slice2/MUX_0_i_1, ro4/slice0/MUX_0_i_2, ro4/slice1/MUX_0_i_2, ro4/slice2/MUX_0_i_2, ro4/slice0/MUX_0/OUT_INST_0, ro4/slice0/MUX_1/OUT_INST_0, ro4/slice0/MUX_2/OUT_INST_0, ro4/slice0/MUX_3/OUT_INST_0, ro4/slice0/MUX_4/OUT_INST_0, ro4/slice1/MUX_0/OUT_INST_0, ro4/slice1/MUX_1/OUT_INST_0, ro4/slice1/MUX_2/OUT_INST_0, ro4/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro5/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro5/slice0/MUX_0_i_1, ro5/slice1/MUX_0_i_1, ro5/slice2/MUX_0_i_1, ro5/slice0/MUX_0_i_2, ro5/slice1/MUX_0_i_2, ro5/slice2/MUX_0_i_2, ro5/slice0/MUX_0/OUT_INST_0, ro5/slice0/MUX_1/OUT_INST_0, ro5/slice0/MUX_2/OUT_INST_0, ro5/slice0/MUX_3/OUT_INST_0, ro5/slice0/MUX_4/OUT_INST_0, ro5/slice1/MUX_0/OUT_INST_0, ro5/slice1/MUX_1/OUT_INST_0, ro5/slice1/MUX_2/OUT_INST_0, ro5/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro6/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro6/slice0/MUX_0_i_1, ro6/slice1/MUX_0_i_1, ro6/slice2/MUX_0_i_1, ro6/slice0/MUX_0_i_2, ro6/slice1/MUX_0_i_2, ro6/slice2/MUX_0_i_2, ro6/slice0/MUX_0/OUT_INST_0, ro6/slice0/MUX_1/OUT_INST_0, ro6/slice0/MUX_2/OUT_INST_0, ro6/slice0/MUX_3/OUT_INST_0, ro6/slice0/MUX_4/OUT_INST_0, ro6/slice1/MUX_0/OUT_INST_0, ro6/slice1/MUX_1/OUT_INST_0, ro6/slice1/MUX_2/OUT_INST_0, ro6/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro7/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro7/slice0/MUX_0_i_1, ro7/slice1/MUX_0_i_1, ro7/slice2/MUX_0_i_1, ro7/slice0/MUX_0_i_2, ro7/slice1/MUX_0_i_2, ro7/slice2/MUX_0_i_2, ro7/slice0/MUX_0/OUT_INST_0, ro7/slice0/MUX_1/OUT_INST_0, ro7/slice0/MUX_2/OUT_INST_0, ro7/slice0/MUX_3/OUT_INST_0, ro7/slice0/MUX_4/OUT_INST_0, ro7/slice1/MUX_0/OUT_INST_0, ro7/slice1/MUX_1/OUT_INST_0, ro7/slice1/MUX_2/OUT_INST_0, ro7/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro8/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro8/slice0/MUX_0_i_1, ro8/slice1/MUX_0_i_1, ro8/slice2/MUX_0_i_1, ro8/slice0/MUX_0_i_2, ro8/slice1/MUX_0_i_2, ro8/slice2/MUX_0_i_2, ro8/slice0/MUX_0/OUT_INST_0, ro8/slice0/MUX_1/OUT_INST_0, ro8/slice0/MUX_2/OUT_INST_0, ro8/slice0/MUX_3/OUT_INST_0, ro8/slice0/MUX_4/OUT_INST_0, ro8/slice1/MUX_0/OUT_INST_0, ro8/slice1/MUX_1/OUT_INST_0, ro8/slice1/MUX_2/OUT_INST_0, ro8/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 9 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2004.426 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 185519360

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2004.426 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dd394335

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27dd6cc56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.432 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27dd6cc56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.435 . Memory (MB): peak = 2004.426 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 27dd6cc56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.439 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 296ced87e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.555 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 267d90ed3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.653 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 267d90ed3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.656 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 25c50115d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 121 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 47 nets or LUTs. Breaked 0 LUT, combined 47 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.426 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             47  |                    47  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             47  |                    47  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b488d67f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.426 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1d06e0581

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.426 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d06e0581

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e33af60d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29ac2a196

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21c5fa141

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22e9c14e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2b841cd22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20a56b394

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2550a6b29

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20b34ff52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2d673b4b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2004.426 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2d673b4b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 256b62bda

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.257 | TNS=-48.995 |
Phase 1 Physical Synthesis Initialization | Checksum: 15b5ce6f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2004.426 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 22f617ebb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2004.426 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 256b62bda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.030. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2301bca59

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.426 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.426 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2301bca59

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2301bca59

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2301bca59

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.426 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2301bca59

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.426 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2004.426 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.426 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20fc38614

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.426 ; gain = 0.000
Ending Placer Task | Checksum: 1ab4e3331

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.426 ; gain = 0.000
72 Infos, 9 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2004.426 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file RO_PUF_utilization_placed.rpt -pb RO_PUF_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file RO_PUF_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2004.426 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file RO_PUF_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2004.426 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2004.426 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2004.426 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.426 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2004.426 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2004.426 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2004.426 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2004.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.runs/impl_1/RO_PUF_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2008.266 ; gain = 3.840
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.10s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.266 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.030 | TNS=-12.143 |
Phase 1 Physical Synthesis Initialization | Checksum: 235554a9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2008.324 ; gain = 0.059
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.030 | TNS=-12.143 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 235554a9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2008.324 ; gain = 0.059

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.030 | TNS=-12.143 |
INFO: [Physopt 32-702] Processed net ro_counter[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-782] Net ro_enable[3] was not replicated
INFO: [Physopt 32-780] Instance ro3/slice0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance ro3/slice0/MUX_1 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net ro_enable[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ro_counter_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ro_counter_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ro_counter_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ro_counter[3]_i_2_n_0.  Re-placed instance ro_counter[3]_i_2
INFO: [Physopt 32-735] Processed net ro_counter[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.961 | TNS=-11.039 |
INFO: [Physopt 32-663] Processed net ro_counter[3]_i_2_n_0.  Re-placed instance ro_counter[3]_i_2
INFO: [Physopt 32-735] Processed net ro_counter[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.856 | TNS=-9.359 |
INFO: [Physopt 32-702] Processed net ro_counter[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ro_counter[3]_i_2_n_0. Critical path length was reduced through logic transformation on cell ro_counter[3]_i_2_comp.
INFO: [Physopt 32-735] Processed net selected_ro_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.350 | TNS=-2.139 |
INFO: [Physopt 32-710] Processed net ro_counter[3]_i_2_n_0. Critical path length was reduced through logic transformation on cell ro_counter[3]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net selected_ro_out_inferred_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.245 | TNS=-1.063 |
INFO: [Physopt 32-782] Net ro_enable[7] was not replicated
INFO: [Physopt 32-780] Instance ro7/slice0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance ro7/slice0/MUX_1 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net ro_enable[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net selected_ro_out_repN.  Re-placed instance selected_ro_out_inferred_i_1_comp
INFO: [Physopt 32-735] Processed net selected_ro_out_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.223 | TNS=-0.875 |
INFO: [Physopt 32-702] Processed net selected_ro_out_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net selected_ro_out_inferred_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-782] Net ro7/slice2/MUX_2/OUT was not replicated
INFO: [Physopt 32-780] Instance ro7/slice2/MUX_2 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance ro7/slice2 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance ro7 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance ro7/slice0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net ro7/slice2/MUX_2/OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ro7/slice2/MUX_1/OUT.  Re-placed instance ro7/slice2/MUX_1/OUT_INST_0
INFO: [Physopt 32-735] Processed net ro7/slice2/MUX_1/OUT. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-0.791 |
INFO: [Physopt 32-782] Net ro_enable[0] was not replicated
INFO: [Physopt 32-780] Instance ro0/slice0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance ro0/slice0/MUX_1 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net ro_enable[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ro0/slice2/MUX_2/OUT.  Re-placed instance ro0/slice2/MUX_2/OUT_INST_0
INFO: [Physopt 32-735] Processed net ro0/slice2/MUX_2/OUT. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.200 | TNS=-0.724 |
INFO: [Physopt 32-782] Net ro_enable[6] was not replicated
INFO: [Physopt 32-780] Instance ro6/slice0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance ro6/slice0/MUX_1 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net ro_enable[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net selected_ro_out_inferred_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ro6/slice2/MUX_2/OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ro6/slice2/MUX_1/OUT.  Re-placed instance ro6/slice2/MUX_1/OUT_INST_0
INFO: [Physopt 32-735] Processed net ro6/slice2/MUX_1/OUT. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.178 | TNS=-0.592 |
INFO: [Physopt 32-663] Processed net ro6/slice2/MUX_1/OUT.  Re-placed instance ro6/slice2/MUX_1/OUT_INST_0
INFO: [Physopt 32-735] Processed net ro6/slice2/MUX_1/OUT. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.168 | TNS=-0.532 |
INFO: [Physopt 32-782] Net ro0/slice2/MUX_2/OUT was not replicated
INFO: [Physopt 32-780] Instance ro0/slice2/MUX_2 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance ro0/slice2 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance ro0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance ro0/slice0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net ro0/slice2/MUX_2/OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ro0/slice2/MUX_0/OUT.  Re-placed instance ro0/slice2/MUX_0/OUT_INST_0
INFO: [Physopt 32-735] Processed net ro0/slice2/MUX_0/OUT. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.153 | TNS=-0.442 |
INFO: [Physopt 32-663] Processed net ro_enable[1].  Re-placed instance ro_enable_reg[1]
INFO: [Physopt 32-735] Processed net ro_enable[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.150 | TNS=-0.424 |
INFO: [Physopt 32-702] Processed net ro_enable[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ro1/slice2/MUX_2/OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ro1/slice2/MUX_0/OUT.  Re-placed instance ro1/slice2/MUX_0/OUT_INST_0
INFO: [Physopt 32-735] Processed net ro1/slice2/MUX_0/OUT. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.118 | TNS=-0.250 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net ro6/slice2/MUX_1/OUT. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.114 | TNS=-0.230 |
INFO: [Physopt 32-663] Processed net ro0/slice2/MUX_1/OUT.  Re-placed instance ro0/slice2/MUX_1/OUT_INST_0
INFO: [Physopt 32-735] Processed net ro0/slice2/MUX_1/OUT. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.098 | TNS=-0.179 |
INFO: [Physopt 32-663] Processed net ro1/slice2/MUX_1/OUT.  Re-placed instance ro1/slice2/MUX_1/OUT_INST_0
INFO: [Physopt 32-735] Processed net ro1/slice2/MUX_1/OUT. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-0.170 |
INFO: [Physopt 32-663] Processed net ro7/slice2/MUX_0/OUT.  Re-placed instance ro7/slice2/MUX_0/OUT_INST_0
INFO: [Physopt 32-735] Processed net ro7/slice2/MUX_0/OUT. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.093 | TNS=-0.166 |
INFO: [Physopt 32-663] Processed net ro6/slice2/MUX_0/OUT.  Re-placed instance ro6/slice2/MUX_0/OUT_INST_0
INFO: [Physopt 32-735] Processed net ro6/slice2/MUX_0/OUT. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.089 | TNS=-0.158 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-735] Processed net ro0/slice2/MUX_0/OUT. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.071 | TNS=-0.122 |
INFO: [Physopt 32-702] Processed net ro6/slice2/MUX_1/OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ro6/slice2/MUX_0_i_1_n_0.  Re-placed instance ro6/slice2/MUX_0_i_1
INFO: [Physopt 32-735] Processed net ro6/slice2/MUX_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.043 | TNS=-0.066 |
INFO: [Physopt 32-242] Processed net ro6/slice2/MUX_0_i_1_n_0. Rewired (signal push) ro6/slice2/B to 2 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net ro6/slice2/MUX_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.040 |
INFO: [Physopt 32-702] Processed net ro0/slice2/MUX_0/OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ro0/slice2/MUX_0_i_1_n_0.  Re-placed instance ro0/slice2/MUX_0_i_1
INFO: [Physopt 32-735] Processed net ro0/slice2/MUX_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.025 | TNS=-0.030 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net ro6/slice2/MUX_0/OUT. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2017.395 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 235554a9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2017.395 ; gain = 9.129

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2017.395 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 235554a9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2017.395 ; gain = 9.129
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2017.395 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.010 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.040  |         12.143  |            0  |              0  |                    22  |           0  |           2  |  00:00:01  |
|  Total          |          1.040  |         12.143  |            0  |              0  |                    22  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.395 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 25c5888ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2017.395 ; gain = 9.129
INFO: [Common 17-83] Releasing license: Implementation
198 Infos, 9 Warnings, 18 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2026.188 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2026.188 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2026.188 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2026.188 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2026.188 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2026.188 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2026.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.runs/impl_1/RO_PUF_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 19 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro6/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro6/slice0/MUX_0_i_1, ro6/slice1/MUX_0_i_1, ro6/slice0/MUX_0_i_2, ro6/slice1/MUX_0_i_2, ro6/slice2/MUX_0_i_2, ro6/slice0/MUX_0/OUT_INST_0, ro6/slice0/MUX_1/OUT_INST_0, ro6/slice0/MUX_2/OUT_INST_0, ro6/slice0/MUX_3/OUT_INST_0, ro6/slice0/MUX_4/OUT_INST_0, ro6/slice1/MUX_0/OUT_INST_0, ro6/slice1/MUX_1/OUT_INST_0, ro6/slice1/MUX_2/OUT_INST_0, ro6/slice2/MUX_0/OUT_INST_0, ro6/slice2/MUX_1/OUT_INST_0... and (the first 15 of 19 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro0/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro0/slice0/MUX_0_i_1, ro0/slice1/MUX_0_i_1, ro0/slice2/MUX_0_i_1, ro0/slice0/MUX_0_i_2, ro0/slice1/MUX_0_i_2, ro0/slice2/MUX_0_i_2, ro0/slice0/MUX_0/OUT_INST_0, ro0/slice0/MUX_1/OUT_INST_0, ro0/slice0/MUX_2/OUT_INST_0, ro0/slice0/MUX_3/OUT_INST_0, ro0/slice0/MUX_4/OUT_INST_0, ro0/slice1/MUX_0/OUT_INST_0, ro0/slice1/MUX_1/OUT_INST_0, ro0/slice1/MUX_2/OUT_INST_0, ro0/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro1/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro1/slice0/MUX_0_i_1, ro1/slice1/MUX_0_i_1, ro1/slice2/MUX_0_i_1, ro1/slice0/MUX_0_i_2, ro1/slice1/MUX_0_i_2, ro1/slice2/MUX_0_i_2, ro1/slice0/MUX_0/OUT_INST_0, ro1/slice0/MUX_1/OUT_INST_0, ro1/slice0/MUX_2/OUT_INST_0, ro1/slice0/MUX_3/OUT_INST_0, ro1/slice0/MUX_4/OUT_INST_0, ro1/slice1/MUX_0/OUT_INST_0, ro1/slice1/MUX_1/OUT_INST_0, ro1/slice1/MUX_2/OUT_INST_0, ro1/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro2/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro2/slice0/MUX_0_i_1, ro2/slice1/MUX_0_i_1, ro2/slice2/MUX_0_i_1, ro2/slice0/MUX_0_i_2, ro2/slice1/MUX_0_i_2, ro2/slice2/MUX_0_i_2, ro2/slice0/MUX_0/OUT_INST_0, ro2/slice0/MUX_1/OUT_INST_0, ro2/slice0/MUX_2/OUT_INST_0, ro2/slice0/MUX_3/OUT_INST_0, ro2/slice0/MUX_4/OUT_INST_0, ro2/slice1/MUX_0/OUT_INST_0, ro2/slice1/MUX_1/OUT_INST_0, ro2/slice1/MUX_2/OUT_INST_0, ro2/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro3/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro3/slice0/MUX_0_i_1, ro3/slice1/MUX_0_i_1, ro3/slice2/MUX_0_i_1, ro3/slice0/MUX_0_i_2, ro3/slice1/MUX_0_i_2, ro3/slice2/MUX_0_i_2, ro3/slice0/MUX_0/OUT_INST_0, ro3/slice0/MUX_1/OUT_INST_0, ro3/slice0/MUX_2/OUT_INST_0, ro3/slice0/MUX_3/OUT_INST_0, ro3/slice0/MUX_4/OUT_INST_0, ro3/slice1/MUX_0/OUT_INST_0, ro3/slice1/MUX_1/OUT_INST_0, ro3/slice1/MUX_2/OUT_INST_0, ro3/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro4/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro4/slice0/MUX_0_i_1, ro4/slice1/MUX_0_i_1, ro4/slice2/MUX_0_i_1, ro4/slice0/MUX_0_i_2, ro4/slice1/MUX_0_i_2, ro4/slice2/MUX_0_i_2, ro4/slice0/MUX_0/OUT_INST_0, ro4/slice0/MUX_1/OUT_INST_0, ro4/slice0/MUX_2/OUT_INST_0, ro4/slice0/MUX_3/OUT_INST_0, ro4/slice0/MUX_4/OUT_INST_0, ro4/slice1/MUX_0/OUT_INST_0, ro4/slice1/MUX_1/OUT_INST_0, ro4/slice1/MUX_2/OUT_INST_0, ro4/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro5/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro5/slice0/MUX_0_i_1, ro5/slice1/MUX_0_i_1, ro5/slice2/MUX_0_i_1, ro5/slice0/MUX_0_i_2, ro5/slice1/MUX_0_i_2, ro5/slice2/MUX_0_i_2, ro5/slice0/MUX_0/OUT_INST_0, ro5/slice0/MUX_1/OUT_INST_0, ro5/slice0/MUX_2/OUT_INST_0, ro5/slice0/MUX_3/OUT_INST_0, ro5/slice0/MUX_4/OUT_INST_0, ro5/slice1/MUX_0/OUT_INST_0, ro5/slice1/MUX_1/OUT_INST_0, ro5/slice1/MUX_2/OUT_INST_0, ro5/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro7/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro7/slice0/MUX_0_i_1, ro7/slice1/MUX_0_i_1, ro7/slice2/MUX_0_i_1, ro7/slice0/MUX_0_i_2, ro7/slice1/MUX_0_i_2, ro7/slice2/MUX_0_i_2, ro7/slice0/MUX_0/OUT_INST_0, ro7/slice0/MUX_1/OUT_INST_0, ro7/slice0/MUX_2/OUT_INST_0, ro7/slice0/MUX_3/OUT_INST_0, ro7/slice0/MUX_4/OUT_INST_0, ro7/slice1/MUX_0/OUT_INST_0, ro7/slice1/MUX_1/OUT_INST_0, ro7/slice1/MUX_2/OUT_INST_0, ro7/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 20 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is ro8/slice0/MUX_0/OUT. Please evaluate your design. The cells in the loop are: ro8/slice0/MUX_0_i_1, ro8/slice1/MUX_0_i_1, ro8/slice2/MUX_0_i_1, ro8/slice0/MUX_0_i_2, ro8/slice1/MUX_0_i_2, ro8/slice2/MUX_0_i_2, ro8/slice0/MUX_0/OUT_INST_0, ro8/slice0/MUX_1/OUT_INST_0, ro8/slice0/MUX_2/OUT_INST_0, ro8/slice0/MUX_3/OUT_INST_0, ro8/slice0/MUX_4/OUT_INST_0, ro8/slice1/MUX_0/OUT_INST_0, ro8/slice1/MUX_1/OUT_INST_0, ro8/slice1/MUX_2/OUT_INST_0, ro8/slice2/MUX_0/OUT_INST_0... and (the first 15 of 20 listed).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 9 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b51df499 ConstDB: 0 ShapeSum: f68d1eeb RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 3194ddc8 | NumContArr: edd23352 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a4b90654

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2133.480 ; gain = 88.773

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a4b90654

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2133.480 ; gain = 88.773

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a4b90654

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2133.480 ; gain = 88.773
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2948b12f9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2183.297 ; gain = 138.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.009  | TNS=0.000  | WHS=-0.142 | THS=-8.014 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00055808 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 542
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 541
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 374307056

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2183.297 ; gain = 138.590

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 374307056

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2183.297 ; gain = 138.590

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1c6dd352f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2183.297 ; gain = 138.590
Phase 4 Initial Routing | Checksum: 1c6dd352f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2183.297 ; gain = 138.590
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+======================+
| Launch Setup Clock | Launch Hold Clock | Pin                  |
+====================+===================+======================+
| sys_clk_pin        | sys_clk_pin       | ro_counter_reg[15]/D |
| sys_clk_pin        | sys_clk_pin       | ro_counter_reg[12]/D |
| sys_clk_pin        | sys_clk_pin       | ro_counter_reg[11]/D |
+--------------------+-------------------+----------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.202 | TNS=-0.736 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2176f3450

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.201 | TNS=-0.730 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1d6e10a26

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066
Phase 5 Rip-up And Reroute | Checksum: 1d6e10a26

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19b6a544c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.122 | TNS=-0.270 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1e456e771

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1e456e771

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066
Phase 6 Delay and Skew Optimization | Checksum: 1e456e771

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.122 | TNS=-0.270 | WHS=0.154  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1dd46a79d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066
Phase 7 Post Hold Fix | Checksum: 1dd46a79d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.133062 %
  Global Horizontal Routing Utilization  = 0.198594 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 17.1171%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1dd46a79d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1dd46a79d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 203ce920d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 203ce920d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.122 | TNS=-0.270 | WHS=0.154  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 203ce920d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066
Total Elapsed time in route_design: 19.418 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1bb160023

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1bb160023

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.773 ; gain = 171.066

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
217 Infos, 10 Warnings, 27 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2215.773 ; gain = 189.586
INFO: [Vivado 12-24828] Executing command : report_drc -file RO_PUF_drc_routed.rpt -pb RO_PUF_drc_routed.pb -rpx RO_PUF_drc_routed.rpx
Command: report_drc -file RO_PUF_drc_routed.rpt -pb RO_PUF_drc_routed.pb -rpx RO_PUF_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.runs/impl_1/RO_PUF_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file RO_PUF_methodology_drc_routed.rpt -pb RO_PUF_methodology_drc_routed.pb -rpx RO_PUF_methodology_drc_routed.rpx
Command: report_methodology -file RO_PUF_methodology_drc_routed.rpt -pb RO_PUF_methodology_drc_routed.pb -rpx RO_PUF_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.runs/impl_1/RO_PUF_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file RO_PUF_timing_summary_routed.rpt -pb RO_PUF_timing_summary_routed.pb -rpx RO_PUF_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file RO_PUF_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file RO_PUF_route_status.rpt -pb RO_PUF_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file RO_PUF_power_routed.rpt -pb RO_PUF_power_summary_routed.pb -rpx RO_PUF_power_routed.rpx
Command: report_power -file RO_PUF_power_routed.rpt -pb RO_PUF_power_summary_routed.pb -rpx RO_PUF_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
234 Infos, 10 Warnings, 28 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file RO_PUF_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file RO_PUF_bus_skew_routed.rpt -pb RO_PUF_bus_skew_routed.pb -rpx RO_PUF_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2215.773 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2215.773 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.773 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2215.773 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2215.773 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2215.773 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 2215.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/miles/Documents/CPE426/PUF/PUF/PUF.runs/impl_1/RO_PUF_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 17:23:45 2024...
