<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › mm › tlb-r4k.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tlb-r4k.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1996 David S. Miller (davem@davemloft.net)</span>
<span class="cm"> * Copyright (C) 1997, 1998, 1999, 2000 Ralf Baechle ralf@gnu.org</span>
<span class="cm"> * Carsten Langgaard, carstenl@mips.com</span>
<span class="cm"> * Copyright (C) 2002 MIPS Technologies, Inc.  All rights reserved.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/hugetlb.h&gt;</span>

<span class="cp">#include &lt;asm/cpu.h&gt;</span>
<span class="cp">#include &lt;asm/bootinfo.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/tlbmisc.h&gt;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">build_tlb_refill_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Make sure all entries differ.  If they&#39;re not different</span>
<span class="cm"> * MIPS32 will take revenge ...</span>
<span class="cm"> */</span>
<span class="cp">#define UNIQUE_ENTRYHI(idx) (CKSEG0 + ((idx) &lt;&lt; (PAGE_SHIFT + 1)))</span>

<span class="cm">/* Atomicity and interruptability */</span>
<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>

<span class="cp">#include &lt;asm/smtc.h&gt;</span>
<span class="cp">#include &lt;asm/mipsmtregs.h&gt;</span>

<span class="cp">#define ENTER_CRITICAL(flags) \</span>
<span class="cp">	{ \</span>
<span class="cp">	unsigned int mvpflags; \</span>
<span class="cp">	local_irq_save(flags);\</span>
<span class="cp">	mvpflags = dvpe()</span>
<span class="cp">#define EXIT_CRITICAL(flags) \</span>
<span class="cp">	evpe(mvpflags); \</span>
<span class="cp">	local_irq_restore(flags); \</span>
<span class="cp">	}</span>
<span class="cp">#else</span>

<span class="cp">#define ENTER_CRITICAL(flags) local_irq_save(flags)</span>
<span class="cp">#define EXIT_CRITICAL(flags) local_irq_restore(flags)</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_MIPS_MT_SMTC */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_CPU_LOONGSON2)</span>
<span class="cm">/*</span>
<span class="cm"> * LOONGSON2 has a 4 entry itlb which is a subset of dtlb,</span>
<span class="cm"> * unfortrunately, itlb is not totally transparent to software.</span>
<span class="cm"> */</span>
<span class="cp">#define FLUSH_ITLB write_c0_diag(4);</span>

<span class="cp">#define FLUSH_ITLB_VM(vma) { if ((vma)-&gt;vm_flags &amp; VM_EXEC)  write_c0_diag(4); }</span>

<span class="cp">#else</span>

<span class="cp">#define FLUSH_ITLB</span>
<span class="cp">#define FLUSH_ITLB_VM(vma)</span>

<span class="cp">#endif</span>

<span class="kt">void</span> <span class="nf">local_flush_tlb_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">old_ctx</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">entry</span><span class="p">;</span>

	<span class="n">ENTER_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="cm">/* Save old context and create impossible VPN2 value */</span>
	<span class="n">old_ctx</span> <span class="o">=</span> <span class="n">read_c0_entryhi</span><span class="p">();</span>
	<span class="n">write_c0_entrylo0</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">write_c0_entrylo1</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">entry</span> <span class="o">=</span> <span class="n">read_c0_wired</span><span class="p">();</span>

	<span class="cm">/* Blast &#39;em all away. */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">tlbsize</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Make sure all entries differ. */</span>
		<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">UNIQUE_ENTRYHI</span><span class="p">(</span><span class="n">entry</span><span class="p">));</span>
		<span class="n">write_c0_index</span><span class="p">(</span><span class="n">entry</span><span class="p">);</span>
		<span class="n">mtc0_tlbw_hazard</span><span class="p">();</span>
		<span class="n">tlb_write_indexed</span><span class="p">();</span>
		<span class="n">entry</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">tlbw_use_hazard</span><span class="p">();</span>
	<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">old_ctx</span><span class="p">);</span>
	<span class="n">FLUSH_ITLB</span><span class="p">;</span>
	<span class="n">EXIT_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* All entries common to a mm share an asid.  To effectively flush</span>
<span class="cm">   these entries, we just bump the asid. */</span>
<span class="kt">void</span> <span class="nf">local_flush_tlb_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>

	<span class="n">preempt_disable</span><span class="p">();</span>

	<span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_context</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drop_mmu_context</span><span class="p">(</span><span class="n">mm</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">preempt_enable</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">local_flush_tlb_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_context</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">huge</span> <span class="o">=</span> <span class="n">is_vm_hugetlb_page</span><span class="p">(</span><span class="n">vma</span><span class="p">);</span>

		<span class="n">ENTER_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">huge</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">start</span> <span class="o">=</span> <span class="n">round_down</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">HPAGE_SIZE</span><span class="p">);</span>
			<span class="n">end</span> <span class="o">=</span> <span class="n">round_up</span><span class="p">(</span><span class="n">end</span><span class="p">,</span> <span class="n">HPAGE_SIZE</span><span class="p">);</span>
			<span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">HPAGE_SHIFT</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">start</span> <span class="o">=</span> <span class="n">round_down</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">PAGE_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">end</span> <span class="o">=</span> <span class="n">round_up</span><span class="p">(</span><span class="n">end</span><span class="p">,</span> <span class="n">PAGE_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">PAGE_SHIFT</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&lt;=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">tlbsize</span><span class="o">/</span><span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">oldpid</span> <span class="o">=</span> <span class="n">read_c0_entryhi</span><span class="p">();</span>
			<span class="kt">int</span> <span class="n">newpid</span> <span class="o">=</span> <span class="n">cpu_asid</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm</span><span class="p">);</span>

			<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
				<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

				<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">start</span> <span class="o">|</span> <span class="n">newpid</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">huge</span><span class="p">)</span>
					<span class="n">start</span> <span class="o">+=</span> <span class="n">HPAGE_SIZE</span><span class="p">;</span>
				<span class="k">else</span>
					<span class="n">start</span> <span class="o">+=</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">mtc0_tlbw_hazard</span><span class="p">();</span>
				<span class="n">tlb_probe</span><span class="p">();</span>
				<span class="n">tlb_probe_hazard</span><span class="p">();</span>
				<span class="n">idx</span> <span class="o">=</span> <span class="n">read_c0_index</span><span class="p">();</span>
				<span class="n">write_c0_entrylo0</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
				<span class="n">write_c0_entrylo1</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
					<span class="k">continue</span><span class="p">;</span>
				<span class="cm">/* Make sure all entries differ. */</span>
				<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">UNIQUE_ENTRYHI</span><span class="p">(</span><span class="n">idx</span><span class="p">));</span>
				<span class="n">mtc0_tlbw_hazard</span><span class="p">();</span>
				<span class="n">tlb_write_indexed</span><span class="p">();</span>
			<span class="p">}</span>
			<span class="n">tlbw_use_hazard</span><span class="p">();</span>
			<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">oldpid</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">drop_mmu_context</span><span class="p">(</span><span class="n">mm</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">FLUSH_ITLB</span><span class="p">;</span>
		<span class="n">EXIT_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">local_flush_tlb_kernel_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">ENTER_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span> <span class="o">+</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
	<span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">size</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&lt;=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">tlbsize</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">pid</span> <span class="o">=</span> <span class="n">read_c0_entryhi</span><span class="p">();</span>

		<span class="n">start</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">PAGE_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">end</span> <span class="o">+=</span> <span class="p">((</span><span class="n">PAGE_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">end</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">PAGE_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

			<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">start</span><span class="p">);</span>
			<span class="n">start</span> <span class="o">+=</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">mtc0_tlbw_hazard</span><span class="p">();</span>
			<span class="n">tlb_probe</span><span class="p">();</span>
			<span class="n">tlb_probe_hazard</span><span class="p">();</span>
			<span class="n">idx</span> <span class="o">=</span> <span class="n">read_c0_index</span><span class="p">();</span>
			<span class="n">write_c0_entrylo0</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
			<span class="n">write_c0_entrylo1</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="cm">/* Make sure all entries differ. */</span>
			<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">UNIQUE_ENTRYHI</span><span class="p">(</span><span class="n">idx</span><span class="p">));</span>
			<span class="n">mtc0_tlbw_hazard</span><span class="p">();</span>
			<span class="n">tlb_write_indexed</span><span class="p">();</span>
		<span class="p">}</span>
		<span class="n">tlbw_use_hazard</span><span class="p">();</span>
		<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">pid</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">local_flush_tlb_all</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">FLUSH_ITLB</span><span class="p">;</span>
	<span class="n">EXIT_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">local_flush_tlb_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_context</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">oldpid</span><span class="p">,</span> <span class="n">newpid</span><span class="p">,</span> <span class="n">idx</span><span class="p">;</span>

		<span class="n">newpid</span> <span class="o">=</span> <span class="n">cpu_asid</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">);</span>
		<span class="n">page</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">PAGE_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">ENTER_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="n">oldpid</span> <span class="o">=</span> <span class="n">read_c0_entryhi</span><span class="p">();</span>
		<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">page</span> <span class="o">|</span> <span class="n">newpid</span><span class="p">);</span>
		<span class="n">mtc0_tlbw_hazard</span><span class="p">();</span>
		<span class="n">tlb_probe</span><span class="p">();</span>
		<span class="n">tlb_probe_hazard</span><span class="p">();</span>
		<span class="n">idx</span> <span class="o">=</span> <span class="n">read_c0_index</span><span class="p">();</span>
		<span class="n">write_c0_entrylo0</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="n">write_c0_entrylo1</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">finish</span><span class="p">;</span>
		<span class="cm">/* Make sure all entries differ. */</span>
		<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">UNIQUE_ENTRYHI</span><span class="p">(</span><span class="n">idx</span><span class="p">));</span>
		<span class="n">mtc0_tlbw_hazard</span><span class="p">();</span>
		<span class="n">tlb_write_indexed</span><span class="p">();</span>
		<span class="n">tlbw_use_hazard</span><span class="p">();</span>

	<span class="nl">finish:</span>
		<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">oldpid</span><span class="p">);</span>
		<span class="n">FLUSH_ITLB_VM</span><span class="p">(</span><span class="n">vma</span><span class="p">);</span>
		<span class="n">EXIT_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This one is only used for pages with the global bit set so we don&#39;t care</span>
<span class="cm"> * much about the ASID.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">local_flush_tlb_one</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">oldpid</span><span class="p">,</span> <span class="n">idx</span><span class="p">;</span>

	<span class="n">ENTER_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">oldpid</span> <span class="o">=</span> <span class="n">read_c0_entryhi</span><span class="p">();</span>
	<span class="n">page</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">PAGE_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>
	<span class="n">mtc0_tlbw_hazard</span><span class="p">();</span>
	<span class="n">tlb_probe</span><span class="p">();</span>
	<span class="n">tlb_probe_hazard</span><span class="p">();</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="n">read_c0_index</span><span class="p">();</span>
	<span class="n">write_c0_entrylo0</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">write_c0_entrylo1</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Make sure all entries differ. */</span>
		<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">UNIQUE_ENTRYHI</span><span class="p">(</span><span class="n">idx</span><span class="p">));</span>
		<span class="n">mtc0_tlbw_hazard</span><span class="p">();</span>
		<span class="n">tlb_write_indexed</span><span class="p">();</span>
		<span class="n">tlbw_use_hazard</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">oldpid</span><span class="p">);</span>
	<span class="n">FLUSH_ITLB</span><span class="p">;</span>
	<span class="n">EXIT_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * We will need multiple versions of update_mmu_cache(), one that just</span>
<span class="cm"> * updates the TLB with the new pte(s), and another which also checks</span>
<span class="cm"> * for the R4k &quot;end of page&quot; hardware bug and does the needy.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">__update_tlb</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span> <span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">,</span> <span class="n">pte_t</span> <span class="n">pte</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">pgd_t</span> <span class="o">*</span><span class="n">pgdp</span><span class="p">;</span>
	<span class="n">pud_t</span> <span class="o">*</span><span class="n">pudp</span><span class="p">;</span>
	<span class="n">pmd_t</span> <span class="o">*</span><span class="n">pmdp</span><span class="p">;</span>
	<span class="n">pte_t</span> <span class="o">*</span><span class="n">ptep</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">,</span> <span class="n">pid</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Handle debugger faulting in for debugee.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">current</span><span class="o">-&gt;</span><span class="n">active_mm</span> <span class="o">!=</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">ENTER_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">pid</span> <span class="o">=</span> <span class="n">read_c0_entryhi</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">ASID_MASK</span><span class="p">;</span>
	<span class="n">address</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">PAGE_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">address</span> <span class="o">|</span> <span class="n">pid</span><span class="p">);</span>
	<span class="n">pgdp</span> <span class="o">=</span> <span class="n">pgd_offset</span><span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>
	<span class="n">mtc0_tlbw_hazard</span><span class="p">();</span>
	<span class="n">tlb_probe</span><span class="p">();</span>
	<span class="n">tlb_probe_hazard</span><span class="p">();</span>
	<span class="n">pudp</span> <span class="o">=</span> <span class="n">pud_offset</span><span class="p">(</span><span class="n">pgdp</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>
	<span class="n">pmdp</span> <span class="o">=</span> <span class="n">pmd_offset</span><span class="p">(</span><span class="n">pudp</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="n">read_c0_index</span><span class="p">();</span>
<span class="cp">#ifdef CONFIG_HUGETLB_PAGE</span>
	<span class="cm">/* this could be a huge page  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pmd_huge</span><span class="p">(</span><span class="o">*</span><span class="n">pmdp</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lo</span><span class="p">;</span>
		<span class="n">write_c0_pagemask</span><span class="p">(</span><span class="n">PM_HUGE_MASK</span><span class="p">);</span>
		<span class="n">ptep</span> <span class="o">=</span> <span class="p">(</span><span class="n">pte_t</span> <span class="o">*</span><span class="p">)</span><span class="n">pmdp</span><span class="p">;</span>
		<span class="n">lo</span> <span class="o">=</span> <span class="n">pte_to_entrylo</span><span class="p">(</span><span class="n">pte_val</span><span class="p">(</span><span class="o">*</span><span class="n">ptep</span><span class="p">));</span>
		<span class="n">write_c0_entrylo0</span><span class="p">(</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">write_c0_entrylo1</span><span class="p">(</span><span class="n">lo</span> <span class="o">+</span> <span class="p">(</span><span class="n">HPAGE_SIZE</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">));</span>

		<span class="n">mtc0_tlbw_hazard</span><span class="p">();</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">tlb_write_random</span><span class="p">();</span>
		<span class="k">else</span>
			<span class="n">tlb_write_indexed</span><span class="p">();</span>
		<span class="n">write_c0_pagemask</span><span class="p">(</span><span class="n">PM_DEFAULT_MASK</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
<span class="cp">#endif</span>
	<span class="p">{</span>
		<span class="n">ptep</span> <span class="o">=</span> <span class="n">pte_offset_map</span><span class="p">(</span><span class="n">pmdp</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>

<span class="cp">#if defined(CONFIG_64BIT_PHYS_ADDR) &amp;&amp; defined(CONFIG_CPU_MIPS32)</span>
		<span class="n">write_c0_entrylo0</span><span class="p">(</span><span class="n">ptep</span><span class="o">-&gt;</span><span class="n">pte_high</span><span class="p">);</span>
		<span class="n">ptep</span><span class="o">++</span><span class="p">;</span>
		<span class="n">write_c0_entrylo1</span><span class="p">(</span><span class="n">ptep</span><span class="o">-&gt;</span><span class="n">pte_high</span><span class="p">);</span>
<span class="cp">#else</span>
		<span class="n">write_c0_entrylo0</span><span class="p">(</span><span class="n">pte_to_entrylo</span><span class="p">(</span><span class="n">pte_val</span><span class="p">(</span><span class="o">*</span><span class="n">ptep</span><span class="o">++</span><span class="p">)));</span>
		<span class="n">write_c0_entrylo1</span><span class="p">(</span><span class="n">pte_to_entrylo</span><span class="p">(</span><span class="n">pte_val</span><span class="p">(</span><span class="o">*</span><span class="n">ptep</span><span class="p">)));</span>
<span class="cp">#endif</span>
		<span class="n">mtc0_tlbw_hazard</span><span class="p">();</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">tlb_write_random</span><span class="p">();</span>
		<span class="k">else</span>
			<span class="n">tlb_write_indexed</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">tlbw_use_hazard</span><span class="p">();</span>
	<span class="n">FLUSH_ITLB_VM</span><span class="p">(</span><span class="n">vma</span><span class="p">);</span>
	<span class="n">EXIT_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">add_wired_entry</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">entrylo0</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">entrylo1</span><span class="p">,</span>
		     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">entryhi</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pagemask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">wired</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">old_pagemask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">old_ctx</span><span class="p">;</span>

	<span class="n">ENTER_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="cm">/* Save old context and create impossible VPN2 value */</span>
	<span class="n">old_ctx</span> <span class="o">=</span> <span class="n">read_c0_entryhi</span><span class="p">();</span>
	<span class="n">old_pagemask</span> <span class="o">=</span> <span class="n">read_c0_pagemask</span><span class="p">();</span>
	<span class="n">wired</span> <span class="o">=</span> <span class="n">read_c0_wired</span><span class="p">();</span>
	<span class="n">write_c0_wired</span><span class="p">(</span><span class="n">wired</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">write_c0_index</span><span class="p">(</span><span class="n">wired</span><span class="p">);</span>
	<span class="n">tlbw_use_hazard</span><span class="p">();</span>	<span class="cm">/* What is the hazard here? */</span>
	<span class="n">write_c0_pagemask</span><span class="p">(</span><span class="n">pagemask</span><span class="p">);</span>
	<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">entryhi</span><span class="p">);</span>
	<span class="n">write_c0_entrylo0</span><span class="p">(</span><span class="n">entrylo0</span><span class="p">);</span>
	<span class="n">write_c0_entrylo1</span><span class="p">(</span><span class="n">entrylo1</span><span class="p">);</span>
	<span class="n">mtc0_tlbw_hazard</span><span class="p">();</span>
	<span class="n">tlb_write_indexed</span><span class="p">();</span>
	<span class="n">tlbw_use_hazard</span><span class="p">();</span>

	<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">old_ctx</span><span class="p">);</span>
	<span class="n">tlbw_use_hazard</span><span class="p">();</span>	<span class="cm">/* What is the hazard here? */</span>
	<span class="n">write_c0_pagemask</span><span class="p">(</span><span class="n">old_pagemask</span><span class="p">);</span>
	<span class="n">local_flush_tlb_all</span><span class="p">();</span>
	<span class="n">EXIT_CRITICAL</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinitdata</span> <span class="n">ntlb</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">set_ntlb</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">str</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">get_option</span><span class="p">(</span><span class="o">&amp;</span><span class="n">str</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ntlb</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">__setup</span><span class="p">(</span><span class="s">&quot;ntlb=&quot;</span><span class="p">,</span> <span class="n">set_ntlb</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">tlb_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * You should never change this register:</span>
<span class="cm">	 *   - On R4600 1.7 the tlbp never hits for pages smaller than</span>
<span class="cm">	 *     the value in the c0_pagemask register.</span>
<span class="cm">	 *   - The entire mm handling assumes the c0_pagemask register to</span>
<span class="cm">	 *     be set to fixed-size pages.</span>
<span class="cm">	 */</span>
	<span class="n">write_c0_pagemask</span><span class="p">(</span><span class="n">PM_DEFAULT_MASK</span><span class="p">);</span>
	<span class="n">write_c0_wired</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_R10000</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_R12000</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_R14000</span><span class="p">)</span>
		<span class="n">write_c0_framemask</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">kernel_uses_smartmips_rixi</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Enable the no read, no exec bits, and enable large virtual</span>
<span class="cm">		 * address.</span>
<span class="cm">		 */</span>
		<span class="n">u32</span> <span class="n">pg</span> <span class="o">=</span> <span class="n">PG_RIE</span> <span class="o">|</span> <span class="n">PG_XIE</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_64BIT</span>
		<span class="n">pg</span> <span class="o">|=</span> <span class="n">PG_ELPA</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="n">write_c0_pagegrain</span><span class="p">(</span><span class="n">pg</span><span class="p">);</span>
	<span class="p">}</span>

        <span class="cm">/* From this point on the ARC firmware is dead.  */</span>
	<span class="n">local_flush_tlb_all</span><span class="p">();</span>

	<span class="cm">/* Did I tell you that ARC SUCKS?  */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ntlb</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ntlb</span> <span class="o">&gt;</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">ntlb</span> <span class="o">&lt;=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">tlbsize</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">wired</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">tlbsize</span> <span class="o">-</span> <span class="n">ntlb</span><span class="p">;</span>
			<span class="n">write_c0_wired</span><span class="p">(</span><span class="n">wired</span><span class="p">);</span>
			<span class="n">write_c0_index</span><span class="p">(</span><span class="n">wired</span><span class="o">-</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Restricting TLB to %d entries</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ntlb</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Ignoring invalid argument ntlb=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ntlb</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">build_tlb_refill_handler</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
