===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2283 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2520 ( 16.2%)    0.2520 ( 20.5%)  FIR Parser
    1.0220 ( 65.6%)    0.6916 ( 56.3%)  'firrtl.circuit' Pipeline
    0.1228 (  7.9%)    0.0694 (  5.6%)    'firrtl.module' Pipeline
    0.1079 (  6.9%)    0.0607 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0149 (  1.0%)    0.0087 (  0.7%)      LowerCHIRRTL
    0.0140 (  0.9%)    0.0140 (  1.1%)    InferWidths
    0.0562 (  3.6%)    0.0562 (  4.6%)    InferResets
    0.0016 (  0.1%)    0.0016 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0031 (  0.2%)    0.0031 (  0.3%)    PrefixModules
    0.0627 (  4.0%)    0.0627 (  5.1%)    LowerFIRRTLTypes
    0.5982 ( 38.4%)    0.3212 ( 26.2%)    'firrtl.module' Pipeline
    0.0821 (  5.3%)    0.0476 (  3.9%)      ExpandWhens
    0.5160 ( 33.1%)    0.2736 ( 22.3%)      Canonicalizer
    0.0225 (  1.4%)    0.0225 (  1.8%)    Inliner
    0.0274 (  1.8%)    0.0274 (  2.2%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1049 (  6.7%)    0.1049 (  8.5%)    'firrtl.module' Pipeline
    0.1048 (  6.7%)    0.1048 (  8.5%)      Canonicalizer
    0.0098 (  0.6%)    0.0098 (  0.8%)    CreateSiFiveMetadata
    0.0946 (  6.1%)    0.0946 (  7.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1169 (  7.5%)    0.1169 (  9.5%)  'hw.module' Pipeline
    0.0012 (  0.1%)    0.0012 (  0.1%)    HWCleanup
    0.0285 (  1.8%)    0.0285 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0704 (  4.5%)    0.0704 (  5.7%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0160 (  1.0%)    0.0160 (  1.3%)    PrettifyVerilog
    0.0722 (  4.6%)    0.0722 (  5.9%)  ExportVerilog
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.5587 (100.0%)    1.2283 (100.0%)  Total

{
  totalTime: 1.238,
  maxMemory: 68239360
}
