Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Oct 16 14:59:59 2017
| Host         : Alga running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ov13850_demo_timing_summary_routed.rpt -rpx ov13850_demo_timing_summary_routed.rpx
| Design       : ov13850_demo
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6570 register/latch pins with no clock driven by root clock pin: clock_p (HIGH)

 There are 493 register/latch pins with no clock driven by root clock pin: csi0_clk[1] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17412 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.407        0.000                      0                   14           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                     3.407        0.000                      0                   14                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        3.407ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.593ns  (logic 0.379ns (23.790%)  route 1.214ns (76.210%))
  Logic Levels:           1  (FDPE=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y136        FDPE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X63Y136        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=50, routed)          1.214     1.593    fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y2     PHY_CONTROL                  0.000     5.000    fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  3.407    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.493ns  (logic 0.379ns (15.204%)  route 2.114ns (84.796%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y136        FDPE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X63Y136        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=50, routed)          2.114     2.493    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X38Y127        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X38Y127        FDRE (Setup_fdre_C_D)       -0.033    19.967    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             18.900ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.939ns  (logic 0.398ns (42.390%)  route 0.541ns (57.610%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
    SLICE_X38Y126        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           0.541     0.939    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X47Y127        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y127        FDRE (Setup_fdre_C_D)       -0.161    19.839    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         19.839    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 18.900    

Slack (MET) :             19.002ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.966ns  (logic 0.379ns (39.244%)  route 0.587ns (60.756%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
    SLICE_X39Y126        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           0.587     0.966    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X43Y123        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X43Y123        FDRE (Setup_fdre_C_D)       -0.032    19.968    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                 19.002    

Slack (MET) :             19.032ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.936ns  (logic 0.433ns (46.254%)  route 0.503ns (53.746%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
    SLICE_X38Y126        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           0.503     0.936    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X45Y128        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X45Y128        FDRE (Setup_fdre_C_D)       -0.032    19.968    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                 19.032    

Slack (MET) :             19.046ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.795ns  (logic 0.398ns (50.067%)  route 0.397ns (49.933%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
    SLICE_X38Y126        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           0.397     0.795    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X39Y127        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X39Y127        FDRE (Setup_fdre_C_D)       -0.159    19.841    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         19.841    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                 19.046    

Slack (MET) :             19.048ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.790ns  (logic 0.398ns (50.363%)  route 0.392ns (49.637%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
    SLICE_X38Y126        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           0.392     0.790    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X41Y127        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X41Y127        FDRE (Setup_fdre_C_D)       -0.162    19.838    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         19.838    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                 19.048    

Slack (MET) :             19.073ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.796ns  (logic 0.398ns (50.031%)  route 0.398ns (49.969%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
    SLICE_X38Y126        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           0.398     0.796    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X46Y127        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X46Y127        FDRE (Setup_fdre_C_D)       -0.131    19.869    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         19.869    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                 19.073    

Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.913ns  (logic 0.379ns (41.498%)  route 0.534ns (58.502%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
    SLICE_X39Y126        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           0.534     0.913    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X42Y129        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X42Y129        FDRE (Setup_fdre_C_D)       -0.004    19.996    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.996    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                 19.083    

Slack (MET) :             19.085ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.883ns  (logic 0.379ns (42.920%)  route 0.504ns (57.080%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
    SLICE_X39Y126        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           0.504     0.883    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X43Y130        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X43Y130        FDRE (Setup_fdre_C_D)       -0.032    19.968    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                 19.085    





