 <!---------------------------------------->
 <!--Module : regression_report.template -->
 <!--Author : Ali Zeinolabedin           -->
 <!--Company: Blackrock Neurotech        -->
 <!---------------------------------------->
<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <style>
        table {
            border-collapse: collapse;
            width: 100%;
        }
        body {
            background-color: #f0f0f0;
            margin: 0;
            padding: 0;
            border: 10px solid #FFB6C1; /* Adjust the border size and color as needed */
        }
        th, td {
            border: 1px solid #ddd;
            padding: 8px;
            text-align: left;
        }

        .passed {
            background-color: green;
            color: white;
        }

        .failed {
            background-color: red;
            color: white;
        }

        .simfail {
            background-color: red;
            color: white;
        }

        .unknown {
            background-color: yellow;
            padding: 5px;
            border-radius: 3px;
        }

        .duration-bar {
            display: inline-block;
            height: 20px;
            width: 10px;
            margin-right: 150px; /* Adjust the margin as needed */
            background-color: blue; /* Change the bar color */
        }
    </style>
    <title>List to HTML</title>
</head>
<body>
    <h1>List of TestCases:</h1>
    <table>
        <thead>
            <tr>
                <th>Item</th>
                <th>Status</th>
                <th>Start Time</th>
                <th>End Time</th>
                <th>Running Time</th>
                <th>Duration</th>
               
            </tr>
        </thead>
        <tbody>
            <!-- List items will be inserted here -->
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_sanity/regression.log">w_icons_top.tc_sanity</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_sanity_stim/regression.log">w_icons_top.tc_sanity_stim</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_rec_all_chs/regression.log">w_icons_top.tc_rec_all_chs</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_rec_discharge/regression.log">w_icons_top.tc_rec_discharge</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_rec_test_mode/regression.log">w_icons_top.tc_rec_test_mode</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_stim_mask_chk_err/regression.log">w_icons_top.tc_stim_mask_chk_err</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_crc5/regression.log">w_icons_top.tc_crc5</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_rec_impedance/regression.log">w_icons_top.tc_rec_impedance</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_rf_toggle/regression.log">w_icons_top.tc_rf_toggle</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_stim_random_chs/regression.log">w_icons_top.tc_stim_random_chs</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_stim_selected_chs/regression.log">w_icons_top.tc_stim_selected_chs</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_stim_all_mask_chk_err/regression.log">w_icons_top.tc_stim_all_mask_chk_err</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_rec_selected_chs/regression.log">w_icons_top.tc_rec_selected_chs</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_stim_1ch/regression.log">w_icons_top.tc_stim_1ch</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_stim_ch_err/regression.log">w_icons_top.tc_stim_ch_err</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_stim_1ch_long/regression.log">w_icons_top.tc_stim_1ch_long</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_11.38.03/w_icons_top.tc_rec_impedance_1ch/regression.log">w_icons_top.tc_rec_impedance_1ch</a></td>  		  
	<td class="simfail">SIMFAIL</td>  		  
	<td></td>  		  
	<td></td>  		  
	<td> min(s) and   sec(s)</td>  		  
	<td><div class="duration-bar" style="width: px"></div></td>  		  
</tr>
        </tbody>
    </table>
</body>
</html>
