----------------------------------------------------------------------------------
-- Namn:        stack
-- Filnamn:     stack.vhd
-- Testbench:   stack_tb.vhd
--
-- Insignaler:
--      clk     - klocksignal, all uppdatering av register sker vid stigande flank
--      n_rst   - synkron resetsignal, aktiv l�g
--      D       - data in till stacken
--      StackOp - styr stackens beteende
--
-- Utsignaler:
--      ToS     - v�rdet av stackens �versta element
----------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;
use work.all;
use work.cpu_pkg.all;

entity stack is
    port(
        D : in std_logic_vector(5 downto 0);
        ToS : out std_logic_vector(5 downto 0);
        clk, n_rst : in std_logic;
        StackOp : in std_logic_vector(1 downto 0)
    );
end entity;

architecture structural of stack is
   
    
begin

    -- Tips: f�r att instansiera en komponent anv�nds f�ljande syntax
    --label_of_component: entity component_name port map(
      --    component_signal_a => signal_in_this_architectiure_a,
        --  component_signal_b => signal_in_this_architectiure_b
     --);
     
    sr40: entity SR4 port map(
        CLR => n_rst,
        CLK => clk,
        SR_SER => D(0),
        SL_SER => '0',
        S0 => StackOp(0),
        S1 => StackOp(1),
        QA => ToS(0),
        QB => open,
        QC => open,
        QD => open
        );
    
    sr41: entity SR4 port map(
        CLR => n_rst,
        CLK => clk,
        SR_SER => D(1),
        SL_SER => '0',
        S0 => StackOp(0),
        S1 => StackOp(1),
        QA => ToS(1),
        QB => open,
        QC => open,
        QD => open
    );
    
    sr42: entity SR4 port map(
        CLR => n_rst,
        CLK => clk,
        SR_SER => D(2),
        SL_SER => '0',
        S0 => StackOp(0),
        S1 => StackOp(1),
        QA => ToS(2),
        QB => open,
        QC => open,
        QD => open
    );
    
    sr43: entity SR4 port map(
        CLR => n_rst,
        CLK => clk,
        SR_SER => D(3),
        SL_SER => '0',
        S0 => StackOp(0),
        S1 => StackOp(1),
        QA => ToS(3),
        QB => open,
        QC => open,
        QD => open
    );
    
    sr44: entity SR4 port map(
        CLR => n_rst,
        CLK => clk,
        SR_SER => D(4),
        SL_SER => '0',
        S0 => StackOp(0),
        S1 => StackOp(1),
        QA => ToS(4),
        QB => open,
        QC => open,
        QD => open
    );
    
    sr45: entity SR4 port map(
        CLR => n_rst,
        CLK => clk,
        SR_SER => D(5),
        SL_SER => '0',
        S0 => StackOp(0),
        S1 => StackOp(1),
        QA => ToS(5),
        QB => open,
        QC => open,
        QD => open
    );

end architecture;