# Reading C:/modeltech64_10.2e/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.2e Jun 20 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {RegsTb.fdo}
# Model Technology ModelSim SE-64 vcom 10.2e Compiler 2014.06 Jun 20 2014
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Regs
# -- Compiling architecture Practica of Regs
# Model Technology ModelSim SE-64 vcom 10.2e Compiler 2014.06 Jun 20 2014
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegsTb
# -- Compiling architecture Practica of RegsTb
# vsim -lib work -voptargs=\"+acc\" -t 1ps work.RegsTb
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.regstb(practica)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.regs(practica)#1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run
# ** Note: Si no ha habido mensajes de error anteriores... ¡SIMULACIÓN CORRECTA!
#    Time: 4135 ns  Iteration: 0  Instance: /regstb
