// Seed: 2769725302
module module_0;
  id_1(
      -1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  module_0 modCall_1 ();
  wire id_9, id_10;
  assign id_9 = -1;
  assign id_7 = "";
endmodule
module module_2 (
    input tri id_0,
    output tri1 id_1,
    output supply0 id_2,
    output wand id_3,
    input uwire id_4,
    input wor id_5,
    output supply0 id_6,
    output tri1 id_7,
    output supply1 id_8,
    inout tri1 id_9,
    output uwire id_10,
    output supply1 id_11,
    input tri1 id_12
);
  assign id_3 = 1;
  integer id_14;
  assign id_8 = 1;
  assign id_2 = -1 + "";
  assign id_6 = -1;
  wire id_15;
  xor primCall (id_1, id_12, id_14, id_15, id_4, id_5, id_9);
  module_0 modCall_1 ();
endmodule
