// Seed: 2793957230
module module_0 (
    input tri0 id_0,
    output logic id_1,
    output tri0 id_2,
    input wand id_3,
    input wire id_4,
    input supply1 id_5
);
  assign id_2 = id_0;
  always
  fork
  join_any
  assign id_1 = id_3;
  always id_1 = (1);
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input uwire id_2,
    output logic id_3
);
  always id_3 = -1 + id_2;
  always id_3 <= id_0;
  wire id_5;
  and primCall (id_1, id_2, id_5, id_0);
  assign id_1 = id_2;
  always @(posedge 1) begin : LABEL_0
    $signed(10);
    ;
  end
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
