 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : pipeline
Version: J-2014.09-SP2
Date   : Fri Jan 19 09:42:56 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WORST   Library: c35_CORELIB_TYP
Wire Load Model Mode: enclosed

  Startpoint: decode1/o_validity_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs1_reg[8]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  decode1/o_validity_reg/C (DFC3)          0.00 #     0.00 r
  decode1/o_validity_reg/Q (DFC3)          1.25       1.25 f
  decode1/o_validity (decode)              0.00       1.25 f
  execute1/i_validity (execute)            0.00       1.25 f
  execute1/U282/Q (NAND24)                 0.33       1.58 r
  execute1/U284/Q (INV6)                   0.14       1.72 f
  execute1/U283/Q (NAND28)                 0.45       2.17 r
  execute1/U123/Q (INV12)                  0.07       2.24 f
  execute1/U262/Q (NAND23)                 0.27       2.51 r
  execute1/U288/Q (INV6)                   0.10       2.61 f
  execute1/U200/Q (NAND24)                 0.30       2.91 r
  execute1/U196/Q (BUF8)                   0.40       3.31 r
  execute1/U169/Q (NOR24)                  0.21       3.52 f
  execute1/U78/Q (CLKIN6)                  0.14       3.66 r
  execute1/U417/Q (OAI212)                 0.31       3.97 f
  execute1/alu1/i_amount[4] (alu)          0.00       3.97 f
  execute1/alu1/U709/Q (CLKBU15)           0.61       4.57 f
  execute1/alu1/U303/Q (NAND24)            0.42       5.00 r
  execute1/alu1/U15/Q (BUF12)              0.44       5.44 r
  execute1/alu1/U190/Q (OAI221)            0.27       5.71 f
  execute1/alu1/U440/Q (AOI212)            0.34       6.05 r
  execute1/alu1/U300/Q (IMUX23)            0.33       6.38 f
  execute1/alu1/U337/Q (CLKIN6)            0.24       6.62 r
  execute1/alu1/U565/Q (AOI222)            0.14       6.76 f
  execute1/alu1/U960/Q (NAND22)            0.45       7.21 r
  execute1/alu1/U85/Q (NAND22)             0.13       7.34 f
  execute1/alu1/U500/Q (NAND24)            0.30       7.64 r
  execute1/alu1/U504/Q (NAND24)            0.08       7.72 f
  execute1/alu1/U718/Q (CLKIN6)            0.17       7.89 r
  execute1/alu1/U727/Q (NOR24)             0.19       8.08 f
  execute1/alu1/U639/Q (NAND24)            0.32       8.40 r
  execute1/alu1/o_result[8] (alu)          0.00       8.40 r
  execute1/U278/Q (NAND26)                 0.08       8.49 f
  execute1/U279/Q (NAND28)                 0.25       8.74 r
  execute1/o_rd_alu[8] (execute)           0.00       8.74 r
  decode1/i_rd_alu[8] (decode)             0.00       8.74 r
  decode1/U110/Q (AOI222)                  0.24       8.98 f
  decode1/U218/Q (OAI2112)                 0.50       9.49 r
  decode1/o_rs1_reg[8]/D (DFC3)            0.00       9.49 r
  data arrival time                                   9.49

  clock HCLK (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.50       9.50
  decode1/o_rs1_reg[8]/C (DFC3)            0.00       9.50 r
  library setup time                      -0.01       9.49
  data required time                                  9.49
  -----------------------------------------------------------
  data required time                                  9.49
  data arrival time                                  -9.49
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decode1/o_inst_reg[2]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs1_reg[5]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_sub_5     10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_inst_reg[2]/C (DFEC3)                         0.00 #     0.00 r
  decode1/o_inst_reg[2]/Q (DFEC3)                         1.28       1.28 f
  decode1/o_inst[2] (decode)                              0.00       1.28 f
  execute1/i_inst[2] (execute)                            0.00       1.28 f
  execute1/U37/Q (CLKIN10)                                0.30       1.58 r
  execute1/U298/Q (NAND43)                                0.21       1.79 f
  execute1/U391/Q (CLKIN12)                               0.23       2.02 r
  execute1/U9/Q (INV4)                                    0.10       2.12 f
  execute1/U130/Q (OAI212)                                0.39       2.51 r
  execute1/U236/Q (CLKIN6)                                0.16       2.66 f
  execute1/U184/Q (OAI221)                                0.49       3.15 r
  execute1/U183/Q (AOI2112)                               0.22       3.38 f
  execute1/U135/Q (OAI212)                                0.60       3.98 r
  execute1/alu1/i_op2[0] (alu)                            0.00       3.98 r
  execute1/alu1/U195/Q (BUF15)                            0.40       4.38 r
  execute1/alu1/sub_30/B[0] (alu_DW01_sub_5)              0.00       4.38 r
  execute1/alu1/sub_30/U149/Q (CLKIN15)                   0.15       4.53 f
  execute1/alu1/sub_30/U222/Q (NAND28)                    0.24       4.76 r
  execute1/alu1/sub_30/U94/Q (INV6)                       0.06       4.83 f
  execute1/alu1/sub_30/U135/Q (NAND22)                    0.35       5.18 r
  execute1/alu1/sub_30/U227/Q (NOR24)                     0.14       5.32 f
  execute1/alu1/sub_30/U439/Q (AOI312)                    0.33       5.66 r
  execute1/alu1/sub_30/U247/Q (NAND26)                    0.15       5.81 f
  execute1/alu1/sub_30/U217/Q (OAI211)                    0.46       6.26 r
  execute1/alu1/sub_30/U311/Q (NAND22)                    0.18       6.45 f
  execute1/alu1/sub_30/U114/Q (CLKIN6)                    0.25       6.70 r
  execute1/alu1/sub_30/U338/Q (XOR21)                     0.48       7.18 r
  execute1/alu1/sub_30/DIFF[5] (alu_DW01_sub_5)           0.00       7.18 r
  execute1/alu1/U893/Q (NAND22)                           0.11       7.29 f
  execute1/alu1/U174/Q (NAND42)                           0.46       7.75 r
  execute1/alu1/U765/Q (AOI312)                           0.33       8.07 f
  execute1/alu1/U567/Q (INV6)                             0.26       8.34 r
  execute1/alu1/o_result[5] (alu)                         0.00       8.34 r
  execute1/U93/Q (MUX26)                                  0.41       8.75 r
  execute1/o_rd_alu[5] (execute)                          0.00       8.75 r
  decode1/i_rd_alu[5] (decode)                            0.00       8.75 r
  decode1/U428/Q (AOI222)                                 0.23       8.98 f
  decode1/U99/Q (OAI2112)                                 0.50       9.49 r
  decode1/o_rs1_reg[5]/D (DFC3)                           0.00       9.49 r
  data arrival time                                                  9.49

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  decode1/o_rs1_reg[5]/C (DFC3)                           0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: decode1/o_validity_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs2_reg[15]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  decode1/o_validity_reg/C (DFC3)          0.00 #     0.00 r
  decode1/o_validity_reg/Q (DFC3)          1.25       1.25 f
  decode1/o_validity (decode)              0.00       1.25 f
  execute1/i_validity (execute)            0.00       1.25 f
  execute1/U282/Q (NAND24)                 0.33       1.58 r
  execute1/U284/Q (INV6)                   0.14       1.72 f
  execute1/U283/Q (NAND28)                 0.45       2.17 r
  execute1/U123/Q (INV12)                  0.07       2.24 f
  execute1/U262/Q (NAND23)                 0.27       2.51 r
  execute1/U288/Q (INV6)                   0.10       2.61 f
  execute1/U200/Q (NAND24)                 0.30       2.91 r
  execute1/U35/Q (BUF15)                   0.43       3.34 r
  execute1/U416/Q (OAI222)                 0.25       3.59 f
  execute1/alu1/i_amount[3] (alu)          0.00       3.59 f
  execute1/alu1/U196/Q (CLKIN12)           0.34       3.93 r
  execute1/alu1/U245/Q (INV8)              0.14       4.07 f
  execute1/alu1/U111/Q (BUF8)              0.64       4.71 f
  execute1/alu1/U287/Q (INV3)              0.24       4.95 r
  execute1/alu1/U286/Q (NAND21)            0.15       5.10 f
  execute1/alu1/U698/Q (NAND22)            0.40       5.50 r
  execute1/alu1/U263/Q (INV3)              0.11       5.61 f
  execute1/alu1/U699/Q (IMUX21)            0.54       6.15 r
  execute1/alu1/U921/Q (IMUX21)            0.31       6.47 f
  execute1/alu1/U935/Q (IMUX21)            0.47       6.94 r
  execute1/alu1/U1116/Q (NAND22)           0.07       7.01 f
  execute1/alu1/U383/Q (OAI310)            0.61       7.62 r
  execute1/alu1/U176/Q (AOI2111)           0.58       8.21 f
  execute1/alu1/U807/Q (NAND24)            0.60       8.80 r
  execute1/alu1/o_result[15] (alu)         0.00       8.80 r
  execute1/U344/Q (MUX24)                  0.29       9.10 r
  execute1/o_rd_alu[15] (execute)          0.00       9.10 r
  decode1/i_rd_alu[15] (decode)            0.00       9.10 r
  decode1/U8/Q (CLKIN6)                    0.13       9.23 f
  decode1/U158/Q (OAI2112)                 0.26       9.49 r
  decode1/o_rs2_reg[15]/D (DFC3)           0.00       9.49 r
  data arrival time                                   9.49

  clock HCLK (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.50       9.50
  decode1/o_rs2_reg[15]/C (DFC3)           0.00       9.50 r
  library setup time                      -0.01       9.49
  data required time                                  9.49
  -----------------------------------------------------------
  data required time                                  9.49
  data arrival time                                  -9.49
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decode1/o_inst_reg[2]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs2_reg[18]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_sub_5     10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_inst_reg[2]/C (DFEC3)                         0.00 #     0.00 r
  decode1/o_inst_reg[2]/Q (DFEC3)                         1.28       1.28 f
  decode1/o_inst[2] (decode)                              0.00       1.28 f
  execute1/i_inst[2] (execute)                            0.00       1.28 f
  execute1/U320/Q (NAND31)                                0.75       2.03 r
  execute1/U260/Q (INV6)                                  0.12       2.15 f
  execute1/U57/Q (NAND26)                                 0.42       2.57 r
  execute1/U131/Q (INV6)                                  0.11       2.68 f
  execute1/U72/Q (NAND28)                                 0.28       2.96 r
  execute1/U205/Q (INV12)                                 0.11       3.07 f
  execute1/U400/Q (NOR24)                                 0.21       3.28 r
  execute1/U114/Q (NAND26)                                0.07       3.34 f
  execute1/U79/Q (INV6)                                   0.20       3.55 r
  execute1/U290/Q (NAND28)                                0.13       3.68 f
  execute1/U300/Q (AOI222)                                0.34       4.02 r
  execute1/U238/Q (OAI212)                                0.16       4.18 f
  execute1/alu1/i_op2[8] (alu)                            0.00       4.18 f
  execute1/alu1/U441/Q (CLKBU15)                          0.51       4.69 f
  execute1/alu1/sub_30/B[8] (alu_DW01_sub_5)              0.00       4.69 f
  execute1/alu1/sub_30/U180/Q (CLKIN15)                   0.18       4.87 r
  execute1/alu1/sub_30/U275/Q (AOI212)                    0.23       5.10 f
  execute1/alu1/sub_30/U427/Q (OAI2112)                   0.38       5.48 r
  execute1/alu1/sub_30/U134/Q (INV6)                      0.10       5.59 f
  execute1/alu1/sub_30/U254/Q (NOR33)                     0.29       5.87 r
  execute1/alu1/sub_30/U424/Q (AOI2112)                   0.38       6.25 f
  execute1/alu1/sub_30/U103/Q (CLKIN12)                   0.36       6.61 r
  execute1/alu1/sub_30/U185/Q (NAND24)                    0.12       6.73 f
  execute1/alu1/sub_30/U283/Q (OAI2112)                   0.50       7.23 r
  execute1/alu1/sub_30/U300/Q (AOI212)                    0.25       7.48 f
  execute1/alu1/sub_30/U264/Q (CLKIN6)                    0.24       7.72 r
  execute1/alu1/sub_30/U261/Q (NAND24)                    0.07       7.79 f
  execute1/alu1/sub_30/U139/Q (NAND24)                    0.34       8.13 r
  execute1/alu1/sub_30/DIFF[18] (alu_DW01_sub_5)          0.00       8.13 r
  execute1/alu1/U653/Q (AOI2112)                          0.26       8.39 f
  execute1/alu1/U306/Q (NAND26)                           0.38       8.77 r
  execute1/alu1/o_result[18] (alu)                        0.00       8.77 r
  execute1/U102/Q (MUX24)                                 0.29       9.06 r
  execute1/o_rd_alu[18] (execute)                         0.00       9.06 r
  decode1/i_rd_alu[18] (decode)                           0.00       9.06 r
  decode1/U179/Q (INV6)                                   0.08       9.15 f
  decode1/U284/Q (OAI2111)                                0.34       9.49 r
  decode1/o_rs2_reg[18]/D (DFC3)                          0.00       9.49 r
  data arrival time                                                  9.49

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  decode1/o_rs2_reg[18]/C (DFC3)                          0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: decode1/o_inst_reg[2]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: pc1/s_pc_final_reg[26]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_add_1     10k                   c35_CORELIB_TYP
  pc                 10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_inst_reg[2]/C (DFEC3)                         0.00 #     0.00 r
  decode1/o_inst_reg[2]/Q (DFEC3)                         1.28       1.28 f
  decode1/o_inst[2] (decode)                              0.00       1.28 f
  execute1/i_inst[2] (execute)                            0.00       1.28 f
  execute1/U37/Q (CLKIN10)                                0.30       1.58 r
  execute1/U411/Q (NAND22)                                0.20       1.78 f
  execute1/U266/Q (CLKIN12)                               0.32       2.09 r
  execute1/U170/Q (NAND28)                                0.09       2.18 f
  execute1/U103/Q (CLKIN12)                               0.16       2.34 r
  execute1/U291/Q (NAND28)                                0.13       2.47 f
  execute1/U226/Q (NAND24)                                0.24       2.72 r
  execute1/U3/Q (CLKIN6)                                  0.13       2.84 f
  execute1/U294/Q (NAND34)                                0.53       3.38 r
  execute1/U297/Q (AOI222)                                0.20       3.58 f
  execute1/U199/Q (OAI212)                                0.43       4.01 r
  execute1/alu1/i_op2[10] (alu)                           0.00       4.01 r
  execute1/alu1/U36/Q (CLKBU15)                           0.54       4.55 r
  execute1/alu1/add_28/B[10] (alu_DW01_add_1)             0.00       4.55 r
  execute1/alu1/add_28/U365/Q (NAND22)                    0.17       4.72 f
  execute1/alu1/add_28/U38/Q (INV3)                       0.35       5.07 r
  execute1/alu1/add_28/U146/Q (AOI312)                    0.25       5.32 f
  execute1/alu1/add_28/U77/Q (NAND23)                     0.43       5.75 r
  execute1/alu1/add_28/U407/Q (AOI222)                    0.13       5.88 f
  execute1/alu1/add_28/U405/Q (OAI2112)                   0.50       6.39 r
  execute1/alu1/add_28/U296/Q (BUF15)                     0.43       6.82 r
  execute1/alu1/add_28/U11/Q (CLKIN8)                     0.19       7.00 f
  execute1/alu1/add_28/U395/Q (OAI2112)                   0.39       7.39 r
  execute1/alu1/add_28/U44/Q (XNR21)                      0.80       8.20 f
  execute1/alu1/add_28/SUM[26] (alu_DW01_add_1)           0.00       8.20 f
  execute1/alu1/U1155/Q (NAND22)                          0.34       8.53 r
  execute1/alu1/U684/Q (NAND43)                           0.13       8.66 f
  execute1/alu1/o_result[26] (alu)                        0.00       8.66 f
  execute1/o_newpc[26] (execute)                          0.00       8.66 f
  pc1/i_newpc[26] (pc)                                    0.00       8.66 f
  pc1/U27/Q (MUX21)                                       0.62       9.28 f
  pc1/s_pc_final_reg[26]/D (DFEC1)                        0.00       9.28 f
  data arrival time                                                  9.28

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  pc1/s_pc_final_reg[26]/C (DFEC1)                        0.00       9.50 r
  library setup time                                     -0.21       9.29
  data required time                                                 9.29
  --------------------------------------------------------------------------
  data required time                                                 9.29
  data arrival time                                                 -9.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: decode1/o_inst_reg[2]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs1_reg[18]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_sub_5     10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_inst_reg[2]/C (DFEC3)                         0.00 #     0.00 r
  decode1/o_inst_reg[2]/Q (DFEC3)                         1.28       1.28 f
  decode1/o_inst[2] (decode)                              0.00       1.28 f
  execute1/i_inst[2] (execute)                            0.00       1.28 f
  execute1/U320/Q (NAND31)                                0.75       2.03 r
  execute1/U260/Q (INV6)                                  0.12       2.15 f
  execute1/U57/Q (NAND26)                                 0.42       2.57 r
  execute1/U131/Q (INV6)                                  0.11       2.68 f
  execute1/U72/Q (NAND28)                                 0.28       2.96 r
  execute1/U205/Q (INV12)                                 0.11       3.07 f
  execute1/U400/Q (NOR24)                                 0.21       3.28 r
  execute1/U114/Q (NAND26)                                0.07       3.34 f
  execute1/U79/Q (INV6)                                   0.20       3.55 r
  execute1/U290/Q (NAND28)                                0.13       3.68 f
  execute1/U300/Q (AOI222)                                0.34       4.02 r
  execute1/U238/Q (OAI212)                                0.16       4.18 f
  execute1/alu1/i_op2[8] (alu)                            0.00       4.18 f
  execute1/alu1/U441/Q (CLKBU15)                          0.51       4.69 f
  execute1/alu1/sub_30/B[8] (alu_DW01_sub_5)              0.00       4.69 f
  execute1/alu1/sub_30/U180/Q (CLKIN15)                   0.18       4.87 r
  execute1/alu1/sub_30/U275/Q (AOI212)                    0.23       5.10 f
  execute1/alu1/sub_30/U427/Q (OAI2112)                   0.38       5.48 r
  execute1/alu1/sub_30/U134/Q (INV6)                      0.10       5.59 f
  execute1/alu1/sub_30/U254/Q (NOR33)                     0.29       5.87 r
  execute1/alu1/sub_30/U424/Q (AOI2112)                   0.38       6.25 f
  execute1/alu1/sub_30/U103/Q (CLKIN12)                   0.36       6.61 r
  execute1/alu1/sub_30/U185/Q (NAND24)                    0.12       6.73 f
  execute1/alu1/sub_30/U283/Q (OAI2112)                   0.50       7.23 r
  execute1/alu1/sub_30/U300/Q (AOI212)                    0.25       7.48 f
  execute1/alu1/sub_30/U264/Q (CLKIN6)                    0.24       7.72 r
  execute1/alu1/sub_30/U261/Q (NAND24)                    0.07       7.79 f
  execute1/alu1/sub_30/U139/Q (NAND24)                    0.34       8.13 r
  execute1/alu1/sub_30/DIFF[18] (alu_DW01_sub_5)          0.00       8.13 r
  execute1/alu1/U653/Q (AOI2112)                          0.26       8.39 f
  execute1/alu1/U306/Q (NAND26)                           0.38       8.77 r
  execute1/alu1/o_result[18] (alu)                        0.00       8.77 r
  execute1/U102/Q (MUX24)                                 0.29       9.06 r
  execute1/o_rd_alu[18] (execute)                         0.00       9.06 r
  decode1/i_rd_alu[18] (decode)                           0.00       9.06 r
  decode1/U179/Q (INV6)                                   0.08       9.15 f
  decode1/U297/Q (OAI2111)                                0.34       9.48 r
  decode1/o_rs1_reg[18]/D (DFC3)                          0.00       9.48 r
  data arrival time                                                  9.48

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  decode1/o_rs1_reg[18]/C (DFC3)                          0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -9.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: decode1/o_inst_reg[2]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs2_reg[15]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_add_1     10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_inst_reg[2]/C (DFEC3)                         0.00 #     0.00 r
  decode1/o_inst_reg[2]/Q (DFEC3)                         1.28       1.28 f
  decode1/o_inst[2] (decode)                              0.00       1.28 f
  execute1/i_inst[2] (execute)                            0.00       1.28 f
  execute1/U37/Q (CLKIN10)                                0.30       1.58 r
  execute1/U298/Q (NAND43)                                0.21       1.79 f
  execute1/U391/Q (CLKIN12)                               0.23       2.02 r
  execute1/U9/Q (INV4)                                    0.10       2.12 f
  execute1/U130/Q (OAI212)                                0.39       2.51 r
  execute1/U236/Q (CLKIN6)                                0.16       2.66 f
  execute1/U420/Q (OAI2112)                               0.52       3.18 r
  execute1/U13/Q (INV6)                                   0.11       3.29 f
  execute1/U175/Q (INV3)                                  0.33       3.62 r
  execute1/U133/Q (NAND34)                                0.12       3.74 f
  execute1/U173/Q (NAND24)                                0.37       4.11 r
  execute1/alu1/i_op2[1] (alu)                            0.00       4.11 r
  execute1/alu1/U459/Q (BUF15)                            0.39       4.50 r
  execute1/alu1/add_28/B[1] (alu_DW01_add_1)              0.00       4.50 r
  execute1/alu1/add_28/U99/Q (CLKIN6)                     0.12       4.62 f
  execute1/alu1/add_28/U202/Q (NAND26)                    0.26       4.88 r
  execute1/alu1/add_28/U29/Q (CLKIN6)                     0.13       5.00 f
  execute1/alu1/add_28/U254/Q (NOR24)                     0.20       5.20 r
  execute1/alu1/add_28/U416/Q (AOI312)                    0.21       5.41 f
  execute1/alu1/add_28/U203/Q (NAND34)                    0.44       5.85 r
  execute1/alu1/add_28/U100/Q (INV6)                      0.15       6.00 f
  execute1/alu1/add_28/U297/Q (OAI2112)                   0.33       6.33 r
  execute1/alu1/add_28/U103/Q (CLKBU15)                   0.49       6.82 r
  execute1/alu1/add_28/U53/Q (NAND24)                     0.12       6.94 f
  execute1/alu1/add_28/U251/Q (INV6)                      0.18       7.12 r
  execute1/alu1/add_28/U273/Q (NOR33)                     0.22       7.34 f
  execute1/alu1/add_28/U274/Q (NOR24)                     0.26       7.60 r
  execute1/alu1/add_28/U411/Q (NOR24)                     0.22       7.82 f
  execute1/alu1/add_28/U410/Q (XOR22)                     0.38       8.20 r
  execute1/alu1/add_28/SUM[15] (alu_DW01_add_1)           0.00       8.20 r
  execute1/alu1/U806/Q (AOI222)                           0.19       8.39 f
  execute1/alu1/U807/Q (NAND24)                           0.42       8.80 r
  execute1/alu1/o_result[15] (alu)                        0.00       8.80 r
  execute1/U344/Q (MUX24)                                 0.29       9.10 r
  execute1/o_rd_alu[15] (execute)                         0.00       9.10 r
  decode1/i_rd_alu[15] (decode)                           0.00       9.10 r
  decode1/U8/Q (CLKIN6)                                   0.13       9.23 f
  decode1/U158/Q (OAI2112)                                0.26       9.48 r
  decode1/o_rs2_reg[15]/D (DFC3)                          0.00       9.48 r
  data arrival time                                                  9.48

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  decode1/o_rs2_reg[15]/C (DFC3)                          0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -9.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: decode1/o_validity_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs1_reg[12]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  decode1/o_validity_reg/C (DFC3)          0.00 #     0.00 r
  decode1/o_validity_reg/Q (DFC3)          1.25       1.25 f
  decode1/o_validity (decode)              0.00       1.25 f
  execute1/i_validity (execute)            0.00       1.25 f
  execute1/U282/Q (NAND24)                 0.33       1.58 r
  execute1/U284/Q (INV6)                   0.14       1.72 f
  execute1/U283/Q (NAND28)                 0.45       2.17 r
  execute1/U123/Q (INV12)                  0.07       2.24 f
  execute1/U262/Q (NAND23)                 0.27       2.51 r
  execute1/U288/Q (INV6)                   0.10       2.61 f
  execute1/U200/Q (NAND24)                 0.30       2.91 r
  execute1/U35/Q (BUF15)                   0.43       3.34 r
  execute1/U416/Q (OAI222)                 0.25       3.59 f
  execute1/alu1/i_amount[3] (alu)          0.00       3.59 f
  execute1/alu1/U196/Q (CLKIN12)           0.34       3.93 r
  execute1/alu1/U245/Q (INV8)              0.14       4.07 f
  execute1/alu1/U111/Q (BUF8)              0.64       4.71 f
  execute1/alu1/U357/Q (IMUX21)            0.84       5.55 f
  execute1/alu1/U957/Q (CLKIN6)            0.26       5.81 r
  execute1/alu1/U676/Q (MUX26)             0.28       6.10 r
  execute1/alu1/U766/Q (IMUX20)            0.46       6.56 f
  execute1/alu1/U733/Q (IMUX20)            0.63       7.19 r
  execute1/alu1/U858/Q (AOI310)            0.44       7.63 f
  execute1/alu1/U430/Q (NAND42)            0.88       8.51 r
  execute1/alu1/o_result[12] (alu)         0.00       8.51 r
  execute1/U97/Q (MUX22)                   0.52       9.04 r
  execute1/o_rd_alu[12] (execute)          0.00       9.04 r
  decode1/i_rd_alu[12] (decode)            0.00       9.04 r
  decode1/U159/Q (INV6)                    0.09       9.12 f
  decode1/U328/Q (OAI2111)                 0.36       9.48 r
  decode1/o_rs1_reg[12]/D (DFC3)           0.00       9.48 r
  data arrival time                                   9.48

  clock HCLK (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.50       9.50
  decode1/o_rs1_reg[12]/C (DFC3)           0.00       9.50 r
  library setup time                      -0.01       9.49
  data required time                                  9.49
  -----------------------------------------------------------
  data required time                                  9.49
  data arrival time                                  -9.48
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decode1/o_inst_reg[2]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs1_reg[3]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_add_1     10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_inst_reg[2]/C (DFEC3)                         0.00 #     0.00 r
  decode1/o_inst_reg[2]/Q (DFEC3)                         1.28       1.28 f
  decode1/o_inst[2] (decode)                              0.00       1.28 f
  execute1/i_inst[2] (execute)                            0.00       1.28 f
  execute1/U320/Q (NAND31)                                0.75       2.03 r
  execute1/U260/Q (INV6)                                  0.12       2.15 f
  execute1/U57/Q (NAND26)                                 0.42       2.57 r
  execute1/U304/Q (NAND34)                                0.10       2.67 f
  execute1/U259/Q (INV6)                                  0.20       2.87 r
  execute1/U237/Q (NAND28)                                0.09       2.97 f
  execute1/U117/Q (NAND28)                                0.32       3.29 r
  execute1/U31/Q (BUF15)                                  0.40       3.69 r
  execute1/U449/Q (OAI222)                                0.24       3.93 f
  execute1/alu1/i_op1[0] (alu)                            0.00       3.93 f
  execute1/alu1/U57/Q (CLKBU15)                           0.47       4.41 f
  execute1/alu1/add_28/A[0] (alu_DW01_add_1)              0.00       4.41 f
  execute1/alu1/add_28/U81/Q (NAND22)                     0.29       4.69 r
  execute1/alu1/add_28/U311/Q (INV2)                      0.24       4.93 f
  execute1/alu1/add_28/U56/Q (NAND22)                     0.31       5.24 r
  execute1/alu1/add_28/U291/Q (NAND22)                    0.15       5.39 f
  execute1/alu1/add_28/U5/Q (CLKIN3)                      0.22       5.61 r
  execute1/alu1/add_28/U190/Q (NOR21)                     0.34       5.94 f
  execute1/alu1/add_28/U55/Q (NOR22)                      0.30       6.25 r
  execute1/alu1/add_28/U54/Q (XOR21)                      0.50       6.75 r
  execute1/alu1/add_28/SUM[3] (alu_DW01_add_1)            0.00       6.75 r
  execute1/alu1/U97/Q (NAND22)                            0.12       6.86 f
  execute1/alu1/U466/Q (NAND42)                           0.48       7.34 r
  execute1/alu1/U172/Q (AOI211)                           0.34       7.68 f
  execute1/alu1/U1073/Q (OAI312)                          0.43       8.11 r
  execute1/alu1/o_result[3] (alu)                         0.00       8.11 r
  execute1/U91/Q (MUX22)                                  0.58       8.70 r
  execute1/o_rd_alu[3] (execute)                          0.00       8.70 r
  decode1/i_rd_alu[3] (decode)                            0.00       8.70 r
  decode1/U426/Q (AOI222)                                 0.28       8.98 f
  decode1/U173/Q (OAI2112)                                0.50       9.48 r
  decode1/o_rs1_reg[3]/D (DFC3)                           0.00       9.48 r
  data arrival time                                                  9.48

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  decode1/o_rs1_reg[3]/C (DFC3)                           0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -9.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: decode1/o_validity_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs1_reg[22]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  decode1/o_validity_reg/C (DFC3)          0.00 #     0.00 r
  decode1/o_validity_reg/Q (DFC3)          1.25       1.25 f
  decode1/o_validity (decode)              0.00       1.25 f
  execute1/i_validity (execute)            0.00       1.25 f
  execute1/U144/Q (INV1)                   0.43       1.68 r
  execute1/U61/Q (NOR22)                   0.25       1.93 f
  execute1/U69/Q (NAND24)                  0.32       2.25 r
  execute1/U28/Q (INV6)                    0.08       2.32 f
  execute1/U27/Q (NAND34)                  0.30       2.62 r
  execute1/U233/Q (BUF15)                  0.31       2.93 r
  execute1/U41/Q (INV8)                    0.14       3.07 f
  execute1/U143/Q (NAND26)                 0.26       3.33 r
  execute1/U232/Q (NAND28)                 0.19       3.52 f
  execute1/alu1/i_amount[0] (alu)          0.00       3.52 f
  execute1/alu1/U127/Q (CLKIN8)            0.43       3.95 r
  execute1/alu1/U239/Q (INV12)             0.10       4.04 f
  execute1/alu1/U52/Q (CLKBU15)            0.35       4.40 f
  execute1/alu1/U621/Q (OAI312)            0.39       4.79 r
  execute1/alu1/U120/Q (INV3)              0.22       5.01 f
  execute1/alu1/U1013/Q (CLKIN6)           0.23       5.24 r
  execute1/alu1/U1024/Q (INV10)            0.21       5.45 f
  execute1/alu1/U1124/Q (OAI212)           0.49       5.94 r
  execute1/alu1/U43/Q (CLKIN6)             0.08       6.02 f
  execute1/alu1/U1125/Q (OAI212)           0.48       6.50 r
  execute1/alu1/U278/Q (NAND23)            0.19       6.70 f
  execute1/alu1/U556/Q (NOR24)             0.26       6.96 r
  execute1/alu1/U588/Q (IMUX22)            0.43       7.39 r
  execute1/alu1/U675/Q (AOI212)            0.24       7.63 f
  execute1/alu1/U672/Q (NAND24)            0.31       7.93 r
  execute1/alu1/U674/Q (INV6)              0.10       8.03 f
  execute1/alu1/U673/Q (NAND24)            0.28       8.31 r
  execute1/alu1/U713/Q (INV6)              0.14       8.44 f
  execute1/alu1/U348/Q (NAND28)            0.27       8.71 r
  execute1/alu1/o_result[22] (alu)         0.00       8.71 r
  execute1/U309/Q (NAND24)                 0.10       8.81 f
  execute1/U257/Q (NAND28)                 0.36       9.16 r
  execute1/o_rd_alu[22] (execute)          0.00       9.16 r
  decode1/i_rd_alu[22] (decode)            0.00       9.16 r
  decode1/U116/Q (INV12)                   0.07       9.23 f
  decode1/U188/Q (OAI2112)                 0.25       9.48 r
  decode1/o_rs1_reg[22]/D (DFC3)           0.00       9.48 r
  data arrival time                                   9.48

  clock HCLK (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.50       9.50
  decode1/o_rs1_reg[22]/C (DFC3)           0.00       9.50 r
  library setup time                      -0.01       9.49
  data required time                                  9.49
  -----------------------------------------------------------
  data required time                                  9.49
  data arrival time                                  -9.48
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
