`timescale 1ps / 1ps
module module_0 (
    input logic [id_1 : id_1] id_2,
    output id_3,
    output logic id_4,
    output [id_2 : id_3] id_5,
    output id_6,
    inout [id_5 : id_1] id_7,
    output [id_4 : id_4] id_8
);
  assign id_4[id_7] = id_3;
  id_9 id_10 (
      .id_4(id_5[id_4]),
      .id_2(id_4)
  );
  id_11 id_12 (
      .id_4 (id_4),
      .id_8 (id_4),
      .id_10(id_2)
  );
endmodule
