#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: EDAWIN

# Tue Oct 31 18:52:41 2023

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Duncan\git\ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":"C:/Users/Duncan/git/ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":"C:\Users\Duncan\git\ForthCPU\busController\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":"C:\Users\Duncan\git\ForthCPU\mcuResources\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":"C:\Users\Duncan\git\ForthCPU\UART\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\constants.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\testSetup.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module mcu
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1032:7:1032:9|Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
Finished optimization stage 1 on PUR (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":494:7:494:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v":8:7:8:14|Synthesizing module devBoard in library work.
Running optimization stage 1 on devBoard .......
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v":84:1:84:2|Latch generated from always block for signal DIN[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v":84:1:84:2|Latch generated from always block for signal DIN_GPIO[7:0]; possible missing assignment in an if or case statement.
Finished optimization stage 1 on devBoard (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":3:7:3:29|Synthesizing module instructionPhaseDecoder in library work.
Running optimization stage 1 on instructionPhaseDecoder .......
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":18:0:18:5|Feedback mux created for signal FETCH. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":18:0:18:5|Feedback mux created for signal EXECUTE. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":18:0:18:5|Feedback mux created for signal DECODE. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":18:0:18:5|Feedback mux created for signal COMMIT. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v":3:7:3:9|Synthesizing module alu in library work.
Running optimization stage 1 on alu .......
Finished optimization stage 1 on alu (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v":6:7:6:13|Synthesizing module aluAMux in library work.
Running optimization stage 1 on aluAMux .......
Finished optimization stage 1 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v":6:7:6:13|Synthesizing module aluBMux in library work.
Running optimization stage 1 on aluBMux .......
Finished optimization stage 1 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v":9:7:9:13|Synthesizing module fullALU in library work.
Running optimization stage 1 on fullALU .......
Finished optimization stage 1 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1291:7:1291:11|Synthesizing module DP8KC in library work.
Running optimization stage 1 on DP8KC .......
Finished optimization stage 1 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1124:7:1124:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":8:7:8:15|Synthesizing module registers in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.
Running optimization stage 1 on registers .......
Finished optimization stage 1 on registers (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v":3:7:3:18|Synthesizing module registerFile in library work.
Running optimization stage 1 on registerFile .......
Finished optimization stage 1 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":9:7:9:19|Synthesizing module busController in library work.
Running optimization stage 1 on busController .......
Finished optimization stage 1 on busController (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v":16:7:16:20|Synthesizing module programCounter in library work.
Running optimization stage 1 on programCounter .......
Finished optimization stage 1 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v":6:7:6:17|Synthesizing module branchLogic in library work.
Running optimization stage 1 on branchLogic .......
Finished optimization stage 1 on branchLogic (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":3:7:3:27|Synthesizing module interruptStateMachine in library work.
Running optimization stage 1 on interruptStateMachine .......
Finished optimization stage 1 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":34:7:34:21|Synthesizing module aluGroupDecoder in library work.
Running optimization stage 1 on aluGroupDecoder .......
@N: CL189 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":134:0:134:5|Register bit REGB_WEN is always 0.
Finished optimization stage 1 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":59:7:59:27|Synthesizing module loadStoreGroupDecoder in library work.
Running optimization stage 1 on loadStoreGroupDecoder .......
Finished optimization stage 1 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":37:7:37:22|Synthesizing module jumpGroupDecoder in library work.
Running optimization stage 1 on jumpGroupDecoder .......
Finished optimization stage 1 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v":12:7:12:25|Synthesizing module generalGroupDecoder in library work.
Running optimization stage 1 on generalGroupDecoder .......
Finished optimization stage 1 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":7:7:7:20|Synthesizing module opxMultiplexer in library work.
Running optimization stage 1 on opxMultiplexer .......
Finished optimization stage 1 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":6:7:6:10|Synthesizing module core in library work.
Running optimization stage 1 on core .......
Finished optimization stage 1 on core (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":11:7:11:18|Synthesizing module memoryMapper in library work.
Running optimization stage 1 on memoryMapper .......
Finished optimization stage 1 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1089:7:1089:14|Synthesizing module ROM64X1A in library work.
Running optimization stage 1 on ROM64X1A .......
Finished optimization stage 1 on ROM64X1A (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v":8:7:8:9|Synthesizing module rom in library work.
Running optimization stage 1 on rom .......
Finished optimization stage 1 on rom (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":563:7:563:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":43:7:43:10|Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
Finished optimization stage 1 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1120:7:1120:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":187:7:187:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
Finished optimization stage 1 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":782:7:782:11|Synthesizing module MUX81 in library work.
Running optimization stage 1 on MUX81 .......
Finished optimization stage 1 on MUX81 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v":8:7:8:9|Synthesizing module RAM in library work.
Running optimization stage 1 on RAM .......
Finished optimization stage 1 on RAM (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v":14:7:14:13|Synthesizing module UART_RX in library work.
Running optimization stage 1 on UART_RX .......
Finished optimization stage 1 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":14:7:14:13|Synthesizing module UART_TX in library work.
Running optimization stage 1 on UART_TX .......
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_TX_Data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_Clock_Count[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_Bit_Index[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":17:7:17:10|Synthesizing module UART in library work.
Running optimization stage 1 on UART .......
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":83:0:83:5|Feedback mux created for signal DOUT[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":7:7:7:27|Synthesizing module interruptMaskRegister in library work.
Running optimization stage 1 on interruptMaskRegister .......
@W: CL208 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.
Finished optimization stage 1 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":3:7:3:18|Synthesizing module mcuResources in library work.
Running optimization stage 1 on mcuResources .......
Finished optimization stage 1 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":7:7:7:9|Synthesizing module mcu in library work.
Running optimization stage 1 on mcu .......
Finished optimization stage 1 on mcu (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on mcu .......
Finished optimization stage 2 on mcu (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
Running optimization stage 2 on mcuResources .......
Finished optimization stage 2 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
Running optimization stage 2 on interruptMaskRegister .......
Finished optimization stage 2 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on UART .......
Finished optimization stage 2 on UART (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on UART_TX .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
Finished optimization stage 2 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 103MB)
Running optimization stage 2 on UART_RX .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
Finished optimization stage 2 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on RAM .......
Finished optimization stage 2 on RAM (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on MUX81 .......
Finished optimization stage 2 on MUX81 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on FD1P3DX .......
Finished optimization stage 2 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on AND2 .......
Finished optimization stage 2 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on rom .......
Finished optimization stage 2 on rom (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on ROM64X1A .......
Finished optimization stage 2 on ROM64X1A (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on memoryMapper .......
Finished optimization stage 2 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on core .......
Finished optimization stage 2 on core (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on opxMultiplexer .......
Finished optimization stage 2 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on generalGroupDecoder .......
Finished optimization stage 2 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on jumpGroupDecoder .......
Finished optimization stage 2 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on loadStoreGroupDecoder .......
@W: CL177 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":256:0:256:5|Sharing sequential element REGB_EN and merging REGA_EN. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":68:7:68:11|Input FETCH is unused.
Finished optimization stage 2 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on aluGroupDecoder .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":37:7:37:11|Input RESET is unused.
Finished optimization stage 2 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on interruptStateMachine .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":174:0:174:5|Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 10 reachable states with original encodings of:
   0000
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Finished optimization stage 2 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on branchLogic .......
Finished optimization stage 2 on branchLogic (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on programCounter .......
Finished optimization stage 2 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on busController .......
Finished optimization stage 2 on busController (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on registerFile .......
Finished optimization stage 2 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on registers .......
Finished optimization stage 2 on registers (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on DP8KC .......
Finished optimization stage 2 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on fullALU .......
Finished optimization stage 2 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on aluBMux .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v":13:13:13:19|Input LDSINCF is unused.
Finished optimization stage 2 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on aluAMux .......
Finished optimization stage 2 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on alu .......
Finished optimization stage 2 on alu (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
Running optimization stage 2 on instructionPhaseDecoder .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":18:0:18:5|Trying to extract state machine for register PHASE.
Extracted state machine for register PHASE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 106MB)
Running optimization stage 2 on devBoard .......
Finished optimization stage 2 on devBoard (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 106MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 106MB)
Running optimization stage 2 on PUR .......
Finished optimization stage 2 on PUR (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 106MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 101MB peak: 106MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime

Process completed successfully.
# Tue Oct 31 18:52:48 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 31 18:52:48 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime

Process completed successfully.
# Tue Oct 31 18:52:48 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 31 18:52:50 2023

###########################################################]
Premap Report

# Tue Oct 31 18:52:50 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 129MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt 
See clock summary report "C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N: FX493 |Applying initial value "00000000" on instance r_RX_Byte[7:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance r_RX_DV.
@N: FX493 |Applying initial value "000" on instance r_SM_Main[2:0].
Encoding state machine PHASE[4:0] (in view: work.instructionPhaseDecoder(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
Encoding state machine STATE[9:0] (in view: work.interruptStateMachine(verilog))
original code -> new code
   0000 -> 0000000001
   0010 -> 0000000010
   0011 -> 0000000100
   0100 -> 0000001000
   0101 -> 0000010000
   0110 -> 0000100000
   0111 -> 0001000000
   1000 -> 0010000000
   1001 -> 0100000000
   1010 -> 1000000000
Encoding state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\duncan\git\forthcpu\uart\source\transmitter.v":38:2:38:7|There are no possible illegal states for state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 177MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 178MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 178MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist mcu 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 178MB)



Clock Summary
******************

          Start              Requested     Requested     Clock        Clock                   Clock
Level     Clock              Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------
0 -       System             100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                   
0 -       mcu|PIN_CLK_X1     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     282  
                                                                                                   
0 -       mcu|PIN_RESETN     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     24   
===================================================================================================



Clock Load Summary
***********************

                   Clock     Source               Clock Pin                                                      Non-clock Pin                                                  Non-clock Pin                                              
Clock              Load      Pin                  Seq Example                                                    Seq Example                                                    Comb Example                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System             0         -                    -                                                              -                                                              -                                                          
                                                                                                                                                                                                                                           
mcu|PIN_CLK_X1     282       PIN_CLK_X1(port)     mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[7:1].C     -                                                              coreInst.busControllerInst.un1_CLK.I[0](inv)               
                                                                                                                                                                                                                                           
mcu|PIN_RESETN     24        PIN_RESETN(port)     boardInst.DIN[0].C                                             mcuResourcesInst.interruptMaskRegisterInst.MASK_REG[7:0].E     mcuResourcesInst.interruptMaskRegisterInst.DOUT18.I[0](inv)
===========================================================================================================================================================================================================================================

@W: MT529 :"c:\users\duncan\git\forthcpu\devboard\source\devboard.v":111:0:111:5|Found inferred clock mcu|PIN_CLK_X1 which controls 282 sequential elements including boardInst.BPIN_LED[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\duncan\git\forthcpu\devboard\source\devboard.v":84:1:84:2|Found inferred clock mcu|PIN_RESETN which controls 24 sequential elements including boardInst.DIN_GPIO[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 306 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        
-----------------------------------------------------------------------------------------------
@KP:ckid0_0       PIN_CLK_X1          port                   282        boardInst.BPIN_LED[7:0]
@KP:ckid0_1       PIN_RESETN          port                   24         boardInst.DIN_GPIO[7]  
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 178MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 179MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 93MB peak: 179MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 31 18:52:52 2023

###########################################################]
Map & Optimize Report

# Tue Oct 31 18:52:52 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)

@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":174:0:174:5|Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|Found ROM arithmetic (in view: work.alu(verilog)) with 16 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)

@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":174:0:174:5|Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MF179 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":56:14:56:49|Found 17 by 17 bit equality operator ('==') r_Clock_Count17 (in view: work.UART_RX(verilog))

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 187MB peak: 187MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 199MB peak: 199MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 198MB peak: 201MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 201MB peak: 207MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 202MB peak: 207MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 203MB peak: 207MB)


Finished preparing to map (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 203MB peak: 207MB)


Finished technology mapping (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 253MB peak: 253MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:19s		   -20.59ns		1169 /       254
   2		0h:00m:19s		   -20.59ns		1165 /       254
   3		0h:00m:19s		   -20.06ns		1167 /       254
   4		0h:00m:19s		   -20.06ns		1167 /       254
   5		0h:00m:19s		   -20.06ns		1168 /       254
   6		0h:00m:20s		   -20.06ns		1168 /       254
   7		0h:00m:20s		   -20.06ns		1168 /       254
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":68:0:68:5|Replicating instance coreInst.instructionPhaseDecoderInst.INSTRUCTION[15] (in view: work.mcu(verilog)) with 41 loads 2 times to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":68:0:68:5|Replicating instance coreInst.instructionPhaseDecoderInst.INSTRUCTION[14] (in view: work.mcu(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":68:0:68:5|Replicating instance coreInst.instructionPhaseDecoderInst.INSTRUCTION[9] (in view: work.mcu(verilog)) with 46 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   8		0h:00m:21s		   -20.14ns		1170 /       260
   9		0h:00m:22s		   -19.23ns		1177 /       260
  10		0h:00m:22s		   -19.23ns		1177 /       260
  11		0h:00m:22s		   -19.11ns		1177 /       260
  12		0h:00m:22s		   -19.06ns		1179 /       260


  13		0h:00m:22s		   -19.00ns		1175 /       260
  14		0h:00m:22s		   -18.46ns		1177 /       260
  15		0h:00m:22s		   -18.72ns		1179 /       260
  16		0h:00m:22s		   -18.65ns		1179 /       260
  17		0h:00m:22s		   -18.66ns		1184 /       260
  18		0h:00m:22s		   -18.65ns		1186 /       260

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 254MB peak: 254MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":83:0:83:5|Boundary register mcuResourcesInst.UARTInst.DOUT_15_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":83:0:83:5|Boundary register mcuResourcesInst.UARTInst.DOUT_14_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":83:0:83:5|Boundary register mcuResourcesInst.UARTInst.DOUT_13_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":83:0:83:5|Boundary register mcuResourcesInst.UARTInst.DOUT_12_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":83:0:83:5|Boundary register mcuResourcesInst.UARTInst.DOUT_11_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":83:0:83:5|Boundary register mcuResourcesInst.UARTInst.DOUT_10_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":83:0:83:5|Boundary register mcuResourcesInst.UARTInst.DOUT_9_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":83:0:83:5|Boundary register mcuResourcesInst.UARTInst.DOUT_8_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 255MB peak: 255MB)


Start Writing Netlists (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 215MB peak: 256MB)

Writing Analyst data base C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 254MB peak: 256MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 259MB peak: 259MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 259MB peak: 259MB)


Start final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 253MB peak: 259MB)

@W: MT420 |Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.
@W: MT420 |Found inferred clock mcu|PIN_RESETN with period 10.00ns. Please declare a user-defined clock on port PIN_RESETN.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Oct 31 18:53:18 2023
#


Top view:               mcu
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -17.971

                   Requested     Estimated      Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency      Period        Period        Slack       Type         Group              
------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1     100.0 MHz     35.8 MHz       10.000        27.971        -17.971     inferred     Inferred_clkgroup_0
mcu|PIN_RESETN     100.0 MHz     NA             10.000        NA            NA          inferred     Inferred_clkgroup_1
System             100.0 MHz     2120.4 MHz     10.000        0.472         9.528       system       system_clkgroup    
========================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------
System          mcu|PIN_CLK_X1  |  10.000      9.528    |  No paths    -      |  No paths    -      |  No paths    -     
mcu|PIN_CLK_X1  mcu|PIN_CLK_X1  |  10.000      -17.972  |  No paths    -      |  5.000       3.173  |  5.000       -3.691
mcu|PIN_CLK_X1  mcu|PIN_RESETN  |  Diff grp    -        |  No paths    -      |  No paths    -      |  Diff grp    -     
mcu|PIN_RESETN  mcu|PIN_CLK_X1  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mcu|PIN_CLK_X1
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                         Arrival            
Instance                                                      Reference          Type        Pin      Net                      Time        Slack  
                                                              Clock                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
coreInst.registerFileInst.regs.registers_0_0_1                mcu|PIN_CLK_X1     DP8KC       DOA0     REGA_DOUT[0]             3.548       -17.971
coreInst.registerFileInst.regs.registers_0_0_1                mcu|PIN_CLK_X1     DP8KC       DOB1     REGB_DOUT[1]             3.548       -17.971
coreInst.registerFileInst.regs.registers_0_0_1                mcu|PIN_CLK_X1     DP8KC       DOA2     REGA_DOUT[2]             3.548       -17.829
coreInst.registerFileInst.regs.registers_0_0_1                mcu|PIN_CLK_X1     DP8KC       DOB2     REGB_DOUT[2]             3.548       -17.757
coreInst.registerFileInst.regs.registers_0_0_1                mcu|PIN_CLK_X1     DP8KC       DOA4     REGA_DOUT[4]             3.548       -17.614
coreInst.registerFileInst.regs.registers_0_0_1                mcu|PIN_CLK_X1     DP8KC       DOA6     REGA_DOUT[6]             3.548       -17.471
coreInst.instructionPhaseDecoderInst.INSTRUCTION[8]           mcu|PIN_CLK_X1     FD1P3DX     Q        INSTRUCTION[8]           1.309       -17.270
coreInst.registerFileInst.regs.registers_0_1_0                mcu|PIN_CLK_X1     DP8KC       DOA0     REGA_DOUT[8]             3.548       -17.256
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[9]      mcu|PIN_CLK_X1     FD1P3DX     Q        JRX_fast                 1.148       -17.109
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[14]     mcu|PIN_CLK_X1     FD1P3DX     Q        INSTRUCTION_fast[14]     1.252       -17.064
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                 Required            
Instance                                           Reference          Type        Pin      Net              Time         Slack  
                                                   Clock                                                                        
--------------------------------------------------------------------------------------------------------------------------------
coreInst.fullALUInst.CC_PARITY                     mcu|PIN_CLK_X1     FD1P3DX     D        CC_P             9.894        -17.971
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA4     DINA[12]         8.247        -16.426
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA5     DINA[13]         8.247        -16.426
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA0     DINA[8]          8.247        -15.841
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA2     DINA[10]         8.247        -15.841
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA6     DINA[14]         8.247        -15.841
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA7     DINA[15]         8.247        -15.841
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA3     DINA[11]         8.247        -15.184
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA1     DINA[9]          8.247        -14.705
mcuResourcesInst.RAMInst.RAM_0_1_14                mcu|PIN_CLK_X1     DP8KC       DIA5     DOUT_BUF[13]     8.247        -14.549
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.894

    - Propagation time:                      27.866
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.971

    Number of logic level(s):                27
    Starting point:                          coreInst.registerFileInst.regs.registers_0_0_1 / DOA0
    Ending point:                            coreInst.fullALUInst.CC_PARITY / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKA
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                               Pin      Pin               Arrival      No. of    
Name                                                            Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
coreInst.registerFileInst.regs.registers_0_0_1                  DP8KC        DOA0     Out     3.548     3.548 r      -         
REGA_DOUT[0]                                                    Net          -        -       -         -            3         
coreInst.fullALUInst.muxA.ALUA_m3_mb                            ORCALUT4     C        In      0.000     3.548 r      -         
coreInst.fullALUInst.muxA.ALUA_m3_mb                            ORCALUT4     Z        Out     0.449     3.997 r      -         
RESULT_5_0                                                      Net          -        -       -         -            37        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0_RNO     ORCALUT4     C        In      0.000     3.997 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0_RNO     ORCALUT4     Z        Out     1.017     5.014 r      -         
madd_0_cry_0_0_RNO                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0         CCU2D        C1       In      0.000     5.014 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0         CCU2D        COUT     Out     1.544     6.558 r      -         
madd_0_cry_0                                                    Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0         CCU2D        CIN      In      0.000     6.558 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0         CCU2D        S0       Out     1.621     8.179 r      -         
madd_0[2]                                                       Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0         CCU2D        C1       In      0.000     8.179 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0         CCU2D        COUT     Out     1.544     9.724 r      -         
madd_8_cry_0                                                    Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0         CCU2D        CIN      In      0.000     9.724 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0         CCU2D        S1       Out     1.621     11.345 r     -         
madd_8[4]                                                       Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0        CCU2D        B1       In      0.000     11.345 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0        CCU2D        COUT     Out     1.544     12.889 r     -         
madd_12_cry_0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0        CCU2D        CIN      In      0.000     12.889 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0        CCU2D        COUT     Out     0.143     13.032 r     -         
madd_12_cry_2                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0        CCU2D        CIN      In      0.000     13.032 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0        CCU2D        S1       Out     1.621     14.653 r     -         
madd_12[8]                                                      Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0        CCU2D        B1       In      0.000     14.653 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0        CCU2D        COUT     Out     1.544     16.197 r     -         
madd_14_cry_0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0        CCU2D        CIN      In      0.000     16.197 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0        CCU2D        COUT     Out     0.143     16.340 r     -         
madd_14_cry_2                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0        CCU2D        CIN      In      0.000     16.340 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0        CCU2D        COUT     Out     0.143     16.483 r     -         
madd_14_cry_4                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0        CCU2D        CIN      In      0.000     16.483 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0        CCU2D        COUT     Out     0.143     16.626 r     -         
madd_14_cry_6                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0        CCU2D        CIN      In      0.000     16.626 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0        CCU2D        S1       Out     1.685     18.311 r     -         
madd_14[16]                                                     Net          -        -       -         -            3         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_1_s0_0        CCU2D        B1       In      0.000     18.311 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_1_s0_0        CCU2D        COUT     Out     1.544     19.855 r     -         
madd_cry_1_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_2_s0_0        CCU2D        CIN      In      0.000     19.855 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_2_s0_0        CCU2D        COUT     Out     0.143     19.998 r     -         
madd_cry_3_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_4_s0_0        CCU2D        CIN      In      0.000     19.998 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_4_s0_0        CCU2D        COUT     Out     0.143     20.141 r     -         
madd_cry_5_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_6_s0_0        CCU2D        CIN      In      0.000     20.141 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_6_s0_0        CCU2D        COUT     Out     0.143     20.284 r     -         
madd_cry_7_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_8_s0_0        CCU2D        CIN      In      0.000     20.284 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_8_s0_0        CCU2D        S0       Out     1.549     21.833 r     -         
un21_RESULT_s0[23]                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_3_RNO                     ORCALUT4     B        In      0.000     21.833 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_3_RNO                     ORCALUT4     Z        Out     1.017     22.849 r     -         
PARITY_2_3_RNO                                                  Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_3                         ORCALUT4     B        In      0.000     22.849 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_3                         ORCALUT4     Z        Out     1.017     23.866 r     -         
PARITY_2_3                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_9                         ORCALUT4     A        In      0.000     23.866 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_9                         ORCALUT4     Z        Out     1.089     24.955 r     -         
PARITY_2_9                                                      Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.PARITY_2_12_am                     ORCALUT4     B        In      0.000     24.955 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_12_am                     ORCALUT4     Z        Out     1.017     25.972 r     -         
PARITY_2_12_am                                                  Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_12                        PFUMX        BLUT     In      0.000     25.972 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_12                        PFUMX        Z        Out     0.214     26.186 r     -         
PARITY_2_12                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_0_am                        ORCALUT4     A        In      0.000     26.186 r     -         
coreInst.fullALUInst.aluInst.PARITY_0_am                        ORCALUT4     Z        Out     1.017     27.203 r     -         
PARITY_0_am                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_0                           PFUMX        BLUT     In      0.000     27.203 r     -         
coreInst.fullALUInst.aluInst.PARITY_0                           PFUMX        Z        Out     0.214     27.417 r     -         
N_323                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_u                           ORCALUT4     B        In      0.000     27.417 r     -         
coreInst.fullALUInst.aluInst.PARITY_u                           ORCALUT4     Z        Out     0.449     27.866 r     -         
CC_P                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.CC_PARITY                                  FD1P3DX      D        In      0.000     27.866 r     -         
===============================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.894

    - Propagation time:                      27.866
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.971

    Number of logic level(s):                27
    Starting point:                          coreInst.registerFileInst.regs.registers_0_0_1 / DOB1
    Ending point:                            coreInst.fullALUInst.CC_PARITY / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKB
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                               Pin      Pin               Arrival      No. of    
Name                                                            Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
coreInst.registerFileInst.regs.registers_0_0_1                  DP8KC        DOB1     Out     3.548     3.548 r      -         
REGB_DOUT[1]                                                    Net          -        -       -         -            3         
coreInst.fullALUInst.muxB.ALUB_DATA_6_i_a4_0[1]                 ORCALUT4     C        In      0.000     3.548 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_6_i_a4_0[1]                 ORCALUT4     Z        Out     0.449     3.997 f      -         
N_74                                                            Net          -        -       -         -            21        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0_RNO     ORCALUT4     B        In      0.000     3.997 f      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0_RNO     ORCALUT4     Z        Out     1.017     5.014 r      -         
madd_0_cry_0_0_RNO                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0         CCU2D        C1       In      0.000     5.014 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0         CCU2D        COUT     Out     1.544     6.558 r      -         
madd_0_cry_0                                                    Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0         CCU2D        CIN      In      0.000     6.558 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0         CCU2D        S0       Out     1.621     8.179 r      -         
madd_0[2]                                                       Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0         CCU2D        C1       In      0.000     8.179 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0         CCU2D        COUT     Out     1.544     9.724 r      -         
madd_8_cry_0                                                    Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0         CCU2D        CIN      In      0.000     9.724 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0         CCU2D        S1       Out     1.621     11.345 r     -         
madd_8[4]                                                       Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0        CCU2D        B1       In      0.000     11.345 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0        CCU2D        COUT     Out     1.544     12.889 r     -         
madd_12_cry_0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0        CCU2D        CIN      In      0.000     12.889 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0        CCU2D        COUT     Out     0.143     13.032 r     -         
madd_12_cry_2                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0        CCU2D        CIN      In      0.000     13.032 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0        CCU2D        S1       Out     1.621     14.653 r     -         
madd_12[8]                                                      Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0        CCU2D        B1       In      0.000     14.653 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0        CCU2D        COUT     Out     1.544     16.197 r     -         
madd_14_cry_0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0        CCU2D        CIN      In      0.000     16.197 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0        CCU2D        COUT     Out     0.143     16.340 r     -         
madd_14_cry_2                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0        CCU2D        CIN      In      0.000     16.340 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0        CCU2D        COUT     Out     0.143     16.483 r     -         
madd_14_cry_4                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0        CCU2D        CIN      In      0.000     16.483 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0        CCU2D        COUT     Out     0.143     16.626 r     -         
madd_14_cry_6                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0        CCU2D        CIN      In      0.000     16.626 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0        CCU2D        S1       Out     1.685     18.311 r     -         
madd_14[16]                                                     Net          -        -       -         -            3         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_1_s0_0        CCU2D        B1       In      0.000     18.311 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_1_s0_0        CCU2D        COUT     Out     1.544     19.855 r     -         
madd_cry_1_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_2_s0_0        CCU2D        CIN      In      0.000     19.855 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_2_s0_0        CCU2D        COUT     Out     0.143     19.998 r     -         
madd_cry_3_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_4_s0_0        CCU2D        CIN      In      0.000     19.998 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_4_s0_0        CCU2D        COUT     Out     0.143     20.141 r     -         
madd_cry_5_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_6_s0_0        CCU2D        CIN      In      0.000     20.141 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_6_s0_0        CCU2D        COUT     Out     0.143     20.284 r     -         
madd_cry_7_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_8_s0_0        CCU2D        CIN      In      0.000     20.284 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_8_s0_0        CCU2D        S0       Out     1.549     21.833 r     -         
un21_RESULT_s0[23]                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_3_RNO                     ORCALUT4     B        In      0.000     21.833 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_3_RNO                     ORCALUT4     Z        Out     1.017     22.849 r     -         
PARITY_2_3_RNO                                                  Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_3                         ORCALUT4     B        In      0.000     22.849 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_3                         ORCALUT4     Z        Out     1.017     23.866 r     -         
PARITY_2_3                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_9                         ORCALUT4     A        In      0.000     23.866 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_9                         ORCALUT4     Z        Out     1.089     24.955 r     -         
PARITY_2_9                                                      Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.PARITY_2_12_am                     ORCALUT4     B        In      0.000     24.955 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_12_am                     ORCALUT4     Z        Out     1.017     25.972 r     -         
PARITY_2_12_am                                                  Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_12                        PFUMX        BLUT     In      0.000     25.972 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_12                        PFUMX        Z        Out     0.214     26.186 r     -         
PARITY_2_12                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_0_am                        ORCALUT4     A        In      0.000     26.186 r     -         
coreInst.fullALUInst.aluInst.PARITY_0_am                        ORCALUT4     Z        Out     1.017     27.203 r     -         
PARITY_0_am                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_0                           PFUMX        BLUT     In      0.000     27.203 r     -         
coreInst.fullALUInst.aluInst.PARITY_0                           PFUMX        Z        Out     0.214     27.417 r     -         
N_323                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_u                           ORCALUT4     B        In      0.000     27.417 r     -         
coreInst.fullALUInst.aluInst.PARITY_u                           ORCALUT4     Z        Out     0.449     27.866 r     -         
CC_P                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.CC_PARITY                                  FD1P3DX      D        In      0.000     27.866 r     -         
===============================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.894

    - Propagation time:                      27.866
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.971

    Number of logic level(s):                27
    Starting point:                          coreInst.registerFileInst.regs.registers_0_0_1 / DOA0
    Ending point:                            coreInst.fullALUInst.CC_PARITY / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKA
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                               Pin      Pin               Arrival      No. of    
Name                                                            Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
coreInst.registerFileInst.regs.registers_0_0_1                  DP8KC        DOA0     Out     3.548     3.548 r      -         
REGA_DOUT[0]                                                    Net          -        -       -         -            3         
coreInst.fullALUInst.muxA.ALUA_m3_mb                            ORCALUT4     C        In      0.000     3.548 r      -         
coreInst.fullALUInst.muxA.ALUA_m3_mb                            ORCALUT4     Z        Out     0.449     3.997 r      -         
RESULT_5_0                                                      Net          -        -       -         -            37        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0_RNO     ORCALUT4     C        In      0.000     3.997 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0_RNO     ORCALUT4     Z        Out     1.017     5.014 r      -         
madd_0_cry_0_0_RNO                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0         CCU2D        C1       In      0.000     5.014 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0         CCU2D        COUT     Out     1.544     6.558 r      -         
madd_0_cry_0                                                    Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0         CCU2D        CIN      In      0.000     6.558 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0         CCU2D        S0       Out     1.621     8.179 r      -         
madd_0[2]                                                       Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0         CCU2D        C1       In      0.000     8.179 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0         CCU2D        COUT     Out     1.544     9.724 r      -         
madd_8_cry_0                                                    Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0         CCU2D        CIN      In      0.000     9.724 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0         CCU2D        S1       Out     1.621     11.345 r     -         
madd_8[4]                                                       Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0        CCU2D        B1       In      0.000     11.345 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0        CCU2D        COUT     Out     1.544     12.889 r     -         
madd_12_cry_0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0        CCU2D        CIN      In      0.000     12.889 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0        CCU2D        COUT     Out     0.143     13.032 r     -         
madd_12_cry_2                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0        CCU2D        CIN      In      0.000     13.032 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0        CCU2D        S1       Out     1.621     14.653 r     -         
madd_12[8]                                                      Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0        CCU2D        B1       In      0.000     14.653 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0        CCU2D        COUT     Out     1.544     16.197 r     -         
madd_14_cry_0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0        CCU2D        CIN      In      0.000     16.197 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0        CCU2D        COUT     Out     0.143     16.340 r     -         
madd_14_cry_2                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0        CCU2D        CIN      In      0.000     16.340 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0        CCU2D        COUT     Out     0.143     16.483 r     -         
madd_14_cry_4                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0        CCU2D        CIN      In      0.000     16.483 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0        CCU2D        COUT     Out     0.143     16.626 r     -         
madd_14_cry_6                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0        CCU2D        CIN      In      0.000     16.626 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0        CCU2D        S1       Out     1.685     18.311 r     -         
madd_14[16]                                                     Net          -        -       -         -            3         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_1_s0_0        CCU2D        B1       In      0.000     18.311 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_1_s0_0        CCU2D        COUT     Out     1.544     19.855 r     -         
madd_cry_1_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_2_s0_0        CCU2D        CIN      In      0.000     19.855 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_2_s0_0        CCU2D        COUT     Out     0.143     19.998 r     -         
madd_cry_3_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_4_s0_0        CCU2D        CIN      In      0.000     19.998 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_4_s0_0        CCU2D        COUT     Out     0.143     20.141 r     -         
madd_cry_5_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_6_s0_0        CCU2D        CIN      In      0.000     20.141 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_6_s0_0        CCU2D        COUT     Out     0.143     20.284 r     -         
madd_cry_7_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_8_s0_0        CCU2D        CIN      In      0.000     20.284 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_8_s0_0        CCU2D        S0       Out     1.549     21.833 r     -         
un21_RESULT_s0[23]                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_3_RNO                     ORCALUT4     B        In      0.000     21.833 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_3_RNO                     ORCALUT4     Z        Out     1.017     22.849 r     -         
PARITY_2_3_RNO                                                  Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_3                         ORCALUT4     B        In      0.000     22.849 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_3                         ORCALUT4     Z        Out     1.017     23.866 r     -         
PARITY_2_3                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_9                         ORCALUT4     A        In      0.000     23.866 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_9                         ORCALUT4     Z        Out     1.089     24.955 r     -         
PARITY_2_9                                                      Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.PARITY_2_12_bm                     ORCALUT4     B        In      0.000     24.955 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_12_bm                     ORCALUT4     Z        Out     1.017     25.972 r     -         
PARITY_2_12_bm                                                  Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_12                        PFUMX        ALUT     In      0.000     25.972 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_12                        PFUMX        Z        Out     0.214     26.186 r     -         
PARITY_2_12                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_0_am                        ORCALUT4     A        In      0.000     26.186 r     -         
coreInst.fullALUInst.aluInst.PARITY_0_am                        ORCALUT4     Z        Out     1.017     27.203 r     -         
PARITY_0_am                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_0                           PFUMX        BLUT     In      0.000     27.203 r     -         
coreInst.fullALUInst.aluInst.PARITY_0                           PFUMX        Z        Out     0.214     27.417 r     -         
N_323                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_u                           ORCALUT4     B        In      0.000     27.417 r     -         
coreInst.fullALUInst.aluInst.PARITY_u                           ORCALUT4     Z        Out     0.449     27.866 r     -         
CC_P                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.CC_PARITY                                  FD1P3DX      D        In      0.000     27.866 r     -         
===============================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.894

    - Propagation time:                      27.866
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.971

    Number of logic level(s):                27
    Starting point:                          coreInst.registerFileInst.regs.registers_0_0_1 / DOB1
    Ending point:                            coreInst.fullALUInst.CC_PARITY / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKB
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                               Pin      Pin               Arrival      No. of    
Name                                                            Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
coreInst.registerFileInst.regs.registers_0_0_1                  DP8KC        DOB1     Out     3.548     3.548 r      -         
REGB_DOUT[1]                                                    Net          -        -       -         -            3         
coreInst.fullALUInst.muxB.ALUB_DATA_6_i_a4_0[1]                 ORCALUT4     C        In      0.000     3.548 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_6_i_a4_0[1]                 ORCALUT4     Z        Out     0.449     3.997 f      -         
N_74                                                            Net          -        -       -         -            21        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0_RNO     ORCALUT4     B        In      0.000     3.997 f      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0_RNO     ORCALUT4     Z        Out     1.017     5.014 r      -         
madd_0_cry_0_0_RNO                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0         CCU2D        C1       In      0.000     5.014 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0         CCU2D        COUT     Out     1.544     6.558 r      -         
madd_0_cry_0                                                    Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0         CCU2D        CIN      In      0.000     6.558 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0         CCU2D        S0       Out     1.621     8.179 r      -         
madd_0[2]                                                       Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0         CCU2D        C1       In      0.000     8.179 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0         CCU2D        COUT     Out     1.544     9.724 r      -         
madd_8_cry_0                                                    Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0         CCU2D        CIN      In      0.000     9.724 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0         CCU2D        S1       Out     1.621     11.345 r     -         
madd_8[4]                                                       Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0        CCU2D        B1       In      0.000     11.345 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0        CCU2D        COUT     Out     1.544     12.889 r     -         
madd_12_cry_0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0        CCU2D        CIN      In      0.000     12.889 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0        CCU2D        COUT     Out     0.143     13.032 r     -         
madd_12_cry_2                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0        CCU2D        CIN      In      0.000     13.032 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0        CCU2D        S1       Out     1.621     14.653 r     -         
madd_12[8]                                                      Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0        CCU2D        B1       In      0.000     14.653 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0        CCU2D        COUT     Out     1.544     16.197 r     -         
madd_14_cry_0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0        CCU2D        CIN      In      0.000     16.197 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0        CCU2D        COUT     Out     0.143     16.340 r     -         
madd_14_cry_2                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0        CCU2D        CIN      In      0.000     16.340 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0        CCU2D        COUT     Out     0.143     16.483 r     -         
madd_14_cry_4                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0        CCU2D        CIN      In      0.000     16.483 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0        CCU2D        COUT     Out     0.143     16.626 r     -         
madd_14_cry_6                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0        CCU2D        CIN      In      0.000     16.626 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0        CCU2D        S1       Out     1.685     18.311 r     -         
madd_14[16]                                                     Net          -        -       -         -            3         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_1_s0_0        CCU2D        B1       In      0.000     18.311 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_1_s0_0        CCU2D        COUT     Out     1.544     19.855 r     -         
madd_cry_1_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_2_s0_0        CCU2D        CIN      In      0.000     19.855 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_2_s0_0        CCU2D        COUT     Out     0.143     19.998 r     -         
madd_cry_3_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_4_s0_0        CCU2D        CIN      In      0.000     19.998 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_4_s0_0        CCU2D        COUT     Out     0.143     20.141 r     -         
madd_cry_5_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_6_s0_0        CCU2D        CIN      In      0.000     20.141 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_6_s0_0        CCU2D        COUT     Out     0.143     20.284 r     -         
madd_cry_7_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_8_s0_0        CCU2D        CIN      In      0.000     20.284 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_8_s0_0        CCU2D        S0       Out     1.549     21.833 r     -         
un21_RESULT_s0[23]                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_3_RNO                     ORCALUT4     B        In      0.000     21.833 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_3_RNO                     ORCALUT4     Z        Out     1.017     22.849 r     -         
PARITY_2_3_RNO                                                  Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_3                         ORCALUT4     B        In      0.000     22.849 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_3                         ORCALUT4     Z        Out     1.017     23.866 r     -         
PARITY_2_3                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_9                         ORCALUT4     A        In      0.000     23.866 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_9                         ORCALUT4     Z        Out     1.089     24.955 r     -         
PARITY_2_9                                                      Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.PARITY_2_12_bm                     ORCALUT4     B        In      0.000     24.955 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_12_bm                     ORCALUT4     Z        Out     1.017     25.972 r     -         
PARITY_2_12_bm                                                  Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_12                        PFUMX        ALUT     In      0.000     25.972 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_12                        PFUMX        Z        Out     0.214     26.186 r     -         
PARITY_2_12                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_0_am                        ORCALUT4     A        In      0.000     26.186 r     -         
coreInst.fullALUInst.aluInst.PARITY_0_am                        ORCALUT4     Z        Out     1.017     27.203 r     -         
PARITY_0_am                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_0                           PFUMX        BLUT     In      0.000     27.203 r     -         
coreInst.fullALUInst.aluInst.PARITY_0                           PFUMX        Z        Out     0.214     27.417 r     -         
N_323                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_u                           ORCALUT4     B        In      0.000     27.417 r     -         
coreInst.fullALUInst.aluInst.PARITY_u                           ORCALUT4     Z        Out     0.449     27.866 r     -         
CC_P                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.CC_PARITY                                  FD1P3DX      D        In      0.000     27.866 r     -         
===============================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.894

    - Propagation time:                      27.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.907

    Number of logic level(s):                27
    Starting point:                          coreInst.registerFileInst.regs.registers_0_0_1 / DOA0
    Ending point:                            coreInst.fullALUInst.CC_PARITY / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKA
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                               Pin      Pin               Arrival      No. of    
Name                                                            Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
coreInst.registerFileInst.regs.registers_0_0_1                  DP8KC        DOA0     Out     3.548     3.548 r      -         
REGA_DOUT[0]                                                    Net          -        -       -         -            3         
coreInst.fullALUInst.muxA.ALUA_m3_mb                            ORCALUT4     C        In      0.000     3.548 r      -         
coreInst.fullALUInst.muxA.ALUA_m3_mb                            ORCALUT4     Z        Out     0.449     3.997 r      -         
RESULT_5_0                                                      Net          -        -       -         -            37        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0_RNO     ORCALUT4     C        In      0.000     3.997 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0_RNO     ORCALUT4     Z        Out     1.017     5.014 r      -         
madd_0_cry_0_0_RNO                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0         CCU2D        C1       In      0.000     5.014 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0         CCU2D        COUT     Out     1.544     6.558 r      -         
madd_0_cry_0                                                    Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0         CCU2D        CIN      In      0.000     6.558 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0         CCU2D        S0       Out     1.621     8.179 r      -         
madd_0[2]                                                       Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0         CCU2D        C1       In      0.000     8.179 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0         CCU2D        COUT     Out     1.544     9.724 r      -         
madd_8_cry_0                                                    Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0         CCU2D        CIN      In      0.000     9.724 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0         CCU2D        S1       Out     1.621     11.345 r     -         
madd_8[4]                                                       Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0        CCU2D        B1       In      0.000     11.345 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0        CCU2D        COUT     Out     1.544     12.889 r     -         
madd_12_cry_0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0        CCU2D        CIN      In      0.000     12.889 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0        CCU2D        COUT     Out     0.143     13.032 r     -         
madd_12_cry_2                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0        CCU2D        CIN      In      0.000     13.032 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0        CCU2D        S1       Out     1.621     14.653 r     -         
madd_12[8]                                                      Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0        CCU2D        B1       In      0.000     14.653 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0        CCU2D        COUT     Out     1.544     16.197 r     -         
madd_14_cry_0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0        CCU2D        CIN      In      0.000     16.197 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0        CCU2D        COUT     Out     0.143     16.340 r     -         
madd_14_cry_2                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0        CCU2D        CIN      In      0.000     16.340 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0        CCU2D        COUT     Out     0.143     16.483 r     -         
madd_14_cry_4                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0        CCU2D        CIN      In      0.000     16.483 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0        CCU2D        COUT     Out     0.143     16.626 r     -         
madd_14_cry_6                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0        CCU2D        CIN      In      0.000     16.626 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0        CCU2D        COUT     Out     0.143     16.769 r     -         
madd_14_cry_8                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_9_0        CCU2D        CIN      In      0.000     16.769 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_9_0        CCU2D        S1       Out     1.621     18.390 r     -         
madd_14[18]                                                     Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_2_s0_0        CCU2D        B1       In      0.000     18.390 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_2_s0_0        CCU2D        COUT     Out     1.544     19.934 r     -         
madd_cry_3_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_4_s0_0        CCU2D        CIN      In      0.000     19.934 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_4_s0_0        CCU2D        COUT     Out     0.143     20.077 r     -         
madd_cry_5_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_6_s0_0        CCU2D        CIN      In      0.000     20.077 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_6_s0_0        CCU2D        COUT     Out     0.143     20.220 r     -         
madd_cry_7_s0                                                   Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_8_s0_0        CCU2D        CIN      In      0.000     20.220 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_cry_8_s0_0        CCU2D        S0       Out     1.549     21.769 r     -         
un21_RESULT_s0[23]                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_3_RNO                     ORCALUT4     B        In      0.000     21.769 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_3_RNO                     ORCALUT4     Z        Out     1.017     22.785 r     -         
PARITY_2_3_RNO                                                  Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_3                         ORCALUT4     B        In      0.000     22.785 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_3                         ORCALUT4     Z        Out     1.017     23.802 r     -         
PARITY_2_3                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_9                         ORCALUT4     A        In      0.000     23.802 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_9                         ORCALUT4     Z        Out     1.089     24.891 r     -         
PARITY_2_9                                                      Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.PARITY_2_12_am                     ORCALUT4     B        In      0.000     24.891 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_12_am                     ORCALUT4     Z        Out     1.017     25.908 r     -         
PARITY_2_12_am                                                  Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_2_12                        PFUMX        BLUT     In      0.000     25.908 r     -         
coreInst.fullALUInst.aluInst.PARITY_2_12                        PFUMX        Z        Out     0.214     26.122 r     -         
PARITY_2_12                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_0_am                        ORCALUT4     A        In      0.000     26.122 r     -         
coreInst.fullALUInst.aluInst.PARITY_0_am                        ORCALUT4     Z        Out     1.017     27.139 r     -         
PARITY_0_am                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_0                           PFUMX        BLUT     In      0.000     27.139 r     -         
coreInst.fullALUInst.aluInst.PARITY_0                           PFUMX        Z        Out     0.214     27.353 r     -         
N_323                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.PARITY_u                           ORCALUT4     B        In      0.000     27.353 r     -         
coreInst.fullALUInst.aluInst.PARITY_u                           ORCALUT4     Z        Out     0.449     27.802 r     -         
CC_P                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.CC_PARITY                                  FD1P3DX      D        In      0.000     27.802 r     -         
===============================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                      Arrival          
Instance                             Reference     Type     Pin     Net            Time        Slack
                                     Clock                                                          
----------------------------------------------------------------------------------------------------
mcuResourcesInst.RAMInst.AND2_t0     System        AND2     Z       wren_inv_g     0.000       9.528
====================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                         Required          
Instance                          Reference     Type        Pin     Net            Time         Slack
                                  Clock                                                              
-----------------------------------------------------------------------------------------------------
mcuResourcesInst.RAMInst.FF_3     System        FD1P3DX     SP      wren_inv_g     9.528        9.528
mcuResourcesInst.RAMInst.FF_4     System        FD1P3DX     SP      wren_inv_g     9.528        9.528
mcuResourcesInst.RAMInst.FF_5     System        FD1P3DX     SP      wren_inv_g     9.528        9.528
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.528

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.528

    Number of logic level(s):                0
    Starting point:                          mcuResourcesInst.RAMInst.AND2_t0 / Z
    Ending point:                            mcuResourcesInst.RAMInst.FF_3 / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
mcuResourcesInst.RAMInst.AND2_t0     AND2        Z        Out     0.000     0.000 r     -         
wren_inv_g                           Net         -        -       -         -           3         
mcuResourcesInst.RAMInst.FF_3        FD1P3DX     SP       In      0.000     0.000 r     -         
==================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 254MB peak: 259MB)


Finished timing report (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 254MB peak: 259MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 266 of 54912 (0%)
Latch bits:      24
PIC Latch:       0
I/O cells:       62
Block Rams : 18 of 240 (7%)


Details:
AND2:           1
BB:             16
CCU2D:          273
DP8KC:          18
FD1P3AX:        27
FD1P3BX:        27
FD1P3DX:        128
FD1P3IX:        11
FD1P3JX:        1
FD1S1AY:        24
FD1S3AX:        4
FD1S3BX:        1
FD1S3DX:        19
FD1S3IX:        40
FD1S3JX:        3
GSR:            1
IB:             14
IFS1P3DX:       5
INV:            5
L6MUX21:        25
MUX81:          16
OB:             32
ORCALUT4:       1172
PFUMX:          156
PUR:            1
ROM64X1A:       16
VHI:            26
VLO:            26
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 77MB peak: 259MB)

Process took 0h:00m:26s realtime, 0h:00m:26s cputime
# Tue Oct 31 18:53:19 2023

###########################################################]
