CAPI=1
[main]
description = OpenCores SPI Core

[fileset rtl]
files =
 rtl/verilog/fifo4.v
 rtl/verilog/simple_spi_top.v
file_type = verilogSource

[provider]
name = github
user = olofk
repo = simple_spi
version = v1.6
