### Implemention of a different version of 32-bit MIPS processor with 14 instruction by using Altera Quartus II with Verilog.
### Supported Instructions

- lw
- sw
- j
- jal
- jr
- beq
- bne
- addn
- subn
- xorn
- andn
- orn
- ori
- lui

#### The R-type instructions will execute different than the conventional MIPS. This is why they have ‘n’ at the end (representing new).

#### Check for more detail Assignment4.pdf file.


