# SCiV
risc v implementation

RISC3I
