
monapollo-firmware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000138  00800100  000029aa  00002a5e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000029aa  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000001ba  00800238  00800238  00002b96  2**0
                  ALLOC
  3 .eeprom       00000068  00810000  00810000  00002b96  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .stab         00000bf4  00000000  00000000  00002c00  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .stabstr      0000033e  00000000  00000000  000037f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_aranges 000002c0  00000000  00000000  00003b38  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000478a  00000000  00000000  00003df8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001347  00000000  00000000  00008582  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001cb8  00000000  00000000  000098c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000bb8  00000000  00000000  0000b584  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001472  00000000  00000000  0000c13c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002c61  00000000  00000000  0000d5ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000158  00000000  00000000  0001020f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
       4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      14:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      24:	0c 94 78 02 	jmp	0x4f0	; 0x4f0 <__vector_9>
      28:	0c 94 39 02 	jmp	0x472	; 0x472 <__vector_10>
      2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      34:	0c 94 b3 02 	jmp	0x566	; 0x566 <__vector_13>
      38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
      64:	11 24       	eor	r1, r1
      66:	1f be       	out	0x3f, r1	; 63
      68:	cf ef       	ldi	r28, 0xFF	; 255
      6a:	d0 e1       	ldi	r29, 0x10	; 16
      6c:	de bf       	out	0x3e, r29	; 62
      6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
      70:	12 e0       	ldi	r17, 0x02	; 2
      72:	a0 e0       	ldi	r26, 0x00	; 0
      74:	b1 e0       	ldi	r27, 0x01	; 1
      76:	ea ea       	ldi	r30, 0xAA	; 170
      78:	f9 e2       	ldi	r31, 0x29	; 41
      7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0
      80:	a8 33       	cpi	r26, 0x38	; 56
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
      86:	13 e0       	ldi	r17, 0x03	; 3
      88:	a8 e3       	ldi	r26, 0x38	; 56
      8a:	b2 e0       	ldi	r27, 0x02	; 2
      8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
      8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
      90:	a2 3f       	cpi	r26, 0xF2	; 242
      92:	b1 07       	cpc	r27, r17
      94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
      96:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <main>
      9a:	0c 94 d3 14 	jmp	0x29a6	; 0x29a6 <_exit>

0000009e <__bad_interrupt>:
      9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <setup_adc>:

void setup_adc(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
      a2:	ea e7       	ldi	r30, 0x7A	; 122
      a4:	f0 e0       	ldi	r31, 0x00	; 0
      a6:	80 81       	ld	r24, Z
      a8:	84 60       	ori	r24, 0x04	; 4
      aa:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
      ac:	ac e7       	ldi	r26, 0x7C	; 124
      ae:	b0 e0       	ldi	r27, 0x00	; 0
      b0:	8c 91       	ld	r24, X
      b2:	80 64       	ori	r24, 0x40	; 64
      b4:	8c 93       	st	X, r24
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
      b6:	ae e7       	ldi	r26, 0x7E	; 126
      b8:	b0 e0       	ldi	r27, 0x00	; 0
      ba:	8c 91       	ld	r24, X
      bc:	81 60       	ori	r24, 0x01	; 1
      be:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
      c0:	80 81       	ld	r24, Z
      c2:	80 68       	ori	r24, 0x80	; 128
      c4:	80 83       	st	Z, r24
}
      c6:	08 95       	ret

000000c8 <read_pot>:

uint16_t read_pot(uint8_t mux_select, uint8_t channel) {
	
	DATA_BUS = channel;
      c8:	62 b9       	out	0x02, r22	; 2
	POT_MUX &= ~(1<<mux_select);
      ca:	ea ed       	ldi	r30, 0xDA	; 218
      cc:	f0 e0       	ldi	r31, 0x00	; 0
      ce:	40 81       	ld	r20, Z
      d0:	21 e0       	ldi	r18, 0x01	; 1
      d2:	30 e0       	ldi	r19, 0x00	; 0
      d4:	b9 01       	movw	r22, r18
      d6:	02 c0       	rjmp	.+4      	; 0xdc <read_pot+0x14>
      d8:	66 0f       	add	r22, r22
      da:	77 1f       	adc	r23, r23
      dc:	8a 95       	dec	r24
      de:	e2 f7       	brpl	.-8      	; 0xd8 <read_pot+0x10>
      e0:	cb 01       	movw	r24, r22
      e2:	26 2f       	mov	r18, r22
      e4:	20 95       	com	r18
      e6:	42 23       	and	r20, r18
      e8:	40 83       	st	Z, r20
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      ea:	7d e0       	ldi	r23, 0x0D	; 13
      ec:	7a 95       	dec	r23
      ee:	f1 f7       	brne	.-4      	; 0xec <read_pot+0x24>
      f0:	00 00       	nop
	_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now. Now testing 1 us. See how it sounds. Nope. Needs to 2 us minimum to prevent crosstalk between multiplexor channels
	ADCSRA |= (1<<ADSC); //start ADC conversion
      f2:	ea e7       	ldi	r30, 0x7A	; 122
      f4:	f0 e0       	ldi	r31, 0x00	; 0
      f6:	20 81       	ld	r18, Z
      f8:	20 64       	ori	r18, 0x40	; 64
      fa:	20 83       	st	Z, r18
	while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock - 10.4 us for 1.25Mhz clock) - need to figure out what to do with this time - would interrupt be more efficient?
      fc:	20 81       	ld	r18, Z
      fe:	26 fd       	sbrc	r18, 6
     100:	fd cf       	rjmp	.-6      	; 0xfc <read_pot+0x34>
	POT_MUX |= (1<<mux_select); //disable pot multiplexer U2
     102:	ea ed       	ldi	r30, 0xDA	; 218
     104:	f0 e0       	ldi	r31, 0x00	; 0
     106:	90 81       	ld	r25, Z
     108:	89 2b       	or	r24, r25
     10a:	80 83       	st	Z, r24
	//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
			
			
	uint16_t adc_read = ADCL;
     10c:	80 91 78 00 	lds	r24, 0x0078
     110:	90 e0       	ldi	r25, 0x00	; 0
	adc_read = adc_read | (ADCH <<8);
     112:	40 91 79 00 	lds	r20, 0x0079
     116:	34 2f       	mov	r19, r20
     118:	20 e0       	ldi	r18, 0x00	; 0
     11a:	82 2b       	or	r24, r18
     11c:	93 2b       	or	r25, r19
			
	return adc_read;
     11e:	08 95       	ret

00000120 <get_current_note>:

uint8_t get_current_note() { //this is a kludge. Either make current_note global or force inline this function? Ask Omar. BUT, this could be where interpolation is calculated!
	
	return current_note;
	
}
     120:	80 91 38 02 	lds	r24, 0x0238
     124:	08 95       	ret

00000126 <new_note>:

void new_note(uint8_t note, uint8_t velocity) {
     126:	0f 93       	push	r16
     128:	1f 93       	push	r17
     12a:	cf 93       	push	r28
     12c:	df 93       	push	r29
     12e:	18 2f       	mov	r17, r24
     130:	06 2f       	mov	r16, r22
	
	
	//shift contents of note_pool right by one element
	memmove(note_pool + 1, note_pool, sizeof(note_pool) -sizeof(*note_pool)); //last argument: sizeof struct - sizeof one element of struct. See http://www.cplusplus.com/forum/beginner/1936/
     132:	82 e0       	ldi	r24, 0x02	; 2
     134:	91 e0       	ldi	r25, 0x01	; 1
     136:	ec 01       	movw	r28, r24
     138:	22 97       	sbiw	r28, 0x02	; 2
     13a:	be 01       	movw	r22, r28
     13c:	4e e0       	ldi	r20, 0x0E	; 14
     13e:	50 e0       	ldi	r21, 0x00	; 0
     140:	0e 94 84 14 	call	0x2908	; 0x2908 <memmove>
	
	//add new note to pool
	note_pool[0].note = note;
     144:	18 83       	st	Y, r17
	note_pool[0].velocity = velocity;
     146:	09 83       	std	Y+1, r16	; 0x01
	
	current_note = note; //set current note
     148:	10 93 38 02 	sts	0x0238, r17
	
} 
     14c:	df 91       	pop	r29
     14e:	cf 91       	pop	r28
     150:	1f 91       	pop	r17
     152:	0f 91       	pop	r16
     154:	08 95       	ret

00000156 <remove_note>:
void remove_note(uint8_t note){
     156:	cf 93       	push	r28
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
     158:	c0 91 00 01 	lds	r28, 0x0100
	for (int i = 0; i <= 7; i++) { //search for note in note stack
		
		if (note_pool[i].note == note) {
     15c:	c8 17       	cp	r28, r24
     15e:	41 f0       	breq	.+16     	; 0x170 <remove_note+0x1a>
     160:	e2 e0       	ldi	r30, 0x02	; 2
     162:	f1 e0       	ldi	r31, 0x01	; 1
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     164:	41 e0       	ldi	r20, 0x01	; 1
     166:	50 e0       	ldi	r21, 0x00	; 0
		
		if (note_pool[i].note == note) {
     168:	90 81       	ld	r25, Z
     16a:	98 17       	cp	r25, r24
     16c:	59 f4       	brne	.+22     	; 0x184 <remove_note+0x2e>
     16e:	02 c0       	rjmp	.+4      	; 0x174 <remove_note+0x1e>
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     170:	40 e0       	ldi	r20, 0x00	; 0
     172:	50 e0       	ldi	r21, 0x00	; 0
		
		if (note_pool[i].note == note) {
			
			note_pool[i].note = EMPTY;
     174:	fa 01       	movw	r30, r20
     176:	ee 0f       	add	r30, r30
     178:	ff 1f       	adc	r31, r31
     17a:	e0 50       	subi	r30, 0x00	; 0
     17c:	ff 4f       	sbci	r31, 0xFF	; 255
     17e:	8f ef       	ldi	r24, 0xFF	; 255
     180:	80 83       	st	Z, r24
			free_slot = i;
			break;
     182:	07 c0       	rjmp	.+14     	; 0x192 <remove_note+0x3c>
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     184:	4f 5f       	subi	r20, 0xFF	; 255
     186:	5f 4f       	sbci	r21, 0xFF	; 255
     188:	32 96       	adiw	r30, 0x02	; 2
     18a:	48 30       	cpi	r20, 0x08	; 8
     18c:	51 05       	cpc	r21, r1
     18e:	61 f7       	brne	.-40     	; 0x168 <remove_note+0x12>
	current_note = note; //set current note
	
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
     190:	40 e0       	ldi	r20, 0x00	; 0
		
	}
	
	
	//now shift elements left	
	memmove(note_pool + free_slot, note_pool + free_slot + 1, sizeof(note_pool) - (sizeof(*note_pool)*(free_slot + 1)));
     192:	50 e0       	ldi	r21, 0x00	; 0
     194:	ca 01       	movw	r24, r20
     196:	88 0f       	add	r24, r24
     198:	99 1f       	adc	r25, r25
     19a:	bc 01       	movw	r22, r24
     19c:	6e 5f       	subi	r22, 0xFE	; 254
     19e:	7e 4f       	sbci	r23, 0xFE	; 254
     1a0:	40 95       	com	r20
     1a2:	50 95       	com	r21
     1a4:	48 5f       	subi	r20, 0xF8	; 248
     1a6:	5f 4f       	sbci	r21, 0xFF	; 255
     1a8:	44 0f       	add	r20, r20
     1aa:	55 1f       	adc	r21, r21
     1ac:	80 50       	subi	r24, 0x00	; 0
     1ae:	9f 4f       	sbci	r25, 0xFF	; 255
     1b0:	0e 94 84 14 	call	0x2908	; 0x2908 <memmove>
	note_pool[7].note = EMPTY;	
     1b4:	8f ef       	ldi	r24, 0xFF	; 255
     1b6:	80 93 0e 01 	sts	0x010E, r24
	
	//check to see if this is the last note released		
	//if it is, this might be a good place to ensure gate_buffer is empty
	if (note_pool[0].note == EMPTY) {
     1ba:	80 91 00 01 	lds	r24, 0x0100
     1be:	8f 3f       	cpi	r24, 0xFF	; 255
     1c0:	19 f4       	brne	.+6      	; 0x1c8 <remove_note+0x72>
		
		current_note = temp_note; //store last note released for maintaining pitch during envelope release stage
     1c2:	c0 93 38 02 	sts	0x0238, r28
     1c6:	02 c0       	rjmp	.+4      	; 0x1cc <remove_note+0x76>
		
	} else {		
		
		current_note = note_pool[0].note; //otherwise, the current note is the next one in the note stack
     1c8:	80 93 38 02 	sts	0x0238, r24

	}	
	
}
     1cc:	cf 91       	pop	r28
     1ce:	08 95       	ret

000001d0 <set_control_voltage>:
struct control_voltage sustain_2_cv		={SUSTAIN_2,	DAC_MUX_EN3};
struct control_voltage sustain_1_cv		={SUSTAIN_1,	DAC_MUX_EN3};
struct control_voltage release_2_cv		={RELEASE_2,	DAC_MUX_EN3};
struct control_voltage release_1_cv		={RELEASE_1,	DAC_MUX_EN3};		

void set_control_voltage (struct control_voltage * cv, uint16_t value) {
     1d0:	dc 01       	movw	r26, r24

	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     1d2:	6b b9       	out	0x0b, r22	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     1d4:	78 b9       	out	0x08, r23	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     1d6:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);	
     1d8:	a0 9a       	sbi	0x14, 0	; 20

	DATA_BUS = cv->channel; //set channel for DG408 multiplexer output
     1da:	8c 91       	ld	r24, X
     1dc:	82 b9       	out	0x02, r24	; 2
     1de:	8d e0       	ldi	r24, 0x0D	; 13
     1e0:	8a 95       	dec	r24
     1e2:	f1 f7       	brne	.-4      	; 0x1e0 <set_control_voltage+0x10>
     1e4:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<cv->mux_addr); //enable multiplexer
     1e6:	ea ed       	ldi	r30, 0xDA	; 218
     1e8:	f0 e0       	ldi	r31, 0x00	; 0
     1ea:	40 81       	ld	r20, Z
     1ec:	21 e0       	ldi	r18, 0x01	; 1
     1ee:	30 e0       	ldi	r19, 0x00	; 0
     1f0:	c9 01       	movw	r24, r18
     1f2:	11 96       	adiw	r26, 0x01	; 1
     1f4:	0c 90       	ld	r0, X
     1f6:	11 97       	sbiw	r26, 0x01	; 1
     1f8:	02 c0       	rjmp	.+4      	; 0x1fe <set_control_voltage+0x2e>
     1fa:	88 0f       	add	r24, r24
     1fc:	99 1f       	adc	r25, r25
     1fe:	0a 94       	dec	r0
     200:	e2 f7       	brpl	.-8      	; 0x1fa <set_control_voltage+0x2a>
     202:	84 2b       	or	r24, r20
     204:	80 83       	st	Z, r24
     206:	8d e0       	ldi	r24, 0x0D	; 13
     208:	8a 95       	dec	r24
     20a:	f1 f7       	brne	.-4      	; 0x208 <set_control_voltage+0x38>
     20c:	00 00       	nop
	_delay_us(2); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<cv->mux_addr); //disable multiplexer
     20e:	80 81       	ld	r24, Z
     210:	11 96       	adiw	r26, 0x01	; 1
     212:	0c 90       	ld	r0, X
     214:	11 97       	sbiw	r26, 0x01	; 1
     216:	02 c0       	rjmp	.+4      	; 0x21c <set_control_voltage+0x4c>
     218:	22 0f       	add	r18, r18
     21a:	33 1f       	adc	r19, r19
     21c:	0a 94       	dec	r0
     21e:	e2 f7       	brpl	.-8      	; 0x218 <set_control_voltage+0x48>
     220:	20 95       	com	r18
     222:	28 23       	and	r18, r24
     224:	20 83       	st	Z, r18
	
}	
     226:	08 95       	ret

00000228 <setup_dac>:

	
void setup_dac(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
     228:	83 b3       	in	r24, 0x13	; 19
     22a:	83 60       	ori	r24, 0x03	; 3
     22c:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
     22e:	8f ef       	ldi	r24, 0xFF	; 255
     230:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
     232:	97 b1       	in	r25, 0x07	; 7
     234:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
     236:	e9 ed       	ldi	r30, 0xD9	; 217
     238:	f0 e0       	ldi	r31, 0x00	; 0
     23a:	80 81       	ld	r24, Z
     23c:	8f 60       	ori	r24, 0x0F	; 15
     23e:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers
     240:	ea ed       	ldi	r30, 0xDA	; 218
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	80 7f       	andi	r24, 0xF0	; 240
     248:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
     24a:	84 b3       	in	r24, 0x14	; 20
     24c:	83 60       	ori	r24, 0x03	; 3
     24e:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     250:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
     252:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
     254:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     256:	a0 9a       	sbi	0x14, 0	; 20
}
     258:	08 95       	ret

0000025a <set_dac>:

void set_dac(uint8_t dac_mux_address, uint8_t channel, uint16_t value)
{
	
	
	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     25a:	4b b9       	out	0x0b, r20	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     25c:	58 b9       	out	0x08, r21	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     25e:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     260:	a0 9a       	sbi	0x14, 0	; 20
	
	DATA_BUS = channel; //set channel for DG408 multiplexer output
     262:	62 b9       	out	0x02, r22	; 2
     264:	2d e0       	ldi	r18, 0x0D	; 13
     266:	2a 95       	dec	r18
     268:	f1 f7       	brne	.-4      	; 0x266 <set_dac+0xc>
     26a:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<dac_mux_address); //enable multiplexer
     26c:	ea ed       	ldi	r30, 0xDA	; 218
     26e:	f0 e0       	ldi	r31, 0x00	; 0
     270:	40 81       	ld	r20, Z
     272:	21 e0       	ldi	r18, 0x01	; 1
     274:	30 e0       	ldi	r19, 0x00	; 0
     276:	b9 01       	movw	r22, r18
     278:	02 c0       	rjmp	.+4      	; 0x27e <set_dac+0x24>
     27a:	66 0f       	add	r22, r22
     27c:	77 1f       	adc	r23, r23
     27e:	8a 95       	dec	r24
     280:	e2 f7       	brpl	.-8      	; 0x27a <set_dac+0x20>
     282:	cb 01       	movw	r24, r22
     284:	94 2f       	mov	r25, r20
     286:	98 2b       	or	r25, r24
     288:	90 83       	st	Z, r25
     28a:	72 e4       	ldi	r23, 0x42	; 66
     28c:	7a 95       	dec	r23
     28e:	f1 f7       	brne	.-4      	; 0x28c <set_dac+0x32>
     290:	00 c0       	rjmp	.+0      	; 0x292 <set_dac+0x38>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<dac_mux_address); //disable multiplexer
     292:	90 81       	ld	r25, Z
     294:	80 95       	com	r24
     296:	89 23       	and	r24, r25
     298:	80 83       	st	Z, r24
	
}
     29a:	08 95       	ret

0000029c <display_dec>:
#include "display_map.h"



void display_dec(uint16_t number, uint8_t place)
{
     29c:	0f 93       	push	r16
     29e:	1f 93       	push	r17
     2a0:	cf 93       	push	r28
     2a2:	df 93       	push	r29
     2a4:	cd b7       	in	r28, 0x3d	; 61
     2a6:	de b7       	in	r29, 0x3e	; 62
     2a8:	2e 97       	sbiw	r28, 0x0e	; 14
     2aa:	0f b6       	in	r0, 0x3f	; 63
     2ac:	f8 94       	cli
     2ae:	de bf       	out	0x3e, r29	; 62
     2b0:	0f be       	out	0x3f, r0	; 63
     2b2:	cd bf       	out	0x3d, r28	; 61
     2b4:	ac 01       	movw	r20, r24
	
	uint8_t digit[] = {
     2b6:	88 e0       	ldi	r24, 0x08	; 8
     2b8:	89 83       	std	Y+1, r24	; 0x01
     2ba:	81 e0       	ldi	r24, 0x01	; 1
     2bc:	8a 83       	std	Y+2, r24	; 0x02
     2be:	82 e0       	ldi	r24, 0x02	; 2
     2c0:	8b 83       	std	Y+3, r24	; 0x03
     2c2:	84 e0       	ldi	r24, 0x04	; 4
     2c4:	8c 83       	std	Y+4, r24	; 0x04
		TENS,
		HUNDS,
		THOUS,
	};
	
	uint8_t dec[] = {
     2c6:	de 01       	movw	r26, r28
     2c8:	15 96       	adiw	r26, 0x05	; 5
     2ca:	ee e4       	ldi	r30, 0x4E	; 78
     2cc:	f1 e0       	ldi	r31, 0x01	; 1
     2ce:	8a e0       	ldi	r24, 0x0A	; 10
     2d0:	01 90       	ld	r0, Z+
     2d2:	0d 92       	st	X+, r0
     2d4:	81 50       	subi	r24, 0x01	; 1
     2d6:	e1 f7       	brne	.-8      	; 0x2d0 <display_dec+0x34>
		
		
	};
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
     2d8:	8f ef       	ldi	r24, 0xFF	; 255
     2da:	82 b9       	out	0x02, r24	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     2dc:	ea ed       	ldi	r30, 0xDA	; 218
     2de:	f0 e0       	ldi	r31, 0x00	; 0
     2e0:	80 81       	ld	r24, Z
     2e2:	80 61       	ori	r24, 0x10	; 16
     2e4:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     2e6:	80 81       	ld	r24, Z
     2e8:	8f 7e       	andi	r24, 0xEF	; 239
     2ea:	80 83       	st	Z, r24
	
	//set anode bit
	DATA_BUS = digit[place];
     2ec:	06 2f       	mov	r16, r22
     2ee:	10 e0       	ldi	r17, 0x00	; 0
     2f0:	de 01       	movw	r26, r28
     2f2:	a0 0f       	add	r26, r16
     2f4:	b1 1f       	adc	r27, r17
     2f6:	11 96       	adiw	r26, 0x01	; 1
     2f8:	8c 91       	ld	r24, X
     2fa:	11 97       	sbiw	r26, 0x01	; 1
     2fc:	82 b9       	out	0x02, r24	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
     2fe:	80 81       	ld	r24, Z
     300:	80 62       	ori	r24, 0x20	; 32
     302:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
     304:	80 81       	ld	r24, Z
     306:	8f 7d       	andi	r24, 0xDF	; 223
     308:	80 83       	st	Z, r24
	//if (number > 999) {
	//number = 999;
	//}
	
	/* First division by 10 */
	q1 = (number >> 1) + (number >> 2);
     30a:	ca 01       	movw	r24, r20
     30c:	96 95       	lsr	r25
     30e:	87 95       	ror	r24
     310:	96 95       	lsr	r25
     312:	87 95       	ror	r24
     314:	9a 01       	movw	r18, r20
     316:	36 95       	lsr	r19
     318:	27 95       	ror	r18
     31a:	28 0f       	add	r18, r24
     31c:	39 1f       	adc	r19, r25
	q1 += q1 >> 4;
     31e:	c9 01       	movw	r24, r18
     320:	92 95       	swap	r25
     322:	82 95       	swap	r24
     324:	8f 70       	andi	r24, 0x0F	; 15
     326:	89 27       	eor	r24, r25
     328:	9f 70       	andi	r25, 0x0F	; 15
     32a:	89 27       	eor	r24, r25
     32c:	82 0f       	add	r24, r18
     32e:	93 1f       	adc	r25, r19
	q1 += q1 >> 8;
     330:	29 2f       	mov	r18, r25
     332:	33 27       	eor	r19, r19
     334:	82 0f       	add	r24, r18
     336:	93 1f       	adc	r25, r19
	q1 += q1 >> 16;
	q2 = q1 >> 3;
     338:	96 95       	lsr	r25
     33a:	87 95       	ror	r24
     33c:	96 95       	lsr	r25
     33e:	87 95       	ror	r24
     340:	96 95       	lsr	r25
     342:	87 95       	ror	r24
	r = number - q2 * 10;
     344:	28 2f       	mov	r18, r24
     346:	22 0f       	add	r18, r18
     348:	32 2f       	mov	r19, r18
     34a:	33 0f       	add	r19, r19
     34c:	33 0f       	add	r19, r19
     34e:	23 0f       	add	r18, r19
     350:	e4 2f       	mov	r30, r20
     352:	e2 1b       	sub	r30, r18
	//r = number - (((q2 << 2) + q2) << 1);
	qa = q2 + (r > 9);
     354:	61 e0       	ldi	r22, 0x01	; 1
     356:	70 e0       	ldi	r23, 0x00	; 0
     358:	ea 30       	cpi	r30, 0x0A	; 10
     35a:	10 f4       	brcc	.+4      	; 0x360 <display_dec+0xc4>
     35c:	60 e0       	ldi	r22, 0x00	; 0
     35e:	70 e0       	ldi	r23, 0x00	; 0
     360:	68 0f       	add	r22, r24
     362:	79 1f       	adc	r23, r25
	ones_place = rem[r];

	/* second division by 10 */

	q2 = (qa >> 1) + (qa >> 2);
     364:	9b 01       	movw	r18, r22
     366:	36 95       	lsr	r19
     368:	27 95       	ror	r18
     36a:	36 95       	lsr	r19
     36c:	27 95       	ror	r18
     36e:	ab 01       	movw	r20, r22
     370:	56 95       	lsr	r21
     372:	47 95       	ror	r20
     374:	24 0f       	add	r18, r20
     376:	35 1f       	adc	r19, r21
	q2 += q2 >> 4;
     378:	c9 01       	movw	r24, r18
     37a:	92 95       	swap	r25
     37c:	82 95       	swap	r24
     37e:	8f 70       	andi	r24, 0x0F	; 15
     380:	89 27       	eor	r24, r25
     382:	9f 70       	andi	r25, 0x0F	; 15
     384:	89 27       	eor	r24, r25
     386:	82 0f       	add	r24, r18
     388:	93 1f       	adc	r25, r19
	q2 += q2 >> 8;
     38a:	29 2f       	mov	r18, r25
     38c:	33 27       	eor	r19, r19
     38e:	82 0f       	add	r24, r18
     390:	93 1f       	adc	r25, r19
	q3 = q2 >> 3;
     392:	96 95       	lsr	r25
     394:	87 95       	ror	r24
     396:	96 95       	lsr	r25
     398:	87 95       	ror	r24
     39a:	96 95       	lsr	r25
     39c:	87 95       	ror	r24
	r = qa - q3 * 10;
     39e:	98 2f       	mov	r25, r24
     3a0:	99 0f       	add	r25, r25
     3a2:	29 2f       	mov	r18, r25
     3a4:	22 0f       	add	r18, r18
     3a6:	22 0f       	add	r18, r18
     3a8:	92 0f       	add	r25, r18
     3aa:	69 1b       	sub	r22, r25
	qb = q3 + (r > 9);
     3ac:	91 e0       	ldi	r25, 0x01	; 1
     3ae:	6a 30       	cpi	r22, 0x0A	; 10
     3b0:	08 f4       	brcc	.+2      	; 0x3b4 <display_dec+0x118>
     3b2:	90 e0       	ldi	r25, 0x00	; 0
     3b4:	89 0f       	add	r24, r25
	tens_place = rem[r];
     3b6:	48 e5       	ldi	r20, 0x58	; 88
     3b8:	51 e0       	ldi	r21, 0x01	; 1
     3ba:	da 01       	movw	r26, r20
     3bc:	a6 0f       	add	r26, r22
     3be:	b1 1d       	adc	r27, r1
     3c0:	3c 91       	ld	r19, X

	/* third division by 10 */

	q4 = (qb >> 1) + (qb >> 2);
     3c2:	28 2f       	mov	r18, r24
     3c4:	26 95       	lsr	r18
     3c6:	26 95       	lsr	r18
     3c8:	98 2f       	mov	r25, r24
     3ca:	96 95       	lsr	r25
     3cc:	92 0f       	add	r25, r18
	q4 += q4 >> 4;
     3ce:	29 2f       	mov	r18, r25
     3d0:	22 95       	swap	r18
     3d2:	2f 70       	andi	r18, 0x0F	; 15
     3d4:	92 0f       	add	r25, r18
	q4 = q4 >> 3;
     3d6:	96 95       	lsr	r25
     3d8:	96 95       	lsr	r25
     3da:	96 95       	lsr	r25
	r = qb - q4 * 10;
     3dc:	29 2f       	mov	r18, r25
     3de:	22 0f       	add	r18, r18
     3e0:	62 2f       	mov	r22, r18
     3e2:	66 0f       	add	r22, r22
     3e4:	66 0f       	add	r22, r22
     3e6:	26 0f       	add	r18, r22
     3e8:	82 1b       	sub	r24, r18
	thous_place = q4 + (r > 9);
	hunds_place = rem[r];
     3ea:	da 01       	movw	r26, r20
     3ec:	a8 0f       	add	r26, r24
     3ee:	b1 1d       	adc	r27, r1
     3f0:	2c 91       	ld	r18, X
	q1 += q1 >> 16;
	q2 = q1 >> 3;
	r = number - q2 * 10;
	//r = number - (((q2 << 2) + q2) << 1);
	qa = q2 + (r > 9);
	ones_place = rem[r];
     3f2:	4e 0f       	add	r20, r30
     3f4:	51 1d       	adc	r21, r1
	q4 = q4 >> 3;
	r = qb - q4 * 10;
	thous_place = q4 + (r > 9);
	hunds_place = rem[r];

	digit_index[0] = ones_place;
     3f6:	fa 01       	movw	r30, r20
     3f8:	40 81       	ld	r20, Z
     3fa:	40 93 3d 02 	sts	0x023D, r20
	digit_index[1] = tens_place;
     3fe:	30 93 3e 02 	sts	0x023E, r19
	digit_index[2] = hunds_place;
     402:	20 93 3f 02 	sts	0x023F, r18

	q4 = (qb >> 1) + (qb >> 2);
	q4 += q4 >> 4;
	q4 = q4 >> 3;
	r = qb - q4 * 10;
	thous_place = q4 + (r > 9);
     406:	21 e0       	ldi	r18, 0x01	; 1
     408:	8a 30       	cpi	r24, 0x0A	; 10
     40a:	08 f4       	brcc	.+2      	; 0x40e <display_dec+0x172>
     40c:	20 e0       	ldi	r18, 0x00	; 0
     40e:	92 0f       	add	r25, r18
	hunds_place = rem[r];

	digit_index[0] = ones_place;
	digit_index[1] = tens_place;
	digit_index[2] = hunds_place;
	digit_index[3] = thous_place;
     410:	90 93 40 02 	sts	0x0240, r25

	cathode_byte = dec[digit_index[place]];
     414:	f8 01       	movw	r30, r16
     416:	e3 5c       	subi	r30, 0xC3	; 195
     418:	fd 4f       	sbci	r31, 0xFD	; 253
     41a:	80 81       	ld	r24, Z
     41c:	fe 01       	movw	r30, r28
     41e:	e8 0f       	add	r30, r24
     420:	f1 1d       	adc	r31, r1
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
     422:	85 81       	ldd	r24, Z+5	; 0x05
     424:	80 95       	com	r24
     426:	82 b9       	out	0x02, r24	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     428:	ea ed       	ldi	r30, 0xDA	; 218
     42a:	f0 e0       	ldi	r31, 0x00	; 0
     42c:	80 81       	ld	r24, Z
     42e:	80 61       	ori	r24, 0x10	; 16
     430:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     432:	80 81       	ld	r24, Z
     434:	8f 7e       	andi	r24, 0xEF	; 239
     436:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
}
     438:	2e 96       	adiw	r28, 0x0e	; 14
     43a:	0f b6       	in	r0, 0x3f	; 63
     43c:	f8 94       	cli
     43e:	de bf       	out	0x3e, r29	; 62
     440:	0f be       	out	0x3f, r0	; 63
     442:	cd bf       	out	0x3d, r28	; 61
     444:	df 91       	pop	r29
     446:	cf 91       	pop	r28
     448:	1f 91       	pop	r17
     44a:	0f 91       	pop	r16
     44c:	08 95       	ret

0000044e <update_display>:

void update_display(uint16_t number, uint8_t type) {
     44e:	cf 93       	push	r28
	
	static uint8_t place = 0;
	

	
	if (type == DEC) {
     450:	66 23       	and	r22, r22
     452:	69 f4       	brne	.+26     	; 0x46e <update_display+0x20>

		
			
		display_dec(number, place);
     454:	c0 91 41 02 	lds	r28, 0x0241
     458:	6c 2f       	mov	r22, r28
     45a:	0e 94 4e 01 	call	0x29c	; 0x29c <display_dec>
		//increment digit display place
		if (place++ == 3) //post increment
     45e:	8c 2f       	mov	r24, r28
     460:	8f 5f       	subi	r24, 0xFF	; 255
     462:	80 93 41 02 	sts	0x0241, r24
     466:	c3 30       	cpi	r28, 0x03	; 3
     468:	11 f4       	brne	.+4      	; 0x46e <update_display+0x20>
		{
			place = 0;
     46a:	10 92 41 02 	sts	0x0241, r1
		
		
	}
	
	
     46e:	cf 91       	pop	r28
     470:	08 95       	ret

00000472 <__vector_10>:

#include "hardware.h"
#include "tune.h"
#include "display.h"

ISR (TIMER0_COMP_vect) { //timer 0 output compare interrupt for tuning
     472:	1f 92       	push	r1
     474:	0f 92       	push	r0
     476:	0f b6       	in	r0, 0x3f	; 63
     478:	0f 92       	push	r0
     47a:	11 24       	eor	r1, r1
     47c:	8f 93       	push	r24
     47e:	9f 93       	push	r25
     480:	ef 93       	push	r30
     482:	ff 93       	push	r31
	
	OCR0A = period-1; //OCR0A counts n-1 periods - see comment in tune.c about setting OCR0A
     484:	80 91 ff 02 	lds	r24, 0x02FF
     488:	81 50       	subi	r24, 0x01	; 1
     48a:	87 bd       	out	0x27, r24	; 39
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp ARP_SYNC LED
	if (period_counter == 0) {
     48c:	80 91 00 03 	lds	r24, 0x0300
     490:	88 23       	and	r24, r24
     492:	a1 f4       	brne	.+40     	; 0x4bc <__vector_10+0x4a>
		count_finished = FALSE;
     494:	10 92 fd 02 	sts	0x02FD, r1
		no_overflow = TRUE;
     498:	81 e0       	ldi	r24, 0x01	; 1
     49a:	80 93 37 02 	sts	0x0237, r24
		period_counter = 1; //set period counter to 1
     49e:	80 93 00 03 	sts	0x0300, r24
		//set up 16 bit timer/counter1		
		TCCR1B |= timer1_clock; //clock /64 to run at 312.5 KHz or /8 to run at 2.5 MHz, dependent on note frequency being measured
     4a2:	e1 e8       	ldi	r30, 0x81	; 129
     4a4:	f0 e0       	ldi	r31, 0x00	; 0
     4a6:	80 81       	ld	r24, Z
     4a8:	90 91 fe 02 	lds	r25, 0x02FE
     4ac:	89 2b       	or	r24, r25
     4ae:	80 83       	st	Z, r24
		TIMSK1 |= (1<<TOIE1); //enable timer1 overflow interrupt
     4b0:	ef e6       	ldi	r30, 0x6F	; 111
     4b2:	f0 e0       	ldi	r31, 0x00	; 0
     4b4:	80 81       	ld	r24, Z
     4b6:	81 60       	ori	r24, 0x01	; 1
     4b8:	80 83       	st	Z, r24
     4ba:	11 c0       	rjmp	.+34     	; 0x4de <__vector_10+0x6c>
		
	} else {
		
		osc_count = TCNT1;		
     4bc:	e4 e8       	ldi	r30, 0x84	; 132
     4be:	f0 e0       	ldi	r31, 0x00	; 0
     4c0:	80 81       	ld	r24, Z
     4c2:	91 81       	ldd	r25, Z+1	; 0x01
     4c4:	90 93 fc 02 	sts	0x02FC, r25
     4c8:	80 93 fb 02 	sts	0x02FB, r24
		TCCR1B = 0; //turn off 16 bit timer/counter1
     4cc:	10 92 81 00 	sts	0x0081, r1
		count_finished = TRUE;
     4d0:	81 e0       	ldi	r24, 0x01	; 1
     4d2:	80 93 fd 02 	sts	0x02FD, r24
		period_counter = 0;
     4d6:	10 92 00 03 	sts	0x0300, r1
		TCNT1 = 0; //reset timer/counter 1
     4da:	11 82       	std	Z+1, r1	; 0x01
     4dc:	10 82       	st	Z, r1
	}
	
	
	
	
}
     4de:	ff 91       	pop	r31
     4e0:	ef 91       	pop	r30
     4e2:	9f 91       	pop	r25
     4e4:	8f 91       	pop	r24
     4e6:	0f 90       	pop	r0
     4e8:	0f be       	out	0x3f, r0	; 63
     4ea:	0f 90       	pop	r0
     4ec:	1f 90       	pop	r1
     4ee:	18 95       	reti

000004f0 <__vector_9>:



ISR (TIMER1_OVF_vect) {
     4f0:	1f 92       	push	r1
     4f2:	0f 92       	push	r0
     4f4:	0f b6       	in	r0, 0x3f	; 63
     4f6:	0f 92       	push	r0
     4f8:	11 24       	eor	r1, r1
	
	//during frequency counting, if timer1 overflow occurs set overflow flag
	no_overflow = FALSE;
     4fa:	10 92 37 02 	sts	0x0237, r1
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp VCO_SYNC_LATCH_BIT LED
	
     4fe:	0f 90       	pop	r0
     500:	0f be       	out	0x3f, r0	; 63
     502:	0f 90       	pop	r0
     504:	1f 90       	pop	r1
     506:	18 95       	reti

00000508 <note_off_event>:
		//could implement this with timers. Will it really make a difference?
		PORTF |= (1<<GATE);
	}
	
}
void note_off_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
     508:	84 2f       	mov	r24, r20
	remove_note(note);
     50a:	0e 94 ab 00 	call	0x156	; 0x156 <remove_note>
	gate_buffer--;
     50e:	80 91 43 02 	lds	r24, 0x0243
     512:	81 50       	subi	r24, 0x01	; 1
     514:	80 93 43 02 	sts	0x0243, r24
	if (gate_buffer == 0) PORTF &= ~(1<<GATE);
     518:	88 23       	and	r24, r24
     51a:	09 f4       	brne	.+2      	; 0x51e <note_off_event+0x16>
     51c:	89 98       	cbi	0x11, 1	; 17
     51e:	08 95       	ret

00000520 <note_on_event>:
//MIDI gate buffer for note stealing
static uint8_t gate_buffer = 0;



void note_on_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
     520:	84 2f       	mov	r24, r20
	
	//value_to_display = note;
	midi_note_number = note;
     522:	40 93 82 02 	sts	0x0282, r20
	if (velocity == 0) {
     526:	22 23       	and	r18, r18
     528:	59 f4       	brne	.+22     	; 0x540 <note_on_event+0x20>
		remove_note(note);
     52a:	0e 94 ab 00 	call	0x156	; 0x156 <remove_note>
		gate_buffer--;
     52e:	80 91 43 02 	lds	r24, 0x0243
     532:	81 50       	subi	r24, 0x01	; 1
     534:	80 93 43 02 	sts	0x0243, r24
		if (gate_buffer == 0) PORTF &= ~(1<<GATE);
     538:	88 23       	and	r24, r24
     53a:	59 f4       	brne	.+22     	; 0x552 <note_on_event+0x32>
     53c:	89 98       	cbi	0x11, 1	; 17
     53e:	08 95       	ret
				
	} else {
		new_note(note, velocity);
     540:	62 2f       	mov	r22, r18
     542:	0e 94 93 00 	call	0x126	; 0x126 <new_note>
		gate_buffer++; //increment gate_buffer
     546:	80 91 43 02 	lds	r24, 0x0243
     54a:	8f 5f       	subi	r24, 0xFF	; 255
     54c:	80 93 43 02 	sts	0x0243, r24
		//PORTF &= ~(1<<GATE); //turn gate off to re-trigger envelopes - this isn't nearly long enough
		//retriggering is a feature offered by Kenton Pro-Solo - maybe want it here, but need to decide how long to turn gate off
		//looking at gate of Pro-Solo on oscilloscope might give an idea of how long the Pro-Solo gate is released between retriggers  - checked: Pro-Solo gate-retrigger is 0.3ms
		//could implement this with timers. Will it really make a difference?
		PORTF |= (1<<GATE);
     550:	89 9a       	sbi	0x11, 1	; 17
     552:	08 95       	ret

00000554 <setup_midi_usart>:

void setup_midi_usart(void)
{
    uint16_t ubbr_value = 39; //20MHz/(16*31250 BAUD) - 1
    //write ubbr_value to H and L UBBR1 registers:
    UBRR0L = (unsigned char) ubbr_value;
     554:	87 e2       	ldi	r24, 0x27	; 39
     556:	80 93 c4 00 	sts	0x00C4, r24
    UBRR0H = (unsigned char) (ubbr_value >> 8);
     55a:	10 92 c5 00 	sts	0x00C5, r1
	
	UCSR0B = (1<<RXEN0)|(1<<TXEN0) | (1<<RXCIE0);
     55e:	88 e9       	ldi	r24, 0x98	; 152
     560:	80 93 c1 00 	sts	0x00C1, r24
	//UCSR0C |= (0<<UMSEL0)|(0<<UMSEL01)|(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(0<<UCSZ02)|(1<<UCSZ01)|(1<<UCSZ00);  	
}
     564:	08 95       	ret

00000566 <__vector_13>:



ISR (USART_RX_vect) { // USART receive interrupt
     566:	1f 92       	push	r1
     568:	0f 92       	push	r0
     56a:	0f b6       	in	r0, 0x3f	; 63
     56c:	0f 92       	push	r0
     56e:	11 24       	eor	r1, r1
     570:	2f 93       	push	r18
     572:	3f 93       	push	r19
     574:	4f 93       	push	r20
     576:	5f 93       	push	r21
     578:	6f 93       	push	r22
     57a:	7f 93       	push	r23
     57c:	8f 93       	push	r24
     57e:	9f 93       	push	r25
     580:	af 93       	push	r26
     582:	bf 93       	push	r27
     584:	ef 93       	push	r30
     586:	ff 93       	push	r31
     588:	cf 93       	push	r28
     58a:	df 93       	push	r29
     58c:	0f 92       	push	r0
     58e:	cd b7       	in	r28, 0x3d	; 61
     590:	de b7       	in	r29, 0x3e	; 62
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp VCO_SYNC_LATCH_BIT LED 
	uint8_t inByte = UDR0;
     592:	80 91 c6 00 	lds	r24, 0x00C6
     596:	89 83       	std	Y+1, r24	; 0x01
	midi_device_input(&midi_device, 1, &inByte); 
     598:	85 e0       	ldi	r24, 0x05	; 5
     59a:	93 e0       	ldi	r25, 0x03	; 3
     59c:	61 e0       	ldi	r22, 0x01	; 1
     59e:	ae 01       	movw	r20, r28
     5a0:	4f 5f       	subi	r20, 0xFF	; 255
     5a2:	5f 4f       	sbci	r21, 0xFF	; 255
     5a4:	0e 94 31 10 	call	0x2062	; 0x2062 <midi_device_input>
	//calling a function in an interrupt is inefficient according to AVR C guidelines
	// so this function should maybe be inlined in main loop if inByte is made volatile	
	//***HOWEVER***, xnor-midi example code has this function being called from USART_RX_vect ISR  	
}
     5a8:	0f 90       	pop	r0
     5aa:	df 91       	pop	r29
     5ac:	cf 91       	pop	r28
     5ae:	ff 91       	pop	r31
     5b0:	ef 91       	pop	r30
     5b2:	bf 91       	pop	r27
     5b4:	af 91       	pop	r26
     5b6:	9f 91       	pop	r25
     5b8:	8f 91       	pop	r24
     5ba:	7f 91       	pop	r23
     5bc:	6f 91       	pop	r22
     5be:	5f 91       	pop	r21
     5c0:	4f 91       	pop	r20
     5c2:	3f 91       	pop	r19
     5c4:	2f 91       	pop	r18
     5c6:	0f 90       	pop	r0
     5c8:	0f be       	out	0x3f, r0	; 63
     5ca:	0f 90       	pop	r0
     5cc:	1f 90       	pop	r1
     5ce:	18 95       	reti

000005d0 <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
     5d0:	c0 e8       	ldi	r28, 0x80	; 128
     5d2:	c5 bf       	out	0x35, r28	; 53
	MCUCR = (1<<JTD);
     5d4:	c5 bf       	out	0x35, r28	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
     5d6:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
     5d8:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	DDRG |= (1<<TUNE_SELECT); //set tune select bit as output on PORTG
     5da:	9a 9a       	sbi	0x13, 2	; 19
	PORTG &= ~(1<<TUNE_SELECT); //set tune select bit to 0 to select VCF/VCA output for oscillator tuning
     5dc:	a2 98       	cbi	0x14, 2	; 20
	//PORTG |= (1<<TUNE_SELECT);
	
	setup_spi(); 
     5de:	0e 94 cf 04 	call	0x99e	; 0x99e <setup_spi>
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
     5e2:	a9 ed       	ldi	r26, 0xD9	; 217
     5e4:	b0 e0       	ldi	r27, 0x00	; 0
     5e6:	8c 91       	ld	r24, X
     5e8:	80 6c       	ori	r24, 0xC0	; 192
     5ea:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
     5ec:	ea ed       	ldi	r30, 0xDA	; 218
     5ee:	f0 e0       	ldi	r31, 0x00	; 0
     5f0:	80 81       	ld	r24, Z
     5f2:	80 6c       	ori	r24, 0xC0	; 192
     5f4:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
     5f6:	81 b1       	in	r24, 0x01	; 1
     5f8:	8f ef       	ldi	r24, 0xFF	; 255
     5fa:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
     5fc:	92 b1       	in	r25, 0x02	; 2
     5fe:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
     600:	8c 91       	ld	r24, X
     602:	80 63       	ori	r24, 0x30	; 48
     604:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
     606:	80 81       	ld	r24, Z
     608:	8f 7c       	andi	r24, 0xCF	; 207
     60a:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<BMOD_SW); //set BMOD_SW pin as input
     60c:	82 98       	cbi	0x10, 2	; 16
	
	//set up LFO DEMUX LATCH
	DDRJ |= (1<<LFO_SW_LATCH); //set LFO_SW_LATCH pin as output
     60e:	ec ed       	ldi	r30, 0xDC	; 220
     610:	f0 e0       	ldi	r31, 0x00	; 0
     612:	80 81       	ld	r24, Z
     614:	80 62       	ori	r24, 0x20	; 32
     616:	80 83       	st	Z, r24
	DATA_BUS = LFO_TRI_ADDR;
     618:	12 b8       	out	0x02, r1	; 2
	LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
     61a:	ed ed       	ldi	r30, 0xDD	; 221
     61c:	f0 e0       	ldi	r31, 0x00	; 0
     61e:	80 81       	ld	r24, Z
     620:	80 62       	ori	r24, 0x20	; 32
     622:	80 83       	st	Z, r24
	LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
     624:	80 81       	ld	r24, Z
     626:	8f 7d       	andi	r24, 0xDF	; 223
     628:	80 83       	st	Z, r24
	DATA_BUS = 0;
     62a:	12 b8       	out	0x02, r1	; 2
	patch.byte_2 = (1<<LFO_TRI);
     62c:	c0 93 8c 02 	sts	0x028C, r28
	
	//setup ADC
    setup_adc();		
     630:	0e 94 51 00 	call	0xa2	; 0xa2 <setup_adc>
	//setup DAC
	setup_dac();
     634:	0e 94 14 01 	call	0x228	; 0x228 <setup_dac>
	
	//setup MIDI
	//initialize MIDI device
	midi_device_init(&midi_device);
     638:	c5 e0       	ldi	r28, 0x05	; 5
     63a:	d3 e0       	ldi	r29, 0x03	; 3
     63c:	ce 01       	movw	r24, r28
     63e:	0e 94 00 10 	call	0x2000	; 0x2000 <midi_device_init>
	//register callbacks
	midi_register_noteon_callback(&midi_device, note_on_event);
     642:	ce 01       	movw	r24, r28
     644:	60 e9       	ldi	r22, 0x90	; 144
     646:	72 e0       	ldi	r23, 0x02	; 2
     648:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <midi_register_noteon_callback>
	midi_register_noteoff_callback(&midi_device, note_off_event);
     64c:	ce 01       	movw	r24, r28
     64e:	64 e8       	ldi	r22, 0x84	; 132
     650:	72 e0       	ldi	r23, 0x02	; 2
     652:	0e 94 cc 0f 	call	0x1f98	; 0x1f98 <midi_register_noteoff_callback>
	//setup MIDI USART
	setup_midi_usart();
     656:	0e 94 aa 02 	call	0x554	; 0x554 <setup_midi_usart>
	
	update_spi(); //initial update of SPI - will eventual be useful for picking up special power up switch holds
     65a:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <update_spi>
	
	
	
		
	sei(); //enable global interrupts
     65e:	78 94       	sei

	
	//eeprom_update_word((uint16_t*)109, test_word);
	//value_to_display = eeprom_read_word((uint16_t*)109);
	
	load_tuning_tables();
     660:	0e 94 82 0c 	call	0x1904	; 0x1904 <load_tuning_tables>
	//value_to_display = vco1_init_cv;
	//set_one_volt_per_octave(); //overwrite tuning tables with 1V/octave data for calibration purposes
	//set initial switch states
	switch_states.byte0 = (1<<VCO1_PULSE_SW) | (1<<VCO2_PULSE_SW);
     664:	81 e4       	ldi	r24, 0x41	; 65
     666:	80 93 01 03 	sts	0x0301, r24
	patch.byte_4 = (1<<VCO1_32F) | (1<<VCO2_32F);
     66a:	82 e2       	ldi	r24, 0x22	; 34
     66c:	80 93 8e 02 	sts	0x028E, r24
	

	while(1)
	{	
		
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     670:	8e 01       	movw	r16, r28
		//do SPI read/write every loops - whole section needs major update
		if (switch_timer++ == 5)
		{
			switch_timer = 0;
			//read switches directly connected to MCU				
			switch_states.byte2 ^= read_switch_port(); //toggle switch states
     672:	0f 2e       	mov	r0, r31
     674:	f3 e0       	ldi	r31, 0x03	; 3
     676:	ef 2e       	mov	r14, r31
     678:	f3 e0       	ldi	r31, 0x03	; 3
     67a:	ff 2e       	mov	r15, r31
     67c:	f0 2d       	mov	r31, r0
	

	while(1)
	{	
		
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     67e:	c8 01       	movw	r24, r16
     680:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <midi_device_process>
		//value_to_display = vco1_init_cv;
		//PORTB |= (1<<ARP_SYNC_LED); //toggle arp VCO_SYNC_LATCH_BIT LED
		update_display(value_to_display, DEC); //maybe move this into switch_timer loop. Probably doesn't need to be updated this frequently
     684:	80 91 a2 01 	lds	r24, 0x01A2
     688:	90 91 a3 01 	lds	r25, 0x01A3
     68c:	60 e0       	ldi	r22, 0x00	; 0
     68e:	0e 94 27 02 	call	0x44e	; 0x44e <update_display>
		//PORTB &= ~(1<<ARP_SYNC_LED);
		 	
		scan_pots_and_update_control_voltages();
     692:	0e 94 61 03 	call	0x6c2	; 0x6c2 <scan_pots_and_update_control_voltages>
			
		//do SPI read/write every loops - whole section needs major update
		if (switch_timer++ == 5)
     696:	80 91 42 02 	lds	r24, 0x0242
     69a:	98 2f       	mov	r25, r24
     69c:	9f 5f       	subi	r25, 0xFF	; 255
     69e:	90 93 42 02 	sts	0x0242, r25
     6a2:	85 30       	cpi	r24, 0x05	; 5
     6a4:	61 f7       	brne	.-40     	; 0x67e <main+0xae>
		{
			switch_timer = 0;
     6a6:	10 92 42 02 	sts	0x0242, r1
			//read switches directly connected to MCU				
			switch_states.byte2 ^= read_switch_port(); //toggle switch states
     6aa:	f7 01       	movw	r30, r14
     6ac:	c0 81       	ld	r28, Z
     6ae:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <read_switch_port>
     6b2:	8c 27       	eor	r24, r28
     6b4:	f7 01       	movw	r30, r14
     6b6:	80 83       	st	Z, r24
			update_spi();
     6b8:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <update_spi>
			refresh_synth();
     6bc:	0e 94 1c 06 	call	0xc38	; 0xc38 <refresh_synth>
     6c0:	de cf       	rjmp	.-68     	; 0x67e <main+0xae>

000006c2 <scan_pots_and_update_control_voltages>:
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
	
void scan_pots_and_update_control_voltages(void) {
     6c2:	2f 92       	push	r2
     6c4:	3f 92       	push	r3
     6c6:	4f 92       	push	r4
     6c8:	5f 92       	push	r5
     6ca:	6f 92       	push	r6
     6cc:	7f 92       	push	r7
     6ce:	8f 92       	push	r8
     6d0:	9f 92       	push	r9
     6d2:	af 92       	push	r10
     6d4:	bf 92       	push	r11
     6d6:	cf 92       	push	r12
     6d8:	df 92       	push	r13
     6da:	ef 92       	push	r14
     6dc:	ff 92       	push	r15
     6de:	0f 93       	push	r16
     6e0:	1f 93       	push	r17
     6e2:	cf 93       	push	r28
     6e4:	df 93       	push	r29
		
	}
	
	uint8_t note = get_current_note(); //get current note from assigner
	if (note < 8) note = 8; //init_cv gives VCO range from MIDI note 8 to MIDI note 127+. If you don't set notes <8 to 8 then you get array out of bounds problems. Should find a better way to handle this.
	value_to_display = note;	
     6e6:	02 e6       	ldi	r16, 0x62	; 98
     6e8:	12 e0       	ldi	r17, 0x02	; 2
     6ea:	0f 2e       	mov	r0, r31
     6ec:	f2 e8       	ldi	r31, 0x82	; 130
     6ee:	cf 2e       	mov	r12, r31
     6f0:	f1 e0       	ldi	r31, 0x01	; 1
     6f2:	df 2e       	mov	r13, r31
     6f4:	f0 2d       	mov	r31, r0
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
	
void scan_pots_and_update_control_voltages(void) {
     6f6:	ee 24       	eor	r14, r14
     6f8:	ff 24       	eor	r15, r15
     6fa:	e3 94       	inc	r14
     6fc:	c0 e0       	ldi	r28, 0x00	; 0
     6fe:	d0 e0       	ldi	r29, 0x00	; 0
		{
			case 8: //exception for VCO2 fine
				
				//value_to_display = pot_group_0[i];
				fine_offset = 512 - pot_group_0[i];
				set_control_voltage(&fine_cv, vco2_init_cv + tune_offset + fine_offset);			
     700:	0f 2e       	mov	r0, r31
     702:	fa e3       	ldi	r31, 0x3A	; 58
     704:	8f 2e       	mov	r8, r31
     706:	f1 e0       	ldi	r31, 0x01	; 1
     708:	9f 2e       	mov	r9, r31
     70a:	f0 2d       	mov	r31, r0
				break;
			
			case 9: //exception for TUNE - apply to both VCO1 and VCO2

				tune_offset = 512 - pot_group_0[i];
     70c:	aa 24       	eor	r10, r10
     70e:	bb 24       	eor	r11, r11
     710:	68 94       	set
     712:	b1 f8       	bld	r11, 1
				set_control_voltage(&tune_cv, vco1_init_cv + tune_offset);
     714:	0f 2e       	mov	r0, r31
     716:	f8 e3       	ldi	r31, 0x38	; 56
     718:	6f 2e       	mov	r6, r31
     71a:	f1 e0       	ldi	r31, 0x01	; 1
     71c:	7f 2e       	mov	r7, r31
     71e:	f0 2d       	mov	r31, r0
				//value_to_display = pot_group_0[11];
				break;
				
			case 4: //LFO pitch modulation depth control - reduce by 1/4
				
				set_control_voltage(&pitch_lfo_cv, pot_group_0[i] << 3);	//1/4 scale allows for easier vibrato settings
     720:	0f 2e       	mov	r0, r31
     722:	f2 e4       	ldi	r31, 0x42	; 66
     724:	4f 2e       	mov	r4, r31
     726:	f1 e0       	ldi	r31, 0x01	; 1
     728:	5f 2e       	mov	r5, r31
     72a:	f0 2d       	mov	r31, r0
     72c:	08 c0       	rjmp	.+16     	; 0x73e <scan_pots_and_update_control_voltages+0x7c>
		
	}
	
	uint8_t note = get_current_note(); //get current note from assigner
	if (note < 8) note = 8; //init_cv gives VCO range from MIDI note 8 to MIDI note 127+. If you don't set notes <8 to 8 then you get array out of bounds problems. Should find a better way to handle this.
	value_to_display = note;	
     72e:	21 96       	adiw	r28, 0x01	; 1
     730:	08 94       	sec
     732:	e1 1c       	adc	r14, r1
     734:	f1 1c       	adc	r15, r1
     736:	82 e0       	ldi	r24, 0x02	; 2
     738:	90 e0       	ldi	r25, 0x00	; 0
     73a:	c8 0e       	add	r12, r24
     73c:	d9 1e       	adc	r13, r25

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
	{

		adc_value = read_pot(POTMUX_EN0, i);
     73e:	86 e0       	ldi	r24, 0x06	; 6
     740:	6c 2f       	mov	r22, r28
     742:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     746:	90 93 86 02 	sts	0x0286, r25
     74a:	80 93 85 02 	sts	0x0285, r24
		//implement IIR digital low pass filter - change pot value only by some fraction (>>2) of the difference between the new and old value
		int adc_change = adc_value - pot_group_0[i];
     74e:	f8 01       	movw	r30, r16
     750:	60 81       	ld	r22, Z
     752:	71 81       	ldd	r23, Z+1	; 0x01
     754:	86 1b       	sub	r24, r22
     756:	97 0b       	sbc	r25, r23
		pot_group_0[i] = pot_group_0[i] + (adc_change >> 2);
     758:	95 95       	asr	r25
     75a:	87 95       	ror	r24
     75c:	95 95       	asr	r25
     75e:	87 95       	ror	r24
     760:	9c 01       	movw	r18, r24
     762:	26 0f       	add	r18, r22
     764:	37 1f       	adc	r19, r23
     766:	21 93       	st	Z+, r18
     768:	31 93       	st	Z+, r19
     76a:	8f 01       	movw	r16, r30
		int fine_offset = 0;
		
		switch (i)
     76c:	c8 30       	cpi	r28, 0x08	; 8
     76e:	d1 05       	cpc	r29, r1
     770:	71 f0       	breq	.+28     	; 0x78e <scan_pots_and_update_control_voltages+0xcc>
     772:	c9 30       	cpi	r28, 0x09	; 9
     774:	d1 05       	cpc	r29, r1
     776:	24 f4       	brge	.+8      	; 0x780 <scan_pots_and_update_control_voltages+0xbe>
     778:	c4 30       	cpi	r28, 0x04	; 4
     77a:	d1 05       	cpc	r29, r1
     77c:	b1 f5       	brne	.+108    	; 0x7ea <scan_pots_and_update_control_voltages+0x128>
     77e:	2a c0       	rjmp	.+84     	; 0x7d4 <scan_pots_and_update_control_voltages+0x112>
     780:	c9 30       	cpi	r28, 0x09	; 9
     782:	d1 05       	cpc	r29, r1
     784:	b1 f0       	breq	.+44     	; 0x7b2 <scan_pots_and_update_control_voltages+0xf0>
     786:	cb 30       	cpi	r28, 0x0B	; 11
     788:	d1 05       	cpc	r29, r1
     78a:	79 f5       	brne	.+94     	; 0x7ea <scan_pots_and_update_control_voltages+0x128>
     78c:	3a c0       	rjmp	.+116    	; 0x802 <scan_pots_and_update_control_voltages+0x140>
		{
			case 8: //exception for VCO2 fine
				
				//value_to_display = pot_group_0[i];
				fine_offset = 512 - pot_group_0[i];
     78e:	60 91 f6 02 	lds	r22, 0x02F6
     792:	70 91 f7 02 	lds	r23, 0x02F7
     796:	60 50       	subi	r22, 0x00	; 0
     798:	7e 4f       	sbci	r23, 0xFE	; 254
				set_control_voltage(&fine_cv, vco2_init_cv + tune_offset + fine_offset);			
     79a:	80 91 83 02 	lds	r24, 0x0283
     79e:	90 91 84 02 	lds	r25, 0x0284
     7a2:	68 0f       	add	r22, r24
     7a4:	79 1f       	adc	r23, r25
     7a6:	62 1b       	sub	r22, r18
     7a8:	73 0b       	sbc	r23, r19
     7aa:	c4 01       	movw	r24, r8
     7ac:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				break;
     7b0:	be cf       	rjmp	.-132    	; 0x72e <scan_pots_and_update_control_voltages+0x6c>
			
			case 9: //exception for TUNE - apply to both VCO1 and VCO2

				tune_offset = 512 - pot_group_0[i];
     7b2:	b5 01       	movw	r22, r10
     7b4:	62 1b       	sub	r22, r18
     7b6:	73 0b       	sbc	r23, r19
     7b8:	70 93 84 02 	sts	0x0284, r23
     7bc:	60 93 83 02 	sts	0x0283, r22
				set_control_voltage(&tune_cv, vco1_init_cv + tune_offset);
     7c0:	80 91 f8 02 	lds	r24, 0x02F8
     7c4:	90 91 f9 02 	lds	r25, 0x02F9
     7c8:	68 0f       	add	r22, r24
     7ca:	79 1f       	adc	r23, r25
     7cc:	c3 01       	movw	r24, r6
     7ce:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				break;
     7d2:	ad cf       	rjmp	.-166    	; 0x72e <scan_pots_and_update_control_voltages+0x6c>
				//value_to_display = pot_group_0[11];
				break;
				
			case 4: //LFO pitch modulation depth control - reduce by 1/4
				
				set_control_voltage(&pitch_lfo_cv, pot_group_0[i] << 3);	//1/4 scale allows for easier vibrato settings
     7d4:	b9 01       	movw	r22, r18
     7d6:	66 0f       	add	r22, r22
     7d8:	77 1f       	adc	r23, r23
     7da:	66 0f       	add	r22, r22
     7dc:	77 1f       	adc	r23, r23
     7de:	66 0f       	add	r22, r22
     7e0:	77 1f       	adc	r23, r23
     7e2:	c2 01       	movw	r24, r4
     7e4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				break;
     7e8:	a2 cf       	rjmp	.-188    	; 0x72e <scan_pots_and_update_control_voltages+0x6c>
			
			default: //set control voltage full-scale
				set_control_voltage(pot_decoder_0[i], pot_group_0[i] << 4);
     7ea:	b9 01       	movw	r22, r18
     7ec:	62 95       	swap	r22
     7ee:	72 95       	swap	r23
     7f0:	70 7f       	andi	r23, 0xF0	; 240
     7f2:	76 27       	eor	r23, r22
     7f4:	60 7f       	andi	r22, 0xF0	; 240
     7f6:	76 27       	eor	r23, r22
     7f8:	f6 01       	movw	r30, r12
     7fa:	80 81       	ld	r24, Z
     7fc:	91 81       	ldd	r25, Z+1	; 0x01
     7fe:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	}; 
	
void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     802:	f0 e1       	ldi	r31, 0x10	; 16
     804:	ef 16       	cp	r14, r31
     806:	f1 04       	cpc	r15, r1
     808:	0c f4       	brge	.+2      	; 0x80c <scan_pots_and_update_control_voltages+0x14a>
     80a:	91 cf       	rjmp	.-222    	; 0x72e <scan_pots_and_update_control_voltages+0x6c>
			
		}
		
	}
	
	uint8_t note = get_current_note(); //get current note from assigner
     80c:	0e 94 90 00 	call	0x120	; 0x120 <get_current_note>
     810:	d8 2e       	mov	r13, r24
	if (note < 8) note = 8; //init_cv gives VCO range from MIDI note 8 to MIDI note 127+. If you don't set notes <8 to 8 then you get array out of bounds problems. Should find a better way to handle this.
     812:	87 e0       	ldi	r24, 0x07	; 7
     814:	8d 15       	cp	r24, r13
     816:	18 f0       	brcs	.+6      	; 0x81e <scan_pots_and_update_control_voltages+0x15c>
     818:	dd 24       	eor	r13, r13
     81a:	68 94       	set
     81c:	d3 f8       	bld	r13, 3
	value_to_display = note;	
     81e:	8d 2d       	mov	r24, r13
     820:	90 e0       	ldi	r25, 0x00	; 0
     822:	90 93 a3 01 	sts	0x01A3, r25
     826:	80 93 a2 01 	sts	0x01A2, r24
     82a:	04 e4       	ldi	r16, 0x44	; 68
     82c:	12 e0       	ldi	r17, 0x02	; 2
     82e:	0f 2e       	mov	r0, r31
     830:	f4 e6       	ldi	r31, 0x64	; 100
     832:	ef 2e       	mov	r14, r31
     834:	f1 e0       	ldi	r31, 0x01	; 1
     836:	ff 2e       	mov	r15, r31
     838:	f0 2d       	mov	r31, r0
     83a:	c1 e0       	ldi	r28, 0x01	; 1
     83c:	d0 e0       	ldi	r29, 0x00	; 0
		pot_group_1[i] = pot_group_1[i] + (adc_change >> 2);
		
		switch(i) 
		{
			case 2: //exception to handle filter key tracking: use key_track pot setting to determine how much pitch cv contributes to filter cutoff
				interpolated_pitch_cv = interpolate_pitch_cv(note-8, filter_pitch_table); //subtract 8 from note because filter pitch is calibrated so that 0V is E, 20.6 Hz
     83e:	0f 2e       	mov	r0, r31
     840:	f8 ef       	ldi	r31, 0xF8	; 248
     842:	cf 2e       	mov	r12, r31
     844:	f0 2d       	mov	r31, r0
     846:	cd 0c       	add	r12, r13
     848:	0f 2e       	mov	r0, r31
     84a:	f2 e9       	ldi	r31, 0x92	; 146
     84c:	8f 2e       	mov	r8, r31
     84e:	f2 e0       	ldi	r31, 0x02	; 2
     850:	9f 2e       	mov	r9, r31
     852:	f0 2d       	mov	r31, r0
				uint16_t key_track_byte = (pot_group_1[3]); //
     854:	0f 2e       	mov	r0, r31
     856:	fa e4       	ldi	r31, 0x4A	; 74
     858:	af 2e       	mov	r10, r31
     85a:	f2 e0       	ldi	r31, 0x02	; 2
     85c:	bf 2e       	mov	r11, r31
     85e:	f0 2d       	mov	r31, r0
				//if (key_track_byte > 1020) key_track_byte = 1024;			 
				uint16_t divided_pitch_cv = ((uint32_t)key_track_byte*interpolated_pitch_cv) >> 10; //note that produce of key_track_byte and interpolated_pitch_cv needs to be cast as uint32t - otherwise product is evaluated incorrectly

				//value_to_display = divided_pitch_cv;
							
				uint16_t filter_cutoff_cv = divided_pitch_cv + (pot_group_1[i] << 4); //filter cutoff CV is the sum of filter cutoff pot and key track amount.
     860:	0f 2e       	mov	r0, r31
     862:	fe ef       	ldi	r31, 0xFE	; 254
     864:	6f 2e       	mov	r6, r31
     866:	ff ef       	ldi	r31, 0xFF	; 255
     868:	7f 2e       	mov	r7, r31
     86a:	f0 2d       	mov	r31, r0
     86c:	6a 0c       	add	r6, r10
     86e:	7b 1c       	adc	r7, r11
				if (filter_cutoff_cv > MAX) filter_cutoff_cv = MAX; //make sure there is no overflow/wrap by capping max
				set_control_voltage(&cutoff_cv, filter_cutoff_cv);
     870:	0f 2e       	mov	r0, r31
     872:	f8 e2       	ldi	r31, 0x28	; 40
     874:	4f 2e       	mov	r4, r31
     876:	f1 e0       	ldi	r31, 0x01	; 1
     878:	5f 2e       	mov	r5, r31
     87a:	f0 2d       	mov	r31, r0
     87c:	0f 2e       	mov	r0, r31
     87e:	ff ef       	ldi	r31, 0xFF	; 255
     880:	2f 2e       	mov	r2, r31
     882:	ff e3       	ldi	r31, 0x3F	; 63
     884:	3f 2e       	mov	r3, r31
     886:	f0 2d       	mov	r31, r0
     888:	05 c0       	rjmp	.+10     	; 0x894 <scan_pots_and_update_control_voltages+0x1d2>
		
	}
	
	uint8_t note = get_current_note(); //get current note from assigner
	if (note < 8) note = 8; //init_cv gives VCO range from MIDI note 8 to MIDI note 127+. If you don't set notes <8 to 8 then you get array out of bounds problems. Should find a better way to handle this.
	value_to_display = note;	
     88a:	21 96       	adiw	r28, 0x01	; 1
     88c:	e2 e0       	ldi	r30, 0x02	; 2
     88e:	f0 e0       	ldi	r31, 0x00	; 0
     890:	ee 0e       	add	r14, r30
     892:	ff 1e       	adc	r15, r31
	
	//now read second set of pots from U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
	{
		
		adc_value = read_pot(POTMUX_EN1, i+1);
     894:	87 e0       	ldi	r24, 0x07	; 7
     896:	6c 2f       	mov	r22, r28
     898:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     89c:	90 93 86 02 	sts	0x0286, r25
     8a0:	80 93 85 02 	sts	0x0285, r24
		int adc_change = adc_value - pot_group_1[i];
     8a4:	f8 01       	movw	r30, r16
     8a6:	20 81       	ld	r18, Z
     8a8:	31 81       	ldd	r19, Z+1	; 0x01
     8aa:	82 1b       	sub	r24, r18
     8ac:	93 0b       	sbc	r25, r19
		pot_group_1[i] = pot_group_1[i] + (adc_change >> 2);
     8ae:	95 95       	asr	r25
     8b0:	87 95       	ror	r24
     8b2:	95 95       	asr	r25
     8b4:	87 95       	ror	r24
     8b6:	82 0f       	add	r24, r18
     8b8:	93 1f       	adc	r25, r19
     8ba:	81 93       	st	Z+, r24
     8bc:	91 93       	st	Z+, r25
     8be:	8f 01       	movw	r16, r30
		
		switch(i) 
     8c0:	c3 30       	cpi	r28, 0x03	; 3
     8c2:	d1 05       	cpc	r29, r1
     8c4:	69 f5       	brne	.+90     	; 0x920 <scan_pots_and_update_control_voltages+0x25e>
		{
			case 2: //exception to handle filter key tracking: use key_track pot setting to determine how much pitch cv contributes to filter cutoff
				interpolated_pitch_cv = interpolate_pitch_cv(note-8, filter_pitch_table); //subtract 8 from note because filter pitch is calibrated so that 0V is E, 20.6 Hz
     8c6:	8c 2d       	mov	r24, r12
     8c8:	b4 01       	movw	r22, r8
     8ca:	0e 94 ab 0c 	call	0x1956	; 0x1956 <interpolate_pitch_cv>
				uint16_t key_track_byte = (pot_group_1[3]); //
				//if (key_track_byte > 1020) key_track_byte = 1024;			 
				uint16_t divided_pitch_cv = ((uint32_t)key_track_byte*interpolated_pitch_cv) >> 10; //note that produce of key_track_byte and interpolated_pitch_cv needs to be cast as uint32t - otherwise product is evaluated incorrectly
     8ce:	bc 01       	movw	r22, r24
     8d0:	80 e0       	ldi	r24, 0x00	; 0
     8d2:	90 e0       	ldi	r25, 0x00	; 0
     8d4:	f5 01       	movw	r30, r10
     8d6:	20 81       	ld	r18, Z
     8d8:	31 81       	ldd	r19, Z+1	; 0x01
     8da:	40 e0       	ldi	r20, 0x00	; 0
     8dc:	50 e0       	ldi	r21, 0x00	; 0
     8de:	0e 94 35 14 	call	0x286a	; 0x286a <__mulsi3>
     8e2:	dc 01       	movw	r26, r24
     8e4:	cb 01       	movw	r24, r22
     8e6:	07 2e       	mov	r0, r23
     8e8:	7a e0       	ldi	r23, 0x0A	; 10
     8ea:	b6 95       	lsr	r27
     8ec:	a7 95       	ror	r26
     8ee:	97 95       	ror	r25
     8f0:	87 95       	ror	r24
     8f2:	7a 95       	dec	r23
     8f4:	d1 f7       	brne	.-12     	; 0x8ea <scan_pots_and_update_control_voltages+0x228>
     8f6:	70 2d       	mov	r23, r0

				//value_to_display = divided_pitch_cv;
							
				uint16_t filter_cutoff_cv = divided_pitch_cv + (pot_group_1[i] << 4); //filter cutoff CV is the sum of filter cutoff pot and key track amount.
     8f8:	f3 01       	movw	r30, r6
     8fa:	60 81       	ld	r22, Z
     8fc:	71 81       	ldd	r23, Z+1	; 0x01
     8fe:	62 95       	swap	r22
     900:	72 95       	swap	r23
     902:	70 7f       	andi	r23, 0xF0	; 240
     904:	76 27       	eor	r23, r22
     906:	60 7f       	andi	r22, 0xF0	; 240
     908:	76 27       	eor	r23, r22
     90a:	68 0f       	add	r22, r24
     90c:	79 1f       	adc	r23, r25
				if (filter_cutoff_cv > MAX) filter_cutoff_cv = MAX; //make sure there is no overflow/wrap by capping max
				set_control_voltage(&cutoff_cv, filter_cutoff_cv);
     90e:	f0 e4       	ldi	r31, 0x40	; 64
     910:	60 30       	cpi	r22, 0x00	; 0
     912:	7f 07       	cpc	r23, r31
     914:	08 f0       	brcs	.+2      	; 0x918 <scan_pots_and_update_control_voltages+0x256>
     916:	b1 01       	movw	r22, r2
     918:	c2 01       	movw	r24, r4
     91a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
     91e:	b5 cf       	rjmp	.-150    	; 0x88a <scan_pots_and_update_control_voltages+0x1c8>
				//value_to_display = filter_cutoff_cv;
				break;
			
			default:
				set_control_voltage(pot_decoder_1[i], pot_group_1[i] <<4);
     920:	bc 01       	movw	r22, r24
     922:	62 95       	swap	r22
     924:	72 95       	swap	r23
     926:	70 7f       	andi	r23, 0xF0	; 240
     928:	76 27       	eor	r23, r22
     92a:	60 7f       	andi	r22, 0xF0	; 240
     92c:	76 27       	eor	r23, r22
     92e:	f7 01       	movw	r30, r14
     930:	80 81       	ld	r24, Z
     932:	91 81       	ldd	r25, Z+1	; 0x01
     934:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	value_to_display = note;	
	
	uint16_t interpolated_pitch_cv = 0; //holder for interpolated pitch values
	
	//now read second set of pots from U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
     938:	cf 30       	cpi	r28, 0x0F	; 15
     93a:	d1 05       	cpc	r29, r1
     93c:	0c f4       	brge	.+2      	; 0x940 <scan_pots_and_update_control_voltages+0x27e>
     93e:	a5 cf       	rjmp	.-182    	; 0x88a <scan_pots_and_update_control_voltages+0x1c8>
	
	//set VCO1 and VCO2 pitch control voltages. Remember, set_control_voltage() is expecting a pointer to a control_voltage struct
	//that contains the control_voltage multiplexer channel and the multiplexer address
	

	uint8_t vco1_note = transpose_note(note, VCO1); //transpose 
     940:	8d 2d       	mov	r24, r13
     942:	6f e0       	ldi	r22, 0x0F	; 15
     944:	0e 94 52 05 	call	0xaa4	; 0xaa4 <transpose_note>

	interpolated_pitch_cv = interpolate_pitch_cv(vco1_note, vco1_pitch_table);
     948:	64 ed       	ldi	r22, 0xD4	; 212
     94a:	72 e0       	ldi	r23, 0x02	; 2
     94c:	0e 94 ab 0c 	call	0x1956	; 0x1956 <interpolate_pitch_cv>
     950:	bc 01       	movw	r22, r24
	
	//value_to_display = interpolated_pitch_cv;
	
	set_control_voltage(&vco1_pitch_cv, interpolated_pitch_cv);
     952:	8c e4       	ldi	r24, 0x4C	; 76
     954:	91 e0       	ldi	r25, 0x01	; 1
     956:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	
	uint8_t vco2_note = transpose_note(note, VCO2);
     95a:	8d 2d       	mov	r24, r13
     95c:	60 ef       	ldi	r22, 0xF0	; 240
     95e:	0e 94 52 05 	call	0xaa4	; 0xaa4 <transpose_note>
	
	interpolated_pitch_cv = interpolate_pitch_cv(vco2_note, vco2_pitch_table);
     962:	62 eb       	ldi	r22, 0xB2	; 178
     964:	72 e0       	ldi	r23, 0x02	; 2
     966:	0e 94 ab 0c 	call	0x1956	; 0x1956 <interpolate_pitch_cv>
     96a:	bc 01       	movw	r22, r24
	
	set_control_voltage(&vco2_pitch_cv, interpolated_pitch_cv); 
     96c:	8a e4       	ldi	r24, 0x4A	; 74
     96e:	91 e0       	ldi	r25, 0x01	; 1
     970:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     974:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);	
     976:	a1 9a       	sbi	0x14, 1	; 20
	
	
     978:	df 91       	pop	r29
     97a:	cf 91       	pop	r28
     97c:	1f 91       	pop	r17
     97e:	0f 91       	pop	r16
     980:	ff 90       	pop	r15
     982:	ef 90       	pop	r14
     984:	df 90       	pop	r13
     986:	cf 90       	pop	r12
     988:	bf 90       	pop	r11
     98a:	af 90       	pop	r10
     98c:	9f 90       	pop	r9
     98e:	8f 90       	pop	r8
     990:	7f 90       	pop	r7
     992:	6f 90       	pop	r6
     994:	5f 90       	pop	r5
     996:	4f 90       	pop	r4
     998:	3f 90       	pop	r3
     99a:	2f 90       	pop	r2
     99c:	08 95       	ret

0000099e <setup_spi>:
void setup_spi(void) {
	
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
		//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
		//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
		DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
     99e:	84 b1       	in	r24, 0x04	; 4
     9a0:	87 62       	ori	r24, 0x27	; 39
     9a2:	84 b9       	out	0x04, r24	; 4
		
		//SET SPI_EN and LED_LATCH and VCO_SW_LATCH and EG2_POL pins as outputs
		DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH) | (1<<EG2_POL));
     9a4:	ec ed       	ldi	r30, 0xDC	; 220
     9a6:	f0 e0       	ldi	r31, 0x00	; 0
     9a8:	80 81       	ld	r24, Z
     9aa:	8c 65       	ori	r24, 0x5C	; 92
     9ac:	80 83       	st	Z, r24
		
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
		SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
     9ae:	85 b1       	in	r24, 0x05	; 5
     9b0:	89 7d       	andi	r24, 0xD9	; 217
     9b2:	85 b9       	out	0x05, r24	; 5
		
		//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
		SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
     9b4:	ed ed       	ldi	r30, 0xDD	; 221
     9b6:	f0 e0       	ldi	r31, 0x00	; 0
     9b8:	80 81       	ld	r24, Z
     9ba:	83 7f       	andi	r24, 0xF3	; 243
     9bc:	80 83       	st	Z, r24
		
		//SET UP SPI
		SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
     9be:	80 e5       	ldi	r24, 0x50	; 80
     9c0:	8c bd       	out	0x2c, r24	; 44
		
		//Pull LED_LATCH LOW
		SPI_LATCH_PORT &= ~LED_LATCH;
     9c2:	80 81       	ld	r24, Z
     9c4:	87 7f       	andi	r24, 0xF7	; 247
     9c6:	80 83       	st	Z, r24
		
		
		//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
		SPI_LATCH_PORT &= ~LED_LATCH;
     9c8:	80 81       	ld	r24, Z
     9ca:	87 7f       	andi	r24, 0xF7	; 247
     9cc:	80 83       	st	Z, r24
		SPI_LATCH_PORT |= LED_LATCH;
     9ce:	80 81       	ld	r24, Z
     9d0:	88 60       	ori	r24, 0x08	; 8
     9d2:	80 83       	st	Z, r24
		
		//set EG2 POL
		EG2_POL_PORT &= ~(1 << EG2_POL); //0 for normal, 1 for inverted
     9d4:	80 81       	ld	r24, Z
     9d6:	8f 7e       	andi	r24, 0xEF	; 239
     9d8:	80 83       	st	Z, r24
	
}
     9da:	08 95       	ret

000009dc <spi_shift_byte>:

uint8_t spi_shift_byte(uint8_t byte) { //shifts out byte for LED data and simultaneously reads switch data
	
	SPDR = byte;
     9dc:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     9de:	0d b4       	in	r0, 0x2d	; 45
     9e0:	07 fe       	sbrs	r0, 7
     9e2:	fd cf       	rjmp	.-6      	; 0x9de <spi_shift_byte+0x2>
	return SPDR;
     9e4:	8e b5       	in	r24, 0x2e	; 46
	
}
     9e6:	08 95       	ret

000009e8 <update_spi>:

void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
     9e8:	2d 9a       	sbi	0x05, 5	; 5
			
			//SHIFT 5th BYTE				
			//Read SPDR for switch data shifted in from 74XX165 U14 and write LED data to LED latch 5
			spi_sw_byte0_current_state = spi_shift_byte(patch.byte_5);
     9ea:	80 91 8f 02 	lds	r24, 0x028F
     9ee:	0e 94 ee 04 	call	0x9dc	; 0x9dc <spi_shift_byte>
			
			spi_sw_byte0_current_state ^= spi_sw_byte0_previous_state;
     9f2:	90 91 88 02 	lds	r25, 0x0288
     9f6:	89 27       	eor	r24, r25
			spi_sw_byte0_previous_state ^= spi_sw_byte0_current_state;
     9f8:	98 27       	eor	r25, r24
     9fa:	90 93 88 02 	sts	0x0288, r25
			spi_sw_byte0_current_state &= spi_sw_byte0_previous_state;
     9fe:	98 23       	and	r25, r24
     a00:	90 93 87 02 	sts	0x0287, r25
			
			//toggle switch state		
			switch_states.byte0 ^= spi_sw_byte0_current_state; //Omar's solution.
     a04:	80 91 01 03 	lds	r24, 0x0301
     a08:	98 27       	eor	r25, r24
     a0a:	90 93 01 03 	sts	0x0301, r25
			//Now read SPDR for switch data shifted in from 74XX165 (U9)
			//uint8_t spi_data = (1<<VCO2_32F | 1<<VCO1_32F); //turn on 32' octave LEDs as default 
			
			uint8_t spi_data = patch.byte_4;
					
			spi_sw_byte1_current_state = spi_shift_byte(spi_data);
     a0e:	80 91 8e 02 	lds	r24, 0x028E
     a12:	0e 94 ee 04 	call	0x9dc	; 0x9dc <spi_shift_byte>
	
			spi_sw_byte1_current_state ^= spi_sw_byte1_previous_state;
     a16:	90 91 8a 02 	lds	r25, 0x028A
     a1a:	89 27       	eor	r24, r25
			spi_sw_byte1_previous_state ^= spi_sw_byte1_current_state;
     a1c:	98 27       	eor	r25, r24
     a1e:	90 93 8a 02 	sts	0x028A, r25
			spi_sw_byte1_current_state &= spi_sw_byte1_previous_state;
     a22:	98 23       	and	r25, r24
     a24:	90 93 89 02 	sts	0x0289, r25
			
			//toggle switch state
			switch_states.byte1 ^= spi_sw_byte1_current_state; //Omar's solution.			
     a28:	80 91 02 03 	lds	r24, 0x0302
     a2c:	98 27       	eor	r25, r24
     a2e:	90 93 02 03 	sts	0x0302, r25
							
			//SHIFT 3th BYTE
			spi_shift_byte(patch.byte_3);
     a32:	80 91 8d 02 	lds	r24, 0x028D
     a36:	0e 94 ee 04 	call	0x9dc	; 0x9dc <spi_shift_byte>

			//SHIFT 2th BYTE
			spi_shift_byte(patch.byte_2);
     a3a:	80 91 8c 02 	lds	r24, 0x028C
     a3e:	0e 94 ee 04 	call	0x9dc	; 0x9dc <spi_shift_byte>
			
			//SHIFT 1st BYTE	//eventually need to parse this elsewhere		
			spi_data =	((switch_states.byte1 >> ARP_MODE_SW) & 1) << ARP_MODE | 
						((switch_states.byte2 >> PROG_WRITE_SW) & 1) << PROG_WRITE | 
     a42:	90 91 03 03 	lds	r25, 0x0303
     a46:	29 2f       	mov	r18, r25
     a48:	22 95       	swap	r18
     a4a:	2f 70       	andi	r18, 0x0F	; 15
     a4c:	27 95       	ror	r18
     a4e:	22 27       	eor	r18, r18
     a50:	27 95       	ror	r18

			//SHIFT 2th BYTE
			spi_shift_byte(patch.byte_2);
			
			//SHIFT 1st BYTE	//eventually need to parse this elsewhere		
			spi_data =	((switch_states.byte1 >> ARP_MODE_SW) & 1) << ARP_MODE | 
     a52:	89 2f       	mov	r24, r25
     a54:	86 95       	lsr	r24
     a56:	86 95       	lsr	r24
     a58:	86 95       	lsr	r24
     a5a:	81 70       	andi	r24, 0x01	; 1
     a5c:	82 2b       	or	r24, r18
     a5e:	40 91 02 03 	lds	r20, 0x0302
     a62:	42 95       	swap	r20
     a64:	46 95       	lsr	r20
     a66:	47 70       	andi	r20, 0x07	; 7
     a68:	50 e0       	ldi	r21, 0x00	; 0
     a6a:	41 70       	andi	r20, 0x01	; 1
     a6c:	50 70       	andi	r21, 0x00	; 0
     a6e:	9a 01       	movw	r18, r20
     a70:	22 0f       	add	r18, r18
     a72:	33 1f       	adc	r19, r19
     a74:	22 0f       	add	r18, r18
     a76:	33 1f       	adc	r19, r19
     a78:	28 2b       	or	r18, r24
						((switch_states.byte2 >> PROG_WRITE_SW) & 1) << PROG_WRITE | 
						((switch_states.byte2 >> EG2_INV_SW) &1 ) << EG2_INV |
						((switch_states.byte2 >> PROG_MANUAL_SW &1) << PROG_MANUAL); 			
     a7a:	99 1f       	adc	r25, r25
     a7c:	99 27       	eor	r25, r25
     a7e:	99 1f       	adc	r25, r25
     a80:	89 2f       	mov	r24, r25
     a82:	82 95       	swap	r24
     a84:	88 0f       	add	r24, r24
     a86:	88 0f       	add	r24, r24
     a88:	80 7c       	andi	r24, 0xC0	; 192
			//Wait for SPI shift to complete
			spi_shift_byte(spi_data);
     a8a:	82 2b       	or	r24, r18
     a8c:	0e 94 ee 04 	call	0x9dc	; 0x9dc <spi_shift_byte>
			
			//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
			
			SPI_LATCH_PORT &= ~LED_LATCH;
     a90:	ed ed       	ldi	r30, 0xDD	; 221
     a92:	f0 e0       	ldi	r31, 0x00	; 0
     a94:	80 81       	ld	r24, Z
     a96:	87 7f       	andi	r24, 0xF7	; 247
     a98:	80 83       	st	Z, r24
			SPI_LATCH_PORT |= LED_LATCH;
     a9a:	80 81       	ld	r24, Z
     a9c:	88 60       	ori	r24, 0x08	; 8
     a9e:	80 83       	st	Z, r24
			
			//clear SPI_SW_LATCH
			SPI_PORT &= ~SPI_SW_LATCH;
     aa0:	2d 98       	cbi	0x05, 5	; 5
			
			

	
     aa2:	08 95       	ret

00000aa4 <transpose_note>:

uint8_t transpose_note (uint8_t note, uint8_t vco) {
	
	uint8_t n = 0;
	
	n = octave_index.vco1;
     aa4:	90 91 90 02 	lds	r25, 0x0290
     aa8:	97 70       	andi	r25, 0x07	; 7
	if (vco == VCO2) n = octave_index.vco2;
     aaa:	60 3f       	cpi	r22, 0xF0	; 240
     aac:	31 f4       	brne	.+12     	; 0xaba <transpose_note+0x16>
     aae:	90 91 90 02 	lds	r25, 0x0290
     ab2:	96 95       	lsr	r25
     ab4:	96 95       	lsr	r25
     ab6:	96 95       	lsr	r25
     ab8:	97 70       	andi	r25, 0x07	; 7

	note = (n*12) + note; //calculate MIDI note after octave addition
     aba:	29 2f       	mov	r18, r25
     abc:	22 0f       	add	r18, r18
     abe:	92 0f       	add	r25, r18
     ac0:	99 0f       	add	r25, r25
     ac2:	99 0f       	add	r25, r25
     ac4:	89 0f       	add	r24, r25
			
		note = 136;
			
	}
		
	return note;	
     ac6:	89 38       	cpi	r24, 0x89	; 137
     ac8:	08 f0       	brcs	.+2      	; 0xacc <transpose_note+0x28>
     aca:	88 e8       	ldi	r24, 0x88	; 136
	
}
     acc:	08 95       	ret

00000ace <update_octave_range>:

void update_octave_range(void) {
	
	if ((switch_states.byte0 >> VCO1_OCTAVE_UP_SW) & 1) {
     ace:	80 91 01 03 	lds	r24, 0x0301
     ad2:	98 2f       	mov	r25, r24
     ad4:	96 95       	lsr	r25
     ad6:	96 95       	lsr	r25
     ad8:	96 95       	lsr	r25
     ada:	90 ff       	sbrs	r25, 0
     adc:	14 c0       	rjmp	.+40     	; 0xb06 <update_octave_range+0x38>
		
		if (++octave_index.vco1 == 5) octave_index.vco1 = 4;
     ade:	20 91 90 02 	lds	r18, 0x0290
     ae2:	92 2f       	mov	r25, r18
     ae4:	9f 5f       	subi	r25, 0xFF	; 255
     ae6:	97 70       	andi	r25, 0x07	; 7
     ae8:	28 7f       	andi	r18, 0xF8	; 248
     aea:	29 2b       	or	r18, r25
     aec:	20 93 90 02 	sts	0x0290, r18
     af0:	95 30       	cpi	r25, 0x05	; 5
     af2:	29 f4       	brne	.+10     	; 0xafe <update_octave_range+0x30>
     af4:	92 2f       	mov	r25, r18
     af6:	98 7f       	andi	r25, 0xF8	; 248
     af8:	94 60       	ori	r25, 0x04	; 4
     afa:	90 93 90 02 	sts	0x0290, r25
		switch_states.byte0 ^= (1<<VCO1_OCTAVE_UP_SW); //toggle switch state bit
     afe:	98 e0       	ldi	r25, 0x08	; 8
     b00:	89 27       	eor	r24, r25
     b02:	80 93 01 03 	sts	0x0301, r24
		
	}
	
	if ((switch_states.byte1 >> VCO1_OCTAVE_DOWN_SW) & 1) { //this didn't work initially because VCO1_OCTAVE_DOWN_SW pull down resistor wasn't installed on PCB!!!
     b06:	80 91 02 03 	lds	r24, 0x0302
     b0a:	98 2f       	mov	r25, r24
     b0c:	96 95       	lsr	r25
     b0e:	96 95       	lsr	r25
     b10:	96 95       	lsr	r25
     b12:	90 ff       	sbrs	r25, 0
     b14:	11 c0       	rjmp	.+34     	; 0xb38 <update_octave_range+0x6a>
	
		if (octave_index.vco1 == 0) {} else {octave_index.vco1--;}
     b16:	90 91 90 02 	lds	r25, 0x0290
     b1a:	97 70       	andi	r25, 0x07	; 7
     b1c:	49 f0       	breq	.+18     	; 0xb30 <update_octave_range+0x62>
     b1e:	90 91 90 02 	lds	r25, 0x0290
     b22:	29 2f       	mov	r18, r25
     b24:	29 5f       	subi	r18, 0xF9	; 249
     b26:	27 70       	andi	r18, 0x07	; 7
     b28:	98 7f       	andi	r25, 0xF8	; 248
     b2a:	92 2b       	or	r25, r18
     b2c:	90 93 90 02 	sts	0x0290, r25
		switch_states.byte1 ^= (1<<VCO1_OCTAVE_DOWN_SW);
     b30:	98 e0       	ldi	r25, 0x08	; 8
     b32:	89 27       	eor	r24, r25
     b34:	80 93 02 03 	sts	0x0302, r24

	}
	
	patch.byte_4 = 0; //clear the whole damn byte as all bits are set below
	patch.byte_4 |= (1<<vco1_octave[octave_index.vco1]); //set octave	
     b38:	80 91 90 02 	lds	r24, 0x0290
     b3c:	87 70       	andi	r24, 0x07	; 7
     b3e:	ee ea       	ldi	r30, 0xAE	; 174
     b40:	f1 e0       	ldi	r31, 0x01	; 1
     b42:	e8 0f       	add	r30, r24
     b44:	f1 1d       	adc	r31, r1
     b46:	81 e0       	ldi	r24, 0x01	; 1
     b48:	90 e0       	ldi	r25, 0x00	; 0
     b4a:	00 80       	ld	r0, Z
     b4c:	02 c0       	rjmp	.+4      	; 0xb52 <update_octave_range+0x84>
     b4e:	88 0f       	add	r24, r24
     b50:	99 1f       	adc	r25, r25
     b52:	0a 94       	dec	r0
     b54:	e2 f7       	brpl	.-8      	; 0xb4e <update_octave_range+0x80>
     b56:	58 2f       	mov	r21, r24
     b58:	80 93 8e 02 	sts	0x028E, r24
	
	if ((switch_states.byte1 >> VCO2_OCTAVE_UP_SW) & 1) {
     b5c:	90 91 02 03 	lds	r25, 0x0302
     b60:	29 2f       	mov	r18, r25
     b62:	26 95       	lsr	r18
     b64:	26 95       	lsr	r18
     b66:	20 ff       	sbrs	r18, 0
     b68:	1a c0       	rjmp	.+52     	; 0xb9e <update_octave_range+0xd0>
		
		if (++octave_index.vco2 == 5) octave_index.vco2 = 4;
     b6a:	80 91 90 02 	lds	r24, 0x0290
     b6e:	28 2f       	mov	r18, r24
     b70:	26 95       	lsr	r18
     b72:	26 95       	lsr	r18
     b74:	26 95       	lsr	r18
     b76:	2f 5f       	subi	r18, 0xFF	; 255
     b78:	27 70       	andi	r18, 0x07	; 7
     b7a:	32 2f       	mov	r19, r18
     b7c:	33 0f       	add	r19, r19
     b7e:	33 0f       	add	r19, r19
     b80:	33 0f       	add	r19, r19
     b82:	87 7c       	andi	r24, 0xC7	; 199
     b84:	83 2b       	or	r24, r19
     b86:	80 93 90 02 	sts	0x0290, r24
     b8a:	25 30       	cpi	r18, 0x05	; 5
     b8c:	21 f4       	brne	.+8      	; 0xb96 <update_octave_range+0xc8>
     b8e:	87 7c       	andi	r24, 0xC7	; 199
     b90:	80 62       	ori	r24, 0x20	; 32
     b92:	80 93 90 02 	sts	0x0290, r24
		switch_states.byte1 ^= (1<<VCO2_OCTAVE_UP_SW); //toggle switch state bit		
     b96:	84 e0       	ldi	r24, 0x04	; 4
     b98:	98 27       	eor	r25, r24
     b9a:	90 93 02 03 	sts	0x0302, r25
	}	
	
	if ((switch_states.byte1 >> VCO2_OCTAVE_DOWN_SW) & 1) {
     b9e:	90 91 02 03 	lds	r25, 0x0302
     ba2:	29 2f       	mov	r18, r25
     ba4:	26 95       	lsr	r18
     ba6:	20 ff       	sbrs	r18, 0
     ba8:	17 c0       	rjmp	.+46     	; 0xbd8 <update_octave_range+0x10a>
		
		if (octave_index.vco2 == 0) {} else {octave_index.vco2--;}
     baa:	80 91 90 02 	lds	r24, 0x0290
     bae:	88 73       	andi	r24, 0x38	; 56
     bb0:	79 f0       	breq	.+30     	; 0xbd0 <update_octave_range+0x102>
     bb2:	80 91 90 02 	lds	r24, 0x0290
     bb6:	28 2f       	mov	r18, r24
     bb8:	26 95       	lsr	r18
     bba:	26 95       	lsr	r18
     bbc:	26 95       	lsr	r18
     bbe:	29 5f       	subi	r18, 0xF9	; 249
     bc0:	27 70       	andi	r18, 0x07	; 7
     bc2:	22 0f       	add	r18, r18
     bc4:	22 0f       	add	r18, r18
     bc6:	22 0f       	add	r18, r18
     bc8:	87 7c       	andi	r24, 0xC7	; 199
     bca:	82 2b       	or	r24, r18
     bcc:	80 93 90 02 	sts	0x0290, r24
		switch_states.byte1 ^= (1<<VCO2_OCTAVE_DOWN_SW);
     bd0:	82 e0       	ldi	r24, 0x02	; 2
     bd2:	98 27       	eor	r25, r24
     bd4:	90 93 02 03 	sts	0x0302, r25
		
	}
			
	patch.byte_3 &= 0b11111100; //clear bottom 2 bits for patch byte_3, which are for VCO2 2' and 4'
     bd8:	40 91 8d 02 	lds	r20, 0x028D
     bdc:	4c 7f       	andi	r20, 0xFC	; 252
     bde:	40 93 8d 02 	sts	0x028D, r20
	
	if (octave_index.vco2 > 2) { //VCO2 2' and 4' LEDs are on LED latch 3
     be2:	90 91 90 02 	lds	r25, 0x0290
     be6:	96 95       	lsr	r25
     be8:	96 95       	lsr	r25
     bea:	96 95       	lsr	r25
     bec:	97 70       	andi	r25, 0x07	; 7
     bee:	89 2f       	mov	r24, r25
     bf0:	90 e0       	ldi	r25, 0x00	; 0
     bf2:	83 30       	cpi	r24, 0x03	; 3
     bf4:	91 05       	cpc	r25, r1
     bf6:	84 f0       	brlt	.+32     	; 0xc18 <update_octave_range+0x14a>

						
		patch.byte_3 |= (1<<vco2_octave[octave_index.vco2]);	
     bf8:	fc 01       	movw	r30, r24
     bfa:	e7 55       	subi	r30, 0x57	; 87
     bfc:	fe 4f       	sbci	r31, 0xFE	; 254
     bfe:	21 e0       	ldi	r18, 0x01	; 1
     c00:	30 e0       	ldi	r19, 0x00	; 0
     c02:	c9 01       	movw	r24, r18
     c04:	00 80       	ld	r0, Z
     c06:	02 c0       	rjmp	.+4      	; 0xc0c <update_octave_range+0x13e>
     c08:	88 0f       	add	r24, r24
     c0a:	99 1f       	adc	r25, r25
     c0c:	0a 94       	dec	r0
     c0e:	e2 f7       	brpl	.-8      	; 0xc08 <update_octave_range+0x13a>
     c10:	84 2b       	or	r24, r20
     c12:	80 93 8d 02 	sts	0x028D, r24
     c16:	08 95       	ret
				
	} else { //VCO2 8', 16' and 32' are on LED latch 4
		
		patch.byte_4 |= (1<<vco2_octave[octave_index.vco2]); //set octave
     c18:	fc 01       	movw	r30, r24
     c1a:	e7 55       	subi	r30, 0x57	; 87
     c1c:	fe 4f       	sbci	r31, 0xFE	; 254
     c1e:	21 e0       	ldi	r18, 0x01	; 1
     c20:	30 e0       	ldi	r19, 0x00	; 0
     c22:	c9 01       	movw	r24, r18
     c24:	00 80       	ld	r0, Z
     c26:	02 c0       	rjmp	.+4      	; 0xc2c <update_octave_range+0x15e>
     c28:	88 0f       	add	r24, r24
     c2a:	99 1f       	adc	r25, r25
     c2c:	0a 94       	dec	r0
     c2e:	e2 f7       	brpl	.-8      	; 0xc28 <update_octave_range+0x15a>
     c30:	85 2b       	or	r24, r21
     c32:	80 93 8e 02 	sts	0x028E, r24
     c36:	08 95       	ret

00000c38 <refresh_synth>:
	}	
	
}
	
	
void refresh_synth(void) {
     c38:	cf 93       	push	r28
     c3a:	df 93       	push	r29
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     c3c:	90 91 01 03 	lds	r25, 0x0301
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
					((switch_states.byte0 >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
					((switch_states.byte0 >> VCO2_SAW_SW) & 1) << VCO2_SAW |
					((switch_states.byte0 >> VCO2_TRI_SW) & 1) << VCO2_TRI |
					((switch_states.byte0 >> VCO2_PULSE_SW) & 1) << VCO2_PULSE |
					((switch_states.byte2 >> BMOD_SW) & 1) << BMOD;
     c40:	80 91 03 03 	lds	r24, 0x0303
     c44:	86 95       	lsr	r24
     c46:	86 95       	lsr	r24
     c48:	68 2f       	mov	r22, r24
     c4a:	67 95       	ror	r22
     c4c:	66 27       	eor	r22, r22
     c4e:	67 95       	ror	r22
	
	
void refresh_synth(void) {
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     c50:	29 2f       	mov	r18, r25
     c52:	21 70       	andi	r18, 0x01	; 1
     c54:	26 2b       	or	r18, r22
     c56:	69 2f       	mov	r22, r25
     c58:	66 1f       	adc	r22, r22
     c5a:	66 27       	eor	r22, r22
     c5c:	66 1f       	adc	r22, r22
     c5e:	66 0f       	add	r22, r22
     c60:	62 2b       	or	r22, r18
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
     c62:	c9 2f       	mov	r28, r25
     c64:	c6 95       	lsr	r28
     c66:	c6 95       	lsr	r28
     c68:	d0 e0       	ldi	r29, 0x00	; 0
     c6a:	c1 70       	andi	r28, 0x01	; 1
     c6c:	d0 70       	andi	r29, 0x00	; 0
     c6e:	de 01       	movw	r26, r28
     c70:	aa 0f       	add	r26, r26
     c72:	bb 1f       	adc	r27, r27
     c74:	aa 0f       	add	r26, r26
     c76:	bb 1f       	adc	r27, r27
	
	
void refresh_synth(void) {
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     c78:	6a 2b       	or	r22, r26
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
     c7a:	a9 2f       	mov	r26, r25
     c7c:	a6 95       	lsr	r26
     c7e:	b0 e0       	ldi	r27, 0x00	; 0
     c80:	a1 70       	andi	r26, 0x01	; 1
     c82:	b0 70       	andi	r27, 0x00	; 0
     c84:	fd 01       	movw	r30, r26
     c86:	ee 0f       	add	r30, r30
     c88:	ff 1f       	adc	r31, r31
     c8a:	ee 0f       	add	r30, r30
     c8c:	ff 1f       	adc	r31, r31
     c8e:	ee 0f       	add	r30, r30
     c90:	ff 1f       	adc	r31, r31
	
	
void refresh_synth(void) {
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     c92:	a6 2f       	mov	r26, r22
     c94:	ae 2b       	or	r26, r30
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
					((switch_states.byte0 >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
					((switch_states.byte0 >> VCO2_SAW_SW) & 1) << VCO2_SAW |
     c96:	e9 2f       	mov	r30, r25
     c98:	e2 95       	swap	r30
     c9a:	ef 70       	andi	r30, 0x0F	; 15
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	e1 70       	andi	r30, 0x01	; 1
     ca0:	f0 70       	andi	r31, 0x00	; 0
     ca2:	bf 01       	movw	r22, r30
     ca4:	62 95       	swap	r22
     ca6:	72 95       	swap	r23
     ca8:	70 7f       	andi	r23, 0xF0	; 240
     caa:	76 27       	eor	r23, r22
     cac:	60 7f       	andi	r22, 0xF0	; 240
     cae:	76 27       	eor	r23, r22
	
	
void refresh_synth(void) {
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     cb0:	ea 2f       	mov	r30, r26
     cb2:	e6 2b       	or	r30, r22
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
					((switch_states.byte0 >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
					((switch_states.byte0 >> VCO2_SAW_SW) & 1) << VCO2_SAW |
					((switch_states.byte0 >> VCO2_TRI_SW) & 1) << VCO2_TRI |
     cb4:	69 2f       	mov	r22, r25
     cb6:	62 95       	swap	r22
     cb8:	66 95       	lsr	r22
     cba:	67 70       	andi	r22, 0x07	; 7
     cbc:	70 e0       	ldi	r23, 0x00	; 0
     cbe:	61 70       	andi	r22, 0x01	; 1
     cc0:	70 70       	andi	r23, 0x00	; 0
     cc2:	ab 01       	movw	r20, r22
     cc4:	44 0f       	add	r20, r20
     cc6:	55 1f       	adc	r21, r21
     cc8:	42 95       	swap	r20
     cca:	52 95       	swap	r21
     ccc:	50 7f       	andi	r21, 0xF0	; 240
     cce:	54 27       	eor	r21, r20
     cd0:	40 7f       	andi	r20, 0xF0	; 240
     cd2:	54 27       	eor	r21, r20
	
	
void refresh_synth(void) {
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     cd4:	6e 2f       	mov	r22, r30
     cd6:	64 2b       	or	r22, r20
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
					((switch_states.byte0 >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
					((switch_states.byte0 >> VCO2_SAW_SW) & 1) << VCO2_SAW |
					((switch_states.byte0 >> VCO2_TRI_SW) & 1) << VCO2_TRI |
					((switch_states.byte0 >> VCO2_PULSE_SW) & 1) << VCO2_PULSE |
     cd8:	49 2f       	mov	r20, r25
     cda:	42 95       	swap	r20
     cdc:	46 95       	lsr	r20
     cde:	46 95       	lsr	r20
     ce0:	43 70       	andi	r20, 0x03	; 3
     ce2:	50 e0       	ldi	r21, 0x00	; 0
     ce4:	41 70       	andi	r20, 0x01	; 1
     ce6:	50 70       	andi	r21, 0x00	; 0
     ce8:	9a 01       	movw	r18, r20
     cea:	00 24       	eor	r0, r0
     cec:	36 95       	lsr	r19
     cee:	27 95       	ror	r18
     cf0:	07 94       	ror	r0
     cf2:	36 95       	lsr	r19
     cf4:	27 95       	ror	r18
     cf6:	07 94       	ror	r0
     cf8:	32 2f       	mov	r19, r18
     cfa:	20 2d       	mov	r18, r0
	
	
void refresh_synth(void) {
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     cfc:	26 2b       	or	r18, r22
     cfe:	20 93 8f 02 	sts	0x028F, r18
			
	//update analog switch latch:
	//need to incorporate BMOD_LATCH_BIT switch state into data byte sent to analog switch latch
	//3rd switch bit is VCO1_OCTAVE_UP_SW state, which isn't used by analog switch latch
	uint8_t analog_sw_byte = switch_states.byte0;
	uint8_t BMOD_SW_ON = (switch_states.byte2 >> BMOD_SW) & 1;
     d02:	81 70       	andi	r24, 0x01	; 1
	analog_sw_byte ^= (-BMOD_SW_ON ^ analog_sw_byte) & (1<<3);//set third bit dependent on BMOD switch state
     d04:	81 95       	neg	r24
     d06:	89 27       	eor	r24, r25
     d08:	88 70       	andi	r24, 0x08	; 8
	update_analog_switch_latch(analog_sw_byte);
     d0a:	89 27       	eor	r24, r25
     d0c:	0e 94 12 0d 	call	0x1a24	; 0x1a24 <update_analog_switch_latch>
					
	//set EG2 INV bit. This changes the nth bit to x from: http://stackoverflow.com/questions/47981/how-do-you-set-clear-and-toggle-a-single-bit-in-c-c
	//need to make sure this doesn't interfere with anything else on this port
	uint8_t EG2_INV_ON = (switch_states.byte2 >> EG2_INV_SW) & 1;
	EG2_POL_PORT ^= (-EG2_INV_ON ^ EG2_POL_PORT) & (1<<EG2_POL);
     d10:	ed ed       	ldi	r30, 0xDD	; 221
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	90 81       	ld	r25, Z
     d16:	20 81       	ld	r18, Z
	analog_sw_byte ^= (-BMOD_SW_ON ^ analog_sw_byte) & (1<<3);//set third bit dependent on BMOD switch state
	update_analog_switch_latch(analog_sw_byte);
					
	//set EG2 INV bit. This changes the nth bit to x from: http://stackoverflow.com/questions/47981/how-do-you-set-clear-and-toggle-a-single-bit-in-c-c
	//need to make sure this doesn't interfere with anything else on this port
	uint8_t EG2_INV_ON = (switch_states.byte2 >> EG2_INV_SW) & 1;
     d18:	80 91 03 03 	lds	r24, 0x0303
     d1c:	86 95       	lsr	r24
     d1e:	86 95       	lsr	r24
     d20:	86 95       	lsr	r24
     d22:	81 70       	andi	r24, 0x01	; 1
	EG2_POL_PORT ^= (-EG2_INV_ON ^ EG2_POL_PORT) & (1<<EG2_POL);
     d24:	81 95       	neg	r24
     d26:	82 27       	eor	r24, r18
     d28:	80 71       	andi	r24, 0x10	; 16
     d2a:	89 27       	eor	r24, r25
     d2c:	80 83       	st	Z, r24
	
	//parse octave switch data
	update_octave_range();
     d2e:	0e 94 67 05 	call	0xace	; 0xace <update_octave_range>
	
	//parse LFO data
	if ((switch_states.byte1 >> LFO_SHAPE_SW) & 1) {
     d32:	80 91 02 03 	lds	r24, 0x0302
     d36:	88 23       	and	r24, r24
     d38:	84 f5       	brge	.+96     	; 0xd9a <refresh_synth+0x162>
		
		switch_states.byte1 ^= (1<<LFO_SHAPE_SW); //toggle switch state
     d3a:	80 58       	subi	r24, 0x80	; 128
     d3c:	80 93 02 03 	sts	0x0302, r24
		if (++lfo_shape_index == 5) lfo_shape_index = 0;
     d40:	80 91 91 02 	lds	r24, 0x0291
     d44:	8f 5f       	subi	r24, 0xFF	; 255
     d46:	80 93 91 02 	sts	0x0291, r24
     d4a:	85 30       	cpi	r24, 0x05	; 5
     d4c:	11 f4       	brne	.+4      	; 0xd52 <refresh_synth+0x11a>
     d4e:	10 92 91 02 	sts	0x0291, r1
		DATA_BUS = lfo[lfo_shape_index].waveform_addr;
     d52:	a0 91 91 02 	lds	r26, 0x0291
     d56:	b0 e0       	ldi	r27, 0x00	; 0
     d58:	ad 54       	subi	r26, 0x4D	; 77
     d5a:	be 4f       	sbci	r27, 0xFE	; 254
     d5c:	8c 91       	ld	r24, X
     d5e:	87 70       	andi	r24, 0x07	; 7
     d60:	82 b9       	out	0x02, r24	; 2
		LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
     d62:	ed ed       	ldi	r30, 0xDD	; 221
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	80 62       	ori	r24, 0x20	; 32
     d6a:	80 83       	st	Z, r24
		LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
     d6c:	80 81       	ld	r24, Z
     d6e:	8f 7d       	andi	r24, 0xDF	; 223
     d70:	80 83       	st	Z, r24
		patch.byte_2 &= 0b00001111; //clear top 4 bits 
		patch.byte_2 |= 1 << lfo[lfo_shape_index].led_addr;
     d72:	8c 91       	ld	r24, X
     d74:	86 95       	lsr	r24
     d76:	86 95       	lsr	r24
     d78:	86 95       	lsr	r24
     d7a:	87 70       	andi	r24, 0x07	; 7
     d7c:	21 e0       	ldi	r18, 0x01	; 1
     d7e:	30 e0       	ldi	r19, 0x00	; 0
     d80:	a9 01       	movw	r20, r18
     d82:	02 c0       	rjmp	.+4      	; 0xd88 <refresh_synth+0x150>
     d84:	44 0f       	add	r20, r20
     d86:	55 1f       	adc	r21, r21
     d88:	8a 95       	dec	r24
     d8a:	e2 f7       	brpl	.-8      	; 0xd84 <refresh_synth+0x14c>
     d8c:	ca 01       	movw	r24, r20
		switch_states.byte1 ^= (1<<LFO_SHAPE_SW); //toggle switch state
		if (++lfo_shape_index == 5) lfo_shape_index = 0;
		DATA_BUS = lfo[lfo_shape_index].waveform_addr;
		LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
		LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
		patch.byte_2 &= 0b00001111; //clear top 4 bits 
     d8e:	90 91 8c 02 	lds	r25, 0x028C
     d92:	9f 70       	andi	r25, 0x0F	; 15
		patch.byte_2 |= 1 << lfo[lfo_shape_index].led_addr;
     d94:	89 2b       	or	r24, r25
     d96:	80 93 8c 02 	sts	0x028C, r24
		
		
	}		
				
	if ((switch_states.byte2 >> PROG_WRITE_SW) & 1) //temporary tune button hack
     d9a:	80 91 03 03 	lds	r24, 0x0303
     d9e:	98 2f       	mov	r25, r24
     da0:	92 95       	swap	r25
     da2:	9f 70       	andi	r25, 0x0F	; 15
     da4:	90 ff       	sbrs	r25, 0
     da6:	3f c0       	rjmp	.+126    	; 0xe26 <refresh_synth+0x1ee>
		{ 
				
		switch_states.byte2 ^= (1<<PROG_WRITE_SW); //toggle read switch state
     da8:	90 e1       	ldi	r25, 0x10	; 16
     daa:	89 27       	eor	r24, r25
     dac:	80 93 03 03 	sts	0x0303, r24


		//TURN OFF LFO OUTPUT
		DATA_BUS = 0b00000111; //turn off LFO waveform
     db0:	87 e0       	ldi	r24, 0x07	; 7
     db2:	82 b9       	out	0x02, r24	; 2
		LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
     db4:	cd ed       	ldi	r28, 0xDD	; 221
     db6:	d0 e0       	ldi	r29, 0x00	; 0
     db8:	88 81       	ld	r24, Y
     dba:	80 62       	ori	r24, 0x20	; 32
     dbc:	88 83       	st	Y, r24
		LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
     dbe:	88 81       	ld	r24, Y
     dc0:	8f 7d       	andi	r24, 0xDF	; 223
     dc2:	88 83       	st	Y, r24
		DATA_BUS = 0;
     dc4:	12 b8       	out	0x02, r1	; 2
		
		vco1_init_cv = set_vco_init_cv(VCO1, 24079);
     dc6:	8f e0       	ldi	r24, 0x0F	; 15
     dc8:	6f e0       	ldi	r22, 0x0F	; 15
     dca:	7e e5       	ldi	r23, 0x5E	; 94
     dcc:	0e 94 95 07 	call	0xf2a	; 0xf2a <set_vco_init_cv>
     dd0:	90 93 f9 02 	sts	0x02F9, r25
     dd4:	80 93 f8 02 	sts	0x02F8, r24
		vco2_init_cv = set_vco_init_cv(VCO2, 24079);
     dd8:	80 ef       	ldi	r24, 0xF0	; 240
     dda:	6f e0       	ldi	r22, 0x0F	; 15
     ddc:	7e e5       	ldi	r23, 0x5E	; 94
     dde:	0e 94 95 07 	call	0xf2a	; 0xf2a <set_vco_init_cv>
     de2:	90 93 f7 02 	sts	0x02F7, r25
     de6:	80 93 f6 02 	sts	0x02F6, r24

		tune_8ths(VCO1);
     dea:	8f e0       	ldi	r24, 0x0F	; 15
     dec:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <tune_8ths>
		tune_8ths(VCO2);
     df0:	80 ef       	ldi	r24, 0xF0	; 240
     df2:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <tune_8ths>
		tune_filter();
     df6:	0e 94 9b 0a 	call	0x1536	; 0x1536 <tune_filter>
		save_tuning_tables();
     dfa:	0e 94 69 0c 	call	0x18d2	; 0x18d2 <save_tuning_tables>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     dfe:	8f e4       	ldi	r24, 0x4F	; 79
     e00:	93 ec       	ldi	r25, 0xC3	; 195
     e02:	01 97       	sbiw	r24, 0x01	; 1
     e04:	f1 f7       	brne	.-4      	; 0xe02 <refresh_synth+0x1ca>
     e06:	00 c0       	rjmp	.+0      	; 0xe08 <refresh_synth+0x1d0>
     e08:	00 00       	nop
		_delay_ms(200);	//give some time for release to decay to avoid pops	
		
		DATA_BUS = LFO_TRI_ADDR;
     e0a:	12 b8       	out	0x02, r1	; 2
		LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
     e0c:	88 81       	ld	r24, Y
     e0e:	80 62       	ori	r24, 0x20	; 32
     e10:	88 83       	st	Y, r24
		LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
     e12:	88 81       	ld	r24, Y
     e14:	8f 7d       	andi	r24, 0xDF	; 223
     e16:	88 83       	st	Y, r24
		DATA_BUS = 0;
     e18:	12 b8       	out	0x02, r1	; 2
		patch.byte_2 &= 0b00001111; //clear top 4 bits 
     e1a:	80 91 8c 02 	lds	r24, 0x028C
     e1e:	8f 70       	andi	r24, 0x0F	; 15
		patch.byte_2 |= (1<<LFO_TRI);
     e20:	80 68       	ori	r24, 0x80	; 128
     e22:	80 93 8c 02 	sts	0x028C, r24
				
		}
		
		
	
}
     e26:	df 91       	pop	r29
     e28:	cf 91       	pop	r28
     e2a:	08 95       	ret

00000e2c <initialize_voice_for_tuning>:
	

void initialize_voice_for_tuning(void) { //this function sets all CVs required for oscillator tuning
	

	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
     e2c:	80 e3       	ldi	r24, 0x30	; 48
     e2e:	91 e0       	ldi	r25, 0x01	; 1
     e30:	60 e0       	ldi	r22, 0x00	; 0
     e32:	70 e0       	ldi	r23, 0x00	; 0
     e34:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
     e38:	82 e4       	ldi	r24, 0x42	; 66
     e3a:	91 e0       	ldi	r25, 0x01	; 1
     e3c:	60 e0       	ldi	r22, 0x00	; 0
     e3e:	70 e0       	ldi	r23, 0x00	; 0
     e40:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
     e44:	84 e4       	ldi	r24, 0x44	; 68
     e46:	91 e0       	ldi	r25, 0x01	; 1
     e48:	60 e0       	ldi	r22, 0x00	; 0
     e4a:	70 e0       	ldi	r23, 0x00	; 0
     e4c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
     e50:	8b e3       	ldi	r24, 0x3B	; 59
     e52:	92 e0       	ldi	r25, 0x02	; 2
     e54:	60 e0       	ldi	r22, 0x00	; 0
     e56:	70 e0       	ldi	r23, 0x00	; 0
     e58:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
     e5c:	84 e3       	ldi	r24, 0x34	; 52
     e5e:	91 e0       	ldi	r25, 0x01	; 1
     e60:	60 e0       	ldi	r22, 0x00	; 0
     e62:	70 e0       	ldi	r23, 0x00	; 0
     e64:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
     e68:	8e e3       	ldi	r24, 0x3E	; 62
     e6a:	91 e0       	ldi	r25, 0x01	; 1
     e6c:	60 e0       	ldi	r22, 0x00	; 0
     e6e:	70 e0       	ldi	r23, 0x00	; 0
     e70:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
     e74:	80 e4       	ldi	r24, 0x40	; 64
     e76:	91 e0       	ldi	r25, 0x01	; 1
     e78:	60 e0       	ldi	r22, 0x00	; 0
     e7a:	70 e0       	ldi	r23, 0x00	; 0
     e7c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
     e80:	82 e2       	ldi	r24, 0x22	; 34
     e82:	91 e0       	ldi	r25, 0x01	; 1
     e84:	60 e0       	ldi	r22, 0x00	; 0
     e86:	70 e0       	ldi	r23, 0x00	; 0
     e88:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
     e8c:	8c e2       	ldi	r24, 0x2C	; 44
     e8e:	91 e0       	ldi	r25, 0x01	; 1
     e90:	60 e0       	ldi	r22, 0x00	; 0
     e92:	70 e0       	ldi	r23, 0x00	; 0
     e94:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
     e98:	84 e2       	ldi	r24, 0x24	; 36
     e9a:	91 e0       	ldi	r25, 0x01	; 1
     e9c:	60 e0       	ldi	r22, 0x00	; 0
     e9e:	70 e0       	ldi	r23, 0x00	; 0
     ea0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
     ea4:	86 e2       	ldi	r24, 0x26	; 38
     ea6:	91 e0       	ldi	r25, 0x01	; 1
     ea8:	60 e0       	ldi	r22, 0x00	; 0
     eaa:	70 e0       	ldi	r23, 0x00	; 0
     eac:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
     eb0:	88 e2       	ldi	r24, 0x28	; 40
     eb2:	91 e0       	ldi	r25, 0x01	; 1
     eb4:	6f ef       	ldi	r22, 0xFF	; 255
     eb6:	7f e3       	ldi	r23, 0x3F	; 63
     eb8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
     ebc:	8a e2       	ldi	r24, 0x2A	; 42
     ebe:	91 e0       	ldi	r25, 0x01	; 1
     ec0:	60 e0       	ldi	r22, 0x00	; 0
     ec2:	70 e0       	ldi	r23, 0x00	; 0
     ec4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
     ec8:	82 e3       	ldi	r24, 0x32	; 50
     eca:	91 e0       	ldi	r25, 0x01	; 1
     ecc:	60 e0       	ldi	r22, 0x00	; 0
     ece:	70 e0       	ldi	r23, 0x00	; 0
     ed0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
     ed4:	8c e1       	ldi	r24, 0x1C	; 28
     ed6:	91 e0       	ldi	r25, 0x01	; 1
     ed8:	60 e0       	ldi	r22, 0x00	; 0
     eda:	70 e0       	ldi	r23, 0x00	; 0
     edc:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
     ee0:	88 e1       	ldi	r24, 0x18	; 24
     ee2:	91 e0       	ldi	r25, 0x01	; 1
     ee4:	60 e0       	ldi	r22, 0x00	; 0
     ee6:	70 e0       	ldi	r23, 0x00	; 0
     ee8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
     eec:	84 e1       	ldi	r24, 0x14	; 20
     eee:	91 e0       	ldi	r25, 0x01	; 1
     ef0:	6f ef       	ldi	r22, 0xFF	; 255
     ef2:	7f e3       	ldi	r23, 0x3F	; 63
     ef4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
     ef8:	80 e1       	ldi	r24, 0x10	; 16
     efa:	91 e0       	ldi	r25, 0x01	; 1
     efc:	60 e0       	ldi	r22, 0x00	; 0
     efe:	70 e0       	ldi	r23, 0x00	; 0
     f00:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
     f04:	80 e2       	ldi	r24, 0x20	; 32
     f06:	91 e0       	ldi	r25, 0x01	; 1
     f08:	60 e0       	ldi	r22, 0x00	; 0
     f0a:	70 e0       	ldi	r23, 0x00	; 0
     f0c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&vco1_mix_cv, MIN);
     f10:	86 e4       	ldi	r24, 0x46	; 70
     f12:	91 e0       	ldi	r25, 0x01	; 1
     f14:	60 e0       	ldi	r22, 0x00	; 0
     f16:	70 e0       	ldi	r23, 0x00	; 0
     f18:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&vco2_mix_cv, MIN);
     f1c:	88 e4       	ldi	r24, 0x48	; 72
     f1e:	91 e0       	ldi	r25, 0x01	; 1
     f20:	60 e0       	ldi	r22, 0x00	; 0
     f22:	70 e0       	ldi	r23, 0x00	; 0
     f24:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
}	
     f28:	08 95       	ret

00000f2a <set_vco_init_cv>:
	
uint16_t set_vco_init_cv(uint8_t vco, uint16_t base_reference) { 
     f2a:	2f 92       	push	r2
     f2c:	3f 92       	push	r3
     f2e:	4f 92       	push	r4
     f30:	5f 92       	push	r5
     f32:	6f 92       	push	r6
     f34:	7f 92       	push	r7
     f36:	8f 92       	push	r8
     f38:	9f 92       	push	r9
     f3a:	af 92       	push	r10
     f3c:	bf 92       	push	r11
     f3e:	cf 92       	push	r12
     f40:	df 92       	push	r13
     f42:	ef 92       	push	r14
     f44:	ff 92       	push	r15
     f46:	0f 93       	push	r16
     f48:	1f 93       	push	r17
     f4a:	cf 93       	push	r28
     f4c:	df 93       	push	r29
     f4e:	cd b7       	in	r28, 0x3d	; 61
     f50:	de b7       	in	r29, 0x3e	; 62
     f52:	2c 97       	sbiw	r28, 0x0c	; 12
     f54:	0f b6       	in	r0, 0x3f	; 63
     f56:	f8 94       	cli
     f58:	de bf       	out	0x3e, r29	; 62
     f5a:	0f be       	out	0x3f, r0	; 63
     f5c:	cd bf       	out	0x3d, r28	; 61
     f5e:	08 2f       	mov	r16, r24
     f60:	78 87       	std	Y+8, r23	; 0x08
     f62:	6f 83       	std	Y+7, r22	; 0x07

	uint16_t init_cv = 0;
	timer1_clock |= (1<<CS11) | (1<<CS10);
     f64:	80 91 fe 02 	lds	r24, 0x02FE
     f68:	83 60       	ori	r24, 0x03	; 3
     f6a:	80 93 fe 02 	sts	0x02FE, r24
	 
	//TO DO: disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	initialize_voice_for_tuning();
     f6e:	0e 94 16 07 	call	0xe2c	; 0xe2c <initialize_voice_for_tuning>
	struct control_voltage *vco_init_cv;
	struct control_voltage *vco_mix_cv;
	struct control_voltage *vco_pw_cv;
	struct control_voltage *vco_pitch_cv;

	count_finished = FALSE;
     f72:	10 92 fd 02 	sts	0x02FD, r1
	
	if (vco == VCO1) { //turn on VCO1 pulse
     f76:	0f 30       	cpi	r16, 0x0F	; 15
     f78:	e1 f4       	brne	.+56     	; 0xfb2 <set_vco_init_cv+0x88>
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
     f7a:	0f 2e       	mov	r0, r31
     f7c:	fc e4       	ldi	r31, 0x4C	; 76
     f7e:	4f 2e       	mov	r4, r31
     f80:	f1 e0       	ldi	r31, 0x01	; 1
     f82:	5f 2e       	mov	r5, r31
     f84:	f0 2d       	mov	r31, r0
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
     f86:	0f 2e       	mov	r0, r31
     f88:	fc e3       	ldi	r31, 0x3C	; 60
     f8a:	2f 2e       	mov	r2, r31
     f8c:	f1 e0       	ldi	r31, 0x01	; 1
     f8e:	3f 2e       	mov	r3, r31
     f90:	f0 2d       	mov	r31, r0
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
     f92:	26 e4       	ldi	r18, 0x46	; 70
     f94:	31 e0       	ldi	r19, 0x01	; 1
     f96:	3a 83       	std	Y+2, r19	; 0x02
     f98:	29 83       	std	Y+1, r18	; 0x01
	count_finished = FALSE;
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
     f9a:	0f 2e       	mov	r0, r31
     f9c:	f8 e3       	ldi	r31, 0x38	; 56
     f9e:	8f 2e       	mov	r8, r31
     fa0:	f1 e0       	ldi	r31, 0x01	; 1
     fa2:	9f 2e       	mov	r9, r31
     fa4:	f0 2d       	mov	r31, r0
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = base_reference;//38222; //make this an argument passed to function
		eeprom_addr = &vco1_init_cv_eeprom;
     fa6:	86 e6       	ldi	r24, 0x66	; 102
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	9a 87       	std	Y+10, r25	; 0x0a
     fac:	89 87       	std	Y+9, r24	; 0x09

	count_finished = FALSE;
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
     fae:	81 e0       	ldi	r24, 0x01	; 1
     fb0:	1b c0       	rjmp	.+54     	; 0xfe8 <set_vco_init_cv+0xbe>
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
     fb2:	0f 2e       	mov	r0, r31
     fb4:	fa e4       	ldi	r31, 0x4A	; 74
     fb6:	4f 2e       	mov	r4, r31
     fb8:	f1 e0       	ldi	r31, 0x01	; 1
     fba:	5f 2e       	mov	r5, r31
     fbc:	f0 2d       	mov	r31, r0
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
     fbe:	0f 2e       	mov	r0, r31
     fc0:	fe e2       	ldi	r31, 0x2E	; 46
     fc2:	2f 2e       	mov	r2, r31
     fc4:	f1 e0       	ldi	r31, 0x01	; 1
     fc6:	3f 2e       	mov	r3, r31
     fc8:	f0 2d       	mov	r31, r0
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
     fca:	e8 e4       	ldi	r30, 0x48	; 72
     fcc:	f1 e0       	ldi	r31, 0x01	; 1
     fce:	fa 83       	std	Y+2, r31	; 0x02
     fd0:	e9 83       	std	Y+1, r30	; 0x01
		eeprom_addr = &vco1_init_cv_eeprom;
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
     fd2:	0f 2e       	mov	r0, r31
     fd4:	fa e3       	ldi	r31, 0x3A	; 58
     fd6:	8f 2e       	mov	r8, r31
     fd8:	f1 e0       	ldi	r31, 0x01	; 1
     fda:	9f 2e       	mov	r9, r31
     fdc:	f0 2d       	mov	r31, r0
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = base_reference;
		eeprom_addr = &vco2_init_cv_eeprom;
     fde:	24 e6       	ldi	r18, 0x64	; 100
     fe0:	30 e0       	ldi	r19, 0x00	; 0
     fe2:	3a 87       	std	Y+10, r19	; 0x0a
     fe4:	29 87       	std	Y+9, r18	; 0x09
		reference_count = base_reference;//38222; //make this an argument passed to function
		eeprom_addr = &vco1_init_cv_eeprom;
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
     fe6:	80 e4       	ldi	r24, 0x40	; 64
		reference_count = base_reference;
		eeprom_addr = &vco2_init_cv_eeprom;
	}
	
	//latch switch data
	DATA_BUS = switch_byte;
     fe8:	82 b9       	out	0x02, r24	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     fea:	ed ed       	ldi	r30, 0xDD	; 221
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	80 81       	ld	r24, Z
     ff0:	80 64       	ori	r24, 0x40	; 64
     ff2:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     ff4:	80 81       	ld	r24, Z
     ff6:	8f 7b       	andi	r24, 0xBF	; 191
     ff8:	80 83       	st	Z, r24
	DATA_BUS = 0;
     ffa:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
     ffc:	89 9a       	sbi	0x11, 1	; 17
	
	//set up timer/counter0 to be clocked by T0 input
	
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
     ffe:	84 b5       	in	r24, 0x24	; 36
    1000:	8f 60       	ori	r24, 0x0F	; 15
    1002:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
    1004:	81 e0       	ldi	r24, 0x01	; 1
    1006:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called ***ACTUALLY, THIS MAY BE RELATED TO LEAVING Timer0 RUNNING. COULD TRY TO SET OCR0A TO 0 NOW and SEE IF IT WORKS
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
    1008:	ee e6       	ldi	r30, 0x6E	; 110
    100a:	f0 e0       	ldi	r31, 0x00	; 0
    100c:	90 81       	ld	r25, Z
    100e:	92 60       	ori	r25, 0x02	; 2
    1010:	90 83       	st	Z, r25
	period = 1; //only counting 1 period 
    1012:	80 93 ff 02 	sts	0x02FF, r24
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
    1016:	8d e0       	ldi	r24, 0x0D	; 13
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	9c 83       	std	Y+4, r25	; 0x04
    101c:	8b 83       	std	Y+3, r24	; 0x03
		//enable watchdog timer
		//WDTCR |= (1<<WDP2) | (1<<WDP1) | (1<<WDP0) | (1<<WDE)| (1<<WDCE);
		wdt_enable(WDTO_2S);
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
			
			update_display(vco + 1, DEC);
    101e:	80 2f       	mov	r24, r16
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	8c 01       	movw	r16, r24
    1024:	0f 5f       	subi	r16, 0xFF	; 255
    1026:	1f 4f       	sbci	r17, 0xFF	; 255
		
			set_control_voltage(vco_init_cv, init_cv);
			set_control_voltage(vco_pw_cv, MAX);
			set_control_voltage(&volume_cv, MIN);
    1028:	0f 2e       	mov	r0, r31
    102a:	f0 e3       	ldi	r31, 0x30	; 48
    102c:	ef 2e       	mov	r14, r31
    102e:	f1 e0       	ldi	r31, 0x01	; 1
    1030:	ff 2e       	mov	r15, r31
    1032:	f0 2d       	mov	r31, r0
			set_control_voltage(&cutoff_cv, MAX);
    1034:	0f 2e       	mov	r0, r31
    1036:	f8 e2       	ldi	r31, 0x28	; 40
    1038:	cf 2e       	mov	r12, r31
    103a:	f1 e0       	ldi	r31, 0x01	; 1
    103c:	df 2e       	mov	r13, r31
    103e:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_1_cv, MAX);
    1040:	0f 2e       	mov	r0, r31
    1042:	f4 e1       	ldi	r31, 0x14	; 20
    1044:	af 2e       	mov	r10, r31
    1046:	f1 e0       	ldi	r31, 0x01	; 1
    1048:	bf 2e       	mov	r11, r31
    104a:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    104c:	0f 2e       	mov	r0, r31
    104e:	f6 e1       	ldi	r31, 0x16	; 22
    1050:	6f 2e       	mov	r6, r31
    1052:	f1 e0       	ldi	r31, 0x01	; 1
    1054:	7f 2e       	mov	r7, r31
    1056:	f0 2d       	mov	r31, r0
    1058:	e0 e0       	ldi	r30, 0x00	; 0
    105a:	f0 e0       	ldi	r31, 0x00	; 0
    105c:	fc 87       	std	Y+12, r31	; 0x0c
    105e:	eb 87       	std	Y+11, r30	; 0x0b
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called ***ACTUALLY, THIS MAY BE RELATED TO LEAVING Timer0 RUNNING. COULD TRY TO SET OCR0A TO 0 NOW and SEE IF IT WORKS
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
	
		init_cv |= (1<<dac_bit);
    1060:	21 e0       	ldi	r18, 0x01	; 1
    1062:	30 e0       	ldi	r19, 0x00	; 0
    1064:	0b 80       	ldd	r0, Y+3	; 0x03
    1066:	02 c0       	rjmp	.+4      	; 0x106c <set_vco_init_cv+0x142>
    1068:	22 0f       	add	r18, r18
    106a:	33 1f       	adc	r19, r19
    106c:	0a 94       	dec	r0
    106e:	e2 f7       	brpl	.-8      	; 0x1068 <set_vco_init_cv+0x13e>
    1070:	3e 83       	std	Y+6, r19	; 0x06
    1072:	2d 83       	std	Y+5, r18	; 0x05
    1074:	8b 85       	ldd	r24, Y+11	; 0x0b
    1076:	9c 85       	ldd	r25, Y+12	; 0x0c
    1078:	82 2b       	or	r24, r18
    107a:	93 2b       	or	r25, r19
    107c:	9c 87       	std	Y+12, r25	; 0x0c
    107e:	8b 87       	std	Y+11, r24	; 0x0b
		
		set_control_voltage(vco_init_cv, init_cv);
    1080:	c4 01       	movw	r24, r8
    1082:	6b 85       	ldd	r22, Y+11	; 0x0b
    1084:	7c 85       	ldd	r23, Y+12	; 0x0c
    1086:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		
		
		count_finished = FALSE;
    108a:	10 92 fd 02 	sts	0x02FD, r1
		period_counter = 0;
    108e:	10 92 00 03 	sts	0x0300, r1
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		//enable watchdog timer
		//WDTCR |= (1<<WDP2) | (1<<WDP1) | (1<<WDP0) | (1<<WDE)| (1<<WDCE);
		wdt_enable(WDTO_2S);
    1092:	8f e0       	ldi	r24, 0x0F	; 15
    1094:	e8 e1       	ldi	r30, 0x18	; 24
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	0f b6       	in	r0, 0x3f	; 63
    109a:	f8 94       	cli
    109c:	a8 95       	wdr
    109e:	e0 93 60 00 	sts	0x0060, r30
    10a2:	0f be       	out	0x3f, r0	; 63
    10a4:	80 93 60 00 	sts	0x0060, r24
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
    10a8:	80 91 fd 02 	lds	r24, 0x02FD
    10ac:	88 23       	and	r24, r24
    10ae:	89 f5       	brne	.+98     	; 0x1112 <__stack+0x13>
			
			update_display(vco + 1, DEC);
    10b0:	c8 01       	movw	r24, r16
    10b2:	60 e0       	ldi	r22, 0x00	; 0
    10b4:	0e 94 27 02 	call	0x44e	; 0x44e <update_display>
		
			set_control_voltage(vco_init_cv, init_cv);
    10b8:	c4 01       	movw	r24, r8
    10ba:	6b 85       	ldd	r22, Y+11	; 0x0b
    10bc:	7c 85       	ldd	r23, Y+12	; 0x0c
    10be:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_pw_cv, MAX);
    10c2:	c1 01       	movw	r24, r2
    10c4:	6f ef       	ldi	r22, 0xFF	; 255
    10c6:	7f e3       	ldi	r23, 0x3F	; 63
    10c8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&volume_cv, MIN);
    10cc:	c7 01       	movw	r24, r14
    10ce:	60 e0       	ldi	r22, 0x00	; 0
    10d0:	70 e0       	ldi	r23, 0x00	; 0
    10d2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&cutoff_cv, MAX);
    10d6:	c6 01       	movw	r24, r12
    10d8:	6f ef       	ldi	r22, 0xFF	; 255
    10da:	7f e3       	ldi	r23, 0x3F	; 63
    10dc:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&sustain_1_cv, MAX);
    10e0:	c5 01       	movw	r24, r10
    10e2:	6f ef       	ldi	r22, 0xFF	; 255
    10e4:	7f e3       	ldi	r23, 0x3F	; 63
    10e6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    10ea:	c3 01       	movw	r24, r6
    10ec:	6f ef       	ldi	r22, 0xFF	; 255
    10ee:	7f e3       	ldi	r23, 0x3F	; 63
    10f0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_mix_cv, MAX);
    10f4:	89 81       	ldd	r24, Y+1	; 0x01
    10f6:	9a 81       	ldd	r25, Y+2	; 0x02
    10f8:	6f ef       	ldi	r22, 0xFF	; 255
    10fa:	7f e3       	ldi	r23, 0x3F	; 63
    10fc:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_pitch_cv, 0);	
    1100:	c2 01       	movw	r24, r4
    1102:	60 e0       	ldi	r22, 0x00	; 0
    1104:	70 e0       	ldi	r23, 0x00	; 0
    1106:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		period_counter = 0;
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		//enable watchdog timer
		//WDTCR |= (1<<WDP2) | (1<<WDP1) | (1<<WDP0) | (1<<WDE)| (1<<WDCE);
		wdt_enable(WDTO_2S);
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
    110a:	80 91 fd 02 	lds	r24, 0x02FD
    110e:	88 23       	and	r24, r24
    1110:	79 f2       	breq	.-98     	; 0x10b0 <set_vco_init_cv+0x186>
			
		}
		//turn off watchdog timer
		//WDTCR |= (1<<WDCE) | (1<<WDE);
		//WDTCR = 0x00;
		wdt_disable();
    1112:	88 e1       	ldi	r24, 0x18	; 24
    1114:	0f b6       	in	r0, 0x3f	; 63
    1116:	f8 94       	cli
    1118:	80 93 60 00 	sts	0x0060, r24
    111c:	10 92 60 00 	sts	0x0060, r1
    1120:	0f be       	out	0x3f, r0	; 63
		//remember that as INIT_CV goes up, pitch goes down, so looking for osc_count >= reference_count instead of <= as is the case for normal oscillator tuning
		//similarily, OR no_overflow == FALSE *not* AND no_overflow == FALSE to clear bits that make initial pitch too low
		if ((osc_count > reference_count)  || (no_overflow == FALSE)) init_cv &= ~(1 << dac_bit);
    1122:	80 91 fb 02 	lds	r24, 0x02FB
    1126:	90 91 fc 02 	lds	r25, 0x02FC
    112a:	ef 81       	ldd	r30, Y+7	; 0x07
    112c:	f8 85       	ldd	r31, Y+8	; 0x08
    112e:	e8 17       	cp	r30, r24
    1130:	f9 07       	cpc	r31, r25
    1132:	20 f0       	brcs	.+8      	; 0x113c <__stack+0x3d>
    1134:	80 91 37 02 	lds	r24, 0x0237
    1138:	88 23       	and	r24, r24
    113a:	51 f4       	brne	.+20     	; 0x1150 <__stack+0x51>
    113c:	8d 81       	ldd	r24, Y+5	; 0x05
    113e:	9e 81       	ldd	r25, Y+6	; 0x06
    1140:	80 95       	com	r24
    1142:	90 95       	com	r25
    1144:	2b 85       	ldd	r18, Y+11	; 0x0b
    1146:	3c 85       	ldd	r19, Y+12	; 0x0c
    1148:	28 23       	and	r18, r24
    114a:	39 23       	and	r19, r25
    114c:	3c 87       	std	Y+12, r19	; 0x0c
    114e:	2b 87       	std	Y+11, r18	; 0x0b
		no_overflow = TRUE;
    1150:	81 e0       	ldi	r24, 0x01	; 1
    1152:	80 93 37 02 	sts	0x0237, r24
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called ***ACTUALLY, THIS MAY BE RELATED TO LEAVING Timer0 RUNNING. COULD TRY TO SET OCR0A TO 0 NOW and SEE IF IT WORKS
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
    1156:	8b 81       	ldd	r24, Y+3	; 0x03
    1158:	9c 81       	ldd	r25, Y+4	; 0x04
    115a:	01 97       	sbiw	r24, 0x01	; 1
    115c:	9c 83       	std	Y+4, r25	; 0x04
    115e:	8b 83       	std	Y+3, r24	; 0x03
    1160:	ef ef       	ldi	r30, 0xFF	; 255
    1162:	8f 3f       	cpi	r24, 0xFF	; 255
    1164:	9e 07       	cpc	r25, r30
    1166:	09 f0       	breq	.+2      	; 0x116a <__stack+0x6b>
    1168:	7b cf       	rjmp	.-266    	; 0x1060 <set_vco_init_cv+0x136>
    116a:	2b 85       	ldd	r18, Y+11	; 0x0b
    116c:	3c 85       	ldd	r19, Y+12	; 0x0c
    116e:	3e 83       	std	Y+6, r19	; 0x06
    1170:	2d 83       	std	Y+5, r18	; 0x05
		no_overflow = TRUE;
		
	}		
	
	//none of these help with clicking when returning from this function and starting to read pots	
	set_control_voltage(&release_1_cv, MIN); //this will hopefully reduce popping after returning from initializing pitch CV
    1172:	80 e1       	ldi	r24, 0x10	; 16
    1174:	91 e0       	ldi	r25, 0x01	; 1
    1176:	60 e0       	ldi	r22, 0x00	; 0
    1178:	70 e0       	ldi	r23, 0x00	; 0
    117a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&release_2_cv, MIN);
    117e:	82 e1       	ldi	r24, 0x12	; 18
    1180:	91 e0       	ldi	r25, 0x01	; 1
    1182:	60 e0       	ldi	r22, 0x00	; 0
    1184:	70 e0       	ldi	r23, 0x00	; 0
    1186:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&cutoff_cv, MIN);
    118a:	88 e2       	ldi	r24, 0x28	; 40
    118c:	91 e0       	ldi	r25, 0x01	; 1
    118e:	60 e0       	ldi	r22, 0x00	; 0
    1190:	70 e0       	ldi	r23, 0x00	; 0
    1192:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&volume_cv, MIN);
    1196:	80 e3       	ldi	r24, 0x30	; 48
    1198:	91 e0       	ldi	r25, 0x01	; 1
    119a:	60 e0       	ldi	r22, 0x00	; 0
    119c:	70 e0       	ldi	r23, 0x00	; 0
    119e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		
	PORTF &= ~(1<<GATE); //turn gate off
    11a2:	89 98       	cbi	0x11, 1	; 17
	
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
    11a4:	ee e6       	ldi	r30, 0x6E	; 110
    11a6:	f0 e0       	ldi	r31, 0x00	; 0
    11a8:	80 81       	ld	r24, Z
    11aa:	8d 7f       	andi	r24, 0xFD	; 253
    11ac:	80 83       	st	Z, r24
	TCCR0A = 0; //turn off timer0 period timer
    11ae:	14 bc       	out	0x24, r1	; 36
	//} else {
		//
		//eeprom_update_word(&vco2_init_cv_eeprom, init_cv);
	//}				
		
	eeprom_update_word(eeprom_addr, init_cv);
    11b0:	89 85       	ldd	r24, Y+9	; 0x09
    11b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    11b4:	6d 81       	ldd	r22, Y+5	; 0x05
    11b6:	7e 81       	ldd	r23, Y+6	; 0x06
    11b8:	0e 94 cd 14 	call	0x299a	; 0x299a <__eeupd_word_m6450a>
	//value_to_display = eeprom_read_word(&vco1_init_cv_eeprom);	

	
	return init_cv;
	
}
    11bc:	8d 81       	ldd	r24, Y+5	; 0x05
    11be:	9e 81       	ldd	r25, Y+6	; 0x06
    11c0:	2c 96       	adiw	r28, 0x0c	; 12
    11c2:	0f b6       	in	r0, 0x3f	; 63
    11c4:	f8 94       	cli
    11c6:	de bf       	out	0x3e, r29	; 62
    11c8:	0f be       	out	0x3f, r0	; 63
    11ca:	cd bf       	out	0x3d, r28	; 61
    11cc:	df 91       	pop	r29
    11ce:	cf 91       	pop	r28
    11d0:	1f 91       	pop	r17
    11d2:	0f 91       	pop	r16
    11d4:	ff 90       	pop	r15
    11d6:	ef 90       	pop	r14
    11d8:	df 90       	pop	r13
    11da:	cf 90       	pop	r12
    11dc:	bf 90       	pop	r11
    11de:	af 90       	pop	r10
    11e0:	9f 90       	pop	r9
    11e2:	8f 90       	pop	r8
    11e4:	7f 90       	pop	r7
    11e6:	6f 90       	pop	r6
    11e8:	5f 90       	pop	r5
    11ea:	4f 90       	pop	r4
    11ec:	3f 90       	pop	r3
    11ee:	2f 90       	pop	r2
    11f0:	08 95       	ret

000011f2 <tune_8ths>:



void tune_8ths(uint8_t vco) {
    11f2:	2f 92       	push	r2
    11f4:	3f 92       	push	r3
    11f6:	4f 92       	push	r4
    11f8:	5f 92       	push	r5
    11fa:	6f 92       	push	r6
    11fc:	7f 92       	push	r7
    11fe:	8f 92       	push	r8
    1200:	9f 92       	push	r9
    1202:	af 92       	push	r10
    1204:	bf 92       	push	r11
    1206:	cf 92       	push	r12
    1208:	df 92       	push	r13
    120a:	ef 92       	push	r14
    120c:	ff 92       	push	r15
    120e:	0f 93       	push	r16
    1210:	1f 93       	push	r17
    1212:	cf 93       	push	r28
    1214:	df 93       	push	r29
    1216:	cd b7       	in	r28, 0x3d	; 61
    1218:	de b7       	in	r29, 0x3e	; 62
    121a:	c0 54       	subi	r28, 0x40	; 64
    121c:	d0 40       	sbci	r29, 0x00	; 0
    121e:	0f b6       	in	r0, 0x3f	; 63
    1220:	f8 94       	cli
    1222:	de bf       	out	0x3e, r29	; 62
    1224:	0f be       	out	0x3f, r0	; 63
    1226:	cd bf       	out	0x3d, r28	; 61
    1228:	08 2f       	mov	r16, r24
		uint8_t period;
		uint16_t count;
	
		};

	struct pitch_reference reference[16] = 
    122a:	de 01       	movw	r26, r28
    122c:	11 96       	adiw	r26, 0x01	; 1
    122e:	e8 eb       	ldi	r30, 0xB8	; 184
    1230:	f1 e0       	ldi	r31, 0x01	; 1
    1232:	80 e3       	ldi	r24, 0x30	; 48
    1234:	01 90       	ld	r0, Z+
    1236:	0d 92       	st	X+, r0
    1238:	81 50       	subi	r24, 0x01	; 1
    123a:	e1 f7       	brne	.-8      	; 0x1234 <tune_8ths+0x42>
	
		//to do:
		//disable UART so MIDI data doesn't interrupt tuning
	
		//setup control voltages	
		initialize_voice_for_tuning();
    123c:	0e 94 16 07 	call	0xe2c	; 0xe2c <initialize_voice_for_tuning>
		struct control_voltage *vco_init_cv;
		struct control_voltage *vco_mix_cv;
		struct control_voltage *vco_pw_cv;
		struct control_voltage *vco_pitch_cv;	

		if (vco == VCO1) { //set up parameters for VCO1 tuning
    1240:	0f 30       	cpi	r16, 0x0F	; 15
    1242:	11 f5       	brne	.+68     	; 0x1288 <tune_8ths+0x96>
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 1; //allows second digit to display VCO being tuned
			init_cv = vco1_init_cv;
    1244:	40 90 f8 02 	lds	r4, 0x02F8
    1248:	50 90 f9 02 	lds	r5, 0x02F9
			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
    124c:	0f 2e       	mov	r0, r31
    124e:	fc e4       	ldi	r31, 0x4C	; 76
    1250:	8f 2e       	mov	r8, r31
    1252:	f1 e0       	ldi	r31, 0x01	; 1
    1254:	9f 2e       	mov	r9, r31
    1256:	f0 2d       	mov	r31, r0

			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
    1258:	0f 2e       	mov	r0, r31
    125a:	fc e3       	ldi	r31, 0x3C	; 60
    125c:	2f 2e       	mov	r2, r31
    125e:	f1 e0       	ldi	r31, 0x01	; 1
    1260:	3f 2e       	mov	r3, r31
    1262:	f0 2d       	mov	r31, r0
		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
    1264:	26 e4       	ldi	r18, 0x46	; 70
    1266:	31 e0       	ldi	r19, 0x01	; 1
    1268:	3a ab       	sts	0x5a, r19
    126a:	29 ab       	sts	0x59, r18

		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
    126c:	0f 2e       	mov	r0, r31
    126e:	f8 e3       	ldi	r31, 0x38	; 56
    1270:	6f 2e       	mov	r6, r31
    1272:	f1 e0       	ldi	r31, 0x01	; 1
    1274:	7f 2e       	mov	r7, r31
    1276:	f0 2d       	mov	r31, r0
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 1; //allows second digit to display VCO being tuned
			init_cv = vco1_init_cv;
			vco_pitch_table = vco1_pitch_table;
    1278:	04 ed       	ldi	r16, 0xD4	; 212
    127a:	12 e0       	ldi	r17, 0x02	; 2
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 1; //allows second digit to display VCO being tuned
    127c:	cc 24       	eor	r12, r12
    127e:	c3 94       	inc	r12
		struct control_voltage *vco_pitch_cv;	

		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
    1280:	ee 24       	eor	r14, r14
    1282:	68 94       	set
    1284:	e1 f8       	bld	r14, 1
    1286:	22 c0       	rjmp	.+68     	; 0x12cc <tune_8ths+0xda>
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 2; //allows second digit to display VCO being tuned
			init_cv = vco2_init_cv;
    1288:	40 90 f6 02 	lds	r4, 0x02F6
    128c:	50 90 f7 02 	lds	r5, 0x02F7
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
    1290:	0f 2e       	mov	r0, r31
    1292:	fa e4       	ldi	r31, 0x4A	; 74
    1294:	8f 2e       	mov	r8, r31
    1296:	f1 e0       	ldi	r31, 0x01	; 1
    1298:	9f 2e       	mov	r9, r31
    129a:	f0 2d       	mov	r31, r0
		
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
    129c:	0f 2e       	mov	r0, r31
    129e:	fe e2       	ldi	r31, 0x2E	; 46
    12a0:	2f 2e       	mov	r2, r31
    12a2:	f1 e0       	ldi	r31, 0x01	; 1
    12a4:	3f 2e       	mov	r3, r31
    12a6:	f0 2d       	mov	r31, r0
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
    12a8:	48 e4       	ldi	r20, 0x48	; 72
    12aa:	51 e0       	ldi	r21, 0x01	; 1
    12ac:	5a ab       	sts	0x5a, r21
    12ae:	49 ab       	sts	0x59, r20
		
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
    12b0:	0f 2e       	mov	r0, r31
    12b2:	fa e3       	ldi	r31, 0x3A	; 58
    12b4:	6f 2e       	mov	r6, r31
    12b6:	f1 e0       	ldi	r31, 0x01	; 1
    12b8:	7f 2e       	mov	r7, r31
    12ba:	f0 2d       	mov	r31, r0
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 2; //allows second digit to display VCO being tuned
			init_cv = vco2_init_cv;
			vco_pitch_table = vco2_pitch_table;
    12bc:	02 eb       	ldi	r16, 0xB2	; 178
    12be:	12 e0       	ldi	r17, 0x02	; 2
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 2; //allows second digit to display VCO being tuned
    12c0:	cc 24       	eor	r12, r12
    12c2:	68 94       	set
    12c4:	c1 f8       	bld	r12, 1
		
		
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
    12c6:	ee 24       	eor	r14, r14
    12c8:	68 94       	set
    12ca:	e5 f8       	bld	r14, 5
		}
	


		//set VCO init offset CV
		set_control_voltage(vco_init_cv, init_cv);
    12cc:	c3 01       	movw	r24, r6
    12ce:	b2 01       	movw	r22, r4
    12d0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		
	
		//latch switch data
		DATA_BUS = switch_byte;
    12d4:	e2 b8       	out	0x02, r14	; 2
		VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    12d6:	ed ed       	ldi	r30, 0xDD	; 221
    12d8:	f0 e0       	ldi	r31, 0x00	; 0
    12da:	80 81       	ld	r24, Z
    12dc:	80 64       	ori	r24, 0x40	; 64
    12de:	80 83       	st	Z, r24
		//_delay_us(1); //why is this delay here????
		VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    12e0:	80 81       	ld	r24, Z
    12e2:	8f 7b       	andi	r24, 0xBF	; 191
    12e4:	80 83       	st	Z, r24
		DATA_BUS = 0;
    12e6:	12 b8       	out	0x02, r1	; 2

		PORTF |= (1<<GATE); //turn gate on
    12e8:	89 9a       	sbi	0x11, 1	; 17
			
		period = 1; //need to initialize to minimum period number here
    12ea:	81 e0       	ldi	r24, 0x01	; 1
    12ec:	80 93 ff 02 	sts	0x02FF, r24
		
		compare_match_counter = 0;	
    12f0:	10 92 fa 02 	sts	0x02FA, r1
			
				//enable watchdog timer
				wdt_enable(WDTO_2S);
				while (count_finished == FALSE) {
					//update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);
					update_display(vco_number*100 + period, DEC);//
    12f4:	8c 2d       	mov	r24, r12
    12f6:	90 e0       	ldi	r25, 0x00	; 0
    12f8:	24 e6       	ldi	r18, 0x64	; 100
    12fa:	30 e0       	ldi	r19, 0x00	; 0
    12fc:	82 9f       	mul	r24, r18
    12fe:	d0 01       	movw	r26, r0
    1300:	83 9f       	mul	r24, r19
    1302:	b0 0d       	add	r27, r0
    1304:	92 9f       	mul	r25, r18
    1306:	b0 0d       	add	r27, r0
    1308:	11 24       	eor	r1, r1
    130a:	bc ab       	sts	0x5c, r27
    130c:	ab ab       	sts	0x5b, r26
    130e:	fe 01       	movw	r30, r28
    1310:	31 96       	adiw	r30, 0x01	; 1
    1312:	fc af       	sts	0x7c, r31
    1314:	eb af       	sts	0x7b, r30
	
}



void tune_8ths(uint8_t vco) {
    1316:	98 01       	movw	r18, r16
    1318:	2e 5f       	subi	r18, 0xFE	; 254
    131a:	3f 4f       	sbci	r19, 0xFF	; 255
    131c:	21 96       	adiw	r28, 0x01	; 1
    131e:	3f af       	sts	0x7f, r19
    1320:	2e af       	sts	0x7e, r18
    1322:	21 97       	sbiw	r28, 0x01	; 1
		PORTF |= (1<<GATE); //turn gate on
			
		period = 1; //need to initialize to minimum period number here
		
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
    1324:	1e ae       	sts	0xbe, r17
    1326:	1d ae       	sts	0xbd, r17
					//not sure what's really necessary here - definitely pitch and init_cv, but what else?
					set_control_voltage(vco_init_cv, init_cv);
					set_control_voltage(vco_pitch_cv, osc_pitch_cv);
					//set_control_voltage(&pitch_lfo_cv, MIN);
					//set_control_voltage(vco_pw_cv, MAX); //not necessary as SAW is being used to clock comparator
					set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    1328:	0f 2e       	mov	r0, r31
    132a:	f0 e3       	ldi	r31, 0x30	; 48
    132c:	ef 2e       	mov	r14, r31
    132e:	f1 e0       	ldi	r31, 0x01	; 1
    1330:	ff 2e       	mov	r15, r31
    1332:	f0 2d       	mov	r31, r0
					set_control_voltage(&cutoff_cv, MAX);
    1334:	0f 2e       	mov	r0, r31
    1336:	f8 e2       	ldi	r31, 0x28	; 40
    1338:	cf 2e       	mov	r12, r31
    133a:	f1 e0       	ldi	r31, 0x01	; 1
    133c:	df 2e       	mov	r13, r31
    133e:	f0 2d       	mov	r31, r0
					//set_control_voltage(&res_cv, MIN);
					set_control_voltage(&sustain_1_cv, MAX);
    1340:	0f 2e       	mov	r0, r31
    1342:	f4 e1       	ldi	r31, 0x14	; 20
    1344:	af 2e       	mov	r10, r31
    1346:	f1 e0       	ldi	r31, 0x01	; 1
    1348:	bf 2e       	mov	r11, r31
    134a:	f0 2d       	mov	r31, r0
	
}



void tune_8ths(uint8_t vco) {
    134c:	eb ad       	sts	0x6b, r30
    134e:	fc ad       	sts	0x6c, r31
		period = 1; //need to initialize to minimum period number here
		
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
			{
			period = reference[note_number].period;
    1350:	80 81       	ld	r24, Z
    1352:	80 93 ff 02 	sts	0x02FF, r24
			//period timer needs to be initialized here and turned off after each note's SAR to prevent glitching caused by leaving timer0 running
			TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
    1356:	84 b5       	in	r24, 0x24	; 36
    1358:	8f 60       	ori	r24, 0x0F	; 15
    135a:	84 bd       	out	0x24, r24	; 36
			OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1) ***COULD PROBABLY CHANGE THIS TO 0 NOW*** - NOPE. NEEDS TO BE 1!!!
    135c:	81 e0       	ldi	r24, 0x01	; 1
    135e:	87 bd       	out	0x27, r24	; 39
			//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
			TCNT0 = 0; //make sure timer/counter0 is actually 0. 
    1360:	16 bc       	out	0x26, r1	; 38
			
			if (note_number <= 2) {
    1362:	4d ad       	sts	0x6d, r20
    1364:	5e ad       	sts	0x6e, r21
    1366:	43 30       	cpi	r20, 0x03	; 3
    1368:	51 05       	cpc	r21, r1
    136a:	24 f4       	brge	.+8      	; 0x1374 <tune_8ths+0x182>
	
				//set timer/counter1 to /64 0.3125 MHz
				timer1_clock = (1<<CS11) | (1<<CS10);
    136c:	83 e0       	ldi	r24, 0x03	; 3
    136e:	80 93 fe 02 	sts	0x02FE, r24
    1372:	03 c0       	rjmp	.+6      	; 0x137a <tune_8ths+0x188>
	
			} else {
	
				//set timer/counter1 to /8 2.5 MHz
				timer1_clock = (1<<CS11);
    1374:	82 e0       	ldi	r24, 0x02	; 2
    1376:	80 93 fe 02 	sts	0x02FE, r24
	
			}
			//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
			uint16_t reference_count = reference[note_number].count;
    137a:	81 81       	ldd	r24, Z+1	; 0x01
    137c:	92 81       	ldd	r25, Z+2	; 0x02
    137e:	9a af       	sts	0x7a, r25
    1380:	89 af       	sts	0x79, r24
			uint16_t osc_pitch_cv = 0;
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    1382:	ad e0       	ldi	r26, 0x0D	; 13
    1384:	b0 e0       	ldi	r27, 0x00	; 0
    1386:	be ab       	sts	0x5e, r27
    1388:	ad ab       	sts	0x5d, r26
				timer1_clock = (1<<CS11);
	
			}
			//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
			uint16_t reference_count = reference[note_number].count;
			uint16_t osc_pitch_cv = 0;
    138a:	00 e0       	ldi	r16, 0x00	; 0
    138c:	10 e0       	ldi	r17, 0x00	; 0
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
				
				osc_pitch_cv |= (1<<dac_bit);
    138e:	e1 e0       	ldi	r30, 0x01	; 1
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	0d a8       	sts	0x8d, r16
    1394:	02 c0       	rjmp	.+4      	; 0x139a <tune_8ths+0x1a8>
    1396:	ee 0f       	add	r30, r30
    1398:	ff 1f       	adc	r31, r31
    139a:	0a 94       	dec	r0
    139c:	e2 f7       	brpl	.-8      	; 0x1396 <tune_8ths+0x1a4>
    139e:	f8 af       	sts	0x78, r31
    13a0:	ef ab       	sts	0x5f, r30
    13a2:	0e 2b       	or	r16, r30
    13a4:	1f 2b       	or	r17, r31
				TIMSK0 &= ~(1<<OCIE0A); //turn off output compare match A interrupt
    13a6:	ae e6       	ldi	r26, 0x6E	; 110
    13a8:	b0 e0       	ldi	r27, 0x00	; 0
    13aa:	8c 91       	ld	r24, X
    13ac:	8d 7f       	andi	r24, 0xFD	; 253
    13ae:	8c 93       	st	X, r24
				set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    13b0:	c4 01       	movw	r24, r8
    13b2:	b8 01       	movw	r22, r16
    13b4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
    13b8:	e3 ef       	ldi	r30, 0xF3	; 243
    13ba:	f1 e0       	ldi	r31, 0x01	; 1
    13bc:	31 97       	sbiw	r30, 0x01	; 1
    13be:	f1 f7       	brne	.-4      	; 0x13bc <tune_8ths+0x1ca>
    13c0:	00 c0       	rjmp	.+0      	; 0x13c2 <tune_8ths+0x1d0>
    13c2:	00 00       	nop
				_delay_ms(2); //add delay here to allow pitch to slew to its final value
				TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
    13c4:	ae e6       	ldi	r26, 0x6E	; 110
    13c6:	b0 e0       	ldi	r27, 0x00	; 0
    13c8:	8c 91       	ld	r24, X
    13ca:	82 60       	ori	r24, 0x02	; 2
    13cc:	8c 93       	st	X, r24
				//TCNT0 = 0;
				
				count_finished = FALSE;
    13ce:	10 92 fd 02 	sts	0x02FD, r1
				period_counter = 0;
    13d2:	10 92 00 03 	sts	0x0300, r1
			
				//enable watchdog timer
				wdt_enable(WDTO_2S);
    13d6:	e8 e1       	ldi	r30, 0x18	; 24
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	2f e0       	ldi	r18, 0x0F	; 15
    13dc:	0f b6       	in	r0, 0x3f	; 63
    13de:	f8 94       	cli
    13e0:	a8 95       	wdr
    13e2:	e0 93 60 00 	sts	0x0060, r30
    13e6:	0f be       	out	0x3f, r0	; 63
    13e8:	20 93 60 00 	sts	0x0060, r18
				while (count_finished == FALSE) {
    13ec:	80 91 fd 02 	lds	r24, 0x02FD
    13f0:	88 23       	and	r24, r24
    13f2:	81 f5       	brne	.+96     	; 0x1454 <tune_8ths+0x262>
					//update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);
					update_display(vco_number*100 + period, DEC);//
    13f4:	80 91 ff 02 	lds	r24, 0x02FF
    13f8:	4b a9       	sts	0x4b, r20
    13fa:	5c a9       	sts	0x4c, r21
    13fc:	48 0f       	add	r20, r24
    13fe:	51 1d       	adc	r21, r1
    1400:	ca 01       	movw	r24, r20
    1402:	60 e0       	ldi	r22, 0x00	; 0
    1404:	0e 94 27 02 	call	0x44e	; 0x44e <update_display>
					//update_display(value_to_display, DEC);	
					//need to have a watchdog timer here to escape while loop if it takes too long
				
					//not sure what's really necessary here - definitely pitch and init_cv, but what else?
					set_control_voltage(vco_init_cv, init_cv);
    1408:	c3 01       	movw	r24, r6
    140a:	b2 01       	movw	r22, r4
    140c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    1410:	c4 01       	movw	r24, r8
    1412:	b8 01       	movw	r22, r16
    1414:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					//set_control_voltage(&pitch_lfo_cv, MIN);
					//set_control_voltage(vco_pw_cv, MAX); //not necessary as SAW is being used to clock comparator
					set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    1418:	c7 01       	movw	r24, r14
    141a:	60 e0       	ldi	r22, 0x00	; 0
    141c:	70 e0       	ldi	r23, 0x00	; 0
    141e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(&cutoff_cv, MAX);
    1422:	c6 01       	movw	r24, r12
    1424:	6f ef       	ldi	r22, 0xFF	; 255
    1426:	7f e3       	ldi	r23, 0x3F	; 63
    1428:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					//set_control_voltage(&res_cv, MIN);
					set_control_voltage(&sustain_1_cv, MAX);
    142c:	c5 01       	movw	r24, r10
    142e:	6f ef       	ldi	r22, 0xFF	; 255
    1430:	7f e3       	ldi	r23, 0x3F	; 63
    1432:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					//set_control_voltage(&attack_1_cv, MIN); //keep attack at minimum
					set_control_voltage(vco_pw_cv, 8192);
    1436:	c1 01       	movw	r24, r2
    1438:	60 e0       	ldi	r22, 0x00	; 0
    143a:	70 e2       	ldi	r23, 0x20	; 32
    143c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(vco_mix_cv, MAX);
    1440:	89 a9       	sts	0x49, r24
    1442:	9a a9       	sts	0x4a, r25
    1444:	6f ef       	ldi	r22, 0xFF	; 255
    1446:	7f e3       	ldi	r23, 0x3F	; 63
    1448:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				count_finished = FALSE;
				period_counter = 0;
			
				//enable watchdog timer
				wdt_enable(WDTO_2S);
				while (count_finished == FALSE) {
    144c:	80 91 fd 02 	lds	r24, 0x02FD
    1450:	88 23       	and	r24, r24
    1452:	81 f2       	breq	.-96     	; 0x13f4 <tune_8ths+0x202>

			
			
				}							
				//turn off watchdog timer
				wdt_disable();
    1454:	58 e1       	ldi	r21, 0x18	; 24
    1456:	0f b6       	in	r0, 0x3f	; 63
    1458:	f8 94       	cli
    145a:	50 93 60 00 	sts	0x0060, r21
    145e:	10 92 60 00 	sts	0x0060, r1
    1462:	0f be       	out	0x3f, r0	; 63
				//Omar changed this from <= to < which makes sense. <= was an error because if it's equal you don't want to clear the bit
				if ((osc_count <= reference_count) && (no_overflow == TRUE)) osc_pitch_cv &= ~(1<<dac_bit);
    1464:	80 91 fb 02 	lds	r24, 0x02FB
    1468:	90 91 fc 02 	lds	r25, 0x02FC
    146c:	a9 ad       	sts	0x69, r26
    146e:	ba ad       	sts	0x6a, r27
    1470:	a8 17       	cp	r26, r24
    1472:	b9 07       	cpc	r27, r25
    1474:	50 f0       	brcs	.+20     	; 0x148a <tune_8ths+0x298>
    1476:	80 91 37 02 	lds	r24, 0x0237
    147a:	81 30       	cpi	r24, 0x01	; 1
    147c:	31 f4       	brne	.+12     	; 0x148a <tune_8ths+0x298>
    147e:	8f a9       	sts	0x4f, r24
    1480:	98 ad       	sts	0x68, r25
    1482:	80 95       	com	r24
    1484:	90 95       	com	r25
    1486:	08 23       	and	r16, r24
    1488:	19 23       	and	r17, r25
				
				if (osc_count == reference_count && no_overflow == TRUE) {
    148a:	80 91 fb 02 	lds	r24, 0x02FB
    148e:	90 91 fc 02 	lds	r25, 0x02FC
    1492:	e9 ad       	sts	0x69, r30
    1494:	fa ad       	sts	0x6a, r31
    1496:	8e 17       	cp	r24, r30
    1498:	9f 07       	cpc	r25, r31
    149a:	21 f4       	brne	.+8      	; 0x14a4 <tune_8ths+0x2b2>
    149c:	80 91 37 02 	lds	r24, 0x0237
    14a0:	81 30       	cpi	r24, 0x01	; 1
    14a2:	71 f0       	breq	.+28     	; 0x14c0 <tune_8ths+0x2ce>
					break;	//if you hit the reference count then get out of here		
				}				
				no_overflow = TRUE;
    14a4:	f1 e0       	ldi	r31, 0x01	; 1
    14a6:	f0 93 37 02 	sts	0x0237, r31
	
			}
			//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
			uint16_t reference_count = reference[note_number].count;
			uint16_t osc_pitch_cv = 0;
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    14aa:	2d a9       	sts	0x4d, r18
    14ac:	3e a9       	sts	0x4e, r19
    14ae:	21 50       	subi	r18, 0x01	; 1
    14b0:	30 40       	sbci	r19, 0x00	; 0
    14b2:	3e ab       	sts	0x5e, r19
    14b4:	2d ab       	sts	0x5d, r18
    14b6:	4f ef       	ldi	r20, 0xFF	; 255
    14b8:	2f 3f       	cpi	r18, 0xFF	; 255
    14ba:	34 07       	cpc	r19, r20
    14bc:	09 f0       	breq	.+2      	; 0x14c0 <tune_8ths+0x2ce>
    14be:	67 cf       	rjmp	.-306    	; 0x138e <tune_8ths+0x19c>
			
			
			}
		
			//vco_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table
			*(vco_pitch_table + (note_number+1)) = osc_pitch_cv;		
    14c0:	21 96       	adiw	r28, 0x01	; 1
    14c2:	ae ad       	sts	0x6e, r26
    14c4:	bf ad       	sts	0x6f, r27
    14c6:	21 97       	sbiw	r28, 0x01	; 1
    14c8:	0d 93       	st	X+, r16
    14ca:	1d 93       	st	X+, r17
    14cc:	21 96       	adiw	r28, 0x01	; 1
    14ce:	bf af       	sts	0x7f, r27
    14d0:	ae af       	sts	0x7e, r26
    14d2:	21 97       	sbiw	r28, 0x01	; 1
			
			//need to turn timer off here. This seems to have stopped periodic glitching of first note of first VCO tuned.
			TIMSK0 &= ~(1<<OCIE0A); //turn off timer0 compare match A interrupt
    14d4:	ee e6       	ldi	r30, 0x6E	; 110
    14d6:	f0 e0       	ldi	r31, 0x00	; 0
    14d8:	80 81       	ld	r24, Z
    14da:	8d 7f       	andi	r24, 0xFD	; 253
    14dc:	80 83       	st	Z, r24
			TCCR0A = 0; //turn off timer0
    14de:	14 bc       	out	0x24, r1	; 36
		PORTF |= (1<<GATE); //turn gate on
			
		period = 1; //need to initialize to minimum period number here
		
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
    14e0:	2d ad       	sts	0x6d, r18
    14e2:	3e ad       	sts	0x6e, r19
    14e4:	2f 5f       	subi	r18, 0xFF	; 255
    14e6:	3f 4f       	sbci	r19, 0xFF	; 255
    14e8:	3e af       	sts	0x7e, r19
    14ea:	2d af       	sts	0x7d, r18
    14ec:	4b ad       	sts	0x6b, r20
    14ee:	5c ad       	sts	0x6c, r21
    14f0:	4d 5f       	subi	r20, 0xFD	; 253
    14f2:	5f 4f       	sbci	r21, 0xFF	; 255
    14f4:	5c af       	sts	0x7c, r21
    14f6:	4b af       	sts	0x7b, r20
    14f8:	20 31       	cpi	r18, 0x10	; 16
    14fa:	31 05       	cpc	r19, r1
    14fc:	09 f0       	breq	.+2      	; 0x1500 <tune_8ths+0x30e>
    14fe:	26 cf       	rjmp	.-436    	; 0x134c <tune_8ths+0x15a>
		}
	
		
		//eeprom_update_block((const void*)vco_pitch_table, (void*)vco_pitch_table_eeprom, sizeof(vco_pitch_table));
		
		PORTF &= ~(1<<GATE); //turn gate off
    1500:	89 98       	cbi	0x11, 1	; 17
		
		
	
	
	}
    1502:	c0 5c       	subi	r28, 0xC0	; 192
    1504:	df 4f       	sbci	r29, 0xFF	; 255
    1506:	0f b6       	in	r0, 0x3f	; 63
    1508:	f8 94       	cli
    150a:	de bf       	out	0x3e, r29	; 62
    150c:	0f be       	out	0x3f, r0	; 63
    150e:	cd bf       	out	0x3d, r28	; 61
    1510:	df 91       	pop	r29
    1512:	cf 91       	pop	r28
    1514:	1f 91       	pop	r17
    1516:	0f 91       	pop	r16
    1518:	ff 90       	pop	r15
    151a:	ef 90       	pop	r14
    151c:	df 90       	pop	r13
    151e:	cf 90       	pop	r12
    1520:	bf 90       	pop	r11
    1522:	af 90       	pop	r10
    1524:	9f 90       	pop	r9
    1526:	8f 90       	pop	r8
    1528:	7f 90       	pop	r7
    152a:	6f 90       	pop	r6
    152c:	5f 90       	pop	r5
    152e:	4f 90       	pop	r4
    1530:	3f 90       	pop	r3
    1532:	2f 90       	pop	r2
    1534:	08 95       	ret

00001536 <tune_filter>:
	
void tune_filter(void) {
    1536:	2f 92       	push	r2
    1538:	3f 92       	push	r3
    153a:	4f 92       	push	r4
    153c:	5f 92       	push	r5
    153e:	6f 92       	push	r6
    1540:	7f 92       	push	r7
    1542:	8f 92       	push	r8
    1544:	9f 92       	push	r9
    1546:	af 92       	push	r10
    1548:	bf 92       	push	r11
    154a:	cf 92       	push	r12
    154c:	df 92       	push	r13
    154e:	ef 92       	push	r14
    1550:	ff 92       	push	r15
    1552:	0f 93       	push	r16
    1554:	1f 93       	push	r17
    1556:	cf 93       	push	r28
    1558:	df 93       	push	r29
    155a:	cd b7       	in	r28, 0x3d	; 61
    155c:	de b7       	in	r29, 0x3e	; 62
    155e:	e9 97       	sbiw	r28, 0x39	; 57
    1560:	0f b6       	in	r0, 0x3f	; 63
    1562:	f8 94       	cli
    1564:	de bf       	out	0x3e, r29	; 62
    1566:	0f be       	out	0x3f, r0	; 63
    1568:	cd bf       	out	0x3d, r28	; 61
		uint8_t period;
		uint16_t count;
		
	};

	struct pitch_reference reference[15] =
    156a:	de 01       	movw	r26, r28
    156c:	11 96       	adiw	r26, 0x01	; 1
    156e:	e8 ee       	ldi	r30, 0xE8	; 232
    1570:	f1 e0       	ldi	r31, 0x01	; 1
    1572:	8d e2       	ldi	r24, 0x2D	; 45
    1574:	01 90       	ld	r0, Z+
    1576:	0d 92       	st	X+, r0
    1578:	81 50       	subi	r24, 0x01	; 1
    157a:	e1 f7       	brne	.-8      	; 0x1574 <tune_filter+0x3e>
		
	};

	
	//initialize CVs for filter tuning
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
    157c:	80 e3       	ldi	r24, 0x30	; 48
    157e:	91 e0       	ldi	r25, 0x01	; 1
    1580:	60 e0       	ldi	r22, 0x00	; 0
    1582:	70 e0       	ldi	r23, 0x00	; 0
    1584:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
    1588:	82 e4       	ldi	r24, 0x42	; 66
    158a:	91 e0       	ldi	r25, 0x01	; 1
    158c:	60 e0       	ldi	r22, 0x00	; 0
    158e:	70 e0       	ldi	r23, 0x00	; 0
    1590:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
    1594:	84 e4       	ldi	r24, 0x44	; 68
    1596:	91 e0       	ldi	r25, 0x01	; 1
    1598:	60 e0       	ldi	r22, 0x00	; 0
    159a:	70 e0       	ldi	r23, 0x00	; 0
    159c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
    15a0:	8b e3       	ldi	r24, 0x3B	; 59
    15a2:	92 e0       	ldi	r25, 0x02	; 2
    15a4:	60 e0       	ldi	r22, 0x00	; 0
    15a6:	70 e0       	ldi	r23, 0x00	; 0
    15a8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
    15ac:	84 e3       	ldi	r24, 0x34	; 52
    15ae:	91 e0       	ldi	r25, 0x01	; 1
    15b0:	60 e0       	ldi	r22, 0x00	; 0
    15b2:	70 e0       	ldi	r23, 0x00	; 0
    15b4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
    15b8:	8e e3       	ldi	r24, 0x3E	; 62
    15ba:	91 e0       	ldi	r25, 0x01	; 1
    15bc:	60 e0       	ldi	r22, 0x00	; 0
    15be:	70 e0       	ldi	r23, 0x00	; 0
    15c0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
    15c4:	80 e4       	ldi	r24, 0x40	; 64
    15c6:	91 e0       	ldi	r25, 0x01	; 1
    15c8:	60 e0       	ldi	r22, 0x00	; 0
    15ca:	70 e0       	ldi	r23, 0x00	; 0
    15cc:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
    15d0:	82 e2       	ldi	r24, 0x22	; 34
    15d2:	91 e0       	ldi	r25, 0x01	; 1
    15d4:	60 e0       	ldi	r22, 0x00	; 0
    15d6:	70 e0       	ldi	r23, 0x00	; 0
    15d8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
    15dc:	8c e2       	ldi	r24, 0x2C	; 44
    15de:	91 e0       	ldi	r25, 0x01	; 1
    15e0:	60 e0       	ldi	r22, 0x00	; 0
    15e2:	70 e0       	ldi	r23, 0x00	; 0
    15e4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
    15e8:	84 e2       	ldi	r24, 0x24	; 36
    15ea:	91 e0       	ldi	r25, 0x01	; 1
    15ec:	60 e0       	ldi	r22, 0x00	; 0
    15ee:	70 e0       	ldi	r23, 0x00	; 0
    15f0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
    15f4:	86 e2       	ldi	r24, 0x26	; 38
    15f6:	91 e0       	ldi	r25, 0x01	; 1
    15f8:	60 e0       	ldi	r22, 0x00	; 0
    15fa:	70 e0       	ldi	r23, 0x00	; 0
    15fc:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//open filter with max resonance
	set_control_voltage(&cutoff_cv, MAX); //need to start with MAX to get filter oscillating
    1600:	88 e2       	ldi	r24, 0x28	; 40
    1602:	91 e0       	ldi	r25, 0x01	; 1
    1604:	6f ef       	ldi	r22, 0xFF	; 255
    1606:	7f e3       	ldi	r23, 0x3F	; 63
    1608:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&res_cv, MAX);
    160c:	8a e2       	ldi	r24, 0x2A	; 42
    160e:	91 e0       	ldi	r25, 0x01	; 1
    1610:	6f ef       	ldi	r22, 0xFF	; 255
    1612:	7f e3       	ldi	r23, 0x3F	; 63
    1614:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
    1618:	82 e3       	ldi	r24, 0x32	; 50
    161a:	91 e0       	ldi	r25, 0x01	; 1
    161c:	60 e0       	ldi	r22, 0x00	; 0
    161e:	70 e0       	ldi	r23, 0x00	; 0
    1620:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
    1624:	8c e1       	ldi	r24, 0x1C	; 28
    1626:	91 e0       	ldi	r25, 0x01	; 1
    1628:	60 e0       	ldi	r22, 0x00	; 0
    162a:	70 e0       	ldi	r23, 0x00	; 0
    162c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
    1630:	88 e1       	ldi	r24, 0x18	; 24
    1632:	91 e0       	ldi	r25, 0x01	; 1
    1634:	60 e0       	ldi	r22, 0x00	; 0
    1636:	70 e0       	ldi	r23, 0x00	; 0
    1638:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
    163c:	84 e1       	ldi	r24, 0x14	; 20
    163e:	91 e0       	ldi	r25, 0x01	; 1
    1640:	6f ef       	ldi	r22, 0xFF	; 255
    1642:	7f e3       	ldi	r23, 0x3F	; 63
    1644:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
    1648:	80 e1       	ldi	r24, 0x10	; 16
    164a:	91 e0       	ldi	r25, 0x01	; 1
    164c:	60 e0       	ldi	r22, 0x00	; 0
    164e:	70 e0       	ldi	r23, 0x00	; 0
    1650:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off noise, VCO1 and VCO2
	set_control_voltage(&noise_mix_cv, MIN);
    1654:	80 e2       	ldi	r24, 0x20	; 32
    1656:	91 e0       	ldi	r25, 0x01	; 1
    1658:	60 e0       	ldi	r22, 0x00	; 0
    165a:	70 e0       	ldi	r23, 0x00	; 0
    165c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&vco1_mix_cv, MIN);
    1660:	86 e4       	ldi	r24, 0x46	; 70
    1662:	91 e0       	ldi	r25, 0x01	; 1
    1664:	60 e0       	ldi	r22, 0x00	; 0
    1666:	70 e0       	ldi	r23, 0x00	; 0
    1668:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&vco2_mix_cv, MIN);
    166c:	88 e4       	ldi	r24, 0x48	; 72
    166e:	91 e0       	ldi	r25, 0x01	; 1
    1670:	60 e0       	ldi	r22, 0x00	; 0
    1672:	70 e0       	ldi	r23, 0x00	; 0
    1674:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>


	//latch switch data
	DATA_BUS = 0; //turn off all VCO waveforms
    1678:	12 b8       	out	0x02, r1	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    167a:	ed ed       	ldi	r30, 0xDD	; 221
    167c:	f0 e0       	ldi	r31, 0x00	; 0
    167e:	80 81       	ld	r24, Z
    1680:	80 64       	ori	r24, 0x40	; 64
    1682:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    1684:	80 81       	ld	r24, Z
    1686:	8f 7b       	andi	r24, 0xBF	; 191
    1688:	80 83       	st	Z, r24
	//DATA_BUS = 0;


	period = 1; //need to initialize to minimum period number here
    168a:	81 e0       	ldi	r24, 0x01	; 1
    168c:	80 93 ff 02 	sts	0x02FF, r24
	PORTF |= (1<<GATE); //turn gate on
    1690:	89 9a       	sbi	0x11, 1	; 17
    1692:	9e 01       	movw	r18, r28
    1694:	2f 5f       	subi	r18, 0xFF	; 255
    1696:	3f 4f       	sbci	r19, 0xFF	; 255
    1698:	3d ab       	sts	0x5d, r19
    169a:	2c ab       	sts	0x5c, r18
    169c:	84 e9       	ldi	r24, 0x94	; 148
    169e:	92 e0       	ldi	r25, 0x02	; 2
    16a0:	99 af       	sts	0x79, r25
    16a2:	88 af       	sts	0x78, r24
	
	
	
	for (int note_number = 0; note_number <= 14; note_number++)
    16a4:	1f aa       	sts	0x9f, r17
    16a6:	1e aa       	sts	0x9e, r17
		uint16_t pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
		
			pitch_cv |= (1<<dac_bit);

			set_control_voltage(&cutoff_cv, pitch_cv);
    16a8:	0f 2e       	mov	r0, r31
    16aa:	f8 e2       	ldi	r31, 0x28	; 40
    16ac:	af 2e       	mov	r10, r31
    16ae:	f1 e0       	ldi	r31, 0x01	; 1
    16b0:	bf 2e       	mov	r11, r31
    16b2:	f0 2d       	mov	r31, r0
				//value_to_display = TCNT0;
				//update_display(value_to_display, DEC);
				
		
				set_control_voltage(&cutoff_cv, pitch_cv);
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    16b4:	0f 2e       	mov	r0, r31
    16b6:	f0 e3       	ldi	r31, 0x30	; 48
    16b8:	6f 2e       	mov	r6, r31
    16ba:	f1 e0       	ldi	r31, 0x01	; 1
    16bc:	7f 2e       	mov	r7, r31
    16be:	f0 2d       	mov	r31, r0
				set_control_voltage(&res_cv, MAX);
    16c0:	0f 2e       	mov	r0, r31
    16c2:	fa e2       	ldi	r31, 0x2A	; 42
    16c4:	4f 2e       	mov	r4, r31
    16c6:	f1 e0       	ldi	r31, 0x01	; 1
    16c8:	5f 2e       	mov	r5, r31
    16ca:	f0 2d       	mov	r31, r0
				set_control_voltage(&sustain_1_cv, MAX);
    16cc:	0f 2e       	mov	r0, r31
    16ce:	f4 e1       	ldi	r31, 0x14	; 20
    16d0:	2f 2e       	mov	r2, r31
    16d2:	f1 e0       	ldi	r31, 0x01	; 1
    16d4:	3f 2e       	mov	r3, r31
    16d6:	f0 2d       	mov	r31, r0
		
	
	
	}
	
void tune_filter(void) {
    16d8:	ac a9       	sts	0x4c, r26
    16da:	bd a9       	sts	0x4d, r27
	
	
	
	for (int note_number = 0; note_number <= 14; note_number++)
	{
		period = reference[note_number].period;
    16dc:	8c 91       	ld	r24, X
    16de:	80 93 ff 02 	sts	0x02FF, r24
		//period timer needs to be initialized here and turned off after each note's SAR to prevent glitching caused by leaving timer0 running
		TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
    16e2:	84 b5       	in	r24, 0x24	; 36
    16e4:	8f 60       	ori	r24, 0x0F	; 15
    16e6:	84 bd       	out	0x24, r24	; 36
		OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1) ***COULD PROBABLY CHANGE THIS TO 0 NOW*** - NOPE. NEEDS TO BE 1!!!
    16e8:	81 e0       	ldi	r24, 0x01	; 1
    16ea:	87 bd       	out	0x27, r24	; 39
		TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
    16ec:	ee e6       	ldi	r30, 0x6E	; 110
    16ee:	f0 e0       	ldi	r31, 0x00	; 0
    16f0:	80 81       	ld	r24, Z
    16f2:	82 60       	ori	r24, 0x02	; 2
    16f4:	80 83       	st	Z, r24
		TCNT0 = 0; //make sure timer/counter0 is actually 0.
    16f6:	16 bc       	out	0x26, r1	; 38
		
		if (note_number <= 1) {
    16f8:	ee a9       	sts	0x4e, r30
    16fa:	ff a9       	sts	0x4f, r31
    16fc:	e2 30       	cpi	r30, 0x02	; 2
    16fe:	f1 05       	cpc	r31, r1
    1700:	24 f4       	brge	.+8      	; 0x170a <tune_filter+0x1d4>
			
			//set timer/counter1 to /64 0.3125 MHz
			timer1_clock = (1<<CS11) | (1<<CS10);
    1702:	83 e0       	ldi	r24, 0x03	; 3
    1704:	80 93 fe 02 	sts	0x02FE, r24
    1708:	03 c0       	rjmp	.+6      	; 0x1710 <tune_filter+0x1da>
			
		} else {
			
			//set timer/counter1 to /8 2.5 MHz
			timer1_clock = (1<<CS11);
    170a:	82 e0       	ldi	r24, 0x02	; 2
    170c:	80 93 fe 02 	sts	0x02FE, r24
			
		}
		//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
		uint16_t reference_count = reference[note_number].count;
    1710:	11 96       	adiw	r26, 0x01	; 1
    1712:	2d 91       	ld	r18, X+
    1714:	3c 91       	ld	r19, X
    1716:	12 97       	sbiw	r26, 0x02	; 2
    1718:	3b ab       	sts	0x5b, r19
    171a:	2a ab       	sts	0x5a, r18
		uint16_t pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    171c:	8d e0       	ldi	r24, 0x0D	; 13
    171e:	90 e0       	ldi	r25, 0x00	; 0
    1720:	9f a7       	lds	r25, 0x7f
    1722:	8e a7       	lds	r24, 0x7e
			timer1_clock = (1<<CS11);
			
		}
		//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
		uint16_t reference_count = reference[note_number].count;
		uint16_t pitch_cv = 0;
    1724:	ee 24       	eor	r14, r14
    1726:	ff 24       	eor	r15, r15
				set_control_voltage(&cutoff_cv, pitch_cv);
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
				set_control_voltage(&res_cv, MAX);
				set_control_voltage(&sustain_1_cv, MAX);
				set_control_voltage(&attack_1_cv, MIN); //keep attack at minimum
				set_control_voltage(&fil_lfo_cv, MIN);	//keep all filter modulation at a minimum
    1728:	0f 2e       	mov	r0, r31
    172a:	f2 e2       	ldi	r31, 0x22	; 34
    172c:	cf 2e       	mov	r12, r31
    172e:	f1 e0       	ldi	r31, 0x01	; 1
    1730:	df 2e       	mov	r13, r31
    1732:	f0 2d       	mov	r31, r0
				set_control_voltage(&fil_eg2_cv, MIN);
    1734:	0f 2e       	mov	r0, r31
    1736:	fc e2       	ldi	r31, 0x2C	; 44
    1738:	8f 2e       	mov	r8, r31
    173a:	f1 e0       	ldi	r31, 0x01	; 1
    173c:	9f 2e       	mov	r9, r31
    173e:	f0 2d       	mov	r31, r0
		//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
		uint16_t reference_count = reference[note_number].count;
		uint16_t pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
		
			pitch_cv |= (1<<dac_bit);
    1740:	81 e0       	ldi	r24, 0x01	; 1
    1742:	90 e0       	ldi	r25, 0x00	; 0
    1744:	fc 01       	movw	r30, r24
    1746:	0e a4       	lds	r16, 0xae
    1748:	02 c0       	rjmp	.+4      	; 0x174e <tune_filter+0x218>
    174a:	ee 0f       	add	r30, r30
    174c:	ff 1f       	adc	r31, r31
    174e:	0a 94       	dec	r0
    1750:	e2 f7       	brpl	.-8      	; 0x174a <tune_filter+0x214>
    1752:	f9 ab       	sts	0x59, r31
    1754:	e8 ab       	sts	0x58, r30
    1756:	ee 2a       	or	r14, r30
    1758:	ff 2a       	or	r15, r31

			set_control_voltage(&cutoff_cv, pitch_cv);
    175a:	c5 01       	movw	r24, r10
    175c:	b7 01       	movw	r22, r14
    175e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			count_finished = FALSE;
    1762:	10 92 fd 02 	sts	0x02FD, r1
			period_counter = 0;
    1766:	10 92 00 03 	sts	0x0300, r1
		
			//enable watchdog timer
			wdt_enable(WDTO_2S);
    176a:	8f e0       	ldi	r24, 0x0F	; 15
    176c:	28 e1       	ldi	r18, 0x18	; 24
    176e:	30 e0       	ldi	r19, 0x00	; 0
    1770:	0f b6       	in	r0, 0x3f	; 63
    1772:	f8 94       	cli
    1774:	a8 95       	wdr
    1776:	20 93 60 00 	sts	0x0060, r18
    177a:	0f be       	out	0x3f, r0	; 63
    177c:	80 93 60 00 	sts	0x0060, r24
			while (count_finished == FALSE) {
    1780:	80 91 fd 02 	lds	r24, 0x02FD
    1784:	88 23       	and	r24, r24
    1786:	b1 f5       	brne	.+108    	; 0x17f4 <tune_filter+0x2be>
				set_control_voltage(&res_cv, MAX);
				set_control_voltage(&sustain_1_cv, MAX);
				set_control_voltage(&attack_1_cv, MIN); //keep attack at minimum
				set_control_voltage(&fil_lfo_cv, MIN);	//keep all filter modulation at a minimum
				set_control_voltage(&fil_eg2_cv, MIN);
				set_control_voltage(&fil_vco2_cv, MIN);
    1788:	04 e2       	ldi	r16, 0x24	; 36
    178a:	11 e0       	ldi	r17, 0x01	; 1
		
			//enable watchdog timer
			wdt_enable(WDTO_2S);
			while (count_finished == FALSE) {
				//update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);
				update_display(300 + period, DEC);//
    178c:	80 91 ff 02 	lds	r24, 0x02FF
    1790:	90 e0       	ldi	r25, 0x00	; 0
    1792:	84 5d       	subi	r24, 0xD4	; 212
    1794:	9e 4f       	sbci	r25, 0xFE	; 254
    1796:	60 e0       	ldi	r22, 0x00	; 0
    1798:	0e 94 27 02 	call	0x44e	; 0x44e <update_display>
				//value_to_display = TCNT0;
				//update_display(value_to_display, DEC);
				
		
				set_control_voltage(&cutoff_cv, pitch_cv);
    179c:	c5 01       	movw	r24, r10
    179e:	b7 01       	movw	r22, r14
    17a0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    17a4:	c3 01       	movw	r24, r6
    17a6:	60 e0       	ldi	r22, 0x00	; 0
    17a8:	70 e0       	ldi	r23, 0x00	; 0
    17aa:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&res_cv, MAX);
    17ae:	c2 01       	movw	r24, r4
    17b0:	6f ef       	ldi	r22, 0xFF	; 255
    17b2:	7f e3       	ldi	r23, 0x3F	; 63
    17b4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&sustain_1_cv, MAX);
    17b8:	c1 01       	movw	r24, r2
    17ba:	6f ef       	ldi	r22, 0xFF	; 255
    17bc:	7f e3       	ldi	r23, 0x3F	; 63
    17be:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&attack_1_cv, MIN); //keep attack at minimum
    17c2:	8c e1       	ldi	r24, 0x1C	; 28
    17c4:	91 e0       	ldi	r25, 0x01	; 1
    17c6:	60 e0       	ldi	r22, 0x00	; 0
    17c8:	70 e0       	ldi	r23, 0x00	; 0
    17ca:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&fil_lfo_cv, MIN);	//keep all filter modulation at a minimum
    17ce:	c6 01       	movw	r24, r12
    17d0:	60 e0       	ldi	r22, 0x00	; 0
    17d2:	70 e0       	ldi	r23, 0x00	; 0
    17d4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&fil_eg2_cv, MIN);
    17d8:	c4 01       	movw	r24, r8
    17da:	60 e0       	ldi	r22, 0x00	; 0
    17dc:	70 e0       	ldi	r23, 0x00	; 0
    17de:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&fil_vco2_cv, MIN);
    17e2:	c8 01       	movw	r24, r16
    17e4:	60 e0       	ldi	r22, 0x00	; 0
    17e6:	70 e0       	ldi	r23, 0x00	; 0
    17e8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			count_finished = FALSE;
			period_counter = 0;
		
			//enable watchdog timer
			wdt_enable(WDTO_2S);
			while (count_finished == FALSE) {
    17ec:	80 91 fd 02 	lds	r24, 0x02FD
    17f0:	88 23       	and	r24, r24
    17f2:	61 f2       	breq	.-104    	; 0x178c <tune_filter+0x256>
				set_control_voltage(&fil_eg2_cv, MIN);
				set_control_voltage(&fil_vco2_cv, MIN);
						
			}
			//turn off watchdog timer
			wdt_disable();
    17f4:	88 e1       	ldi	r24, 0x18	; 24
    17f6:	0f b6       	in	r0, 0x3f	; 63
    17f8:	f8 94       	cli
    17fa:	80 93 60 00 	sts	0x0060, r24
    17fe:	10 92 60 00 	sts	0x0060, r1
    1802:	0f be       	out	0x3f, r0	; 63
			//Omar changed this from <= to < which makes sense. <= was an error because if it's equal you don't want to clear the bit
			if ((osc_count <= reference_count) && (no_overflow == TRUE))pitch_cv &= ~(1<<dac_bit);
    1804:	80 91 fb 02 	lds	r24, 0x02FB
    1808:	90 91 fc 02 	lds	r25, 0x02FC
    180c:	2a a9       	sts	0x4a, r18
    180e:	3b a9       	sts	0x4b, r19
    1810:	28 17       	cp	r18, r24
    1812:	39 07       	cpc	r19, r25
    1814:	50 f0       	brcs	.+20     	; 0x182a <tune_filter+0x2f4>
    1816:	80 91 37 02 	lds	r24, 0x0237
    181a:	81 30       	cpi	r24, 0x01	; 1
    181c:	31 f4       	brne	.+12     	; 0x182a <tune_filter+0x2f4>
    181e:	88 a9       	sts	0x48, r24
    1820:	99 a9       	sts	0x49, r25
    1822:	80 95       	com	r24
    1824:	90 95       	com	r25
    1826:	e8 22       	and	r14, r24
    1828:	f9 22       	and	r15, r25
		
			if (osc_count == reference_count && no_overflow == TRUE) {
    182a:	80 91 fb 02 	lds	r24, 0x02FB
    182e:	90 91 fc 02 	lds	r25, 0x02FC
    1832:	ea a9       	sts	0x4a, r30
    1834:	fb a9       	sts	0x4b, r31
    1836:	8e 17       	cp	r24, r30
    1838:	9f 07       	cpc	r25, r31
    183a:	21 f4       	brne	.+8      	; 0x1844 <tune_filter+0x30e>
    183c:	80 91 37 02 	lds	r24, 0x0237
    1840:	81 30       	cpi	r24, 0x01	; 1
    1842:	71 f0       	breq	.+28     	; 0x1860 <tune_filter+0x32a>
				break;	//if you hit the reference count then get out of here
			}
			no_overflow = TRUE;
    1844:	81 e0       	ldi	r24, 0x01	; 1
    1846:	80 93 37 02 	sts	0x0237, r24
			
		}
		//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
		uint16_t reference_count = reference[note_number].count;
		uint16_t pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    184a:	2e a5       	lds	r18, 0x6e
    184c:	3f a5       	lds	r19, 0x6f
    184e:	21 50       	subi	r18, 0x01	; 1
    1850:	30 40       	sbci	r19, 0x00	; 0
    1852:	3f a7       	lds	r19, 0x7f
    1854:	2e a7       	lds	r18, 0x7e
    1856:	8f ef       	ldi	r24, 0xFF	; 255
    1858:	2f 3f       	cpi	r18, 0xFF	; 255
    185a:	38 07       	cpc	r19, r24
    185c:	09 f0       	breq	.+2      	; 0x1860 <tune_filter+0x32a>
    185e:	70 cf       	rjmp	.-288    	; 0x1740 <tune_filter+0x20a>
		
		
	}
	
	
	filter_pitch_table[note_number+1] = pitch_cv + 32; //32 is an offset that is trying to fix a bug somewhere else. This fix seems to work, but why 2^5 shift is required doesn't make sense to me yet. Need to look into this further
    1860:	ee a9       	sts	0x4e, r30
    1862:	ff a9       	sts	0x4f, r31
    1864:	31 96       	adiw	r30, 0x01	; 1
    1866:	ff ab       	sts	0x5f, r31
    1868:	ee ab       	sts	0x5e, r30
    186a:	c7 01       	movw	r24, r14
    186c:	80 96       	adiw	r24, 0x20	; 32
    186e:	e8 ad       	sts	0x68, r30
    1870:	f9 ad       	sts	0x69, r31
    1872:	81 93       	st	Z+, r24
    1874:	91 93       	st	Z+, r25
    1876:	f9 af       	sts	0x79, r31
    1878:	e8 af       	sts	0x78, r30
	
	//need to turn timer off here. This seems to have stopped periodic glitching of first note of first VCO tuned.
	TIMSK0 &= ~(1<<OCIE0A); //turn off timer0 compare match A interrupt
    187a:	ee e6       	ldi	r30, 0x6E	; 110
    187c:	f0 e0       	ldi	r31, 0x00	; 0
    187e:	80 81       	ld	r24, Z
    1880:	8d 7f       	andi	r24, 0xFD	; 253
    1882:	80 83       	st	Z, r24
	TCCR0A = 0; //turn off timer0
    1884:	14 bc       	out	0x24, r1	; 36
    1886:	2c a9       	sts	0x4c, r18
    1888:	3d a9       	sts	0x4d, r19
    188a:	2d 5f       	subi	r18, 0xFD	; 253
    188c:	3f 4f       	sbci	r19, 0xFF	; 255
    188e:	3d ab       	sts	0x5d, r19
    1890:	2c ab       	sts	0x5c, r18
	period = 1; //need to initialize to minimum period number here
	PORTF |= (1<<GATE); //turn gate on
	
	
	
	for (int note_number = 0; note_number <= 14; note_number++)
    1892:	8e a9       	sts	0x4e, r24
    1894:	9f a9       	sts	0x4f, r25
    1896:	8f 30       	cpi	r24, 0x0F	; 15
    1898:	91 05       	cpc	r25, r1
    189a:	09 f0       	breq	.+2      	; 0x189e <tune_filter+0x368>
    189c:	1d cf       	rjmp	.-454    	; 0x16d8 <tune_filter+0x1a2>
}


//eeprom_update_block((const void*)filter_pitch_table, (void*)filter_pitch_table_eeprom, sizeof(filter_pitch_table));

PORTF &= ~(1<<GATE); //turn gate off
    189e:	89 98       	cbi	0x11, 1	; 17
	
	
}	
    18a0:	e9 96       	adiw	r28, 0x39	; 57
    18a2:	0f b6       	in	r0, 0x3f	; 63
    18a4:	f8 94       	cli
    18a6:	de bf       	out	0x3e, r29	; 62
    18a8:	0f be       	out	0x3f, r0	; 63
    18aa:	cd bf       	out	0x3d, r28	; 61
    18ac:	df 91       	pop	r29
    18ae:	cf 91       	pop	r28
    18b0:	1f 91       	pop	r17
    18b2:	0f 91       	pop	r16
    18b4:	ff 90       	pop	r15
    18b6:	ef 90       	pop	r14
    18b8:	df 90       	pop	r13
    18ba:	cf 90       	pop	r12
    18bc:	bf 90       	pop	r11
    18be:	af 90       	pop	r10
    18c0:	9f 90       	pop	r9
    18c2:	8f 90       	pop	r8
    18c4:	7f 90       	pop	r7
    18c6:	6f 90       	pop	r6
    18c8:	5f 90       	pop	r5
    18ca:	4f 90       	pop	r4
    18cc:	3f 90       	pop	r3
    18ce:	2f 90       	pop	r2
    18d0:	08 95       	ret

000018d2 <save_tuning_tables>:


void save_tuning_tables(void) { //write tuning tables to memory
	
	eeprom_update_block((const void*)filter_pitch_table, (void*)filter_pitch_table_eeprom, sizeof(filter_pitch_table));
    18d2:	82 e9       	ldi	r24, 0x92	; 146
    18d4:	92 e0       	ldi	r25, 0x02	; 2
    18d6:	60 e0       	ldi	r22, 0x00	; 0
    18d8:	70 e0       	ldi	r23, 0x00	; 0
    18da:	40 e2       	ldi	r20, 0x20	; 32
    18dc:	50 e0       	ldi	r21, 0x00	; 0
    18de:	0e 94 ac 14 	call	0x2958	; 0x2958 <__eeupd_block_m6450a>
	eeprom_update_block((const void*)vco1_pitch_table, (void*)vco1_pitch_table_eeprom, sizeof(vco1_pitch_table));
    18e2:	84 ed       	ldi	r24, 0xD4	; 212
    18e4:	92 e0       	ldi	r25, 0x02	; 2
    18e6:	62 e4       	ldi	r22, 0x42	; 66
    18e8:	70 e0       	ldi	r23, 0x00	; 0
    18ea:	42 e2       	ldi	r20, 0x22	; 34
    18ec:	50 e0       	ldi	r21, 0x00	; 0
    18ee:	0e 94 ac 14 	call	0x2958	; 0x2958 <__eeupd_block_m6450a>
	eeprom_update_block((const void*)vco2_pitch_table, (void*)vco2_pitch_table_eeprom, sizeof(vco2_pitch_table));
    18f2:	82 eb       	ldi	r24, 0xB2	; 178
    18f4:	92 e0       	ldi	r25, 0x02	; 2
    18f6:	60 e2       	ldi	r22, 0x20	; 32
    18f8:	70 e0       	ldi	r23, 0x00	; 0
    18fa:	42 e2       	ldi	r20, 0x22	; 34
    18fc:	50 e0       	ldi	r21, 0x00	; 0
    18fe:	0e 94 ac 14 	call	0x2958	; 0x2958 <__eeupd_block_m6450a>
	
	
}
    1902:	08 95       	ret

00001904 <load_tuning_tables>:

void load_tuning_tables(void) { //retrieve tuning tables from memory
	
	
	vco1_init_cv = eeprom_read_word(&vco1_init_cv_eeprom);
    1904:	86 e6       	ldi	r24, 0x66	; 102
    1906:	90 e0       	ldi	r25, 0x00	; 0
    1908:	0e 94 a6 14 	call	0x294c	; 0x294c <__eerd_word_m6450a>
    190c:	90 93 f9 02 	sts	0x02F9, r25
    1910:	80 93 f8 02 	sts	0x02F8, r24
	vco2_init_cv = eeprom_read_word(&vco2_init_cv_eeprom);
    1914:	84 e6       	ldi	r24, 0x64	; 100
    1916:	90 e0       	ldi	r25, 0x00	; 0
    1918:	0e 94 a6 14 	call	0x294c	; 0x294c <__eerd_word_m6450a>
    191c:	90 93 f7 02 	sts	0x02F7, r25
    1920:	80 93 f6 02 	sts	0x02F6, r24
	//uint16_t eeprom_addr = 0;
	//vco1_init_cv = eeprom_read_word((uint16_t*)eeprom_addr);
	//eeprom_addr += sizeof(vco2_init_cv);
	//vco2_init_cv = eeprom_read_word((uint16_t*)eeprom_addr);
	eeprom_read_block((void*)vco1_pitch_table, (const void*)vco1_pitch_table_eeprom, sizeof(vco1_pitch_table));
    1924:	84 ed       	ldi	r24, 0xD4	; 212
    1926:	92 e0       	ldi	r25, 0x02	; 2
    1928:	62 e4       	ldi	r22, 0x42	; 66
    192a:	70 e0       	ldi	r23, 0x00	; 0
    192c:	42 e2       	ldi	r20, 0x22	; 34
    192e:	50 e0       	ldi	r21, 0x00	; 0
    1930:	0e 94 96 14 	call	0x292c	; 0x292c <__eerd_block_m6450a>
	eeprom_read_block((void*)vco2_pitch_table, (const void*)vco2_pitch_table_eeprom, sizeof(vco2_pitch_table));
    1934:	82 eb       	ldi	r24, 0xB2	; 178
    1936:	92 e0       	ldi	r25, 0x02	; 2
    1938:	60 e2       	ldi	r22, 0x20	; 32
    193a:	70 e0       	ldi	r23, 0x00	; 0
    193c:	42 e2       	ldi	r20, 0x22	; 34
    193e:	50 e0       	ldi	r21, 0x00	; 0
    1940:	0e 94 96 14 	call	0x292c	; 0x292c <__eerd_block_m6450a>
	eeprom_read_block((void*)filter_pitch_table, (const void*)filter_pitch_table_eeprom, sizeof(filter_pitch_table));
    1944:	82 e9       	ldi	r24, 0x92	; 146
    1946:	92 e0       	ldi	r25, 0x02	; 2
    1948:	60 e0       	ldi	r22, 0x00	; 0
    194a:	70 e0       	ldi	r23, 0x00	; 0
    194c:	40 e2       	ldi	r20, 0x20	; 32
    194e:	50 e0       	ldi	r21, 0x00	; 0
    1950:	0e 94 96 14 	call	0x292c	; 0x292c <__eerd_block_m6450a>
	
	//value_to_display = vco1_init_cv_eeprom;
	
}			
    1954:	08 95       	ret

00001956 <interpolate_pitch_cv>:
	
uint16_t interpolate_pitch_cv(uint8_t note, uint16_t *pitch_table) {
	
	uint8_t pitch_index = note>>3;
    1956:	98 2f       	mov	r25, r24
    1958:	96 95       	lsr	r25
    195a:	96 95       	lsr	r25
    195c:	96 95       	lsr	r25
	uint8_t delta_note = note - pitch_index*8; //will range from 0 to 7
		
	uint16_t y0 = pitch_table[pitch_index -1];
    195e:	29 2f       	mov	r18, r25
    1960:	30 e0       	ldi	r19, 0x00	; 0
    1962:	f9 01       	movw	r30, r18
    1964:	31 97       	sbiw	r30, 0x01	; 1
    1966:	ee 0f       	add	r30, r30
    1968:	ff 1f       	adc	r31, r31
    196a:	e6 0f       	add	r30, r22
    196c:	f7 1f       	adc	r31, r23
    196e:	01 90       	ld	r0, Z+
    1970:	f0 81       	ld	r31, Z
    1972:	e0 2d       	mov	r30, r0
	uint16_t y1 = pitch_table[pitch_index];
    1974:	22 0f       	add	r18, r18
    1976:	33 1f       	adc	r19, r19
    1978:	26 0f       	add	r18, r22
    197a:	37 1f       	adc	r19, r23
	
	uint16_t interpolated_pitch_cv = y0 + (((y1 - y0)*delta_note)>>3); //mind order of operations here: + is evaluated before >>	also, might be possible to optimize this with 16MUL8SHIFT8 from Anushri ASM util
    197c:	d9 01       	movw	r26, r18
    197e:	4d 91       	ld	r20, X+
    1980:	5c 91       	ld	r21, X
    1982:	11 97       	sbiw	r26, 0x01	; 1
    1984:	4e 1b       	sub	r20, r30
    1986:	5f 0b       	sbc	r21, r31
}			
	
uint16_t interpolate_pitch_cv(uint8_t note, uint16_t *pitch_table) {
	
	uint8_t pitch_index = note>>3;
	uint8_t delta_note = note - pitch_index*8; //will range from 0 to 7
    1988:	99 0f       	add	r25, r25
    198a:	99 0f       	add	r25, r25
    198c:	99 0f       	add	r25, r25
    198e:	89 1b       	sub	r24, r25
		
	uint16_t y0 = pitch_table[pitch_index -1];
	uint16_t y1 = pitch_table[pitch_index];
	
	uint16_t interpolated_pitch_cv = y0 + (((y1 - y0)*delta_note)>>3); //mind order of operations here: + is evaluated before >>	also, might be possible to optimize this with 16MUL8SHIFT8 from Anushri ASM util
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	48 9f       	mul	r20, r24
    1994:	90 01       	movw	r18, r0
    1996:	49 9f       	mul	r20, r25
    1998:	30 0d       	add	r19, r0
    199a:	58 9f       	mul	r21, r24
    199c:	30 0d       	add	r19, r0
    199e:	11 24       	eor	r1, r1
    19a0:	36 95       	lsr	r19
    19a2:	27 95       	ror	r18
    19a4:	36 95       	lsr	r19
    19a6:	27 95       	ror	r18
    19a8:	36 95       	lsr	r19
    19aa:	27 95       	ror	r18
    19ac:	e2 0f       	add	r30, r18
    19ae:	f3 1f       	adc	r31, r19
	
	
	
	return interpolated_pitch_cv;
	
}
    19b0:	8e 2f       	mov	r24, r30
    19b2:	9f 2f       	mov	r25, r31
    19b4:	08 95       	ret

000019b6 <set_one_volt_per_octave>:

void set_one_volt_per_octave(void) { //does this get stored in RAM? Should it go in progmem instead?
    19b6:	cf 93       	push	r28
    19b8:	df 93       	push	r29
    19ba:	cd b7       	in	r28, 0x3d	; 61
    19bc:	de b7       	in	r29, 0x3e	; 62
    19be:	a2 97       	sbiw	r28, 0x22	; 34
    19c0:	0f b6       	in	r0, 0x3f	; 63
    19c2:	f8 94       	cli
    19c4:	de bf       	out	0x3e, r29	; 62
    19c6:	0f be       	out	0x3f, r0	; 63
    19c8:	cd bf       	out	0x3d, r28	; 61
	
	uint16_t vpo_pitch_table[17] = {
    19ca:	de 01       	movw	r26, r28
    19cc:	11 96       	adiw	r26, 0x01	; 1
    19ce:	e5 e1       	ldi	r30, 0x15	; 21
    19d0:	f2 e0       	ldi	r31, 0x02	; 2
    19d2:	82 e2       	ldi	r24, 0x22	; 34
    19d4:	01 90       	ld	r0, Z+
    19d6:	0d 92       	st	X+, r0
    19d8:	81 50       	subi	r24, 0x01	; 1
    19da:	e1 f7       	brne	.-8      	; 0x19d4 <set_one_volt_per_octave+0x1e>
		16384
		
	};
	
	
	memcpy((void*)vco1_pitch_table, (const void*)vpo_pitch_table, (size_t)sizeof(vpo_pitch_table));
    19dc:	a4 ed       	ldi	r26, 0xD4	; 212
    19de:	b2 e0       	ldi	r27, 0x02	; 2
    19e0:	fe 01       	movw	r30, r28
    19e2:	31 96       	adiw	r30, 0x01	; 1
    19e4:	82 e2       	ldi	r24, 0x22	; 34
    19e6:	01 90       	ld	r0, Z+
    19e8:	0d 92       	st	X+, r0
    19ea:	81 50       	subi	r24, 0x01	; 1
    19ec:	e1 f7       	brne	.-8      	; 0x19e6 <set_one_volt_per_octave+0x30>
	memcpy((void*)vco2_pitch_table, (const void*)vpo_pitch_table, (size_t)sizeof(vpo_pitch_table));
    19ee:	a2 eb       	ldi	r26, 0xB2	; 178
    19f0:	b2 e0       	ldi	r27, 0x02	; 2
    19f2:	fe 01       	movw	r30, r28
    19f4:	31 96       	adiw	r30, 0x01	; 1
    19f6:	82 e2       	ldi	r24, 0x22	; 34
    19f8:	01 90       	ld	r0, Z+
    19fa:	0d 92       	st	X+, r0
    19fc:	81 50       	subi	r24, 0x01	; 1
    19fe:	e1 f7       	brne	.-8      	; 0x19f8 <set_one_volt_per_octave+0x42>
	
	
    1a00:	a2 96       	adiw	r28, 0x22	; 34
    1a02:	0f b6       	in	r0, 0x3f	; 63
    1a04:	f8 94       	cli
    1a06:	de bf       	out	0x3e, r29	; 62
    1a08:	0f be       	out	0x3f, r0	; 63
    1a0a:	cd bf       	out	0x3d, r28	; 61
    1a0c:	df 91       	pop	r29
    1a0e:	cf 91       	pop	r28
    1a10:	08 95       	ret

00001a12 <read_switch_port>:

uint8_t read_switch_port(void) {
	
	static uint8_t previous_port_state = 0;
	
	uint8_t current_port_state = SWITCH_PORT; //read switch state byte
    1a12:	9f b1       	in	r25, 0x0f	; 15
	
	//this toggle code works, but I haven't figured out how it works
	//source: http://forum.allaboutcircuits.com/threads/help-with-programming-uc-toggle-led-using-one-switch.51602/	
	current_port_state ^= previous_port_state;
    1a14:	80 91 04 03 	lds	r24, 0x0304
    1a18:	98 27       	eor	r25, r24
	previous_port_state ^= current_port_state;
    1a1a:	89 27       	eor	r24, r25
    1a1c:	80 93 04 03 	sts	0x0304, r24
	current_port_state &= previous_port_state;
	
	return current_port_state;
	
}
    1a20:	89 23       	and	r24, r25
    1a22:	08 95       	ret

00001a24 <update_analog_switch_latch>:

void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    1a24:	ed ed       	ldi	r30, 0xDD	; 221
    1a26:	f0 e0       	ldi	r31, 0x00	; 0
    1a28:	90 81       	ld	r25, Z
    1a2a:	9f 7b       	andi	r25, 0xBF	; 191
    1a2c:	90 83       	st	Z, r25
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
    1a2e:	28 2f       	mov	r18, r24
    1a30:	30 e0       	ldi	r19, 0x00	; 0
    1a32:	21 70       	andi	r18, 0x01	; 1
    1a34:	30 70       	andi	r19, 0x00	; 0
    1a36:	22 0f       	add	r18, r18
    1a38:	33 1f       	adc	r19, r19
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
    1a3a:	68 2f       	mov	r22, r24
    1a3c:	62 95       	swap	r22
    1a3e:	66 95       	lsr	r22
    1a40:	67 70       	andi	r22, 0x07	; 7
    1a42:	67 95       	ror	r22
    1a44:	66 27       	eor	r22, r22
    1a46:	67 95       	ror	r22
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    1a48:	26 2b       	or	r18, r22
    1a4a:	98 2f       	mov	r25, r24
    1a4c:	96 95       	lsr	r25
    1a4e:	96 95       	lsr	r25
    1a50:	91 70       	andi	r25, 0x01	; 1
    1a52:	29 2b       	or	r18, r25
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
    1a54:	68 2f       	mov	r22, r24
    1a56:	66 1f       	adc	r22, r22
    1a58:	66 27       	eor	r22, r22
    1a5a:	66 1f       	adc	r22, r22
    1a5c:	66 0f       	add	r22, r22
    1a5e:	66 0f       	add	r22, r22
    1a60:	66 0f       	add	r22, r22
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    1a62:	26 2b       	or	r18, r22
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
    1a64:	a8 2f       	mov	r26, r24
    1a66:	a6 95       	lsr	r26
    1a68:	b0 e0       	ldi	r27, 0x00	; 0
    1a6a:	a1 70       	andi	r26, 0x01	; 1
    1a6c:	b0 70       	andi	r27, 0x00	; 0
    1a6e:	bd 01       	movw	r22, r26
    1a70:	66 0f       	add	r22, r22
    1a72:	77 1f       	adc	r23, r23
    1a74:	66 0f       	add	r22, r22
    1a76:	77 1f       	adc	r23, r23
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    1a78:	26 2b       	or	r18, r22
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
    1a7a:	68 2f       	mov	r22, r24
    1a7c:	62 95       	swap	r22
    1a7e:	6f 70       	andi	r22, 0x0F	; 15
    1a80:	70 e0       	ldi	r23, 0x00	; 0
    1a82:	61 70       	andi	r22, 0x01	; 1
    1a84:	70 70       	andi	r23, 0x00	; 0
    1a86:	ab 01       	movw	r20, r22
    1a88:	00 24       	eor	r0, r0
    1a8a:	56 95       	lsr	r21
    1a8c:	47 95       	ror	r20
    1a8e:	07 94       	ror	r0
    1a90:	56 95       	lsr	r21
    1a92:	47 95       	ror	r20
    1a94:	07 94       	ror	r0
    1a96:	54 2f       	mov	r21, r20
    1a98:	40 2d       	mov	r20, r0
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    1a9a:	62 2f       	mov	r22, r18
    1a9c:	64 2b       	or	r22, r20
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
	((switch_state_byte >> VCO2_PULSE_SW) & 1) << VCO2_PULSE_LATCH_BIT |
    1a9e:	48 2f       	mov	r20, r24
    1aa0:	42 95       	swap	r20
    1aa2:	46 95       	lsr	r20
    1aa4:	46 95       	lsr	r20
    1aa6:	43 70       	andi	r20, 0x03	; 3
    1aa8:	50 e0       	ldi	r21, 0x00	; 0
    1aaa:	41 70       	andi	r20, 0x01	; 1
    1aac:	50 70       	andi	r21, 0x00	; 0
    1aae:	9a 01       	movw	r18, r20
    1ab0:	22 0f       	add	r18, r18
    1ab2:	33 1f       	adc	r19, r19
    1ab4:	22 95       	swap	r18
    1ab6:	32 95       	swap	r19
    1ab8:	30 7f       	andi	r19, 0xF0	; 240
    1aba:	32 27       	eor	r19, r18
    1abc:	20 7f       	andi	r18, 0xF0	; 240
    1abe:	32 27       	eor	r19, r18
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    1ac0:	46 2f       	mov	r20, r22
    1ac2:	42 2b       	or	r20, r18
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
	((switch_state_byte >> VCO2_PULSE_SW) & 1) << VCO2_PULSE_LATCH_BIT |
	//BMOD_SW_ON << BMOD_LATCH_BIT;
	((switch_state_byte >> 3) & 1) << BMOD_LATCH_BIT;
    1ac4:	86 95       	lsr	r24
    1ac6:	86 95       	lsr	r24
    1ac8:	86 95       	lsr	r24
    1aca:	28 2f       	mov	r18, r24
    1acc:	30 e0       	ldi	r19, 0x00	; 0
    1ace:	21 70       	andi	r18, 0x01	; 1
    1ad0:	30 70       	andi	r19, 0x00	; 0
    1ad2:	c9 01       	movw	r24, r18
    1ad4:	82 95       	swap	r24
    1ad6:	92 95       	swap	r25
    1ad8:	90 7f       	andi	r25, 0xF0	; 240
    1ada:	98 27       	eor	r25, r24
    1adc:	80 7f       	andi	r24, 0xF0	; 240
    1ade:	98 27       	eor	r25, r24
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    1ae0:	84 2b       	or	r24, r20
    1ae2:	82 b9       	out	0x02, r24	; 2
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
	((switch_state_byte >> VCO2_PULSE_SW) & 1) << VCO2_PULSE_LATCH_BIT |
	//BMOD_SW_ON << BMOD_LATCH_BIT;
	((switch_state_byte >> 3) & 1) << BMOD_LATCH_BIT;
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    1ae4:	80 81       	ld	r24, Z
    1ae6:	80 64       	ori	r24, 0x40	; 64
    1ae8:	80 83       	st	Z, r24
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    1aea:	80 81       	ld	r24, Z
    1aec:	8f 7b       	andi	r24, 0xBF	; 191
    1aee:	80 83       	st	Z, r24
	DATA_BUS = 0;
    1af0:	12 b8       	out	0x02, r1	; 2
	
	
    1af2:	08 95       	ret

00001af4 <bytequeue_init>:
//along with avr-bytequeue.  If not, see <http://www.gnu.org/licenses/>.

#include "bytequeue.h"
#include "interrupt_setting.h"

void bytequeue_init(byteQueue_t * queue, uint8_t * dataArray, byteQueueIndex_t arrayLen){
    1af4:	fc 01       	movw	r30, r24
   queue->length = arrayLen;
    1af6:	42 83       	std	Z+2, r20	; 0x02
   queue->data = dataArray;
    1af8:	74 83       	std	Z+4, r23	; 0x04
    1afa:	63 83       	std	Z+3, r22	; 0x03
   queue->start = queue->end = 0;
    1afc:	11 82       	std	Z+1, r1	; 0x01
    1afe:	10 82       	st	Z, r1
}
    1b00:	08 95       	ret

00001b02 <bytequeue_enqueue>:

bool bytequeue_enqueue(byteQueue_t * queue, uint8_t item){
    1b02:	1f 93       	push	r17
    1b04:	cf 93       	push	r28
    1b06:	df 93       	push	r29
    1b08:	ec 01       	movw	r28, r24
    1b0a:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    1b0c:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <store_and_clear_interrupt>
    1b10:	28 2f       	mov	r18, r24
   //full
   if(((queue->end + 1) % queue->length) == queue->start){
    1b12:	39 81       	ldd	r19, Y+1	; 0x01
    1b14:	83 2f       	mov	r24, r19
    1b16:	90 e0       	ldi	r25, 0x00	; 0
    1b18:	01 96       	adiw	r24, 0x01	; 1
    1b1a:	6a 81       	ldd	r22, Y+2	; 0x02
    1b1c:	70 e0       	ldi	r23, 0x00	; 0
    1b1e:	0e 94 68 14 	call	0x28d0	; 0x28d0 <__divmodhi4>
    1b22:	48 81       	ld	r20, Y
    1b24:	50 e0       	ldi	r21, 0x00	; 0
    1b26:	84 17       	cp	r24, r20
    1b28:	95 07       	cpc	r25, r21
    1b2a:	29 f4       	brne	.+10     	; 0x1b36 <bytequeue_enqueue+0x34>
      restore_interrupt_setting(setting);
    1b2c:	82 2f       	mov	r24, r18
    1b2e:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <restore_interrupt_setting>
      return false;
    1b32:	80 e0       	ldi	r24, 0x00	; 0
    1b34:	11 c0       	rjmp	.+34     	; 0x1b58 <bytequeue_enqueue+0x56>
   } else {
      queue->data[queue->end] = item;
    1b36:	eb 81       	ldd	r30, Y+3	; 0x03
    1b38:	fc 81       	ldd	r31, Y+4	; 0x04
    1b3a:	e3 0f       	add	r30, r19
    1b3c:	f1 1d       	adc	r31, r1
    1b3e:	10 83       	st	Z, r17
      queue->end = (queue->end + 1) % queue->length;
    1b40:	89 81       	ldd	r24, Y+1	; 0x01
    1b42:	90 e0       	ldi	r25, 0x00	; 0
    1b44:	01 96       	adiw	r24, 0x01	; 1
    1b46:	6a 81       	ldd	r22, Y+2	; 0x02
    1b48:	70 e0       	ldi	r23, 0x00	; 0
    1b4a:	0e 94 68 14 	call	0x28d0	; 0x28d0 <__divmodhi4>
    1b4e:	89 83       	std	Y+1, r24	; 0x01
      restore_interrupt_setting(setting);
    1b50:	82 2f       	mov	r24, r18
    1b52:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <restore_interrupt_setting>
      return true;
    1b56:	81 e0       	ldi	r24, 0x01	; 1
   }
}
    1b58:	df 91       	pop	r29
    1b5a:	cf 91       	pop	r28
    1b5c:	1f 91       	pop	r17
    1b5e:	08 95       	ret

00001b60 <bytequeue_length>:

byteQueueIndex_t bytequeue_length(byteQueue_t * queue){
    1b60:	cf 93       	push	r28
    1b62:	df 93       	push	r29
    1b64:	ec 01       	movw	r28, r24
   byteQueueIndex_t len;
   interrupt_setting_t setting = store_and_clear_interrupt();
    1b66:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <store_and_clear_interrupt>
   if(queue->end >= queue->start)
    1b6a:	29 81       	ldd	r18, Y+1	; 0x01
    1b6c:	98 81       	ld	r25, Y
    1b6e:	29 17       	cp	r18, r25
    1b70:	18 f0       	brcs	.+6      	; 0x1b78 <bytequeue_length+0x18>
      len = queue->end - queue->start;
    1b72:	c2 2f       	mov	r28, r18
    1b74:	c9 1b       	sub	r28, r25
    1b76:	03 c0       	rjmp	.+6      	; 0x1b7e <bytequeue_length+0x1e>
   else
      len = (queue->length - queue->start) + queue->end;
    1b78:	ca 81       	ldd	r28, Y+2	; 0x02
    1b7a:	c2 0f       	add	r28, r18
    1b7c:	c9 1b       	sub	r28, r25
   restore_interrupt_setting(setting);
    1b7e:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <restore_interrupt_setting>
   return len;
}
    1b82:	8c 2f       	mov	r24, r28
    1b84:	df 91       	pop	r29
    1b86:	cf 91       	pop	r28
    1b88:	08 95       	ret

00001b8a <bytequeue_get>:

//we don't need to avoid interrupts if there is only one reader
uint8_t bytequeue_get(byteQueue_t * queue, byteQueueIndex_t index){
    1b8a:	fc 01       	movw	r30, r24
   return queue->data[(queue->start + index) % queue->length];
    1b8c:	20 81       	ld	r18, Z
    1b8e:	86 2f       	mov	r24, r22
    1b90:	90 e0       	ldi	r25, 0x00	; 0
    1b92:	82 0f       	add	r24, r18
    1b94:	91 1d       	adc	r25, r1
    1b96:	62 81       	ldd	r22, Z+2	; 0x02
    1b98:	70 e0       	ldi	r23, 0x00	; 0
    1b9a:	0e 94 68 14 	call	0x28d0	; 0x28d0 <__divmodhi4>
    1b9e:	03 80       	ldd	r0, Z+3	; 0x03
    1ba0:	f4 81       	ldd	r31, Z+4	; 0x04
    1ba2:	e0 2d       	mov	r30, r0
    1ba4:	e8 0f       	add	r30, r24
    1ba6:	f9 1f       	adc	r31, r25
}
    1ba8:	80 81       	ld	r24, Z
    1baa:	08 95       	ret

00001bac <bytequeue_remove>:

//we just update the start index to remove elements
void bytequeue_remove(byteQueue_t * queue, byteQueueIndex_t numToRemove){
    1bac:	1f 93       	push	r17
    1bae:	cf 93       	push	r28
    1bb0:	df 93       	push	r29
    1bb2:	ec 01       	movw	r28, r24
    1bb4:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    1bb6:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <store_and_clear_interrupt>
    1bba:	48 2f       	mov	r20, r24
   queue->start = (queue->start + numToRemove) % queue->length;
    1bbc:	88 81       	ld	r24, Y
    1bbe:	21 2f       	mov	r18, r17
    1bc0:	30 e0       	ldi	r19, 0x00	; 0
    1bc2:	28 0f       	add	r18, r24
    1bc4:	31 1d       	adc	r19, r1
    1bc6:	6a 81       	ldd	r22, Y+2	; 0x02
    1bc8:	c9 01       	movw	r24, r18
    1bca:	70 e0       	ldi	r23, 0x00	; 0
    1bcc:	0e 94 68 14 	call	0x28d0	; 0x28d0 <__divmodhi4>
    1bd0:	88 83       	st	Y, r24
   restore_interrupt_setting(setting);
    1bd2:	84 2f       	mov	r24, r20
    1bd4:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <restore_interrupt_setting>
}
    1bd8:	df 91       	pop	r29
    1bda:	cf 91       	pop	r28
    1bdc:	1f 91       	pop	r17
    1bde:	08 95       	ret

00001be0 <store_and_clear_interrupt>:

#include "interrupt_setting.h"
#include <avr/interrupt.h>

interrupt_setting_t store_and_clear_interrupt(void) {
   uint8_t sreg = SREG;
    1be0:	8f b7       	in	r24, 0x3f	; 63
   cli();
    1be2:	f8 94       	cli
   return sreg;
}
    1be4:	08 95       	ret

00001be6 <restore_interrupt_setting>:

void restore_interrupt_setting(interrupt_setting_t setting) {
   SREG = setting;
    1be6:	8f bf       	out	0x3f, r24	; 63
}
    1be8:	08 95       	ret

00001bea <midi_is_statusbyte>:
#define NULL 0
#endif

bool midi_is_statusbyte(uint8_t theByte){
   return (bool)(theByte & MIDI_STATUSMASK);
}
    1bea:	88 1f       	adc	r24, r24
    1bec:	88 27       	eor	r24, r24
    1bee:	88 1f       	adc	r24, r24
    1bf0:	08 95       	ret

00001bf2 <midi_is_realtime>:

bool midi_is_realtime(uint8_t theByte){
   return (theByte >= MIDI_CLOCK);
    1bf2:	91 e0       	ldi	r25, 0x01	; 1
    1bf4:	88 3f       	cpi	r24, 0xF8	; 248
    1bf6:	08 f4       	brcc	.+2      	; 0x1bfa <midi_is_realtime+0x8>
    1bf8:	90 e0       	ldi	r25, 0x00	; 0
}
    1bfa:	89 2f       	mov	r24, r25
    1bfc:	08 95       	ret

00001bfe <midi_packet_length>:

midi_packet_length_t midi_packet_length(uint8_t status){
   switch(status & 0xF0){
    1bfe:	28 2f       	mov	r18, r24
    1c00:	30 e0       	ldi	r19, 0x00	; 0
    1c02:	20 7f       	andi	r18, 0xF0	; 240
    1c04:	30 70       	andi	r19, 0x00	; 0
    1c06:	20 3c       	cpi	r18, 0xC0	; 192
    1c08:	31 05       	cpc	r19, r1
    1c0a:	e9 f1       	breq	.+122    	; 0x1c86 <midi_packet_length+0x88>
    1c0c:	21 3c       	cpi	r18, 0xC1	; 193
    1c0e:	31 05       	cpc	r19, r1
    1c10:	8c f4       	brge	.+34     	; 0x1c34 <midi_packet_length+0x36>
    1c12:	20 39       	cpi	r18, 0x90	; 144
    1c14:	31 05       	cpc	r19, r1
    1c16:	e1 f0       	breq	.+56     	; 0x1c50 <midi_packet_length+0x52>
    1c18:	21 39       	cpi	r18, 0x91	; 145
    1c1a:	31 05       	cpc	r19, r1
    1c1c:	24 f4       	brge	.+8      	; 0x1c26 <midi_packet_length+0x28>
    1c1e:	20 38       	cpi	r18, 0x80	; 128
    1c20:	31 05       	cpc	r19, r1
    1c22:	79 f5       	brne	.+94     	; 0x1c82 <midi_packet_length+0x84>
    1c24:	15 c0       	rjmp	.+42     	; 0x1c50 <midi_packet_length+0x52>
    1c26:	20 3a       	cpi	r18, 0xA0	; 160
    1c28:	31 05       	cpc	r19, r1
    1c2a:	91 f0       	breq	.+36     	; 0x1c50 <midi_packet_length+0x52>
    1c2c:	20 3b       	cpi	r18, 0xB0	; 176
    1c2e:	31 05       	cpc	r19, r1
    1c30:	41 f5       	brne	.+80     	; 0x1c82 <midi_packet_length+0x84>
    1c32:	0e c0       	rjmp	.+28     	; 0x1c50 <midi_packet_length+0x52>
    1c34:	20 3e       	cpi	r18, 0xE0	; 224
    1c36:	31 05       	cpc	r19, r1
    1c38:	59 f0       	breq	.+22     	; 0x1c50 <midi_packet_length+0x52>
    1c3a:	21 3e       	cpi	r18, 0xE1	; 225
    1c3c:	31 05       	cpc	r19, r1
    1c3e:	24 f4       	brge	.+8      	; 0x1c48 <midi_packet_length+0x4a>
    1c40:	20 3d       	cpi	r18, 0xD0	; 208
    1c42:	31 05       	cpc	r19, r1
    1c44:	f1 f4       	brne	.+60     	; 0x1c82 <midi_packet_length+0x84>
    1c46:	1f c0       	rjmp	.+62     	; 0x1c86 <midi_packet_length+0x88>
    1c48:	20 3f       	cpi	r18, 0xF0	; 240
    1c4a:	31 05       	cpc	r19, r1
    1c4c:	d1 f4       	brne	.+52     	; 0x1c82 <midi_packet_length+0x84>
    1c4e:	02 c0       	rjmp	.+4      	; 0x1c54 <midi_packet_length+0x56>
      case MIDI_CC:
      case MIDI_NOTEON:
      case MIDI_NOTEOFF:
      case MIDI_AFTERTOUCH:
      case MIDI_PITCHBEND:
         return THREE3;
    1c50:	83 e0       	ldi	r24, 0x03	; 3
    1c52:	08 95       	ret
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
      case 0xF0:
         switch(status) {
    1c54:	86 3f       	cpi	r24, 0xF6	; 246
    1c56:	79 f0       	breq	.+30     	; 0x1c76 <midi_packet_length+0x78>
    1c58:	87 3f       	cpi	r24, 0xF7	; 247
    1c5a:	38 f4       	brcc	.+14     	; 0x1c6a <midi_packet_length+0x6c>
    1c5c:	82 3f       	cpi	r24, 0xF2	; 242
    1c5e:	a9 f0       	breq	.+42     	; 0x1c8a <midi_packet_length+0x8c>
    1c60:	83 3f       	cpi	r24, 0xF3	; 243
    1c62:	59 f0       	breq	.+22     	; 0x1c7a <midi_packet_length+0x7c>
    1c64:	81 3f       	cpi	r24, 0xF1	; 241
    1c66:	59 f4       	brne	.+22     	; 0x1c7e <midi_packet_length+0x80>
    1c68:	08 c0       	rjmp	.+16     	; 0x1c7a <midi_packet_length+0x7c>
    1c6a:	88 3f       	cpi	r24, 0xF8	; 248
    1c6c:	40 f0       	brcs	.+16     	; 0x1c7e <midi_packet_length+0x80>
    1c6e:	8d 3f       	cpi	r24, 0xFD	; 253
    1c70:	10 f0       	brcs	.+4      	; 0x1c76 <midi_packet_length+0x78>
    1c72:	8e 3f       	cpi	r24, 0xFE	; 254
    1c74:	20 f0       	brcs	.+8      	; 0x1c7e <midi_packet_length+0x80>
            case MIDI_CONTINUE:
            case MIDI_STOP:
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
    1c76:	81 e0       	ldi	r24, 0x01	; 1
    1c78:	08 95       	ret
            case MIDI_SONGPOSITION:
               return THREE3;
            case MIDI_TC_QUARTERFRAME:
            case MIDI_SONGSELECT:
               return TWO2;
    1c7a:	82 e0       	ldi	r24, 0x02	; 2
    1c7c:	08 95       	ret
            case SYSEX_END:
            case SYSEX_BEGIN:
            default:
               return UNDEFINED;
    1c7e:	80 e0       	ldi	r24, 0x00	; 0
    1c80:	08 95       	ret
         }
      default:
         return UNDEFINED;
    1c82:	80 e0       	ldi	r24, 0x00	; 0
    1c84:	08 95       	ret
      case MIDI_PITCHBEND:
         return THREE3;
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
    1c86:	82 e0       	ldi	r24, 0x02	; 2
    1c88:	08 95       	ret
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
            case MIDI_SONGPOSITION:
               return THREE3;
    1c8a:	83 e0       	ldi	r24, 0x03	; 3
               return UNDEFINED;
         }
      default:
         return UNDEFINED;
   }
}
    1c8c:	08 95       	ret

00001c8e <midi_send_cc>:

void midi_send_cc(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t val){
    1c8e:	0f 93       	push	r16
    1c90:	34 2f       	mov	r19, r20
    1c92:	02 2f       	mov	r16, r18
   //CC Status: 0xB0 to 0xBF where the low nibble is the MIDI channel.
   //CC Data: Controller Num, Controller Val
   device->send_func(device, 3,
    1c94:	46 2f       	mov	r20, r22
    1c96:	4f 70       	andi	r20, 0x0F	; 15
    1c98:	40 6b       	ori	r20, 0xB0	; 176
    1c9a:	23 2f       	mov	r18, r19
    1c9c:	2f 77       	andi	r18, 0x7F	; 127
    1c9e:	0f 77       	andi	r16, 0x7F	; 127
    1ca0:	dc 01       	movw	r26, r24
    1ca2:	ed 91       	ld	r30, X+
    1ca4:	fc 91       	ld	r31, X
    1ca6:	63 e0       	ldi	r22, 0x03	; 3
    1ca8:	70 e0       	ldi	r23, 0x00	; 0
    1caa:	09 95       	icall
         MIDI_CC | (chan & MIDI_CHANMASK),
         num & 0x7F,
         val & 0x7F);
}
    1cac:	0f 91       	pop	r16
    1cae:	08 95       	ret

00001cb0 <midi_send_noteon>:

void midi_send_noteon(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    1cb0:	0f 93       	push	r16
    1cb2:	34 2f       	mov	r19, r20
    1cb4:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    1cb6:	46 2f       	mov	r20, r22
    1cb8:	4f 70       	andi	r20, 0x0F	; 15
    1cba:	40 69       	ori	r20, 0x90	; 144
    1cbc:	23 2f       	mov	r18, r19
    1cbe:	2f 77       	andi	r18, 0x7F	; 127
    1cc0:	0f 77       	andi	r16, 0x7F	; 127
    1cc2:	dc 01       	movw	r26, r24
    1cc4:	ed 91       	ld	r30, X+
    1cc6:	fc 91       	ld	r31, X
    1cc8:	63 e0       	ldi	r22, 0x03	; 3
    1cca:	70 e0       	ldi	r23, 0x00	; 0
    1ccc:	09 95       	icall
         MIDI_NOTEON | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    1cce:	0f 91       	pop	r16
    1cd0:	08 95       	ret

00001cd2 <midi_send_noteoff>:

void midi_send_noteoff(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    1cd2:	0f 93       	push	r16
    1cd4:	34 2f       	mov	r19, r20
    1cd6:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    1cd8:	46 2f       	mov	r20, r22
    1cda:	4f 70       	andi	r20, 0x0F	; 15
    1cdc:	40 68       	ori	r20, 0x80	; 128
    1cde:	23 2f       	mov	r18, r19
    1ce0:	2f 77       	andi	r18, 0x7F	; 127
    1ce2:	0f 77       	andi	r16, 0x7F	; 127
    1ce4:	dc 01       	movw	r26, r24
    1ce6:	ed 91       	ld	r30, X+
    1ce8:	fc 91       	ld	r31, X
    1cea:	63 e0       	ldi	r22, 0x03	; 3
    1cec:	70 e0       	ldi	r23, 0x00	; 0
    1cee:	09 95       	icall
         MIDI_NOTEOFF | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    1cf0:	0f 91       	pop	r16
    1cf2:	08 95       	ret

00001cf4 <midi_send_aftertouch>:

void midi_send_aftertouch(MidiDevice * device, uint8_t chan, uint8_t note_num, uint8_t amt){
    1cf4:	0f 93       	push	r16
    1cf6:	34 2f       	mov	r19, r20
    1cf8:	02 2f       	mov	r16, r18
   device->send_func(device, 3,
    1cfa:	46 2f       	mov	r20, r22
    1cfc:	4f 70       	andi	r20, 0x0F	; 15
    1cfe:	40 6a       	ori	r20, 0xA0	; 160
    1d00:	23 2f       	mov	r18, r19
    1d02:	2f 77       	andi	r18, 0x7F	; 127
    1d04:	0f 77       	andi	r16, 0x7F	; 127
    1d06:	dc 01       	movw	r26, r24
    1d08:	ed 91       	ld	r30, X+
    1d0a:	fc 91       	ld	r31, X
    1d0c:	63 e0       	ldi	r22, 0x03	; 3
    1d0e:	70 e0       	ldi	r23, 0x00	; 0
    1d10:	09 95       	icall
         MIDI_AFTERTOUCH | (chan & MIDI_CHANMASK),
         note_num & 0x7F,
         amt & 0x7F);
}
    1d12:	0f 91       	pop	r16
    1d14:	08 95       	ret

00001d16 <midi_send_pitchbend>:

//XXX does this work right?
//amt in range -0x2000, 0x1fff
//uAmt should be in range..
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
    1d16:	0f 93       	push	r16
    1d18:	1f 93       	push	r17
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
    1d1a:	20 e2       	ldi	r18, 0x20	; 32
    1d1c:	40 30       	cpi	r20, 0x00	; 0
    1d1e:	52 07       	cpc	r21, r18
    1d20:	44 f4       	brge	.+16     	; 0x1d32 <midi_send_pitchbend+0x1c>
      uAmt = 0x3FFF;
   } else if(amt < -0x2000){
    1d22:	a0 ee       	ldi	r26, 0xE0	; 224
    1d24:	40 30       	cpi	r20, 0x00	; 0
    1d26:	5a 07       	cpc	r21, r26
    1d28:	3c f0       	brlt	.+14     	; 0x1d38 <midi_send_pitchbend+0x22>
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
    1d2a:	8a 01       	movw	r16, r20
    1d2c:	00 50       	subi	r16, 0x00	; 0
    1d2e:	10 4e       	sbci	r17, 0xE0	; 224
    1d30:	05 c0       	rjmp	.+10     	; 0x1d3c <midi_send_pitchbend+0x26>
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
      uAmt = 0x3FFF;
    1d32:	0f ef       	ldi	r16, 0xFF	; 255
    1d34:	1f e3       	ldi	r17, 0x3F	; 63
    1d36:	02 c0       	rjmp	.+4      	; 0x1d3c <midi_send_pitchbend+0x26>
   } else if(amt < -0x2000){
      uAmt = 0;
    1d38:	00 e0       	ldi	r16, 0x00	; 0
    1d3a:	10 e0       	ldi	r17, 0x00	; 0
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    1d3c:	46 2f       	mov	r20, r22
    1d3e:	4f 70       	andi	r20, 0x0F	; 15
    1d40:	40 6e       	ori	r20, 0xE0	; 224
    1d42:	20 2f       	mov	r18, r16
    1d44:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
    1d46:	00 0f       	add	r16, r16
    1d48:	01 2f       	mov	r16, r17
    1d4a:	00 1f       	adc	r16, r16
    1d4c:	11 0b       	sbc	r17, r17
    1d4e:	11 95       	neg	r17
   } else if(amt < -0x2000){
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    1d50:	0f 77       	andi	r16, 0x7F	; 127
    1d52:	dc 01       	movw	r26, r24
    1d54:	ed 91       	ld	r30, X+
    1d56:	fc 91       	ld	r31, X
    1d58:	63 e0       	ldi	r22, 0x03	; 3
    1d5a:	70 e0       	ldi	r23, 0x00	; 0
    1d5c:	09 95       	icall
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
}
    1d5e:	1f 91       	pop	r17
    1d60:	0f 91       	pop	r16
    1d62:	08 95       	ret

00001d64 <midi_send_programchange>:

void midi_send_programchange(MidiDevice * device, uint8_t chan, uint8_t num){
    1d64:	0f 93       	push	r16
    1d66:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    1d68:	46 2f       	mov	r20, r22
    1d6a:	4f 70       	andi	r20, 0x0F	; 15
    1d6c:	40 6c       	ori	r20, 0xC0	; 192
    1d6e:	2f 77       	andi	r18, 0x7F	; 127
    1d70:	dc 01       	movw	r26, r24
    1d72:	ed 91       	ld	r30, X+
    1d74:	fc 91       	ld	r31, X
    1d76:	62 e0       	ldi	r22, 0x02	; 2
    1d78:	70 e0       	ldi	r23, 0x00	; 0
    1d7a:	00 e0       	ldi	r16, 0x00	; 0
    1d7c:	09 95       	icall
         MIDI_PROGCHANGE | (chan & MIDI_CHANMASK),
         num & 0x7F,
         0);
}
    1d7e:	0f 91       	pop	r16
    1d80:	08 95       	ret

00001d82 <midi_send_channelpressure>:

void midi_send_channelpressure(MidiDevice * device, uint8_t chan, uint8_t amt){
    1d82:	0f 93       	push	r16
    1d84:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    1d86:	46 2f       	mov	r20, r22
    1d88:	4f 70       	andi	r20, 0x0F	; 15
    1d8a:	40 6d       	ori	r20, 0xD0	; 208
    1d8c:	2f 77       	andi	r18, 0x7F	; 127
    1d8e:	dc 01       	movw	r26, r24
    1d90:	ed 91       	ld	r30, X+
    1d92:	fc 91       	ld	r31, X
    1d94:	62 e0       	ldi	r22, 0x02	; 2
    1d96:	70 e0       	ldi	r23, 0x00	; 0
    1d98:	00 e0       	ldi	r16, 0x00	; 0
    1d9a:	09 95       	icall
         MIDI_CHANPRESSURE | (chan & MIDI_CHANMASK),
         amt & 0x7F,
         0);
}
    1d9c:	0f 91       	pop	r16
    1d9e:	08 95       	ret

00001da0 <midi_send_clock>:

void midi_send_clock(MidiDevice * device){
    1da0:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CLOCK, 0, 0);
    1da2:	dc 01       	movw	r26, r24
    1da4:	ed 91       	ld	r30, X+
    1da6:	fc 91       	ld	r31, X
    1da8:	61 e0       	ldi	r22, 0x01	; 1
    1daa:	70 e0       	ldi	r23, 0x00	; 0
    1dac:	48 ef       	ldi	r20, 0xF8	; 248
    1dae:	20 e0       	ldi	r18, 0x00	; 0
    1db0:	00 e0       	ldi	r16, 0x00	; 0
    1db2:	09 95       	icall
}
    1db4:	0f 91       	pop	r16
    1db6:	08 95       	ret

00001db8 <midi_send_tick>:

void midi_send_tick(MidiDevice * device){
    1db8:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TICK, 0, 0);
    1dba:	dc 01       	movw	r26, r24
    1dbc:	ed 91       	ld	r30, X+
    1dbe:	fc 91       	ld	r31, X
    1dc0:	61 e0       	ldi	r22, 0x01	; 1
    1dc2:	70 e0       	ldi	r23, 0x00	; 0
    1dc4:	49 ef       	ldi	r20, 0xF9	; 249
    1dc6:	20 e0       	ldi	r18, 0x00	; 0
    1dc8:	00 e0       	ldi	r16, 0x00	; 0
    1dca:	09 95       	icall
}
    1dcc:	0f 91       	pop	r16
    1dce:	08 95       	ret

00001dd0 <midi_send_start>:

void midi_send_start(MidiDevice * device){
    1dd0:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_START, 0, 0);
    1dd2:	dc 01       	movw	r26, r24
    1dd4:	ed 91       	ld	r30, X+
    1dd6:	fc 91       	ld	r31, X
    1dd8:	61 e0       	ldi	r22, 0x01	; 1
    1dda:	70 e0       	ldi	r23, 0x00	; 0
    1ddc:	4a ef       	ldi	r20, 0xFA	; 250
    1dde:	20 e0       	ldi	r18, 0x00	; 0
    1de0:	00 e0       	ldi	r16, 0x00	; 0
    1de2:	09 95       	icall
}
    1de4:	0f 91       	pop	r16
    1de6:	08 95       	ret

00001de8 <midi_send_continue>:

void midi_send_continue(MidiDevice * device){
    1de8:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CONTINUE, 0, 0);
    1dea:	dc 01       	movw	r26, r24
    1dec:	ed 91       	ld	r30, X+
    1dee:	fc 91       	ld	r31, X
    1df0:	61 e0       	ldi	r22, 0x01	; 1
    1df2:	70 e0       	ldi	r23, 0x00	; 0
    1df4:	4b ef       	ldi	r20, 0xFB	; 251
    1df6:	20 e0       	ldi	r18, 0x00	; 0
    1df8:	00 e0       	ldi	r16, 0x00	; 0
    1dfa:	09 95       	icall
}
    1dfc:	0f 91       	pop	r16
    1dfe:	08 95       	ret

00001e00 <midi_send_stop>:

void midi_send_stop(MidiDevice * device){
    1e00:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_STOP, 0, 0);
    1e02:	dc 01       	movw	r26, r24
    1e04:	ed 91       	ld	r30, X+
    1e06:	fc 91       	ld	r31, X
    1e08:	61 e0       	ldi	r22, 0x01	; 1
    1e0a:	70 e0       	ldi	r23, 0x00	; 0
    1e0c:	4c ef       	ldi	r20, 0xFC	; 252
    1e0e:	20 e0       	ldi	r18, 0x00	; 0
    1e10:	00 e0       	ldi	r16, 0x00	; 0
    1e12:	09 95       	icall
}
    1e14:	0f 91       	pop	r16
    1e16:	08 95       	ret

00001e18 <midi_send_activesense>:

void midi_send_activesense(MidiDevice * device){
    1e18:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_ACTIVESENSE, 0, 0);
    1e1a:	dc 01       	movw	r26, r24
    1e1c:	ed 91       	ld	r30, X+
    1e1e:	fc 91       	ld	r31, X
    1e20:	61 e0       	ldi	r22, 0x01	; 1
    1e22:	70 e0       	ldi	r23, 0x00	; 0
    1e24:	4e ef       	ldi	r20, 0xFE	; 254
    1e26:	20 e0       	ldi	r18, 0x00	; 0
    1e28:	00 e0       	ldi	r16, 0x00	; 0
    1e2a:	09 95       	icall
}
    1e2c:	0f 91       	pop	r16
    1e2e:	08 95       	ret

00001e30 <midi_send_reset>:

void midi_send_reset(MidiDevice * device){
    1e30:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_RESET, 0, 0);
    1e32:	dc 01       	movw	r26, r24
    1e34:	ed 91       	ld	r30, X+
    1e36:	fc 91       	ld	r31, X
    1e38:	61 e0       	ldi	r22, 0x01	; 1
    1e3a:	70 e0       	ldi	r23, 0x00	; 0
    1e3c:	4f ef       	ldi	r20, 0xFF	; 255
    1e3e:	20 e0       	ldi	r18, 0x00	; 0
    1e40:	00 e0       	ldi	r16, 0x00	; 0
    1e42:	09 95       	icall
}
    1e44:	0f 91       	pop	r16
    1e46:	08 95       	ret

00001e48 <midi_send_tcquarterframe>:

void midi_send_tcquarterframe(MidiDevice * device, uint8_t time){
    1e48:	0f 93       	push	r16
   device->send_func(device, 2,
    1e4a:	26 2f       	mov	r18, r22
    1e4c:	2f 77       	andi	r18, 0x7F	; 127
    1e4e:	dc 01       	movw	r26, r24
    1e50:	ed 91       	ld	r30, X+
    1e52:	fc 91       	ld	r31, X
    1e54:	62 e0       	ldi	r22, 0x02	; 2
    1e56:	70 e0       	ldi	r23, 0x00	; 0
    1e58:	41 ef       	ldi	r20, 0xF1	; 241
    1e5a:	00 e0       	ldi	r16, 0x00	; 0
    1e5c:	09 95       	icall
         MIDI_TC_QUARTERFRAME,
         time & 0x7F,
         0);
}
    1e5e:	0f 91       	pop	r16
    1e60:	08 95       	ret

00001e62 <midi_send_songposition>:

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
    1e62:	0f 93       	push	r16
    1e64:	1f 93       	push	r17
   device->send_func(device, 3,
    1e66:	26 2f       	mov	r18, r22
    1e68:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
    1e6a:	8b 01       	movw	r16, r22
    1e6c:	00 0f       	add	r16, r16
    1e6e:	01 2f       	mov	r16, r17
    1e70:	00 1f       	adc	r16, r16
    1e72:	11 0b       	sbc	r17, r17
    1e74:	11 95       	neg	r17
         0);
}

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
   device->send_func(device, 3,
    1e76:	0f 77       	andi	r16, 0x7F	; 127
    1e78:	dc 01       	movw	r26, r24
    1e7a:	ed 91       	ld	r30, X+
    1e7c:	fc 91       	ld	r31, X
    1e7e:	63 e0       	ldi	r22, 0x03	; 3
    1e80:	70 e0       	ldi	r23, 0x00	; 0
    1e82:	42 ef       	ldi	r20, 0xF2	; 242
    1e84:	09 95       	icall
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
}
    1e86:	1f 91       	pop	r17
    1e88:	0f 91       	pop	r16
    1e8a:	08 95       	ret

00001e8c <midi_send_songselect>:

void midi_send_songselect(MidiDevice * device, uint8_t song){
    1e8c:	0f 93       	push	r16
   device->send_func(device, 2,
    1e8e:	26 2f       	mov	r18, r22
    1e90:	2f 77       	andi	r18, 0x7F	; 127
    1e92:	dc 01       	movw	r26, r24
    1e94:	ed 91       	ld	r30, X+
    1e96:	fc 91       	ld	r31, X
    1e98:	62 e0       	ldi	r22, 0x02	; 2
    1e9a:	70 e0       	ldi	r23, 0x00	; 0
    1e9c:	43 ef       	ldi	r20, 0xF3	; 243
    1e9e:	00 e0       	ldi	r16, 0x00	; 0
    1ea0:	09 95       	icall
         MIDI_SONGSELECT,
         song & 0x7F,
         0);
}
    1ea2:	0f 91       	pop	r16
    1ea4:	08 95       	ret

00001ea6 <midi_send_tunerequest>:

void midi_send_tunerequest(MidiDevice * device){
    1ea6:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TUNEREQUEST, 0, 0);
    1ea8:	dc 01       	movw	r26, r24
    1eaa:	ed 91       	ld	r30, X+
    1eac:	fc 91       	ld	r31, X
    1eae:	61 e0       	ldi	r22, 0x01	; 1
    1eb0:	70 e0       	ldi	r23, 0x00	; 0
    1eb2:	46 ef       	ldi	r20, 0xF6	; 246
    1eb4:	20 e0       	ldi	r18, 0x00	; 0
    1eb6:	00 e0       	ldi	r16, 0x00	; 0
    1eb8:	09 95       	icall
}
    1eba:	0f 91       	pop	r16
    1ebc:	08 95       	ret

00001ebe <midi_send_byte>:

void midi_send_byte(MidiDevice * device, uint8_t b){
    1ebe:	0f 93       	push	r16
    1ec0:	46 2f       	mov	r20, r22
   device->send_func(device, 1, b, 0, 0);
    1ec2:	dc 01       	movw	r26, r24
    1ec4:	ed 91       	ld	r30, X+
    1ec6:	fc 91       	ld	r31, X
    1ec8:	61 e0       	ldi	r22, 0x01	; 1
    1eca:	70 e0       	ldi	r23, 0x00	; 0
    1ecc:	20 e0       	ldi	r18, 0x00	; 0
    1ece:	00 e0       	ldi	r16, 0x00	; 0
    1ed0:	09 95       	icall
}
    1ed2:	0f 91       	pop	r16
    1ed4:	08 95       	ret

00001ed6 <midi_send_data>:

void midi_send_data(MidiDevice * device, uint16_t count, uint8_t byte0, uint8_t byte1, uint8_t byte2){
    1ed6:	0f 93       	push	r16
   //ensure that the count passed along is always 3 or lower
   if (count > 3) {
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
    1ed8:	dc 01       	movw	r26, r24
    1eda:	ed 91       	ld	r30, X+
    1edc:	fc 91       	ld	r31, X
    1ede:	09 95       	icall
}
    1ee0:	0f 91       	pop	r16
    1ee2:	08 95       	ret

00001ee4 <midi_send_array>:

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    1ee4:	6f 92       	push	r6
    1ee6:	7f 92       	push	r7
    1ee8:	8f 92       	push	r8
    1eea:	9f 92       	push	r9
    1eec:	af 92       	push	r10
    1eee:	bf 92       	push	r11
    1ef0:	cf 92       	push	r12
    1ef2:	df 92       	push	r13
    1ef4:	ef 92       	push	r14
    1ef6:	ff 92       	push	r15
    1ef8:	0f 93       	push	r16
    1efa:	1f 93       	push	r17
    1efc:	cf 93       	push	r28
    1efe:	df 93       	push	r29
    1f00:	00 d0       	rcall	.+0      	; 0x1f02 <midi_send_array+0x1e>
    1f02:	0f 92       	push	r0
    1f04:	cd b7       	in	r28, 0x3d	; 61
    1f06:	de b7       	in	r29, 0x3e	; 62
    1f08:	4c 01       	movw	r8, r24
    1f0a:	6b 01       	movw	r12, r22
    1f0c:	5a 01       	movw	r10, r20
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    1f0e:	61 15       	cp	r22, r1
    1f10:	71 05       	cpc	r23, r1
    1f12:	41 f1       	breq	.+80     	; 0x1f64 <midi_send_array+0x80>
    1f14:	ee 24       	eor	r14, r14
    1f16:	ff 24       	eor	r15, r15
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    1f18:	0f 2e       	mov	r0, r31
    1f1a:	f3 e0       	ldi	r31, 0x03	; 3
    1f1c:	6f 2e       	mov	r6, r31
    1f1e:	77 24       	eor	r7, r7
    1f20:	f0 2d       	mov	r31, r0
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    1f22:	19 82       	std	Y+1, r1	; 0x01
    1f24:	1a 82       	std	Y+2, r1	; 0x02
    1f26:	1b 82       	std	Y+3, r1	; 0x03
    uint16_t to_send = count - i;
    1f28:	86 01       	movw	r16, r12
    1f2a:	0e 19       	sub	r16, r14
    1f2c:	1f 09       	sbc	r17, r15
    to_send = (to_send > 3) ? 3 : to_send;
    1f2e:	04 30       	cpi	r16, 0x04	; 4
    1f30:	11 05       	cpc	r17, r1
    1f32:	08 f0       	brcs	.+2      	; 0x1f36 <midi_send_array+0x52>
    1f34:	83 01       	movw	r16, r6
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    1f36:	b5 01       	movw	r22, r10
    1f38:	6e 0d       	add	r22, r14
    1f3a:	7f 1d       	adc	r23, r15
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    1f3c:	ce 01       	movw	r24, r28
    1f3e:	01 96       	adiw	r24, 0x01	; 1
    1f40:	40 2f       	mov	r20, r16
    1f42:	51 2f       	mov	r21, r17
    1f44:	0e 94 7b 14 	call	0x28f6	; 0x28f6 <memcpy>
    midi_send_data(device, to_send, b[0], b[1], b[2]);
    1f48:	c4 01       	movw	r24, r8
    1f4a:	b8 01       	movw	r22, r16
    1f4c:	49 81       	ldd	r20, Y+1	; 0x01
    1f4e:	2a 81       	ldd	r18, Y+2	; 0x02
    1f50:	0b 81       	ldd	r16, Y+3	; 0x03
    1f52:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <midi_send_data>
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    1f56:	83 e0       	ldi	r24, 0x03	; 3
    1f58:	90 e0       	ldi	r25, 0x00	; 0
    1f5a:	e8 0e       	add	r14, r24
    1f5c:	f9 1e       	adc	r15, r25
    1f5e:	ec 14       	cp	r14, r12
    1f60:	fd 04       	cpc	r15, r13
    1f62:	f8 f2       	brcs	.-66     	; 0x1f22 <midi_send_array+0x3e>
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    midi_send_data(device, to_send, b[0], b[1], b[2]);
  }
}
    1f64:	0f 90       	pop	r0
    1f66:	0f 90       	pop	r0
    1f68:	0f 90       	pop	r0
    1f6a:	df 91       	pop	r29
    1f6c:	cf 91       	pop	r28
    1f6e:	1f 91       	pop	r17
    1f70:	0f 91       	pop	r16
    1f72:	ff 90       	pop	r15
    1f74:	ef 90       	pop	r14
    1f76:	df 90       	pop	r13
    1f78:	cf 90       	pop	r12
    1f7a:	bf 90       	pop	r11
    1f7c:	af 90       	pop	r10
    1f7e:	9f 90       	pop	r9
    1f80:	8f 90       	pop	r8
    1f82:	7f 90       	pop	r7
    1f84:	6f 90       	pop	r6
    1f86:	08 95       	ret

00001f88 <midi_register_cc_callback>:


void midi_register_cc_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_cc_callback = func;
    1f88:	fc 01       	movw	r30, r24
    1f8a:	73 83       	std	Z+3, r23	; 0x03
    1f8c:	62 83       	std	Z+2, r22	; 0x02
}
    1f8e:	08 95       	ret

00001f90 <midi_register_noteon_callback>:

void midi_register_noteon_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteon_callback = func;
    1f90:	fc 01       	movw	r30, r24
    1f92:	75 83       	std	Z+5, r23	; 0x05
    1f94:	64 83       	std	Z+4, r22	; 0x04
}
    1f96:	08 95       	ret

00001f98 <midi_register_noteoff_callback>:

void midi_register_noteoff_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteoff_callback = func;
    1f98:	fc 01       	movw	r30, r24
    1f9a:	77 83       	std	Z+7, r23	; 0x07
    1f9c:	66 83       	std	Z+6, r22	; 0x06
}
    1f9e:	08 95       	ret

00001fa0 <midi_register_aftertouch_callback>:

void midi_register_aftertouch_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_aftertouch_callback = func;
    1fa0:	fc 01       	movw	r30, r24
    1fa2:	71 87       	std	Z+9, r23	; 0x09
    1fa4:	60 87       	std	Z+8, r22	; 0x08
}
    1fa6:	08 95       	ret

00001fa8 <midi_register_pitchbend_callback>:

void midi_register_pitchbend_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_pitchbend_callback = func;
    1fa8:	fc 01       	movw	r30, r24
    1faa:	73 87       	std	Z+11, r23	; 0x0b
    1fac:	62 87       	std	Z+10, r22	; 0x0a
}
    1fae:	08 95       	ret

00001fb0 <midi_register_songposition_callback>:

void midi_register_songposition_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_songposition_callback = func;
    1fb0:	fc 01       	movw	r30, r24
    1fb2:	75 87       	std	Z+13, r23	; 0x0d
    1fb4:	64 87       	std	Z+12, r22	; 0x0c
}
    1fb6:	08 95       	ret

00001fb8 <midi_register_progchange_callback>:

void midi_register_progchange_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_progchange_callback = func;
    1fb8:	fc 01       	movw	r30, r24
    1fba:	77 87       	std	Z+15, r23	; 0x0f
    1fbc:	66 87       	std	Z+14, r22	; 0x0e
}
    1fbe:	08 95       	ret

00001fc0 <midi_register_chanpressure_callback>:

void midi_register_chanpressure_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_chanpressure_callback = func;
    1fc0:	fc 01       	movw	r30, r24
    1fc2:	71 8b       	std	Z+17, r23	; 0x11
    1fc4:	60 8b       	std	Z+16, r22	; 0x10
}
    1fc6:	08 95       	ret

00001fc8 <midi_register_songselect_callback>:

void midi_register_songselect_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_songselect_callback = func;
    1fc8:	fc 01       	movw	r30, r24
    1fca:	73 8b       	std	Z+19, r23	; 0x13
    1fcc:	62 8b       	std	Z+18, r22	; 0x12
}
    1fce:	08 95       	ret

00001fd0 <midi_register_tc_quarterframe_callback>:

void midi_register_tc_quarterframe_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_tc_quarterframe_callback = func;
    1fd0:	fc 01       	movw	r30, r24
    1fd2:	75 8b       	std	Z+21, r23	; 0x15
    1fd4:	64 8b       	std	Z+20, r22	; 0x14
}
    1fd6:	08 95       	ret

00001fd8 <midi_register_realtime_callback>:

void midi_register_realtime_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_realtime_callback = func;
    1fd8:	fc 01       	movw	r30, r24
    1fda:	77 8b       	std	Z+23, r23	; 0x17
    1fdc:	66 8b       	std	Z+22, r22	; 0x16
}
    1fde:	08 95       	ret

00001fe0 <midi_register_tunerequest_callback>:

void midi_register_tunerequest_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_tunerequest_callback = func;
    1fe0:	fc 01       	movw	r30, r24
    1fe2:	71 8f       	std	Z+25, r23	; 0x19
    1fe4:	60 8f       	std	Z+24, r22	; 0x18
}
    1fe6:	08 95       	ret

00001fe8 <midi_register_sysex_callback>:

void midi_register_sysex_callback(MidiDevice * device, midi_sysex_func_t func) {
   device->input_sysex_callback = func;
    1fe8:	fc 01       	movw	r30, r24
    1fea:	73 8f       	std	Z+27, r23	; 0x1b
    1fec:	62 8f       	std	Z+26, r22	; 0x1a
}
    1fee:	08 95       	ret

00001ff0 <midi_register_fallthrough_callback>:

void midi_register_fallthrough_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_fallthrough_callback = func;
    1ff0:	fc 01       	movw	r30, r24
    1ff2:	75 8f       	std	Z+29, r23	; 0x1d
    1ff4:	64 8f       	std	Z+28, r22	; 0x1c
}
    1ff6:	08 95       	ret

00001ff8 <midi_register_catchall_callback>:

void midi_register_catchall_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_catchall_callback = func;
    1ff8:	fc 01       	movw	r30, r24
    1ffa:	77 8f       	std	Z+31, r23	; 0x1f
    1ffc:	66 8f       	std	Z+30, r22	; 0x1e
}
    1ffe:	08 95       	ret

00002000 <midi_device_init>:

//forward declarations, internally used to call the callbacks
void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2);
void midi_process_byte(MidiDevice * device, uint8_t input);

void midi_device_init(MidiDevice * device){
    2000:	cf 93       	push	r28
    2002:	df 93       	push	r29
    2004:	ec 01       	movw	r28, r24
  device->input_state = IDLE;
    2006:	1d a2       	lds	r17, 0x9d
  device->input_count = 0;
    2008:	1f a2       	lds	r17, 0x9f
    200a:	1e a2       	lds	r17, 0x9e
  bytequeue_init(&device->input_queue, device->input_queue_data, MIDI_INPUT_QUEUE_LENGTH);
    200c:	bc 01       	movw	r22, r24
    200e:	68 5d       	subi	r22, 0xD8	; 216
    2010:	7f 4f       	sbci	r23, 0xFF	; 255
    2012:	88 51       	subi	r24, 0x18	; 24
    2014:	9f 4f       	sbci	r25, 0xFF	; 255
    2016:	40 ec       	ldi	r20, 0xC0	; 192
    2018:	0e 94 7a 0d 	call	0x1af4	; 0x1af4 <bytequeue_init>

  //three byte funcs
  device->input_cc_callback = NULL;
    201c:	1b 82       	std	Y+3, r1	; 0x03
    201e:	1a 82       	std	Y+2, r1	; 0x02
  device->input_noteon_callback = NULL;
    2020:	1d 82       	std	Y+5, r1	; 0x05
    2022:	1c 82       	std	Y+4, r1	; 0x04
  device->input_noteoff_callback = NULL;
    2024:	1f 82       	std	Y+7, r1	; 0x07
    2026:	1e 82       	std	Y+6, r1	; 0x06
  device->input_aftertouch_callback = NULL;
    2028:	19 86       	std	Y+9, r1	; 0x09
    202a:	18 86       	std	Y+8, r1	; 0x08
  device->input_pitchbend_callback = NULL;
    202c:	1b 86       	std	Y+11, r1	; 0x0b
    202e:	1a 86       	std	Y+10, r1	; 0x0a
  device->input_songposition_callback = NULL;
    2030:	1d 86       	std	Y+13, r1	; 0x0d
    2032:	1c 86       	std	Y+12, r1	; 0x0c

  //two byte funcs
  device->input_progchange_callback = NULL;
    2034:	1f 86       	std	Y+15, r1	; 0x0f
    2036:	1e 86       	std	Y+14, r1	; 0x0e
  device->input_chanpressure_callback = NULL;
    2038:	19 8a       	std	Y+17, r1	; 0x11
    203a:	18 8a       	std	Y+16, r1	; 0x10
  device->input_songselect_callback = NULL;
    203c:	1b 8a       	std	Y+19, r1	; 0x13
    203e:	1a 8a       	std	Y+18, r1	; 0x12
  device->input_tc_quarterframe_callback = NULL;
    2040:	1d 8a       	std	Y+21, r1	; 0x15
    2042:	1c 8a       	std	Y+20, r1	; 0x14

  //one byte funcs
  device->input_realtime_callback = NULL;
    2044:	1f 8a       	std	Y+23, r1	; 0x17
    2046:	1e 8a       	std	Y+22, r1	; 0x16
  device->input_tunerequest_callback = NULL;
    2048:	19 8e       	std	Y+25, r1	; 0x19
    204a:	18 8e       	std	Y+24, r1	; 0x18

  //var byte functions
  device->input_sysex_callback = NULL;
    204c:	1b 8e       	std	Y+27, r1	; 0x1b
    204e:	1a 8e       	std	Y+26, r1	; 0x1a
  device->input_fallthrough_callback = NULL;
    2050:	1d 8e       	std	Y+29, r1	; 0x1d
    2052:	1c 8e       	std	Y+28, r1	; 0x1c
  device->input_catchall_callback = NULL;
    2054:	1f 8e       	std	Y+31, r1	; 0x1f
    2056:	1e 8e       	std	Y+30, r1	; 0x1e

  device->pre_input_process_callback = NULL;
    2058:	19 a2       	lds	r17, 0x99
    205a:	18 a2       	lds	r17, 0x98
}
    205c:	df 91       	pop	r29
    205e:	cf 91       	pop	r28
    2060:	08 95       	ret

00002062 <midi_device_input>:

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
    2062:	ef 92       	push	r14
    2064:	ff 92       	push	r15
    2066:	0f 93       	push	r16
    2068:	1f 93       	push	r17
    206a:	cf 93       	push	r28
    206c:	df 93       	push	r29
    206e:	d6 2f       	mov	r29, r22
  uint8_t i;
  for (i = 0; i < cnt; i++)
    2070:	66 23       	and	r22, r22
    2072:	99 f0       	breq	.+38     	; 0x209a <midi_device_input+0x38>
    2074:	04 2f       	mov	r16, r20
    2076:	15 2f       	mov	r17, r21
    2078:	c0 e0       	ldi	r28, 0x00	; 0
    bytequeue_enqueue(&device->input_queue, input[i]);
    207a:	0f 2e       	mov	r0, r31
    207c:	f8 ee       	ldi	r31, 0xE8	; 232
    207e:	ef 2e       	mov	r14, r31
    2080:	ff 24       	eor	r15, r15
    2082:	f0 2d       	mov	r31, r0
    2084:	e8 0e       	add	r14, r24
    2086:	f9 1e       	adc	r15, r25
    2088:	f8 01       	movw	r30, r16
    208a:	61 91       	ld	r22, Z+
    208c:	8f 01       	movw	r16, r30
    208e:	c7 01       	movw	r24, r14
    2090:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <bytequeue_enqueue>
  device->pre_input_process_callback = NULL;
}

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
  uint8_t i;
  for (i = 0; i < cnt; i++)
    2094:	cf 5f       	subi	r28, 0xFF	; 255
    2096:	cd 17       	cp	r28, r29
    2098:	b9 f7       	brne	.-18     	; 0x2088 <midi_device_input+0x26>
    bytequeue_enqueue(&device->input_queue, input[i]);
}
    209a:	df 91       	pop	r29
    209c:	cf 91       	pop	r28
    209e:	1f 91       	pop	r17
    20a0:	0f 91       	pop	r16
    20a2:	ff 90       	pop	r15
    20a4:	ef 90       	pop	r14
    20a6:	08 95       	ret

000020a8 <midi_device_set_send_func>:

void midi_device_set_send_func(MidiDevice * device, midi_var_byte_func_t send_func){
  device->send_func = send_func;
    20a8:	fc 01       	movw	r30, r24
    20aa:	71 83       	std	Z+1, r23	; 0x01
    20ac:	60 83       	st	Z, r22
}
    20ae:	08 95       	ret

000020b0 <midi_device_set_pre_input_process_func>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
    20b0:	fc 01       	movw	r30, r24
    20b2:	71 a3       	lds	r23, 0x51
    20b4:	60 a3       	lds	r22, 0x50
}
    20b6:	08 95       	ret

000020b8 <midi_input_callbacks>:
      }
    }
  }
}

void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2) {
    20b8:	af 92       	push	r10
    20ba:	bf 92       	push	r11
    20bc:	cf 92       	push	r12
    20be:	df 92       	push	r13
    20c0:	ef 92       	push	r14
    20c2:	ff 92       	push	r15
    20c4:	0f 93       	push	r16
    20c6:	1f 93       	push	r17
    20c8:	cf 93       	push	r28
    20ca:	df 93       	push	r29
    20cc:	00 d0       	rcall	.+0      	; 0x20ce <midi_input_callbacks+0x16>
    20ce:	0f 92       	push	r0
    20d0:	cd b7       	in	r28, 0x3d	; 61
    20d2:	de b7       	in	r29, 0x3e	; 62
    20d4:	6c 01       	movw	r12, r24
    20d6:	5b 01       	movw	r10, r22
    20d8:	f4 2e       	mov	r15, r20
    20da:	e2 2e       	mov	r14, r18
    20dc:	10 2f       	mov	r17, r16
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    20de:	dc 01       	movw	r26, r24
    20e0:	95 96       	adiw	r26, 0x25	; 37
    20e2:	8c 91       	ld	r24, X
    20e4:	95 97       	sbiw	r26, 0x25	; 37
    20e6:	84 30       	cpi	r24, 0x04	; 4
    20e8:	e9 f4       	brne	.+58     	; 0x2124 <midi_input_callbacks+0x6c>
    if (device->input_sysex_callback) {
    20ea:	5a 96       	adiw	r26, 0x1a	; 26
    20ec:	ed 91       	ld	r30, X+
    20ee:	fc 91       	ld	r31, X
    20f0:	5b 97       	sbiw	r26, 0x1b	; 27
    20f2:	30 97       	sbiw	r30, 0x00	; 0
    20f4:	09 f4       	brne	.+2      	; 0x20f8 <midi_input_callbacks+0x40>
    20f6:	ee c0       	rjmp	.+476    	; 0x22d4 <midi_input_callbacks+0x21c>
      const uint16_t start = ((cnt - 1) / 3) * 3;
    20f8:	cb 01       	movw	r24, r22
    20fa:	01 97       	sbiw	r24, 0x01	; 1
    20fc:	63 e0       	ldi	r22, 0x03	; 3
    20fe:	70 e0       	ldi	r23, 0x00	; 0
    2100:	0e 94 54 14 	call	0x28a8	; 0x28a8 <__udivmodhi4>
    2104:	cb 01       	movw	r24, r22
    2106:	88 0f       	add	r24, r24
    2108:	99 1f       	adc	r25, r25
    210a:	68 0f       	add	r22, r24
    210c:	79 1f       	adc	r23, r25
      const uint8_t length = (cnt - start);
      uint8_t data[3];
      data[0] = byte0;
    210e:	49 83       	std	Y+1, r20	; 0x01
      data[1] = byte1;
    2110:	2a 83       	std	Y+2, r18	; 0x02
      data[2] = byte2;
    2112:	0b 83       	std	Y+3, r16	; 0x03
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    if (device->input_sysex_callback) {
      const uint16_t start = ((cnt - 1) / 3) * 3;
      const uint8_t length = (cnt - start);
    2114:	4a 2d       	mov	r20, r10
    2116:	46 1b       	sub	r20, r22
      uint8_t data[3];
      data[0] = byte0;
      data[1] = byte1;
      data[2] = byte2;
      device->input_sysex_callback(device, start, length, data);
    2118:	c6 01       	movw	r24, r12
    211a:	9e 01       	movw	r18, r28
    211c:	2f 5f       	subi	r18, 0xFF	; 255
    211e:	3f 4f       	sbci	r19, 0xFF	; 255
    2120:	09 95       	icall
    2122:	c8 c0       	rjmp	.+400    	; 0x22b4 <midi_input_callbacks+0x1fc>
      called = true;
    }
  } else {
    switch (cnt) {
    2124:	62 30       	cpi	r22, 0x02	; 2
    2126:	71 05       	cpc	r23, r1
    2128:	09 f4       	brne	.+2      	; 0x212c <midi_input_callbacks+0x74>
    212a:	5f c0       	rjmp	.+190    	; 0x21ea <midi_input_callbacks+0x132>
    212c:	63 30       	cpi	r22, 0x03	; 3
    212e:	71 05       	cpc	r23, r1
    2130:	29 f0       	breq	.+10     	; 0x213c <midi_input_callbacks+0x84>
    2132:	61 30       	cpi	r22, 0x01	; 1
    2134:	71 05       	cpc	r23, r1
    2136:	09 f0       	breq	.+2      	; 0x213a <midi_input_callbacks+0x82>
    2138:	b3 c0       	rjmp	.+358    	; 0x22a0 <midi_input_callbacks+0x1e8>
    213a:	99 c0       	rjmp	.+306    	; 0x226e <midi_input_callbacks+0x1b6>
      case 3:
        {
          midi_three_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    213c:	84 2f       	mov	r24, r20
    213e:	90 e0       	ldi	r25, 0x00	; 0
    2140:	80 7f       	andi	r24, 0xF0	; 240
    2142:	90 70       	andi	r25, 0x00	; 0
    2144:	80 3a       	cpi	r24, 0xA0	; 160
    2146:	91 05       	cpc	r25, r1
    2148:	29 f1       	breq	.+74     	; 0x2194 <midi_input_callbacks+0xdc>
    214a:	81 3a       	cpi	r24, 0xA1	; 161
    214c:	91 05       	cpc	r25, r1
    214e:	3c f4       	brge	.+14     	; 0x215e <midi_input_callbacks+0xa6>
    2150:	80 38       	cpi	r24, 0x80	; 128
    2152:	91 05       	cpc	r25, r1
    2154:	c9 f0       	breq	.+50     	; 0x2188 <midi_input_callbacks+0xd0>
    2156:	80 39       	cpi	r24, 0x90	; 144
    2158:	91 05       	cpc	r25, r1
    215a:	91 f5       	brne	.+100    	; 0x21c0 <midi_input_callbacks+0x108>
    215c:	0f c0       	rjmp	.+30     	; 0x217c <midi_input_callbacks+0xc4>
    215e:	80 3e       	cpi	r24, 0xE0	; 224
    2160:	91 05       	cpc	r25, r1
    2162:	f1 f0       	breq	.+60     	; 0x21a0 <midi_input_callbacks+0xe8>
    2164:	80 3f       	cpi	r24, 0xF0	; 240
    2166:	91 05       	cpc	r25, r1
    2168:	09 f1       	breq	.+66     	; 0x21ac <midi_input_callbacks+0xf4>
    216a:	80 3b       	cpi	r24, 0xB0	; 176
    216c:	91 05       	cpc	r25, r1
    216e:	41 f5       	brne	.+80     	; 0x21c0 <midi_input_callbacks+0x108>
            case MIDI_CC:
              func = device->input_cc_callback;
    2170:	d6 01       	movw	r26, r12
    2172:	12 96       	adiw	r26, 0x02	; 2
    2174:	ed 91       	ld	r30, X+
    2176:	fc 91       	ld	r31, X
    2178:	13 97       	sbiw	r26, 0x03	; 3
              break;
    217a:	24 c0       	rjmp	.+72     	; 0x21c4 <midi_input_callbacks+0x10c>
            case MIDI_NOTEON:
              func = device->input_noteon_callback;
    217c:	d6 01       	movw	r26, r12
    217e:	14 96       	adiw	r26, 0x04	; 4
    2180:	ed 91       	ld	r30, X+
    2182:	fc 91       	ld	r31, X
    2184:	15 97       	sbiw	r26, 0x05	; 5
              break;
    2186:	1e c0       	rjmp	.+60     	; 0x21c4 <midi_input_callbacks+0x10c>
            case MIDI_NOTEOFF:
              func = device->input_noteoff_callback;
    2188:	d6 01       	movw	r26, r12
    218a:	16 96       	adiw	r26, 0x06	; 6
    218c:	ed 91       	ld	r30, X+
    218e:	fc 91       	ld	r31, X
    2190:	17 97       	sbiw	r26, 0x07	; 7
              break;
    2192:	18 c0       	rjmp	.+48     	; 0x21c4 <midi_input_callbacks+0x10c>
            case MIDI_AFTERTOUCH:
              func = device->input_aftertouch_callback;
    2194:	d6 01       	movw	r26, r12
    2196:	18 96       	adiw	r26, 0x08	; 8
    2198:	ed 91       	ld	r30, X+
    219a:	fc 91       	ld	r31, X
    219c:	19 97       	sbiw	r26, 0x09	; 9
              break;
    219e:	12 c0       	rjmp	.+36     	; 0x21c4 <midi_input_callbacks+0x10c>
            case MIDI_PITCHBEND:
              func = device->input_pitchbend_callback;
    21a0:	d6 01       	movw	r26, r12
    21a2:	1a 96       	adiw	r26, 0x0a	; 10
    21a4:	ed 91       	ld	r30, X+
    21a6:	fc 91       	ld	r31, X
    21a8:	1b 97       	sbiw	r26, 0x0b	; 11
              break;
    21aa:	0c c0       	rjmp	.+24     	; 0x21c4 <midi_input_callbacks+0x10c>
            case 0xF0:
              if (byte0 == MIDI_SONGPOSITION)
    21ac:	b2 ef       	ldi	r27, 0xF2	; 242
    21ae:	4b 17       	cp	r20, r27
    21b0:	09 f0       	breq	.+2      	; 0x21b4 <midi_input_callbacks+0xfc>
    21b2:	90 c0       	rjmp	.+288    	; 0x22d4 <midi_input_callbacks+0x21c>
                func = device->input_songposition_callback;
    21b4:	d6 01       	movw	r26, r12
    21b6:	1c 96       	adiw	r26, 0x0c	; 12
    21b8:	ed 91       	ld	r30, X+
    21ba:	fc 91       	ld	r31, X
    21bc:	1d 97       	sbiw	r26, 0x0d	; 13
    21be:	02 c0       	rjmp	.+4      	; 0x21c4 <midi_input_callbacks+0x10c>
    }
  } else {
    switch (cnt) {
      case 3:
        {
          midi_three_byte_func_t func = NULL;
    21c0:	e0 e0       	ldi	r30, 0x00	; 0
    21c2:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_songposition_callback;
              break;
            default:
              break;
          }
          if(func) {
    21c4:	30 97       	sbiw	r30, 0x00	; 0
    21c6:	09 f4       	brne	.+2      	; 0x21ca <midi_input_callbacks+0x112>
    21c8:	85 c0       	rjmp	.+266    	; 0x22d4 <midi_input_callbacks+0x21c>
            //mask off the channel for non song position functions
            if (byte0 == MIDI_SONGPOSITION)
    21ca:	b2 ef       	ldi	r27, 0xF2	; 242
    21cc:	fb 16       	cp	r15, r27
    21ce:	31 f4       	brne	.+12     	; 0x21dc <midi_input_callbacks+0x124>
              func(device, byte0, byte1, byte2);
    21d0:	c6 01       	movw	r24, r12
    21d2:	62 ef       	ldi	r22, 0xF2	; 242
    21d4:	4e 2d       	mov	r20, r14
    21d6:	21 2f       	mov	r18, r17
    21d8:	09 95       	icall
    21da:	6c c0       	rjmp	.+216    	; 0x22b4 <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1, byte2);
    21dc:	6f 2d       	mov	r22, r15
    21de:	6f 70       	andi	r22, 0x0F	; 15
    21e0:	c6 01       	movw	r24, r12
    21e2:	4e 2d       	mov	r20, r14
    21e4:	21 2f       	mov	r18, r17
    21e6:	09 95       	icall
    21e8:	65 c0       	rjmp	.+202    	; 0x22b4 <midi_input_callbacks+0x1fc>
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    21ea:	84 2f       	mov	r24, r20
    21ec:	90 e0       	ldi	r25, 0x00	; 0
    21ee:	80 7f       	andi	r24, 0xF0	; 240
    21f0:	90 70       	andi	r25, 0x00	; 0
    21f2:	80 3d       	cpi	r24, 0xD0	; 208
    21f4:	91 05       	cpc	r25, r1
    21f6:	61 f0       	breq	.+24     	; 0x2210 <midi_input_callbacks+0x158>
    21f8:	80 3f       	cpi	r24, 0xF0	; 240
    21fa:	91 05       	cpc	r25, r1
    21fc:	79 f0       	breq	.+30     	; 0x221c <midi_input_callbacks+0x164>
    21fe:	80 3c       	cpi	r24, 0xC0	; 192
    2200:	91 05       	cpc	r25, r1
    2202:	f9 f4       	brne	.+62     	; 0x2242 <midi_input_callbacks+0x18a>
            case MIDI_PROGCHANGE:
              func = device->input_progchange_callback;
    2204:	d6 01       	movw	r26, r12
    2206:	1e 96       	adiw	r26, 0x0e	; 14
    2208:	ed 91       	ld	r30, X+
    220a:	fc 91       	ld	r31, X
    220c:	1f 97       	sbiw	r26, 0x0f	; 15
              break;
    220e:	1b c0       	rjmp	.+54     	; 0x2246 <midi_input_callbacks+0x18e>
            case MIDI_CHANPRESSURE:
              func = device->input_chanpressure_callback;
    2210:	d6 01       	movw	r26, r12
    2212:	50 96       	adiw	r26, 0x10	; 16
    2214:	ed 91       	ld	r30, X+
    2216:	fc 91       	ld	r31, X
    2218:	51 97       	sbiw	r26, 0x11	; 17
              break;
    221a:	15 c0       	rjmp	.+42     	; 0x2246 <midi_input_callbacks+0x18e>
            case 0xF0:
              if (byte0 == MIDI_SONGSELECT)
    221c:	b3 ef       	ldi	r27, 0xF3	; 243
    221e:	4b 17       	cp	r20, r27
    2220:	31 f4       	brne	.+12     	; 0x222e <midi_input_callbacks+0x176>
                func = device->input_songselect_callback;
    2222:	d6 01       	movw	r26, r12
    2224:	52 96       	adiw	r26, 0x12	; 18
    2226:	ed 91       	ld	r30, X+
    2228:	fc 91       	ld	r31, X
    222a:	53 97       	sbiw	r26, 0x13	; 19
    222c:	0c c0       	rjmp	.+24     	; 0x2246 <midi_input_callbacks+0x18e>
              else if (byte0 == MIDI_TC_QUARTERFRAME)
    222e:	b1 ef       	ldi	r27, 0xF1	; 241
    2230:	4b 17       	cp	r20, r27
    2232:	09 f0       	breq	.+2      	; 0x2236 <midi_input_callbacks+0x17e>
    2234:	4f c0       	rjmp	.+158    	; 0x22d4 <midi_input_callbacks+0x21c>
                func = device->input_tc_quarterframe_callback;
    2236:	d6 01       	movw	r26, r12
    2238:	54 96       	adiw	r26, 0x14	; 20
    223a:	ed 91       	ld	r30, X+
    223c:	fc 91       	ld	r31, X
    223e:	55 97       	sbiw	r26, 0x15	; 21
    2240:	02 c0       	rjmp	.+4      	; 0x2246 <midi_input_callbacks+0x18e>
          }
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
    2242:	e0 e0       	ldi	r30, 0x00	; 0
    2244:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_tc_quarterframe_callback;
              break;
            default:
              break;
          }
          if(func) {
    2246:	30 97       	sbiw	r30, 0x00	; 0
    2248:	09 f4       	brne	.+2      	; 0x224c <midi_input_callbacks+0x194>
    224a:	44 c0       	rjmp	.+136    	; 0x22d4 <midi_input_callbacks+0x21c>
            //mask off the channel
            if (byte0 == MIDI_SONGSELECT || byte0 == MIDI_TC_QUARTERFRAME)
    224c:	b3 ef       	ldi	r27, 0xF3	; 243
    224e:	fb 16       	cp	r15, r27
    2250:	19 f0       	breq	.+6      	; 0x2258 <midi_input_callbacks+0x1a0>
    2252:	81 ef       	ldi	r24, 0xF1	; 241
    2254:	f8 16       	cp	r15, r24
    2256:	29 f4       	brne	.+10     	; 0x2262 <midi_input_callbacks+0x1aa>
              func(device, byte0, byte1);
    2258:	c6 01       	movw	r24, r12
    225a:	6f 2d       	mov	r22, r15
    225c:	4e 2d       	mov	r20, r14
    225e:	09 95       	icall
    2260:	29 c0       	rjmp	.+82     	; 0x22b4 <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1);
    2262:	6f 2d       	mov	r22, r15
    2264:	6f 70       	andi	r22, 0x0F	; 15
    2266:	c6 01       	movw	r24, r12
    2268:	4e 2d       	mov	r20, r14
    226a:	09 95       	icall
    226c:	23 c0       	rjmp	.+70     	; 0x22b4 <midi_input_callbacks+0x1fc>
        }
        break;
      case 1:
        {
          midi_one_byte_func_t func = NULL;
          if (midi_is_realtime(byte0))
    226e:	84 2f       	mov	r24, r20
    2270:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <midi_is_realtime>
    2274:	88 23       	and	r24, r24
    2276:	31 f0       	breq	.+12     	; 0x2284 <midi_input_callbacks+0x1cc>
            func = device->input_realtime_callback;
    2278:	d6 01       	movw	r26, r12
    227a:	56 96       	adiw	r26, 0x16	; 22
    227c:	ed 91       	ld	r30, X+
    227e:	fc 91       	ld	r31, X
    2280:	57 97       	sbiw	r26, 0x17	; 23
    2282:	08 c0       	rjmp	.+16     	; 0x2294 <midi_input_callbacks+0x1dc>
          else if (byte0 == MIDI_TUNEREQUEST)
    2284:	b6 ef       	ldi	r27, 0xF6	; 246
    2286:	fb 16       	cp	r15, r27
    2288:	29 f5       	brne	.+74     	; 0x22d4 <midi_input_callbacks+0x21c>
            func = device->input_tunerequest_callback;
    228a:	d6 01       	movw	r26, r12
    228c:	58 96       	adiw	r26, 0x18	; 24
    228e:	ed 91       	ld	r30, X+
    2290:	fc 91       	ld	r31, X
    2292:	59 97       	sbiw	r26, 0x19	; 25
          if (func) {
    2294:	30 97       	sbiw	r30, 0x00	; 0
    2296:	f1 f0       	breq	.+60     	; 0x22d4 <midi_input_callbacks+0x21c>
            func(device, byte0);
    2298:	c6 01       	movw	r24, r12
    229a:	6f 2d       	mov	r22, r15
    229c:	09 95       	icall
    229e:	0a c0       	rjmp	.+20     	; 0x22b4 <midi_input_callbacks+0x1fc>
          }
        }
        break;
      default:
        //just in case
        if (cnt > 3)
    22a0:	64 30       	cpi	r22, 0x04	; 4
    22a2:	71 05       	cpc	r23, r1
    22a4:	a8 f4       	brcc	.+42     	; 0x22d0 <midi_input_callbacks+0x218>
    22a6:	16 c0       	rjmp	.+44     	; 0x22d4 <midi_input_callbacks+0x21c>
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
    22a8:	c6 01       	movw	r24, r12
    22aa:	b5 01       	movw	r22, r10
    22ac:	4f 2d       	mov	r20, r15
    22ae:	2e 2d       	mov	r18, r14
    22b0:	01 2f       	mov	r16, r17
    22b2:	09 95       	icall
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    22b4:	d6 01       	movw	r26, r12
    22b6:	5e 96       	adiw	r26, 0x1e	; 30
    22b8:	ed 91       	ld	r30, X+
    22ba:	fc 91       	ld	r31, X
    22bc:	5f 97       	sbiw	r26, 0x1f	; 31
    22be:	30 97       	sbiw	r30, 0x00	; 0
    22c0:	89 f0       	breq	.+34     	; 0x22e4 <midi_input_callbacks+0x22c>
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
    22c2:	c6 01       	movw	r24, r12
    22c4:	b5 01       	movw	r22, r10
    22c6:	4f 2d       	mov	r20, r15
    22c8:	2e 2d       	mov	r18, r14
    22ca:	01 2f       	mov	r16, r17
    22cc:	09 95       	icall
    22ce:	0a c0       	rjmp	.+20     	; 0x22e4 <midi_input_callbacks+0x22c>
        }
        break;
      default:
        //just in case
        if (cnt > 3)
          cnt = 0;
    22d0:	aa 24       	eor	r10, r10
    22d2:	bb 24       	eor	r11, r11
    }
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    22d4:	d6 01       	movw	r26, r12
    22d6:	5c 96       	adiw	r26, 0x1c	; 28
    22d8:	ed 91       	ld	r30, X+
    22da:	fc 91       	ld	r31, X
    22dc:	5d 97       	sbiw	r26, 0x1d	; 29
    22de:	30 97       	sbiw	r30, 0x00	; 0
    22e0:	19 f7       	brne	.-58     	; 0x22a8 <midi_input_callbacks+0x1f0>
    22e2:	e8 cf       	rjmp	.-48     	; 0x22b4 <midi_input_callbacks+0x1fc>
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
}
    22e4:	0f 90       	pop	r0
    22e6:	0f 90       	pop	r0
    22e8:	0f 90       	pop	r0
    22ea:	df 91       	pop	r29
    22ec:	cf 91       	pop	r28
    22ee:	1f 91       	pop	r17
    22f0:	0f 91       	pop	r16
    22f2:	ff 90       	pop	r15
    22f4:	ef 90       	pop	r14
    22f6:	df 90       	pop	r13
    22f8:	cf 90       	pop	r12
    22fa:	bf 90       	pop	r11
    22fc:	af 90       	pop	r10
    22fe:	08 95       	ret

00002300 <midi_process_byte>:
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}

void midi_process_byte(MidiDevice * device, uint8_t input) {
    2300:	ef 92       	push	r14
    2302:	ff 92       	push	r15
    2304:	0f 93       	push	r16
    2306:	cf 93       	push	r28
    2308:	df 93       	push	r29
    230a:	7c 01       	movw	r14, r24
    230c:	c6 2f       	mov	r28, r22
  if (midi_is_realtime(input)) {
    230e:	86 2f       	mov	r24, r22
    2310:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <midi_is_realtime>
    2314:	88 23       	and	r24, r24
    2316:	91 f0       	breq	.+36     	; 0x233c <midi_process_byte+0x3c>
    //call callback, store and restore state
    input_state_t state = device->input_state;
    2318:	d7 01       	movw	r26, r14
    231a:	95 96       	adiw	r26, 0x25	; 37
    231c:	dc 91       	ld	r29, X
    231e:	95 97       	sbiw	r26, 0x25	; 37
    device->input_state = ONE_BYTE_MESSAGE;
    2320:	81 e0       	ldi	r24, 0x01	; 1
    2322:	95 96       	adiw	r26, 0x25	; 37
    2324:	8c 93       	st	X, r24
    midi_input_callbacks(device, 1, input, 0, 0);
    2326:	c7 01       	movw	r24, r14
    2328:	61 e0       	ldi	r22, 0x01	; 1
    232a:	70 e0       	ldi	r23, 0x00	; 0
    232c:	4c 2f       	mov	r20, r28
    232e:	20 e0       	ldi	r18, 0x00	; 0
    2330:	00 e0       	ldi	r16, 0x00	; 0
    2332:	0e 94 5c 10 	call	0x20b8	; 0x20b8 <midi_input_callbacks>
    device->input_state = state;
    2336:	f7 01       	movw	r30, r14
    2338:	d5 a3       	lds	r29, 0x55
    233a:	b7 c0       	rjmp	.+366    	; 0x24aa <midi_process_byte+0x1aa>
  } else if (midi_is_statusbyte(input)) {
    233c:	8c 2f       	mov	r24, r28
    233e:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <midi_is_statusbyte>
    2342:	88 23       	and	r24, r24
    2344:	09 f4       	brne	.+2      	; 0x2348 <midi_process_byte+0x48>
    2346:	73 c0       	rjmp	.+230    	; 0x242e <midi_process_byte+0x12e>
    //store the byte
    if (device->input_state != SYSEX_MESSAGE) {
    2348:	d7 01       	movw	r26, r14
    234a:	95 96       	adiw	r26, 0x25	; 37
    234c:	8c 91       	ld	r24, X
    234e:	95 97       	sbiw	r26, 0x25	; 37
    2350:	84 30       	cpi	r24, 0x04	; 4
    2352:	49 f0       	breq	.+18     	; 0x2366 <midi_process_byte+0x66>
      device->input_buffer[0] = input;
    2354:	92 96       	adiw	r26, 0x22	; 34
    2356:	cc 93       	st	X, r28
    2358:	92 97       	sbiw	r26, 0x22	; 34
      device->input_count = 1;
    235a:	81 e0       	ldi	r24, 0x01	; 1
    235c:	90 e0       	ldi	r25, 0x00	; 0
    235e:	97 96       	adiw	r26, 0x27	; 39
    2360:	9c 93       	st	X, r25
    2362:	8e 93       	st	-X, r24
    2364:	96 97       	sbiw	r26, 0x26	; 38
    }
    switch (midi_packet_length(input)) {
    2366:	8c 2f       	mov	r24, r28
    2368:	0e 94 ff 0d 	call	0x1bfe	; 0x1bfe <midi_packet_length>
    236c:	81 30       	cpi	r24, 0x01	; 1
    236e:	41 f0       	breq	.+16     	; 0x2380 <midi_process_byte+0x80>
    2370:	81 30       	cpi	r24, 0x01	; 1
    2372:	00 f1       	brcs	.+64     	; 0x23b4 <midi_process_byte+0xb4>
    2374:	82 30       	cpi	r24, 0x02	; 2
    2376:	a1 f0       	breq	.+40     	; 0x23a0 <midi_process_byte+0xa0>
    2378:	83 30       	cpi	r24, 0x03	; 3
    237a:	09 f0       	breq	.+2      	; 0x237e <midi_process_byte+0x7e>
    237c:	4f c0       	rjmp	.+158    	; 0x241c <midi_process_byte+0x11c>
    237e:	14 c0       	rjmp	.+40     	; 0x23a8 <midi_process_byte+0xa8>
      case ONE1:
        device->input_state = ONE_BYTE_MESSAGE;;
    2380:	81 e0       	ldi	r24, 0x01	; 1
    2382:	f7 01       	movw	r30, r14
    2384:	85 a3       	lds	r24, 0x55
        midi_input_callbacks(device, 1, input, 0, 0);
    2386:	c7 01       	movw	r24, r14
    2388:	61 e0       	ldi	r22, 0x01	; 1
    238a:	70 e0       	ldi	r23, 0x00	; 0
    238c:	4c 2f       	mov	r20, r28
    238e:	20 e0       	ldi	r18, 0x00	; 0
    2390:	00 e0       	ldi	r16, 0x00	; 0
    2392:	0e 94 5c 10 	call	0x20b8	; 0x20b8 <midi_input_callbacks>
        device->input_state = IDLE;
    2396:	d7 01       	movw	r26, r14
    2398:	95 96       	adiw	r26, 0x25	; 37
    239a:	1c 92       	st	X, r1
    239c:	95 97       	sbiw	r26, 0x25	; 37
        break;
    239e:	85 c0       	rjmp	.+266    	; 0x24aa <midi_process_byte+0x1aa>
      case TWO2:
        device->input_state = TWO_BYTE_MESSAGE;
    23a0:	82 e0       	ldi	r24, 0x02	; 2
    23a2:	f7 01       	movw	r30, r14
    23a4:	85 a3       	lds	r24, 0x55
        break;
    23a6:	81 c0       	rjmp	.+258    	; 0x24aa <midi_process_byte+0x1aa>
      case THREE3:
        device->input_state = THREE_BYTE_MESSAGE;
    23a8:	83 e0       	ldi	r24, 0x03	; 3
    23aa:	d7 01       	movw	r26, r14
    23ac:	95 96       	adiw	r26, 0x25	; 37
    23ae:	8c 93       	st	X, r24
    23b0:	95 97       	sbiw	r26, 0x25	; 37
        break;
    23b2:	7b c0       	rjmp	.+246    	; 0x24aa <midi_process_byte+0x1aa>
      case UNDEFINED:
        switch(input) {
    23b4:	c0 3f       	cpi	r28, 0xF0	; 240
    23b6:	19 f0       	breq	.+6      	; 0x23be <midi_process_byte+0xbe>
    23b8:	c7 3f       	cpi	r28, 0xF7	; 247
    23ba:	59 f5       	brne	.+86     	; 0x2412 <midi_process_byte+0x112>
    23bc:	0a c0       	rjmp	.+20     	; 0x23d2 <midi_process_byte+0xd2>
          case SYSEX_BEGIN:
            device->input_state = SYSEX_MESSAGE;
    23be:	84 e0       	ldi	r24, 0x04	; 4
    23c0:	f7 01       	movw	r30, r14
    23c2:	85 a3       	lds	r24, 0x55
            device->input_buffer[0] = input;
    23c4:	80 ef       	ldi	r24, 0xF0	; 240
    23c6:	82 a3       	lds	r24, 0x52
            device->input_count = 1;
    23c8:	81 e0       	ldi	r24, 0x01	; 1
    23ca:	90 e0       	ldi	r25, 0x00	; 0
    23cc:	97 a3       	lds	r25, 0x57
    23ce:	86 a3       	lds	r24, 0x56
            break;
    23d0:	6c c0       	rjmp	.+216    	; 0x24aa <midi_process_byte+0x1aa>
          case SYSEX_END:
            //send what is left in the input buffer, set idle
            device->input_buffer[device->input_count % 3] = input;
    23d2:	d7 01       	movw	r26, r14
    23d4:	96 96       	adiw	r26, 0x26	; 38
    23d6:	2d 91       	ld	r18, X+
    23d8:	3c 91       	ld	r19, X
    23da:	97 97       	sbiw	r26, 0x27	; 39
    23dc:	c9 01       	movw	r24, r18
    23de:	63 e0       	ldi	r22, 0x03	; 3
    23e0:	70 e0       	ldi	r23, 0x00	; 0
    23e2:	0e 94 54 14 	call	0x28a8	; 0x28a8 <__udivmodhi4>
    23e6:	f7 01       	movw	r30, r14
    23e8:	e8 0f       	add	r30, r24
    23ea:	f9 1f       	adc	r31, r25
    23ec:	87 ef       	ldi	r24, 0xF7	; 247
    23ee:	82 a3       	lds	r24, 0x52
            device->input_count += 1;
    23f0:	b9 01       	movw	r22, r18
    23f2:	6f 5f       	subi	r22, 0xFF	; 255
    23f4:	7f 4f       	sbci	r23, 0xFF	; 255
    23f6:	f7 01       	movw	r30, r14
    23f8:	77 a3       	lds	r23, 0x57
    23fa:	66 a3       	lds	r22, 0x56
            //call the callback
            midi_input_callbacks(device, device->input_count, 
    23fc:	c7 01       	movw	r24, r14
    23fe:	42 a1       	lds	r20, 0x42
    2400:	23 a1       	lds	r18, 0x43
    2402:	04 a1       	lds	r16, 0x44
    2404:	0e 94 5c 10 	call	0x20b8	; 0x20b8 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
            device->input_state = IDLE;
    2408:	d7 01       	movw	r26, r14
    240a:	95 96       	adiw	r26, 0x25	; 37
    240c:	1c 92       	st	X, r1
    240e:	95 97       	sbiw	r26, 0x25	; 37
            break;
    2410:	4c c0       	rjmp	.+152    	; 0x24aa <midi_process_byte+0x1aa>
          default:
            device->input_state = IDLE;
    2412:	f7 01       	movw	r30, r14
    2414:	15 a2       	lds	r17, 0x95
            device->input_count = 0;
    2416:	17 a2       	lds	r17, 0x97
    2418:	16 a2       	lds	r17, 0x96
    241a:	47 c0       	rjmp	.+142    	; 0x24aa <midi_process_byte+0x1aa>
        }

        break;
      default:
        device->input_state = IDLE;
    241c:	d7 01       	movw	r26, r14
    241e:	95 96       	adiw	r26, 0x25	; 37
    2420:	1c 92       	st	X, r1
    2422:	95 97       	sbiw	r26, 0x25	; 37
        device->input_count = 0;
    2424:	97 96       	adiw	r26, 0x27	; 39
    2426:	1c 92       	st	X, r1
    2428:	1e 92       	st	-X, r1
    242a:	96 97       	sbiw	r26, 0x26	; 38
        break;
    242c:	3e c0       	rjmp	.+124    	; 0x24aa <midi_process_byte+0x1aa>
    }
  } else {
    if (device->input_state != IDLE) {
    242e:	f7 01       	movw	r30, r14
    2430:	25 a1       	lds	r18, 0x45
    2432:	22 23       	and	r18, r18
    2434:	d1 f1       	breq	.+116    	; 0x24aa <midi_process_byte+0x1aa>
      //store the byte
      device->input_buffer[device->input_count % 3] = input;
    2436:	06 a0       	lds	r16, 0x86
    2438:	f7 a1       	lds	r31, 0x47
    243a:	e0 2d       	mov	r30, r0
    243c:	cf 01       	movw	r24, r30
    243e:	63 e0       	ldi	r22, 0x03	; 3
    2440:	70 e0       	ldi	r23, 0x00	; 0
    2442:	0e 94 54 14 	call	0x28a8	; 0x28a8 <__udivmodhi4>
    2446:	ac 01       	movw	r20, r24
    2448:	8e 0d       	add	r24, r14
    244a:	9f 1d       	adc	r25, r15
    244c:	dc 01       	movw	r26, r24
    244e:	92 96       	adiw	r26, 0x22	; 34
    2450:	cc 93       	st	X, r28
    2452:	92 97       	sbiw	r26, 0x22	; 34
      //increment count
      uint16_t prev = device->input_count;
      device->input_count += 1;
    2454:	bf 01       	movw	r22, r30
    2456:	6f 5f       	subi	r22, 0xFF	; 255
    2458:	7f 4f       	sbci	r23, 0xFF	; 255
    245a:	f7 01       	movw	r30, r14
    245c:	77 a3       	lds	r23, 0x57
    245e:	66 a3       	lds	r22, 0x56

      switch(prev % 3) {
    2460:	41 30       	cpi	r20, 0x01	; 1
    2462:	51 05       	cpc	r21, r1
    2464:	91 f0       	breq	.+36     	; 0x248a <midi_process_byte+0x18a>
    2466:	42 30       	cpi	r20, 0x02	; 2
    2468:	51 05       	cpc	r21, r1
    246a:	f9 f4       	brne	.+62     	; 0x24aa <midi_process_byte+0x1aa>
        case 2:
          //call callback
          midi_input_callbacks(device, device->input_count,
    246c:	c7 01       	movw	r24, r14
    246e:	42 a1       	lds	r20, 0x42
    2470:	23 a1       	lds	r18, 0x43
    2472:	04 a1       	lds	r16, 0x44
    2474:	0e 94 5c 10 	call	0x20b8	; 0x20b8 <midi_input_callbacks>
              device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
          if (device->input_state != SYSEX_MESSAGE) {
    2478:	f7 01       	movw	r30, r14
    247a:	85 a1       	lds	r24, 0x45
    247c:	84 30       	cpi	r24, 0x04	; 4
    247e:	a9 f0       	breq	.+42     	; 0x24aa <midi_process_byte+0x1aa>
            //set to 1, keeping status byte, allowing for running status
            device->input_count = 1;
    2480:	81 e0       	ldi	r24, 0x01	; 1
    2482:	90 e0       	ldi	r25, 0x00	; 0
    2484:	97 a3       	lds	r25, 0x57
    2486:	86 a3       	lds	r24, 0x56
    2488:	10 c0       	rjmp	.+32     	; 0x24aa <midi_process_byte+0x1aa>
          }
          break;
        case 1:
          if (device->input_state == TWO_BYTE_MESSAGE) {
    248a:	22 30       	cpi	r18, 0x02	; 2
    248c:	71 f4       	brne	.+28     	; 0x24aa <midi_process_byte+0x1aa>
            //call callback
            midi_input_callbacks(device, device->input_count,
    248e:	c7 01       	movw	r24, r14
    2490:	42 a1       	lds	r20, 0x42
    2492:	23 a1       	lds	r18, 0x43
    2494:	00 e0       	ldi	r16, 0x00	; 0
    2496:	0e 94 5c 10 	call	0x20b8	; 0x20b8 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], 0);
            if (device->input_state != SYSEX_MESSAGE) {
    249a:	f7 01       	movw	r30, r14
    249c:	85 a1       	lds	r24, 0x45
    249e:	84 30       	cpi	r24, 0x04	; 4
    24a0:	21 f0       	breq	.+8      	; 0x24aa <midi_process_byte+0x1aa>
              //set to 1, keeping status byte, allowing for running status
              device->input_count = 1;
    24a2:	81 e0       	ldi	r24, 0x01	; 1
    24a4:	90 e0       	ldi	r25, 0x00	; 0
    24a6:	97 a3       	lds	r25, 0x57
    24a8:	86 a3       	lds	r24, 0x56
          //one byte messages are dealt with directly
          break;
      }
    }
  }
}
    24aa:	df 91       	pop	r29
    24ac:	cf 91       	pop	r28
    24ae:	0f 91       	pop	r16
    24b0:	ff 90       	pop	r15
    24b2:	ef 90       	pop	r14
    24b4:	08 95       	ret

000024b6 <midi_device_process>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
}

void midi_device_process(MidiDevice * device) {
    24b6:	cf 92       	push	r12
    24b8:	df 92       	push	r13
    24ba:	ef 92       	push	r14
    24bc:	ff 92       	push	r15
    24be:	0f 93       	push	r16
    24c0:	1f 93       	push	r17
    24c2:	cf 93       	push	r28
    24c4:	df 93       	push	r29
    24c6:	6c 01       	movw	r12, r24
  //call the pre_input_process_callback if there is one
  if(device->pre_input_process_callback)
    24c8:	dc 01       	movw	r26, r24
    24ca:	90 96       	adiw	r26, 0x20	; 32
    24cc:	ed 91       	ld	r30, X+
    24ce:	fc 91       	ld	r31, X
    24d0:	91 97       	sbiw	r26, 0x21	; 33
    24d2:	30 97       	sbiw	r30, 0x00	; 0
    24d4:	09 f0       	breq	.+2      	; 0x24d8 <midi_device_process+0x22>
    device->pre_input_process_callback(device);
    24d6:	09 95       	icall

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
    24d8:	0f 2e       	mov	r0, r31
    24da:	f8 ee       	ldi	r31, 0xE8	; 232
    24dc:	ef 2e       	mov	r14, r31
    24de:	ff 24       	eor	r15, r15
    24e0:	f0 2d       	mov	r31, r0
    24e2:	ec 0c       	add	r14, r12
    24e4:	fd 1c       	adc	r15, r13
    24e6:	c7 01       	movw	r24, r14
    24e8:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <bytequeue_length>
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    24ec:	c8 2f       	mov	r28, r24
    24ee:	d0 e0       	ldi	r29, 0x00	; 0
    24f0:	20 97       	sbiw	r28, 0x00	; 0
    24f2:	99 f0       	breq	.+38     	; 0x251a <midi_device_process+0x64>
    24f4:	00 e0       	ldi	r16, 0x00	; 0
    24f6:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    24f8:	c7 01       	movw	r24, r14
    24fa:	60 e0       	ldi	r22, 0x00	; 0
    24fc:	0e 94 c5 0d 	call	0x1b8a	; 0x1b8a <bytequeue_get>
    2500:	68 2f       	mov	r22, r24
    midi_process_byte(device, val);
    2502:	c6 01       	movw	r24, r12
    2504:	0e 94 80 11 	call	0x2300	; 0x2300 <midi_process_byte>
    bytequeue_remove(&device->input_queue, 1);
    2508:	c7 01       	movw	r24, r14
    250a:	61 e0       	ldi	r22, 0x01	; 1
    250c:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <bytequeue_remove>

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    2510:	0f 5f       	subi	r16, 0xFF	; 255
    2512:	1f 4f       	sbci	r17, 0xFF	; 255
    2514:	0c 17       	cp	r16, r28
    2516:	1d 07       	cpc	r17, r29
    2518:	78 f3       	brcs	.-34     	; 0x24f8 <midi_device_process+0x42>
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}
    251a:	df 91       	pop	r29
    251c:	cf 91       	pop	r28
    251e:	1f 91       	pop	r17
    2520:	0f 91       	pop	r16
    2522:	ff 90       	pop	r15
    2524:	ef 90       	pop	r14
    2526:	df 90       	pop	r13
    2528:	cf 90       	pop	r12
    252a:	08 95       	ret

0000252c <sysex_encoded_length>:
//You should have received a copy of the GNU General Public License
//along with avr-midi.  If not, see <http://www.gnu.org/licenses/>.

#include "sysex_tools.h"

uint16_t sysex_encoded_length(uint16_t decoded_length){
    252c:	9c 01       	movw	r18, r24
   uint8_t remainder = decoded_length % 7;
    252e:	67 e0       	ldi	r22, 0x07	; 7
    2530:	70 e0       	ldi	r23, 0x00	; 0
    2532:	0e 94 54 14 	call	0x28a8	; 0x28a8 <__udivmodhi4>
    2536:	48 2f       	mov	r20, r24
   if (remainder)
    2538:	88 23       	and	r24, r24
    253a:	81 f0       	breq	.+32     	; 0x255c <sysex_encoded_length+0x30>
      return (decoded_length / 7) * 8 + remainder + 1;
    253c:	c9 01       	movw	r24, r18
    253e:	67 e0       	ldi	r22, 0x07	; 7
    2540:	70 e0       	ldi	r23, 0x00	; 0
    2542:	0e 94 54 14 	call	0x28a8	; 0x28a8 <__udivmodhi4>
    2546:	cb 01       	movw	r24, r22
    2548:	88 0f       	add	r24, r24
    254a:	99 1f       	adc	r25, r25
    254c:	88 0f       	add	r24, r24
    254e:	99 1f       	adc	r25, r25
    2550:	88 0f       	add	r24, r24
    2552:	99 1f       	adc	r25, r25
    2554:	01 96       	adiw	r24, 0x01	; 1
    2556:	84 0f       	add	r24, r20
    2558:	91 1d       	adc	r25, r1
    255a:	08 95       	ret
   else
      return (decoded_length / 7) * 8;
    255c:	c9 01       	movw	r24, r18
    255e:	67 e0       	ldi	r22, 0x07	; 7
    2560:	70 e0       	ldi	r23, 0x00	; 0
    2562:	0e 94 54 14 	call	0x28a8	; 0x28a8 <__udivmodhi4>
    2566:	cb 01       	movw	r24, r22
    2568:	88 0f       	add	r24, r24
    256a:	99 1f       	adc	r25, r25
    256c:	88 0f       	add	r24, r24
    256e:	99 1f       	adc	r25, r25
    2570:	88 0f       	add	r24, r24
    2572:	99 1f       	adc	r25, r25
}
    2574:	08 95       	ret

00002576 <sysex_decoded_length>:

uint16_t sysex_decoded_length(uint16_t encoded_length){
   uint8_t remainder = encoded_length % 8;
    2576:	48 2f       	mov	r20, r24
    2578:	47 70       	andi	r20, 0x07	; 7
   if (remainder)
    257a:	a1 f0       	breq	.+40     	; 0x25a4 <sysex_decoded_length+0x2e>
      return (encoded_length / 8) * 7 + remainder - 1;
    257c:	9c 01       	movw	r18, r24
    257e:	36 95       	lsr	r19
    2580:	27 95       	ror	r18
    2582:	36 95       	lsr	r19
    2584:	27 95       	ror	r18
    2586:	36 95       	lsr	r19
    2588:	27 95       	ror	r18
    258a:	c9 01       	movw	r24, r18
    258c:	88 0f       	add	r24, r24
    258e:	99 1f       	adc	r25, r25
    2590:	88 0f       	add	r24, r24
    2592:	99 1f       	adc	r25, r25
    2594:	88 0f       	add	r24, r24
    2596:	99 1f       	adc	r25, r25
    2598:	82 1b       	sub	r24, r18
    259a:	93 0b       	sbc	r25, r19
    259c:	01 97       	sbiw	r24, 0x01	; 1
    259e:	84 0f       	add	r24, r20
    25a0:	91 1d       	adc	r25, r1
    25a2:	08 95       	ret
   else
      return (encoded_length / 8) * 7;
    25a4:	9c 01       	movw	r18, r24
    25a6:	36 95       	lsr	r19
    25a8:	27 95       	ror	r18
    25aa:	36 95       	lsr	r19
    25ac:	27 95       	ror	r18
    25ae:	36 95       	lsr	r19
    25b0:	27 95       	ror	r18
    25b2:	c9 01       	movw	r24, r18
    25b4:	88 0f       	add	r24, r24
    25b6:	99 1f       	adc	r25, r25
    25b8:	88 0f       	add	r24, r24
    25ba:	99 1f       	adc	r25, r25
    25bc:	88 0f       	add	r24, r24
    25be:	99 1f       	adc	r25, r25
    25c0:	82 1b       	sub	r24, r18
    25c2:	93 0b       	sbc	r25, r19
}
    25c4:	08 95       	ret

000025c6 <sysex_encode>:

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    25c6:	2f 92       	push	r2
    25c8:	3f 92       	push	r3
    25ca:	4f 92       	push	r4
    25cc:	5f 92       	push	r5
    25ce:	6f 92       	push	r6
    25d0:	7f 92       	push	r7
    25d2:	8f 92       	push	r8
    25d4:	9f 92       	push	r9
    25d6:	af 92       	push	r10
    25d8:	bf 92       	push	r11
    25da:	cf 92       	push	r12
    25dc:	df 92       	push	r13
    25de:	ef 92       	push	r14
    25e0:	ff 92       	push	r15
    25e2:	0f 93       	push	r16
    25e4:	1f 93       	push	r17
    25e6:	cf 93       	push	r28
    25e8:	df 93       	push	r29
    25ea:	00 d0       	rcall	.+0      	; 0x25ec <sysex_encode+0x26>
    25ec:	00 d0       	rcall	.+0      	; 0x25ee <sysex_encode+0x28>
    25ee:	00 d0       	rcall	.+0      	; 0x25f0 <sysex_encode+0x2a>
    25f0:	cd b7       	in	r28, 0x3d	; 61
    25f2:	de b7       	in	r29, 0x3e	; 62
    25f4:	1c 01       	movw	r2, r24
    25f6:	7a 83       	std	Y+2, r23	; 0x02
    25f8:	69 83       	std	Y+1, r22	; 0x01
    25fa:	3a 01       	movw	r6, r20
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
    25fc:	ca 01       	movw	r24, r20
    25fe:	67 e0       	ldi	r22, 0x07	; 7
    2600:	70 e0       	ldi	r23, 0x00	; 0
    2602:	0e 94 54 14 	call	0x28a8	; 0x28a8 <__udivmodhi4>
    2606:	2b 01       	movw	r4, r22
    2608:	5b 01       	movw	r10, r22
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    260a:	61 15       	cp	r22, r1
    260c:	71 05       	cpc	r23, r1
    260e:	b1 f1       	breq	.+108    	; 0x267c <sysex_encode+0xb6>
    2610:	81 01       	movw	r16, r2
    2612:	e9 80       	ldd	r14, Y+1	; 0x01
    2614:	fa 80       	ldd	r15, Y+2	; 0x02
    2616:	cc 24       	eor	r12, r12
    2618:	dd 24       	eor	r13, r13
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    261a:	88 24       	eor	r8, r8
    261c:	99 24       	eor	r9, r9
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    261e:	1e 83       	std	Y+6, r17	; 0x06
    2620:	0d 83       	std	Y+5, r16	; 0x05

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
    2622:	f8 01       	movw	r30, r16
    2624:	11 92       	st	Z+, r1
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    2626:	fc 82       	std	Y+4, r15	; 0x04
    2628:	eb 82       	std	Y+3, r14	; 0x03
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    262a:	a4 01       	movw	r20, r8
         uint8_t current = source[input_start_idx + j];
    262c:	ab 81       	ldd	r26, Y+3	; 0x03
    262e:	bc 81       	ldd	r27, Y+4	; 0x04
    2630:	2d 91       	ld	r18, X+
    2632:	bc 83       	std	Y+4, r27	; 0x04
    2634:	ab 83       	std	Y+3, r26	; 0x03
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    2636:	4f 5f       	subi	r20, 0xFF	; 255
    2638:	5f 4f       	sbci	r21, 0xFF	; 255
    263a:	82 2f       	mov	r24, r18
    263c:	90 e0       	ldi	r25, 0x00	; 0
    263e:	80 78       	andi	r24, 0x80	; 128
    2640:	90 70       	andi	r25, 0x00	; 0
    2642:	bc 01       	movw	r22, r24
    2644:	04 2e       	mov	r0, r20
    2646:	02 c0       	rjmp	.+4      	; 0x264c <sysex_encode+0x86>
    2648:	75 95       	asr	r23
    264a:	67 95       	ror	r22
    264c:	0a 94       	dec	r0
    264e:	e2 f7       	brpl	.-8      	; 0x2648 <sysex_encode+0x82>
    2650:	ad 81       	ldd	r26, Y+5	; 0x05
    2652:	be 81       	ldd	r27, Y+6	; 0x06
    2654:	8c 91       	ld	r24, X
    2656:	86 2b       	or	r24, r22
    2658:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    265a:	2f 77       	andi	r18, 0x7F	; 127
    265c:	21 93       	st	Z+, r18
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    265e:	47 30       	cpi	r20, 0x07	; 7
    2660:	51 05       	cpc	r21, r1
    2662:	21 f7       	brne	.-56     	; 0x262c <sysex_encode+0x66>
uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    2664:	08 94       	sec
    2666:	c1 1c       	adc	r12, r1
    2668:	d1 1c       	adc	r13, r1
    266a:	08 5f       	subi	r16, 0xF8	; 248
    266c:	1f 4f       	sbci	r17, 0xFF	; 255
    266e:	e7 e0       	ldi	r30, 0x07	; 7
    2670:	f0 e0       	ldi	r31, 0x00	; 0
    2672:	ee 0e       	add	r14, r30
    2674:	ff 1e       	adc	r15, r31
    2676:	ca 14       	cp	r12, r10
    2678:	db 04       	cpc	r13, r11
    267a:	89 f6       	brne	.-94     	; 0x261e <sysex_encode+0x58>
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
   }

   //fill out the rest if there is any more
   uint8_t remainder = length % 7;
    267c:	c3 01       	movw	r24, r6
    267e:	67 e0       	ldi	r22, 0x07	; 7
    2680:	70 e0       	ldi	r23, 0x00	; 0
    2682:	0e 94 54 14 	call	0x28a8	; 0x28a8 <__udivmodhi4>
   if (remainder) {
    2686:	88 23       	and	r24, r24
    2688:	d9 f1       	breq	.+118    	; 0x2700 <sysex_encode+0x13a>
      uint16_t encoded_msb_idx = encoded_full * 8;
    268a:	82 01       	movw	r16, r4
    268c:	00 0f       	add	r16, r16
    268e:	11 1f       	adc	r17, r17
    2690:	00 0f       	add	r16, r16
    2692:	11 1f       	adc	r17, r17
    2694:	00 0f       	add	r16, r16
    2696:	11 1f       	adc	r17, r17
      uint16_t input_start_idx = encoded_full * 7;
    2698:	78 01       	movw	r14, r16
    269a:	e4 18       	sub	r14, r4
    269c:	f5 08       	sbc	r15, r5
      encoded[encoded_msb_idx] = 0;
    269e:	d1 01       	movw	r26, r2
    26a0:	a0 0f       	add	r26, r16
    26a2:	b1 1f       	adc	r27, r17
    26a4:	1c 92       	st	X, r1
      for(j = 0; j < remainder; j++){
    26a6:	68 2f       	mov	r22, r24
    26a8:	70 e0       	ldi	r23, 0x00	; 0
    26aa:	61 15       	cp	r22, r1
    26ac:	71 05       	cpc	r23, r1
    26ae:	19 f1       	breq	.+70     	; 0x26f6 <sysex_encode+0x130>
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    26b0:	e9 81       	ldd	r30, Y+1	; 0x01
    26b2:	fa 81       	ldd	r31, Y+2	; 0x02
    26b4:	ee 0e       	add	r14, r30
    26b6:	ff 1e       	adc	r15, r31
    26b8:	c8 01       	movw	r24, r16
    26ba:	01 96       	adiw	r24, 0x01	; 1
    26bc:	28 0e       	add	r2, r24
    26be:	39 1e       	adc	r3, r25
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    26c0:	20 e0       	ldi	r18, 0x00	; 0
    26c2:	30 e0       	ldi	r19, 0x00	; 0
         uint8_t current = source[input_start_idx + j];
    26c4:	f7 01       	movw	r30, r14
    26c6:	41 91       	ld	r20, Z+
    26c8:	7f 01       	movw	r14, r30
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    26ca:	2f 5f       	subi	r18, 0xFF	; 255
    26cc:	3f 4f       	sbci	r19, 0xFF	; 255
    26ce:	84 2f       	mov	r24, r20
    26d0:	90 e0       	ldi	r25, 0x00	; 0
    26d2:	80 78       	andi	r24, 0x80	; 128
    26d4:	90 70       	andi	r25, 0x00	; 0
    26d6:	02 2e       	mov	r0, r18
    26d8:	02 c0       	rjmp	.+4      	; 0x26de <sysex_encode+0x118>
    26da:	95 95       	asr	r25
    26dc:	87 95       	ror	r24
    26de:	0a 94       	dec	r0
    26e0:	e2 f7       	brpl	.-8      	; 0x26da <sysex_encode+0x114>
    26e2:	9c 91       	ld	r25, X
    26e4:	89 2b       	or	r24, r25
    26e6:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    26e8:	4f 77       	andi	r20, 0x7F	; 127
    26ea:	f1 01       	movw	r30, r2
    26ec:	41 93       	st	Z+, r20
    26ee:	1f 01       	movw	r2, r30
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    26f0:	26 17       	cp	r18, r22
    26f2:	37 07       	cpc	r19, r23
    26f4:	38 f3       	brcs	.-50     	; 0x26c4 <sysex_encode+0xfe>
         uint8_t current = source[input_start_idx + j];
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
      return encoded_msb_idx + remainder + 1;
    26f6:	c8 01       	movw	r24, r16
    26f8:	01 96       	adiw	r24, 0x01	; 1
    26fa:	86 0f       	add	r24, r22
    26fc:	97 1f       	adc	r25, r23
    26fe:	07 c0       	rjmp	.+14     	; 0x270e <sysex_encode+0x148>
   } else {
      return encoded_full * 8;
    2700:	c2 01       	movw	r24, r4
    2702:	88 0f       	add	r24, r24
    2704:	99 1f       	adc	r25, r25
    2706:	88 0f       	add	r24, r24
    2708:	99 1f       	adc	r25, r25
    270a:	88 0f       	add	r24, r24
    270c:	99 1f       	adc	r25, r25
   }
}
    270e:	26 96       	adiw	r28, 0x06	; 6
    2710:	0f b6       	in	r0, 0x3f	; 63
    2712:	f8 94       	cli
    2714:	de bf       	out	0x3e, r29	; 62
    2716:	0f be       	out	0x3f, r0	; 63
    2718:	cd bf       	out	0x3d, r28	; 61
    271a:	df 91       	pop	r29
    271c:	cf 91       	pop	r28
    271e:	1f 91       	pop	r17
    2720:	0f 91       	pop	r16
    2722:	ff 90       	pop	r15
    2724:	ef 90       	pop	r14
    2726:	df 90       	pop	r13
    2728:	cf 90       	pop	r12
    272a:	bf 90       	pop	r11
    272c:	af 90       	pop	r10
    272e:	9f 90       	pop	r9
    2730:	8f 90       	pop	r8
    2732:	7f 90       	pop	r7
    2734:	6f 90       	pop	r6
    2736:	5f 90       	pop	r5
    2738:	4f 90       	pop	r4
    273a:	3f 90       	pop	r3
    273c:	2f 90       	pop	r2
    273e:	08 95       	ret

00002740 <sysex_decode>:

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    2740:	6f 92       	push	r6
    2742:	7f 92       	push	r7
    2744:	8f 92       	push	r8
    2746:	9f 92       	push	r9
    2748:	af 92       	push	r10
    274a:	bf 92       	push	r11
    274c:	cf 92       	push	r12
    274e:	df 92       	push	r13
    2750:	ef 92       	push	r14
    2752:	ff 92       	push	r15
    2754:	0f 93       	push	r16
    2756:	1f 93       	push	r17
    2758:	cf 93       	push	r28
    275a:	df 93       	push	r29
    275c:	3c 01       	movw	r6, r24
    275e:	4b 01       	movw	r8, r22
    2760:	5a 01       	movw	r10, r20
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
    2762:	42 30       	cpi	r20, 0x02	; 2
    2764:	51 05       	cpc	r21, r1
    2766:	08 f4       	brcc	.+2      	; 0x276a <sysex_decode+0x2a>
    2768:	6f c0       	rjmp	.+222    	; 0x2848 <sysex_decode+0x108>
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
    276a:	7a 01       	movw	r14, r20
    276c:	f6 94       	lsr	r15
    276e:	e7 94       	ror	r14
    2770:	f6 94       	lsr	r15
    2772:	e7 94       	ror	r14
    2774:	f6 94       	lsr	r15
    2776:	e7 94       	ror	r14

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    2778:	e1 14       	cp	r14, r1
    277a:	f1 04       	cpc	r15, r1
    277c:	29 f1       	breq	.+74     	; 0x27c8 <sysex_decode+0x88>
    277e:	eb 01       	movw	r28, r22
    2780:	b3 01       	movw	r22, r6
    2782:	00 e0       	ldi	r16, 0x00	; 0
    2784:	10 e0       	ldi	r17, 0x00	; 0
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    2786:	cc 24       	eor	r12, r12
    2788:	dd 24       	eor	r13, r13
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    278a:	de 01       	movw	r26, r28
    278c:	11 96       	adiw	r26, 0x01	; 1
    278e:	fb 01       	movw	r30, r22

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    2790:	a6 01       	movw	r20, r12
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    2792:	2d 91       	ld	r18, X+
    2794:	2f 77       	andi	r18, 0x7F	; 127
    2796:	20 83       	st	Z, r18
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    2798:	4f 5f       	subi	r20, 0xFF	; 255
    279a:	5f 4f       	sbci	r21, 0xFF	; 255
    279c:	88 81       	ld	r24, Y
    279e:	90 e0       	ldi	r25, 0x00	; 0
    27a0:	04 2e       	mov	r0, r20
    27a2:	02 c0       	rjmp	.+4      	; 0x27a8 <sysex_decode+0x68>
    27a4:	88 0f       	add	r24, r24
    27a6:	99 1f       	adc	r25, r25
    27a8:	0a 94       	dec	r0
    27aa:	e2 f7       	brpl	.-8      	; 0x27a4 <sysex_decode+0x64>
    27ac:	80 78       	andi	r24, 0x80	; 128
    27ae:	28 2b       	or	r18, r24
    27b0:	21 93       	st	Z+, r18

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    27b2:	47 30       	cpi	r20, 0x07	; 7
    27b4:	51 05       	cpc	r21, r1
    27b6:	69 f7       	brne	.-38     	; 0x2792 <sysex_decode+0x52>

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    27b8:	0f 5f       	subi	r16, 0xFF	; 255
    27ba:	1f 4f       	sbci	r17, 0xFF	; 255
    27bc:	28 96       	adiw	r28, 0x08	; 8
    27be:	69 5f       	subi	r22, 0xF9	; 249
    27c0:	7f 4f       	sbci	r23, 0xFF	; 255
    27c2:	0e 15       	cp	r16, r14
    27c4:	1f 05       	cpc	r17, r15
    27c6:	09 f7       	brne	.-62     	; 0x278a <sysex_decode+0x4a>
      for(j = 0; j < 7; j++){
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
   }
   uint8_t remainder = length % 8;
    27c8:	5a 2d       	mov	r21, r10
    27ca:	57 70       	andi	r21, 0x07	; 7
   if (remainder) {
    27cc:	99 f1       	breq	.+102    	; 0x2834 <sysex_decode+0xf4>
      uint16_t encoded_msb_idx = decoded_full * 8;
    27ce:	e7 01       	movw	r28, r14
    27d0:	cc 0f       	add	r28, r28
    27d2:	dd 1f       	adc	r29, r29
    27d4:	cc 0f       	add	r28, r28
    27d6:	dd 1f       	adc	r29, r29
    27d8:	cc 0f       	add	r28, r28
    27da:	dd 1f       	adc	r29, r29
      uint16_t output_start_index = decoded_full * 7;
    27dc:	8e 01       	movw	r16, r28
    27de:	0e 19       	sub	r16, r14
    27e0:	1f 09       	sbc	r17, r15
      for(j = 0; j < (remainder - 1); j++) {
    27e2:	65 2f       	mov	r22, r21
    27e4:	70 e0       	ldi	r23, 0x00	; 0
    27e6:	61 50       	subi	r22, 0x01	; 1
    27e8:	70 40       	sbci	r23, 0x00	; 0
    27ea:	f9 f0       	breq	.+62     	; 0x282a <sysex_decode+0xea>
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    27ec:	ce 01       	movw	r24, r28
    27ee:	01 96       	adiw	r24, 0x01	; 1
    27f0:	d4 01       	movw	r26, r8
    27f2:	a8 0f       	add	r26, r24
    27f4:	b9 1f       	adc	r27, r25
    27f6:	f3 01       	movw	r30, r6
    27f8:	e0 0f       	add	r30, r16
    27fa:	f1 1f       	adc	r31, r17
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    27fc:	20 e0       	ldi	r18, 0x00	; 0
    27fe:	30 e0       	ldi	r19, 0x00	; 0
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    2800:	c8 0d       	add	r28, r8
    2802:	d9 1d       	adc	r29, r9
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    2804:	4d 91       	ld	r20, X+
    2806:	4f 77       	andi	r20, 0x7F	; 127
    2808:	40 83       	st	Z, r20
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    280a:	2f 5f       	subi	r18, 0xFF	; 255
    280c:	3f 4f       	sbci	r19, 0xFF	; 255
    280e:	88 81       	ld	r24, Y
    2810:	90 e0       	ldi	r25, 0x00	; 0
    2812:	02 2e       	mov	r0, r18
    2814:	02 c0       	rjmp	.+4      	; 0x281a <sysex_decode+0xda>
    2816:	88 0f       	add	r24, r24
    2818:	99 1f       	adc	r25, r25
    281a:	0a 94       	dec	r0
    281c:	e2 f7       	brpl	.-8      	; 0x2816 <sysex_decode+0xd6>
    281e:	80 78       	andi	r24, 0x80	; 128
    2820:	48 2b       	or	r20, r24
    2822:	41 93       	st	Z+, r20
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    2824:	26 17       	cp	r18, r22
    2826:	37 07       	cpc	r19, r23
    2828:	68 f3       	brcs	.-38     	; 0x2804 <sysex_decode+0xc4>
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
      return decoded_full * 7 + remainder - 1;
    282a:	c8 01       	movw	r24, r16
    282c:	01 97       	sbiw	r24, 0x01	; 1
    282e:	85 0f       	add	r24, r21
    2830:	91 1d       	adc	r25, r1
    2832:	0c c0       	rjmp	.+24     	; 0x284c <sysex_decode+0x10c>
   } else {
      return decoded_full * 7;
    2834:	c7 01       	movw	r24, r14
    2836:	88 0f       	add	r24, r24
    2838:	99 1f       	adc	r25, r25
    283a:	88 0f       	add	r24, r24
    283c:	99 1f       	adc	r25, r25
    283e:	88 0f       	add	r24, r24
    2840:	99 1f       	adc	r25, r25
    2842:	8e 19       	sub	r24, r14
    2844:	9f 09       	sbc	r25, r15
    2846:	02 c0       	rjmp	.+4      	; 0x284c <sysex_decode+0x10c>
uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
      return 0;
    2848:	80 e0       	ldi	r24, 0x00	; 0
    284a:	90 e0       	ldi	r25, 0x00	; 0
      }
      return decoded_full * 7 + remainder - 1;
   } else {
      return decoded_full * 7;
   }
}
    284c:	df 91       	pop	r29
    284e:	cf 91       	pop	r28
    2850:	1f 91       	pop	r17
    2852:	0f 91       	pop	r16
    2854:	ff 90       	pop	r15
    2856:	ef 90       	pop	r14
    2858:	df 90       	pop	r13
    285a:	cf 90       	pop	r12
    285c:	bf 90       	pop	r11
    285e:	af 90       	pop	r10
    2860:	9f 90       	pop	r9
    2862:	8f 90       	pop	r8
    2864:	7f 90       	pop	r7
    2866:	6f 90       	pop	r6
    2868:	08 95       	ret

0000286a <__mulsi3>:
    286a:	62 9f       	mul	r22, r18
    286c:	d0 01       	movw	r26, r0
    286e:	73 9f       	mul	r23, r19
    2870:	f0 01       	movw	r30, r0
    2872:	82 9f       	mul	r24, r18
    2874:	e0 0d       	add	r30, r0
    2876:	f1 1d       	adc	r31, r1
    2878:	64 9f       	mul	r22, r20
    287a:	e0 0d       	add	r30, r0
    287c:	f1 1d       	adc	r31, r1
    287e:	92 9f       	mul	r25, r18
    2880:	f0 0d       	add	r31, r0
    2882:	83 9f       	mul	r24, r19
    2884:	f0 0d       	add	r31, r0
    2886:	74 9f       	mul	r23, r20
    2888:	f0 0d       	add	r31, r0
    288a:	65 9f       	mul	r22, r21
    288c:	f0 0d       	add	r31, r0
    288e:	99 27       	eor	r25, r25
    2890:	72 9f       	mul	r23, r18
    2892:	b0 0d       	add	r27, r0
    2894:	e1 1d       	adc	r30, r1
    2896:	f9 1f       	adc	r31, r25
    2898:	63 9f       	mul	r22, r19
    289a:	b0 0d       	add	r27, r0
    289c:	e1 1d       	adc	r30, r1
    289e:	f9 1f       	adc	r31, r25
    28a0:	bd 01       	movw	r22, r26
    28a2:	cf 01       	movw	r24, r30
    28a4:	11 24       	eor	r1, r1
    28a6:	08 95       	ret

000028a8 <__udivmodhi4>:
    28a8:	aa 1b       	sub	r26, r26
    28aa:	bb 1b       	sub	r27, r27
    28ac:	51 e1       	ldi	r21, 0x11	; 17
    28ae:	07 c0       	rjmp	.+14     	; 0x28be <__udivmodhi4_ep>

000028b0 <__udivmodhi4_loop>:
    28b0:	aa 1f       	adc	r26, r26
    28b2:	bb 1f       	adc	r27, r27
    28b4:	a6 17       	cp	r26, r22
    28b6:	b7 07       	cpc	r27, r23
    28b8:	10 f0       	brcs	.+4      	; 0x28be <__udivmodhi4_ep>
    28ba:	a6 1b       	sub	r26, r22
    28bc:	b7 0b       	sbc	r27, r23

000028be <__udivmodhi4_ep>:
    28be:	88 1f       	adc	r24, r24
    28c0:	99 1f       	adc	r25, r25
    28c2:	5a 95       	dec	r21
    28c4:	a9 f7       	brne	.-22     	; 0x28b0 <__udivmodhi4_loop>
    28c6:	80 95       	com	r24
    28c8:	90 95       	com	r25
    28ca:	bc 01       	movw	r22, r24
    28cc:	cd 01       	movw	r24, r26
    28ce:	08 95       	ret

000028d0 <__divmodhi4>:
    28d0:	97 fb       	bst	r25, 7
    28d2:	09 2e       	mov	r0, r25
    28d4:	07 26       	eor	r0, r23
    28d6:	0a d0       	rcall	.+20     	; 0x28ec <__divmodhi4_neg1>
    28d8:	77 fd       	sbrc	r23, 7
    28da:	04 d0       	rcall	.+8      	; 0x28e4 <__divmodhi4_neg2>
    28dc:	e5 df       	rcall	.-54     	; 0x28a8 <__udivmodhi4>
    28de:	06 d0       	rcall	.+12     	; 0x28ec <__divmodhi4_neg1>
    28e0:	00 20       	and	r0, r0
    28e2:	1a f4       	brpl	.+6      	; 0x28ea <__divmodhi4_exit>

000028e4 <__divmodhi4_neg2>:
    28e4:	70 95       	com	r23
    28e6:	61 95       	neg	r22
    28e8:	7f 4f       	sbci	r23, 0xFF	; 255

000028ea <__divmodhi4_exit>:
    28ea:	08 95       	ret

000028ec <__divmodhi4_neg1>:
    28ec:	f6 f7       	brtc	.-4      	; 0x28ea <__divmodhi4_exit>
    28ee:	90 95       	com	r25
    28f0:	81 95       	neg	r24
    28f2:	9f 4f       	sbci	r25, 0xFF	; 255
    28f4:	08 95       	ret

000028f6 <memcpy>:
    28f6:	fb 01       	movw	r30, r22
    28f8:	dc 01       	movw	r26, r24
    28fa:	02 c0       	rjmp	.+4      	; 0x2900 <memcpy+0xa>
    28fc:	01 90       	ld	r0, Z+
    28fe:	0d 92       	st	X+, r0
    2900:	41 50       	subi	r20, 0x01	; 1
    2902:	50 40       	sbci	r21, 0x00	; 0
    2904:	d8 f7       	brcc	.-10     	; 0x28fc <memcpy+0x6>
    2906:	08 95       	ret

00002908 <memmove>:
    2908:	68 17       	cp	r22, r24
    290a:	79 07       	cpc	r23, r25
    290c:	68 f4       	brcc	.+26     	; 0x2928 <memmove+0x20>
    290e:	fb 01       	movw	r30, r22
    2910:	dc 01       	movw	r26, r24
    2912:	e4 0f       	add	r30, r20
    2914:	f5 1f       	adc	r31, r21
    2916:	a4 0f       	add	r26, r20
    2918:	b5 1f       	adc	r27, r21
    291a:	02 c0       	rjmp	.+4      	; 0x2920 <memmove+0x18>
    291c:	02 90       	ld	r0, -Z
    291e:	0e 92       	st	-X, r0
    2920:	41 50       	subi	r20, 0x01	; 1
    2922:	50 40       	sbci	r21, 0x00	; 0
    2924:	d8 f7       	brcc	.-10     	; 0x291c <memmove+0x14>
    2926:	08 95       	ret
    2928:	0c 94 7b 14 	jmp	0x28f6	; 0x28f6 <memcpy>

0000292c <__eerd_block_m6450a>:
    292c:	dc 01       	movw	r26, r24
    292e:	cb 01       	movw	r24, r22

00002930 <__eerd_blraw_m6450a>:
    2930:	fc 01       	movw	r30, r24
    2932:	f9 99       	sbic	0x1f, 1	; 31
    2934:	fe cf       	rjmp	.-4      	; 0x2932 <__eerd_blraw_m6450a+0x2>
    2936:	06 c0       	rjmp	.+12     	; 0x2944 <__eerd_blraw_m6450a+0x14>
    2938:	f2 bd       	out	0x22, r31	; 34
    293a:	e1 bd       	out	0x21, r30	; 33
    293c:	f8 9a       	sbi	0x1f, 0	; 31
    293e:	31 96       	adiw	r30, 0x01	; 1
    2940:	00 b4       	in	r0, 0x20	; 32
    2942:	0d 92       	st	X+, r0
    2944:	41 50       	subi	r20, 0x01	; 1
    2946:	50 40       	sbci	r21, 0x00	; 0
    2948:	b8 f7       	brcc	.-18     	; 0x2938 <__eerd_blraw_m6450a+0x8>
    294a:	08 95       	ret

0000294c <__eerd_word_m6450a>:
    294c:	a8 e1       	ldi	r26, 0x18	; 24
    294e:	b0 e0       	ldi	r27, 0x00	; 0
    2950:	42 e0       	ldi	r20, 0x02	; 2
    2952:	50 e0       	ldi	r21, 0x00	; 0
    2954:	0c 94 98 14 	jmp	0x2930	; 0x2930 <__eerd_blraw_m6450a>

00002958 <__eeupd_block_m6450a>:
    2958:	dc 01       	movw	r26, r24
    295a:	a4 0f       	add	r26, r20
    295c:	b5 1f       	adc	r27, r21
    295e:	41 50       	subi	r20, 0x01	; 1
    2960:	50 40       	sbci	r21, 0x00	; 0
    2962:	48 f0       	brcs	.+18     	; 0x2976 <__eeupd_block_m6450a+0x1e>
    2964:	cb 01       	movw	r24, r22
    2966:	84 0f       	add	r24, r20
    2968:	95 1f       	adc	r25, r21
    296a:	2e 91       	ld	r18, -X
    296c:	0e 94 bd 14 	call	0x297a	; 0x297a <__eeupd_r18_m6450a>
    2970:	41 50       	subi	r20, 0x01	; 1
    2972:	50 40       	sbci	r21, 0x00	; 0
    2974:	d0 f7       	brcc	.-12     	; 0x296a <__eeupd_block_m6450a+0x12>
    2976:	08 95       	ret

00002978 <__eeupd_byte_m6450a>:
    2978:	26 2f       	mov	r18, r22

0000297a <__eeupd_r18_m6450a>:
    297a:	f9 99       	sbic	0x1f, 1	; 31
    297c:	fe cf       	rjmp	.-4      	; 0x297a <__eeupd_r18_m6450a>
    297e:	92 bd       	out	0x22, r25	; 34
    2980:	81 bd       	out	0x21, r24	; 33
    2982:	f8 9a       	sbi	0x1f, 0	; 31
    2984:	01 97       	sbiw	r24, 0x01	; 1
    2986:	00 b4       	in	r0, 0x20	; 32
    2988:	02 16       	cp	r0, r18
    298a:	31 f0       	breq	.+12     	; 0x2998 <__eeupd_r18_m6450a+0x1e>
    298c:	20 bd       	out	0x20, r18	; 32
    298e:	0f b6       	in	r0, 0x3f	; 63
    2990:	f8 94       	cli
    2992:	fa 9a       	sbi	0x1f, 2	; 31
    2994:	f9 9a       	sbi	0x1f, 1	; 31
    2996:	0f be       	out	0x3f, r0	; 63
    2998:	08 95       	ret

0000299a <__eeupd_word_m6450a>:
    299a:	01 96       	adiw	r24, 0x01	; 1
    299c:	27 2f       	mov	r18, r23
    299e:	0e 94 bd 14 	call	0x297a	; 0x297a <__eeupd_r18_m6450a>
    29a2:	0c 94 bc 14 	jmp	0x2978	; 0x2978 <__eeupd_byte_m6450a>

000029a6 <_exit>:
    29a6:	f8 94       	cli

000029a8 <__stop_program>:
    29a8:	ff cf       	rjmp	.-2      	; 0x29a8 <__stop_program>
