<module HW_revision="" XML_version="1" description="Port 1/2" id="Port 1/2">
<register acronym="P1IN" description="Port 1 Input" id="P1IN" offset=" 0x0020" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1OUT" description="Port 1 Output" id="P1OUT" offset=" 0x0021" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1DIR" description="Port 1 Direction" id="P1DIR" offset=" 0x0022" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1IFG" description="Port 1 Interrupt Flag" id="P1IFG" offset=" 0x0023" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1IES" description="Port 1 Interrupt Edge Select" id="P1IES" offset=" 0x0024" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1IE" description="Port 1 Interrupt Enable" id="P1IE" offset=" 0x0025" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1SEL" description="Port 1 Selection" id="P1SEL" offset=" 0x0026" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1SEL2" description="Port 1 Selection 2" id="P1SEL2" offset=" 0x0041" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1REN" description="Port 1 Resistor Enable" id="P1REN" offset=" 0x0027" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2IN" description="Port 2 Input" id="P2IN" offset=" 0x0028" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2OUT" description="Port 2 Output" id="P2OUT" offset=" 0x0029" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2DIR" description="Port 2 Direction" id="P2DIR" offset=" 0x002A" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2IFG" description="Port 2 Interrupt Flag" id="P2IFG" offset=" 0x002B" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2IES" description="Port 2 Interrupt Edge Select" id="P2IES" offset=" 0x002C" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2IE" description="Port 2 Interrupt Enable" id="P2IE" offset=" 0x002D" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2SEL" description="Port 2 Selection" id="P2SEL" offset=" 0x002E" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2SEL2" description="Port 2 Selection 2" id="P2SEL2" offset=" 0x0042" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2REN" description="Port 2 Resistor Enable" id="P2REN" offset=" 0x002F" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>