# Transformer SoC Project
An attempt to build a RISC-V processor with a transforer accelerator
## Directory structure
- 'rtl/' - RTL design files (SystemVerilog)
- 'tb/' - Testbenches
- 'sim/' - simulation outputs
- 'docs/' - Documentation
- 'scripts/' - autuomation scripts
cat > README.md <<'EOF'
# Transformer SoC Project
An attempt to build a RISC-V processor with a transforer accelerator
## Directory structure
- 'rtl/' - RTL design files (SystemVerilog)
- 'tb/' - Testbenches
- 'sim/' - simulation outputs
- 'docs/' - Documentation
- 'scripts/' - automation scripts
## Current Sprint
Sprint 1.1: Environment Setup & Digital design basics
