strict digraph "compose( ,  )" {
	node [label="\N"];
	"27:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6a93e67e90>",
		fillcolor=springgreen,
		label="27:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a93e67650>",
		fillcolor=turquoise,
		label="30:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"27:IF" -> "30:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=27];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a93e7dc50>",
		fillcolor=turquoise,
		label="27:BL
q <= 4'b1001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6a93e7dd10>]",
		style=filled,
		typ=Block];
	"27:IF" -> "27:BL"	[cond="['reset']",
		label=reset,
		lineno=27];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a93e64890>",
		fillcolor=turquoise,
		label="17:BL
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6a93bce4d0>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"17:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"31:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6a93e67090>",
		fillcolor=springgreen,
		label="31:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:BL" -> "31:IF"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a93ef5e10>",
		fillcolor=turquoise,
		label="13:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6a93bd6810>]",
		style=filled,
		typ=Block];
	"13:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"Leaf_26:AL"	[def_var="['q']",
		label="Leaf_26:AL"];
	"27:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6a93bd6bd0>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:IF" -> "13:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a93bd6910>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF" -> "16:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f6a93bc3fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a93ef50d0>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f6a93e72450>",
		clk_sens=True,
		fillcolor=gold,
		label="26:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"Leaf_12:AL" -> "26:AL";
	"31:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a956ff450>",
		fillcolor=turquoise,
		label="31:BL
q <= q - 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6a93f9ee50>]",
		style=filled,
		typ=Block];
	"31:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6a93e64210>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "17:BL"	[cond="['slowena', 'q']",
		label="(slowena && (q < 4'b1001))",
		lineno=17];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a93e72650>",
		fillcolor=turquoise,
		label="26:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:AL" -> "26:BL"	[cond="[]",
		lineno=None];
	"Leaf_26:AL" -> "12:AL";
	"Leaf_26:AL" -> "26:AL";
	"26:BL" -> "27:IF"	[cond="[]",
		lineno=None];
	"31:IF" -> "31:BL"	[cond="['slowena', 'q']",
		label="(slowena && (q > 4'b0))",
		lineno=31];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
