Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun May 26 17:20:29 2024
| Host         : Jupiter running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       465         
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-18  Warning           Missing input or output delay                                     3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (465)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1222)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (336)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (465)
--------------------------
 There are 465 register/latch pins with no clock driven by root clock pin: system_i/controller_system/inst/cpu_ctrl/cpu_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1222)
---------------------------------------------------
 There are 1222 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (336)
--------------------------------
 There are 336 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.593        0.000                      0                  655        0.054        0.000                      0                  655        3.000        0.000                       0                   342  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
CLK100MHZ                        {0.000 5.000}      10.000          100.000         
  clkfbout_system_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  sys_clk_system_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin                      {0.000 5.000}      10.000          100.000         
  clkfbout_system_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
  sys_clk_system_clk_wiz_0_0_1   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
  sys_clk_system_clk_wiz_0_0           4.593        0.000                      0                  655        0.122        0.000                      0                  655        4.020        0.000                       0                   338  
sys_clk_pin                                                                                                                                                                        3.000        0.000                       0                     1  
  clkfbout_system_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  
  sys_clk_system_clk_wiz_0_0_1         4.593        0.000                      0                  655        0.122        0.000                      0                  655        4.020        0.000                       0                   338  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_system_clk_wiz_0_0_1  sys_clk_system_clk_wiz_0_0          4.593        0.000                      0                  655        0.054        0.000                      0                  655  
sys_clk_system_clk_wiz_0_0    sys_clk_system_clk_wiz_0_0_1        4.593        0.000                      0                  655        0.054        0.000                      0                  655  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                                                      sys_clk_system_clk_wiz_0_0    
(none)                                                      sys_clk_system_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clkfbout_system_clk_wiz_0_0                                   
(none)                         clkfbout_system_clk_wiz_0_0_1                                 
(none)                         sys_clk_system_clk_wiz_0_0                                    
(none)                         sys_clk_system_clk_wiz_0_0_1                                  
(none)                                                        sys_clk_system_clk_wiz_0_0     
(none)                                                        sys_clk_system_clk_wiz_0_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   system_i/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_system_clk_wiz_0_0
  To Clock:  sys_clk_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.875ns (36.713%)  route 3.232ns (63.287%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.641     4.207    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.516     8.496    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]/C
                         clock pessimism              0.576     9.072    
                         clock uncertainty           -0.068     9.004    
    SLICE_X33Y62         FDRE (Setup_fdre_C_CE)      -0.205     8.799    system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.875ns (36.713%)  route 3.232ns (63.287%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.641     4.207    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.516     8.496    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]/C
                         clock pessimism              0.576     9.072    
                         clock uncertainty           -0.068     9.004    
    SLICE_X33Y62         FDRE (Setup_fdre_C_CE)      -0.205     8.799    system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  system_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    system_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.941    system_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.941    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.288%)  route 0.129ns (47.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.563    -0.601    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X40Y66         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.129    -0.332    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[4]
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.275    -0.566    
    SLICE_X42Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.458    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/read_ctrl/internal_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.570    -0.594    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X9Y66          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  system_i/controller_system/inst/read_ctrl/internal_data_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.366    system_i/controller_system/inst/read_ctrl/internal_data[10]
    SLICE_X8Y66          LUT6 (Prop_lut6_I5_O)        0.045    -0.321 r  system_i/controller_system/inst/read_ctrl/write_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    system_i/controller_system/inst/read_ctrl/write_data[2]_i_1_n_0
    SLICE_X8Y66          FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.839    -0.834    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y66          FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.120    -0.461    system_i/controller_system/inst/read_ctrl/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.563    -0.601    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X42Y66         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.327    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.255    -0.586    
    SLICE_X42Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.471    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.562    -0.602    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.127    -0.334    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.252    -0.589    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.481    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.063%)  route 0.125ns (46.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.562    -0.602    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X48Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.125    -0.337    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.485    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.562    -0.602    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.075    -0.399    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.252    -0.589    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040    -0.549    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.346%)  route 0.108ns (36.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.561    -0.603    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X51Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/Q
                         net (fo=7, routed)           0.108    -0.355    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[0]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.310 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[5]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.830    -0.843    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121    -0.469    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.559    -0.605    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.385    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.827    -0.846    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.605    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.060    -0.545    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.561    -0.603    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X51Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.353    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[0]
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[3]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.830    -0.843    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121    -0.469    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y24     system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24     system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   system_i/clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y24     system_i/clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y65     system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X45Y66     system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y66     system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0_1
  To Clock:  clkfbout_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   system_i/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_system_clk_wiz_0_0_1
  To Clock:  sys_clk_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.875ns (36.713%)  route 3.232ns (63.287%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.641     4.207    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.516     8.496    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]/C
                         clock pessimism              0.576     9.072    
                         clock uncertainty           -0.067     9.005    
    SLICE_X33Y62         FDRE (Setup_fdre_C_CE)      -0.205     8.800    system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.875ns (36.713%)  route 3.232ns (63.287%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.641     4.207    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.516     8.496    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]/C
                         clock pessimism              0.576     9.072    
                         clock uncertainty           -0.067     9.005    
    SLICE_X33Y62         FDRE (Setup_fdre_C_CE)      -0.205     8.800    system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.067     9.032    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.827    system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.067     9.032    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.827    system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.067     9.032    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.827    system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.067     9.032    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.827    system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.067     9.032    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.827    system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.067     9.032    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.827    system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.067     9.032    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.827    system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.067     9.032    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.827    system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  system_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    system_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.941    system_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.941    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.288%)  route 0.129ns (47.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.563    -0.601    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X40Y66         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.129    -0.332    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[4]
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.275    -0.566    
    SLICE_X42Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.458    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/read_ctrl/internal_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.570    -0.594    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X9Y66          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  system_i/controller_system/inst/read_ctrl/internal_data_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.366    system_i/controller_system/inst/read_ctrl/internal_data[10]
    SLICE_X8Y66          LUT6 (Prop_lut6_I5_O)        0.045    -0.321 r  system_i/controller_system/inst/read_ctrl/write_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    system_i/controller_system/inst/read_ctrl/write_data[2]_i_1_n_0
    SLICE_X8Y66          FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.839    -0.834    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y66          FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.120    -0.461    system_i/controller_system/inst/read_ctrl/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.563    -0.601    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X42Y66         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.327    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.255    -0.586    
    SLICE_X42Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.471    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.562    -0.602    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.127    -0.334    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.252    -0.589    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.481    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.063%)  route 0.125ns (46.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.562    -0.602    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X48Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.125    -0.337    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.485    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.562    -0.602    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.075    -0.399    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.252    -0.589    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040    -0.549    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.346%)  route 0.108ns (36.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.561    -0.603    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X51Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/Q
                         net (fo=7, routed)           0.108    -0.355    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[0]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.310 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[5]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.830    -0.843    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121    -0.469    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.559    -0.605    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.385    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.827    -0.846    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.605    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.060    -0.545    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.561    -0.603    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X51Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.353    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[0]
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[3]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.830    -0.843    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121    -0.469    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y24     system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24     system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   system_i/clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y24     system_i/clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y65     system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X45Y66     system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y66     system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y64     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_system_clk_wiz_0_0_1
  To Clock:  sys_clk_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.875ns (36.713%)  route 3.232ns (63.287%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.641     4.207    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.516     8.496    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]/C
                         clock pessimism              0.576     9.072    
                         clock uncertainty           -0.068     9.004    
    SLICE_X33Y62         FDRE (Setup_fdre_C_CE)      -0.205     8.799    system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.875ns (36.713%)  route 3.232ns (63.287%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.641     4.207    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.516     8.496    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]/C
                         clock pessimism              0.576     9.072    
                         clock uncertainty           -0.068     9.004    
    SLICE_X33Y62         FDRE (Setup_fdre_C_CE)      -0.205     8.799    system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  system_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    system_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.873    system_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.288%)  route 0.129ns (47.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.563    -0.601    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X40Y66         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.129    -0.332    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[4]
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.068    -0.498    
    SLICE_X42Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.390    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/read_ctrl/internal_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.570    -0.594    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X9Y66          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  system_i/controller_system/inst/read_ctrl/internal_data_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.366    system_i/controller_system/inst/read_ctrl/internal_data[10]
    SLICE_X8Y66          LUT6 (Prop_lut6_I5_O)        0.045    -0.321 r  system_i/controller_system/inst/read_ctrl/write_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    system_i/controller_system/inst/read_ctrl/write_data[2]_i_1_n_0
    SLICE_X8Y66          FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.839    -0.834    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y66          FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.068    -0.513    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.120    -0.393    system_i/controller_system/inst/read_ctrl/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.563    -0.601    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X42Y66         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.327    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.068    -0.518    
    SLICE_X42Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.403    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.562    -0.602    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.127    -0.334    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.068    -0.521    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.413    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.063%)  route 0.125ns (46.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.562    -0.602    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X48Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.125    -0.337    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.068    -0.519    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.417    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.562    -0.602    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.075    -0.399    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.068    -0.521    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040    -0.481    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.346%)  route 0.108ns (36.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.561    -0.603    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X51Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/Q
                         net (fo=7, routed)           0.108    -0.355    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[0]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.310 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[5]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.830    -0.843    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.068    -0.522    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121    -0.401    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.559    -0.605    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.385    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.827    -0.846    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.068    -0.537    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.060    -0.477    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.561    -0.603    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X51Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.353    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[0]
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[3]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.830    -0.843    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.068    -0.522    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121    -0.401    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_system_clk_wiz_0_0
  To Clock:  sys_clk_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.875ns (36.713%)  route 3.232ns (63.287%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.641     4.207    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.516     8.496    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]/C
                         clock pessimism              0.576     9.072    
                         clock uncertainty           -0.068     9.004    
    SLICE_X33Y62         FDRE (Setup_fdre_C_CE)      -0.205     8.799    system_i/controller_system/inst/master_ctrl/curr_byte_reg[8]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.875ns (36.713%)  route 3.232ns (63.287%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.641     4.207    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.516     8.496    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X33Y62         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]/C
                         clock pessimism              0.576     9.072    
                         clock uncertainty           -0.068     9.004    
    SLICE_X33Y62         FDRE (Setup_fdre_C_CE)      -0.205     8.799    system_i/controller_system/inst/master_ctrl/curr_byte_reg[9]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[2]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.875ns (37.408%)  route 3.137ns (62.592%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.639    -0.901    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[3]/Q
                         net (fo=5, routed)           1.275     0.794    system_i/controller_system/inst/master_ctrl/curr_byte[3]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.296     1.090 r  system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.090    system_i/controller_system/inst/master_ctrl/state1_carry_i_3__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.640 r  system_i/controller_system/inst/master_ctrl/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.640    system_i/controller_system/inst/master_ctrl/state1_carry_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.797 r  system_i/controller_system/inst/master_ctrl/state1_carry__0/CO[1]
                         net (fo=6, routed)           0.575     2.371    system_i/controller_system/inst/master_ctrl/state1_carry__0_n_2
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.329     2.700 r  system_i/controller_system/inst/master_ctrl/start_address[11]_i_1/O
                         net (fo=13, routed)          0.742     3.442    system_i/controller_system/inst/master_ctrl/start_address[11]_i_1_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.566 r  system_i/controller_system/inst/master_ctrl/curr_byte[11]_i_1/O
                         net (fo=12, routed)          0.546     4.112    system_i/controller_system/inst/master_ctrl/p_1_in
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.518     8.498    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]/C
                         clock pessimism              0.601     9.099    
                         clock uncertainty           -0.068     9.031    
    SLICE_X32Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.826    system_i/controller_system/inst/master_ctrl/curr_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  4.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  system_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    system_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.873    system_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.288%)  route 0.129ns (47.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.563    -0.601    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X40Y66         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.129    -0.332    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[4]
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.068    -0.498    
    SLICE_X42Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.390    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/read_ctrl/internal_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.570    -0.594    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X9Y66          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  system_i/controller_system/inst/read_ctrl/internal_data_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.366    system_i/controller_system/inst/read_ctrl/internal_data[10]
    SLICE_X8Y66          LUT6 (Prop_lut6_I5_O)        0.045    -0.321 r  system_i/controller_system/inst/read_ctrl/write_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    system_i/controller_system/inst/read_ctrl/write_data[2]_i_1_n_0
    SLICE_X8Y66          FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.839    -0.834    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y66          FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.068    -0.513    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.120    -0.393    system_i/controller_system/inst/read_ctrl/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.563    -0.601    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X42Y66         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.327    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y65         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.068    -0.518    
    SLICE_X42Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.403    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.562    -0.602    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.127    -0.334    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.068    -0.521    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.413    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.063%)  route 0.125ns (46.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.562    -0.602    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X48Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.125    -0.337    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.068    -0.519    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.417    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.562    -0.602    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.075    -0.399    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.832    -0.841    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y64         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.068    -0.521    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040    -0.481    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.346%)  route 0.108ns (36.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.561    -0.603    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X51Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/Q
                         net (fo=7, routed)           0.108    -0.355    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[0]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.310 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[5]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.830    -0.843    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.068    -0.522    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121    -0.401    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.559    -0.605    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.385    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.827    -0.846    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.068    -0.537    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.060    -0.477    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.561    -0.603    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X51Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.353    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[0]
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[3]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.830    -0.843    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.068    -0.522    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121    -0.401    system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.094    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_system_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.934ns  (logic 1.490ns (25.104%)  route 4.444ns (74.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TX_IBUF_inst/O
                         net (fo=1, routed)           4.444     5.934    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.503    -1.517    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.313ns  (logic 0.257ns (11.131%)  route 2.055ns (88.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TX_IBUF_inst/O
                         net (fo=1, routed)           2.055     2.313    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.827    -0.846    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_system_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.934ns  (logic 1.490ns (25.104%)  route 4.444ns (74.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TX_IBUF_inst/O
                         net (fo=1, routed)           4.444     5.934    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.503    -1.517    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.313ns  (logic 0.257ns (11.131%)  route 2.055ns (88.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TX_IBUF_inst/O
                         net (fo=1, routed)           2.055     2.313    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.827    -0.846    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           757 Endpoints
Min Delay           757 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/operand0_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.201ns  (logic 1.498ns (12.278%)  route 10.703ns (87.722%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/Q
                         net (fo=86, routed)          2.295     2.813    system_i/cpu_core/inst/fetch_stage/fetch[13]
    SLICE_X32Y68         LUT3 (Prop_lut3_I1_O)        0.124     2.937 r  system_i/cpu_core/inst/fetch_stage/operand0[1]_i_4/O
                         net (fo=5, routed)           0.832     3.769    system_i/cpu_core/inst/fetch_stage/operand0[1]_i_4_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     3.893 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_11/O
                         net (fo=66, routed)          1.799     5.692    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]_1
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.816 f  system_i/cpu_core/inst/fetch_stage/operand0[31]_i_6/O
                         net (fo=64, routed)          1.169     6.985    system_i/cpu_core/inst/execute_stage/operand1_reg[0]
    SLICE_X36Y70         LUT3 (Prop_lut3_I0_O)        0.152     7.137 f  system_i/cpu_core/inst/execute_stage/operand0[31]_i_2/O
                         net (fo=32, routed)          3.481    10.618    system_i/cpu_core/inst/fetch_stage/operand0_reg[3]
    SLICE_X44Y68         LUT6 (Prop_lut6_I4_O)        0.332    10.950 f  system_i/cpu_core/inst/fetch_stage/operand0[2]_i_3/O
                         net (fo=2, routed)           1.127    12.077    system_i/cpu_core/inst/fetch_stage/operand0[2]_i_3_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I1_O)        0.124    12.201 r  system_i/cpu_core/inst/fetch_stage/operand0[2]_i_1/O
                         net (fo=1, routed)           0.000    12.201    system_i/cpu_core/inst/read_stage/operand0_reg[31]_1[2]
    SLICE_X33Y68         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.551ns  (logic 1.498ns (12.969%)  route 10.053ns (87.031%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/Q
                         net (fo=86, routed)          2.295     2.813    system_i/cpu_core/inst/fetch_stage/fetch[13]
    SLICE_X32Y68         LUT3 (Prop_lut3_I1_O)        0.124     2.937 r  system_i/cpu_core/inst/fetch_stage/operand0[1]_i_4/O
                         net (fo=5, routed)           0.832     3.769    system_i/cpu_core/inst/fetch_stage/operand0[1]_i_4_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     3.893 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_11/O
                         net (fo=66, routed)          1.799     5.692    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]_1
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.816 f  system_i/cpu_core/inst/fetch_stage/operand0[31]_i_6/O
                         net (fo=64, routed)          1.169     6.985    system_i/cpu_core/inst/execute_stage/operand1_reg[0]
    SLICE_X36Y70         LUT3 (Prop_lut3_I0_O)        0.152     7.137 f  system_i/cpu_core/inst/execute_stage/operand0[31]_i_2/O
                         net (fo=32, routed)          3.481    10.618    system_i/cpu_core/inst/fetch_stage/operand0_reg[3]
    SLICE_X44Y68         LUT6 (Prop_lut6_I4_O)        0.332    10.950 f  system_i/cpu_core/inst/fetch_stage/operand0[2]_i_3/O
                         net (fo=2, routed)           0.477    11.427    system_i/cpu_core/inst/fetch_stage/operand0[2]_i_3_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I2_O)        0.124    11.551 r  system_i/cpu_core/inst/fetch_stage/operand1[2]_i_1/O
                         net (fo=1, routed)           0.000    11.551    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[2]
    SLICE_X36Y68         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/operand0_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.809ns  (logic 1.374ns (12.711%)  route 9.435ns (87.289%))
  Logic Levels:           6  (FDCE=1 LUT3=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/Q
                         net (fo=86, routed)          2.295     2.813    system_i/cpu_core/inst/fetch_stage/fetch[13]
    SLICE_X32Y68         LUT3 (Prop_lut3_I1_O)        0.124     2.937 r  system_i/cpu_core/inst/fetch_stage/operand0[1]_i_4/O
                         net (fo=5, routed)           0.832     3.769    system_i/cpu_core/inst/fetch_stage/operand0[1]_i_4_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     3.893 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_11/O
                         net (fo=66, routed)          1.799     5.692    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]_1
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.816 f  system_i/cpu_core/inst/fetch_stage/operand0[31]_i_6/O
                         net (fo=64, routed)          1.169     6.985    system_i/cpu_core/inst/execute_stage/operand1_reg[0]
    SLICE_X36Y70         LUT3 (Prop_lut3_I0_O)        0.152     7.137 f  system_i/cpu_core/inst/execute_stage/operand0[31]_i_2/O
                         net (fo=32, routed)          3.340    10.477    system_i/cpu_core/inst/fetch_stage/operand0_reg[3]
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.332    10.809 r  system_i/cpu_core/inst/fetch_stage/operand0[3]_i_1/O
                         net (fo=1, routed)           0.000    10.809    system_i/cpu_core/inst/read_stage/operand0_reg[31]_1[3]
    SLICE_X46Y69         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.780ns  (logic 1.368ns (12.691%)  route 9.412ns (87.309%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/Q
                         net (fo=86, routed)          2.490     3.008    system_i/cpu_core/inst/fetch_stage/fetch[13]
    SLICE_X31Y70         LUT5 (Prop_lut5_I1_O)        0.152     3.160 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_18/O
                         net (fo=1, routed)           0.801     3.961    system_i/cpu_core/inst/fetch_stage/pc[9]_i_18_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I3_O)        0.326     4.287 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_9/O
                         net (fo=66, routed)          0.745     5.032    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[0]_1
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.156 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_4/O
                         net (fo=95, routed)          4.413     9.569    system_i/cpu_core/inst/execute_stage/operand0_reg[31]
    SLICE_X31Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.693 f  system_i/cpu_core/inst/execute_stage/operand0[0]_i_5/O
                         net (fo=2, routed)           0.963    10.656    system_i/cpu_core/inst/execute_stage/data_in_0_sn_1
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.124    10.780 r  system_i/cpu_core/inst/execute_stage/operand1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.780    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[0]
    SLICE_X32Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/operand2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.724ns  (logic 1.695ns (15.806%)  route 9.029ns (84.194%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/Q
                         net (fo=86, routed)          2.490     3.008    system_i/cpu_core/inst/fetch_stage/fetch[13]
    SLICE_X31Y70         LUT5 (Prop_lut5_I1_O)        0.152     3.160 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_18/O
                         net (fo=1, routed)           0.801     3.961    system_i/cpu_core/inst/fetch_stage/pc[9]_i_18_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I3_O)        0.326     4.287 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_9/O
                         net (fo=66, routed)          0.745     5.032    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[0]_1
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.156 f  system_i/cpu_core/inst/fetch_stage/pc[9]_i_4/O
                         net (fo=95, routed)          0.431     5.587    system_i/cpu_core/inst/read_stage/pc_reg[9]_0
    SLICE_X31Y68         LUT4 (Prop_lut4_I1_O)        0.119     5.706 r  system_i/cpu_core/inst/read_stage/operand0[31]_i_9/O
                         net (fo=7, routed)           0.613     6.319    system_i/cpu_core/inst/fetch_stage/operand1_reg[1]_2
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.332     6.651 r  system_i/cpu_core/inst/fetch_stage/operand1[31]_i_4/O
                         net (fo=61, routed)          3.949    10.600    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]_1
    SLICE_X45Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.724 r  system_i/cpu_core/inst/fetch_stage/operand2[3]_i_1/O
                         net (fo=1, routed)           0.000    10.724    system_i/cpu_core/inst/read_stage/operand2_reg[31]_0[3]
    SLICE_X45Y69         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/operand2_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.715ns  (logic 1.695ns (15.819%)  route 9.020ns (84.181%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/Q
                         net (fo=86, routed)          2.490     3.008    system_i/cpu_core/inst/fetch_stage/fetch[13]
    SLICE_X31Y70         LUT5 (Prop_lut5_I1_O)        0.152     3.160 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_18/O
                         net (fo=1, routed)           0.801     3.961    system_i/cpu_core/inst/fetch_stage/pc[9]_i_18_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I3_O)        0.326     4.287 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_9/O
                         net (fo=66, routed)          0.745     5.032    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[0]_1
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.156 f  system_i/cpu_core/inst/fetch_stage/pc[9]_i_4/O
                         net (fo=95, routed)          0.431     5.587    system_i/cpu_core/inst/read_stage/pc_reg[9]_0
    SLICE_X31Y68         LUT4 (Prop_lut4_I1_O)        0.119     5.706 r  system_i/cpu_core/inst/read_stage/operand0[31]_i_9/O
                         net (fo=7, routed)           0.613     6.319    system_i/cpu_core/inst/fetch_stage/operand1_reg[1]_2
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.332     6.651 r  system_i/cpu_core/inst/fetch_stage/operand1[31]_i_4/O
                         net (fo=61, routed)          3.940    10.591    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]_1
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.715 r  system_i/cpu_core/inst/fetch_stage/operand2[31]_i_1/O
                         net (fo=1, routed)           0.000    10.715    system_i/cpu_core/inst/read_stage/operand2_reg[31]_0[31]
    SLICE_X43Y76         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand2_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.710ns  (logic 1.368ns (12.774%)  route 9.342ns (87.226%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/Q
                         net (fo=86, routed)          2.490     3.008    system_i/cpu_core/inst/fetch_stage/fetch[13]
    SLICE_X31Y70         LUT5 (Prop_lut5_I1_O)        0.152     3.160 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_18/O
                         net (fo=1, routed)           0.801     3.961    system_i/cpu_core/inst/fetch_stage/pc[9]_i_18_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I3_O)        0.326     4.287 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_9/O
                         net (fo=66, routed)          0.745     5.032    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[0]_1
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.156 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_4/O
                         net (fo=95, routed)          4.647     9.803    system_i/cpu_core/inst/execute_stage/operand0_reg[31]
    SLICE_X33Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  system_i/cpu_core/inst/execute_stage/operand1[11]_i_2/O
                         net (fo=1, routed)           0.659    10.586    system_i/cpu_core/inst/fetch_stage/operand1_reg[11]
    SLICE_X32Y76         LUT6 (Prop_lut6_I1_O)        0.124    10.710 r  system_i/cpu_core/inst/fetch_stage/operand1[11]_i_1/O
                         net (fo=1, routed)           0.000    10.710    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[11]
    SLICE_X32Y76         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.697ns  (logic 1.760ns (16.454%)  route 8.937ns (83.546%))
  Logic Levels:           7  (FDCE=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/Q
                         net (fo=86, routed)          2.490     3.008    system_i/cpu_core/inst/fetch_stage/fetch[13]
    SLICE_X31Y70         LUT5 (Prop_lut5_I1_O)        0.152     3.160 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_18/O
                         net (fo=1, routed)           0.801     3.961    system_i/cpu_core/inst/fetch_stage/pc[9]_i_18_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I3_O)        0.326     4.287 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_9/O
                         net (fo=66, routed)          4.033     8.320    system_i/cpu_core/inst/register_file/operand0_reg[31]_i_3_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.444 f  system_i/cpu_core/inst/register_file/operand0[9]_i_6/O
                         net (fo=1, routed)           0.000     8.444    system_i/cpu_core/inst/register_file/operand0[9]_i_6_n_0
    SLICE_X49Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     8.661 f  system_i/cpu_core/inst/register_file/operand0_reg[9]_i_2/O
                         net (fo=2, routed)           0.801     9.461    system_i/cpu_core/inst/execute_stage/operand1_reg[9]
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.299     9.760 f  system_i/cpu_core/inst/execute_stage/operand1[9]_i_3/O
                         net (fo=1, routed)           0.812    10.573    system_i/cpu_core/inst/fetch_stage/operand1_reg[9]_1
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.697 r  system_i/cpu_core/inst/fetch_stage/operand1[9]_i_1/O
                         net (fo=1, routed)           0.000    10.697    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[9]
    SLICE_X46Y69         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/operand2_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.678ns  (logic 1.695ns (15.874%)  route 8.983ns (84.126%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/Q
                         net (fo=86, routed)          2.490     3.008    system_i/cpu_core/inst/fetch_stage/fetch[13]
    SLICE_X31Y70         LUT5 (Prop_lut5_I1_O)        0.152     3.160 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_18/O
                         net (fo=1, routed)           0.801     3.961    system_i/cpu_core/inst/fetch_stage/pc[9]_i_18_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I3_O)        0.326     4.287 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_9/O
                         net (fo=66, routed)          0.745     5.032    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[0]_1
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.156 f  system_i/cpu_core/inst/fetch_stage/pc[9]_i_4/O
                         net (fo=95, routed)          0.431     5.587    system_i/cpu_core/inst/read_stage/pc_reg[9]_0
    SLICE_X31Y68         LUT4 (Prop_lut4_I1_O)        0.119     5.706 r  system_i/cpu_core/inst/read_stage/operand0[31]_i_9/O
                         net (fo=7, routed)           0.613     6.319    system_i/cpu_core/inst/fetch_stage/operand1_reg[1]_2
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.332     6.651 r  system_i/cpu_core/inst/fetch_stage/operand1[31]_i_4/O
                         net (fo=61, routed)          3.903    10.554    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]_1
    SLICE_X46Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.678 r  system_i/cpu_core/inst/fetch_stage/operand2[12]_i_1/O
                         net (fo=1, routed)           0.000    10.678    system_i/cpu_core/inst/read_stage/operand2_reg[31]_0[12]
    SLICE_X46Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand2_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.654ns  (logic 1.755ns (16.472%)  route 8.899ns (83.528%))
  Logic Levels:           7  (FDCE=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/C
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[13]/Q
                         net (fo=86, routed)          2.490     3.008    system_i/cpu_core/inst/fetch_stage/fetch[13]
    SLICE_X31Y70         LUT5 (Prop_lut5_I1_O)        0.152     3.160 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_18/O
                         net (fo=1, routed)           0.801     3.961    system_i/cpu_core/inst/fetch_stage/pc[9]_i_18_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I3_O)        0.326     4.287 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_9/O
                         net (fo=66, routed)          3.978     8.265    system_i/cpu_core/inst/register_file/operand0_reg[31]_i_3_1
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.124     8.389 f  system_i/cpu_core/inst/register_file/operand0[3]_i_7/O
                         net (fo=1, routed)           0.000     8.389    system_i/cpu_core/inst/register_file/operand0[3]_i_7_n_0
    SLICE_X48Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     8.601 f  system_i/cpu_core/inst/register_file/operand0_reg[3]_i_3/O
                         net (fo=2, routed)           0.817     9.417    system_i/cpu_core/inst/execute_stage/operand1_reg[3]
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.299     9.716 r  system_i/cpu_core/inst/execute_stage/operand1[3]_i_2/O
                         net (fo=1, routed)           0.814    10.530    system_i/cpu_core/inst/fetch_stage/operand1_reg[3]
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.124    10.654 r  system_i/cpu_core/inst/fetch_stage/operand1[3]_i_1/O
                         net (fo=1, routed)           0.000    10.654    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[3]
    SLICE_X45Y69         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/offset_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.775%)  route 0.106ns (36.225%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[4]/C
    SLICE_X13Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[4]/Q
                         net (fo=4, routed)           0.106     0.247    system_i/cpu_core/inst/fetch_stage/fetch[4]
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.292 r  system_i/cpu_core/inst/fetch_stage/offset[4]_i_1/O
                         net (fo=1, routed)           0.000     0.292    system_i/cpu_core/inst/read_stage/offset_reg[5]_0[4]
    SLICE_X15Y68         FDCE                                         r  system_i/cpu_core/inst/read_stage/offset_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/read_pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]/C
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]/Q
                         net (fo=1, routed)           0.082     0.246    system_i/cpu_core/inst/fetch_stage/last_pc[0]
    SLICE_X13Y66         LUT5 (Prop_lut5_I3_O)        0.048     0.294 r  system_i/cpu_core/inst/fetch_stage/read_pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    system_i/cpu_core/inst/read_stage/read_pc_reg[9]_0[0]
    SLICE_X13Y66         FDCE                                         r  system_i/cpu_core/inst/read_stage/read_pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/offset_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.077%)  route 0.152ns (44.923%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[2]/C
    SLICE_X13Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[2]/Q
                         net (fo=5, routed)           0.152     0.293    system_i/cpu_core/inst/fetch_stage/fetch[2]
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.045     0.338 r  system_i/cpu_core/inst/fetch_stage/offset[2]_i_1/O
                         net (fo=1, routed)           0.000     0.338    system_i/cpu_core/inst/read_stage/offset_reg[5]_0[2]
    SLICE_X13Y68         FDCE                                         r  system_i/cpu_core/inst/read_stage/offset_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/fetch_stage/pc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.023%)  route 0.158ns (45.977%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[7]/C
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system_i/cpu_core/inst/fetch_stage/pc_reg[7]/Q
                         net (fo=5, routed)           0.158     0.299    system_i/cpu_core/inst/fetch_stage/pc[7]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.344 r  system_i/cpu_core/inst/fetch_stage/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     0.344    system_i/cpu_core/inst/fetch_stage/p_0_in[8]
    SLICE_X13Y64         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/last_pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/read_pc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.201%)  route 0.138ns (39.799%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/last_pc_reg[1]/C
    SLICE_X14Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  system_i/cpu_core/inst/fetch_stage/last_pc_reg[1]/Q
                         net (fo=1, routed)           0.138     0.302    system_i/cpu_core/inst/fetch_stage/last_pc[1]
    SLICE_X15Y66         LUT5 (Prop_lut5_I3_O)        0.045     0.347 r  system_i/cpu_core/inst/fetch_stage/read_pc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.347    system_i/cpu_core/inst/read_stage/read_pc_reg[9]_0[1]
    SLICE_X15Y66         FDCE                                         r  system_i/cpu_core/inst/read_stage/read_pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/last_pc_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/read_pc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.168%)  route 0.171ns (47.832%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/last_pc_reg[5]/C
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system_i/cpu_core/inst/fetch_stage/last_pc_reg[5]/Q
                         net (fo=1, routed)           0.171     0.312    system_i/cpu_core/inst/fetch_stage/last_pc[5]
    SLICE_X13Y68         LUT5 (Prop_lut5_I3_O)        0.045     0.357 r  system_i/cpu_core/inst/fetch_stage/read_pc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.357    system_i/cpu_core/inst/read_stage/read_pc_reg[9]_0[5]
    SLICE_X13Y68         FDCE                                         r  system_i/cpu_core/inst/read_stage/read_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/offset_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.514%)  route 0.190ns (50.486%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[3]/C
    SLICE_X13Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[3]/Q
                         net (fo=4, routed)           0.190     0.331    system_i/cpu_core/inst/fetch_stage/fetch[3]
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.376 r  system_i/cpu_core/inst/fetch_stage/offset[3]_i_1/O
                         net (fo=1, routed)           0.000     0.376    system_i/cpu_core/inst/read_stage/offset_reg[5]_0[3]
    SLICE_X15Y68         FDCE                                         r  system_i/cpu_core/inst/read_stage/offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/fetch_stage/pc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.246ns (65.233%)  route 0.131ns (34.767%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[1]/C
    SLICE_X14Y65         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  system_i/cpu_core/inst/fetch_stage/pc_reg[1]/Q
                         net (fo=8, routed)           0.131     0.279    system_i/cpu_core/inst/fetch_stage/pc[1]
    SLICE_X13Y65         LUT5 (Prop_lut5_I3_O)        0.098     0.377 r  system_i/cpu_core/inst/fetch_stage/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    system_i/cpu_core/inst/fetch_stage/p_0_in[2]
    SLICE_X13Y65         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/last_pc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/read_pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.246ns (61.984%)  route 0.151ns (38.016%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/last_pc_reg[3]/C
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  system_i/cpu_core/inst/fetch_stage/last_pc_reg[3]/Q
                         net (fo=1, routed)           0.151     0.299    system_i/cpu_core/inst/fetch_stage/last_pc[3]
    SLICE_X12Y67         LUT5 (Prop_lut5_I3_O)        0.098     0.397 r  system_i/cpu_core/inst/fetch_stage/read_pc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.397    system_i/cpu_core/inst/read_stage/read_pc_reg[9]_0[3]
    SLICE_X12Y67         FDCE                                         r  system_i/cpu_core/inst/read_stage/read_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/last_pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/cpu_core/inst/read_stage/read_pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.209ns (51.583%)  route 0.196ns (48.417%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/last_pc_reg[6]/C
    SLICE_X14Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  system_i/cpu_core/inst/fetch_stage/last_pc_reg[6]/Q
                         net (fo=1, routed)           0.196     0.360    system_i/cpu_core/inst/fetch_stage/last_pc[6]
    SLICE_X14Y66         LUT5 (Prop_lut5_I3_O)        0.045     0.405 r  system_i/cpu_core/inst/fetch_stage/read_pc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.405    system_i/cpu_core/inst/read_stage/read_pc_reg[9]_0[6]
    SLICE_X14Y66         FDCE                                         r  system_i/cpu_core/inst/read_stage/read_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    system_i/clk_gen/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  system_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    system_i/clk_gen/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_gen/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    system_i/clk_gen/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    system_i/clk_gen/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  system_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    system_i/clk_gen/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_gen/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    system_i/clk_gen/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_system_clk_wiz_0_0
  To Clock:  

Max Delay           834 Endpoints
Min Delay           834 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.985ns  (logic 4.011ns (44.643%)  route 4.974ns (55.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.627    -0.913    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X43Y66         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDSE (Prop_fdse_C_Q)         0.456    -0.457 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.974     4.517    RX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.073 r  RX_OBUF_inst/O
                         net (fo=0)                   0.000     8.073    RX
    D4                                                                r  RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.241ns  (logic 3.186ns (43.998%)  route 4.055ns (56.002%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=3, routed)           1.707     3.299    system_i/cpu_core/inst/execute_stage/data_in[6]
    SLICE_X34Y73         LUT4 (Prop_lut4_I0_O)        0.153     3.452 f  system_i/cpu_core/inst/execute_stage/operand1[6]_i_4/O
                         net (fo=2, routed)           0.584     4.035    system_i/cpu_core/inst/fetch_stage/operand2_reg[6]
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.331     4.366 r  system_i/cpu_core/inst/fetch_stage/operand2[6]_i_2/O
                         net (fo=2, routed)           0.957     5.323    system_i/cpu_core/inst/read_stage/operand1_reg[6]_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I0_O)        0.124     5.447 r  system_i/cpu_core/inst/read_stage/operand1[6]_i_3/O
                         net (fo=1, routed)           0.808     6.255    system_i/cpu_core/inst/fetch_stage/operand1_reg[6]_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.124     6.379 r  system_i/cpu_core/inst/fetch_stage/operand1[6]_i_1/O
                         net (fo=1, routed)           0.000     6.379    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[6]
    SLICE_X36Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.106ns  (logic 3.083ns (43.388%)  route 4.023ns (56.612%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=3, routed)           2.077     3.668    system_i/cpu_core/inst/execute_stage/data_in[29]
    SLICE_X40Y79         LUT4 (Prop_lut4_I0_O)        0.152     3.820 r  system_i/cpu_core/inst/execute_stage/registers[0][29]_i_1/O
                         net (fo=9, routed)           1.279     5.100    system_i/cpu_core/inst/execute_stage/data_in[31][29]
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.353     5.453 f  system_i/cpu_core/inst/execute_stage/operand1[29]_i_3/O
                         net (fo=1, routed)           0.667     6.120    system_i/cpu_core/inst/fetch_stage/operand1_reg[29]_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.244 r  system_i/cpu_core/inst/fetch_stage/operand1[29]_i_1/O
                         net (fo=1, routed)           0.000     6.244    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[29]
    SLICE_X41Y78         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.761ns  (logic 3.062ns (45.290%)  route 3.699ns (54.710%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=3, routed)           1.719     3.310    system_i/cpu_core/inst/execute_stage/data_in[5]
    SLICE_X34Y70         LUT4 (Prop_lut4_I0_O)        0.153     3.463 r  system_i/cpu_core/inst/execute_stage/registers[0][5]_i_1/O
                         net (fo=9, routed)           1.410     4.874    system_i/cpu_core/inst/execute_stage/data_in[31][5]
    SLICE_X34Y70         LUT6 (Prop_lut6_I4_O)        0.331     5.205 r  system_i/cpu_core/inst/execute_stage/operand1[5]_i_3/O
                         net (fo=1, routed)           0.570     5.775    system_i/cpu_core/inst/fetch_stage/operand1_reg[5]_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.124     5.899 r  system_i/cpu_core/inst/fetch_stage/operand1[5]_i_1/O
                         net (fo=1, routed)           0.000     5.899    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[5]
    SLICE_X36Y69         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 3.056ns (45.229%)  route 3.701ns (54.771%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=3, routed)           1.999     3.591    system_i/cpu_core/inst/execute_stage/data_in[17]
    SLICE_X46Y76         LUT4 (Prop_lut4_I0_O)        0.150     3.741 r  system_i/cpu_core/inst/execute_stage/registers[0][17]_i_1/O
                         net (fo=9, routed)           0.904     4.645    system_i/cpu_core/inst/execute_stage/data_in[31][17]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.328     4.973 f  system_i/cpu_core/inst/execute_stage/operand1[17]_i_3/O
                         net (fo=1, routed)           0.797     5.771    system_i/cpu_core/inst/fetch_stage/operand1_reg[17]_1
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124     5.895 r  system_i/cpu_core/inst/fetch_stage/operand1[17]_i_1/O
                         net (fo=1, routed)           0.000     5.895    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[17]
    SLICE_X47Y75         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.732ns  (logic 2.826ns (41.981%)  route 3.906ns (58.019%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.818     3.410    system_i/cpu_core/inst/execute_stage/data_in[0]
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.124     3.534 f  system_i/cpu_core/inst/execute_stage/operand0[0]_i_6/O
                         net (fo=2, routed)           1.125     4.659    system_i/cpu_core/inst/execute_stage/operand0[0]_i_6_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.124     4.783 f  system_i/cpu_core/inst/execute_stage/operand0[0]_i_5/O
                         net (fo=2, routed)           0.963     5.745    system_i/cpu_core/inst/execute_stage/data_in_0_sn_1
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.124     5.869 r  system_i/cpu_core/inst/execute_stage/operand1[0]_i_1/O
                         net (fo=1, routed)           0.000     5.869    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[0]
    SLICE_X32Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.665ns  (logic 2.854ns (42.818%)  route 3.811ns (57.182%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.818     3.410    system_i/cpu_core/inst/execute_stage/data_in[0]
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.124     3.534 f  system_i/cpu_core/inst/execute_stage/operand0[0]_i_6/O
                         net (fo=2, routed)           0.811     4.345    system_i/cpu_core/inst/execute_stage/operand0[0]_i_6_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I1_O)        0.124     4.469 r  system_i/cpu_core/inst/execute_stage/operand1[0]_i_2/O
                         net (fo=2, routed)           1.182     5.651    system_i/cpu_core/inst/fetch_stage/operand2_reg[0]_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I0_O)        0.152     5.803 r  system_i/cpu_core/inst/fetch_stage/operand2[0]_i_1/O
                         net (fo=1, routed)           0.000     5.803    system_i/cpu_core/inst/read_stage/operand2_reg[31]_0[0]
    SLICE_X32Y68         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.648ns  (logic 3.056ns (45.972%)  route 3.592ns (54.028%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=3, routed)           1.995     3.587    system_i/cpu_core/inst/execute_stage/data_in[15]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.152     3.739 r  system_i/cpu_core/inst/execute_stage/registers[0][15]_i_1/O
                         net (fo=9, routed)           1.011     4.750    system_i/cpu_core/inst/execute_stage/data_in[31][15]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.326     5.076 r  system_i/cpu_core/inst/execute_stage/operand1[15]_i_2/O
                         net (fo=1, routed)           0.585     5.661    system_i/cpu_core/inst/fetch_stage/operand1_reg[15]
    SLICE_X46Y74         LUT6 (Prop_lut6_I1_O)        0.124     5.785 r  system_i/cpu_core/inst/fetch_stage/operand1[15]_i_1/O
                         net (fo=1, routed)           0.000     5.785    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[15]
    SLICE_X46Y74         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.638ns  (logic 3.052ns (45.978%)  route 3.586ns (54.022%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=3, routed)           2.089     3.680    system_i/cpu_core/inst/execute_stage/data_in[20]
    SLICE_X38Y78         LUT4 (Prop_lut4_I0_O)        0.146     3.826 r  system_i/cpu_core/inst/execute_stage/registers[0][20]_i_1/O
                         net (fo=9, routed)           0.483     4.310    system_i/cpu_core/inst/execute_stage/data_in[31][20]
    SLICE_X38Y78         LUT6 (Prop_lut6_I4_O)        0.328     4.638 r  system_i/cpu_core/inst/execute_stage/operand1[20]_i_3/O
                         net (fo=1, routed)           1.014     5.652    system_i/cpu_core/inst/fetch_stage/operand1_reg[20]_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.776 r  system_i/cpu_core/inst/fetch_stage/operand1[20]_i_1/O
                         net (fo=1, routed)           0.000     5.776    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[20]
    SLICE_X38Y76         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.615ns  (logic 2.950ns (44.597%)  route 3.665ns (55.403%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           1.644     3.236    system_i/cpu_core/inst/execute_stage/data_in[4]
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124     3.360 f  system_i/cpu_core/inst/execute_stage/operand1[4]_i_4/O
                         net (fo=2, routed)           1.140     4.500    system_i/cpu_core/inst/fetch_stage/operand2_reg[4]
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124     4.624 r  system_i/cpu_core/inst/fetch_stage/operand2[4]_i_2/O
                         net (fo=2, routed)           0.583     5.206    system_i/cpu_core/inst/read_stage/operand1_reg[4]_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124     5.330 r  system_i/cpu_core/inst/read_stage/operand1[4]_i_3/O
                         net (fo=1, routed)           0.298     5.629    system_i/cpu_core/inst/fetch_stage/operand1_reg[4]_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.753 r  system_i/cpu_core/inst/fetch_stage/operand1[4]_i_1/O
                         net (fo=1, routed)           0.000     5.753    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[4]
    SLICE_X38Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/constant_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.396ns  (logic 0.627ns (44.922%)  route 0.769ns (55.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.502    -0.111    system_i/cpu_core/inst/read_stage/opcode_reg[6]_1
    SLICE_X38Y68         FDCE                                         f  system_i/cpu_core/inst/read_stage/constant_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[3][5]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.398ns  (logic 0.627ns (44.862%)  route 0.771ns (55.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.504    -0.110    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X38Y70         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/execute_stage/result_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.447ns  (logic 0.627ns (43.325%)  route 0.820ns (56.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.553    -0.060    system_i/cpu_core/inst/execute_stage/destination_reg[0]_0
    SLICE_X46Y69         FDCE                                         f  system_i/cpu_core/inst/execute_stage/result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand0_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.447ns  (logic 0.627ns (43.325%)  route 0.820ns (56.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.553    -0.060    system_i/cpu_core/inst/read_stage/opcode_reg[6]_1
    SLICE_X46Y69         FDCE                                         f  system_i/cpu_core/inst/read_stage/operand0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.447ns  (logic 0.627ns (43.325%)  route 0.820ns (56.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.553    -0.060    system_i/cpu_core/inst/read_stage/opcode_reg[6]_1
    SLICE_X46Y69         FDCE                                         f  system_i/cpu_core/inst/read_stage/operand1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[7][3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.447ns  (logic 0.627ns (43.325%)  route 0.820ns (56.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.553    -0.060    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X47Y69         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[7][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.540ns  (logic 0.627ns (40.708%)  route 0.913ns (59.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.647     0.033    system_i/cpu_core/inst/read_stage/opcode_reg[6]_1
    SLICE_X38Y71         FDCE                                         f  system_i/cpu_core/inst/read_stage/operand1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand2_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.540ns  (logic 0.627ns (40.708%)  route 0.913ns (59.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.647     0.033    system_i/cpu_core/inst/read_stage/opcode_reg[6]_1
    SLICE_X38Y71         FDCE                                         f  system_i/cpu_core/inst/read_stage/operand2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[0][4]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.540ns  (logic 0.627ns (40.708%)  route 0.913ns (59.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.647     0.033    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X39Y71         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[0][5]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.540ns  (logic 0.627ns (40.708%)  route 0.913ns (59.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.647     0.033    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X39Y71         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_system_clk_wiz_0_0_1
  To Clock:  

Max Delay           834 Endpoints
Min Delay           834 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.985ns  (logic 4.011ns (44.643%)  route 4.974ns (55.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.627    -0.913    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X43Y66         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDSE (Prop_fdse_C_Q)         0.456    -0.457 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.974     4.517    RX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.073 r  RX_OBUF_inst/O
                         net (fo=0)                   0.000     8.073    RX
    D4                                                                r  RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.241ns  (logic 3.186ns (43.998%)  route 4.055ns (56.002%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=3, routed)           1.707     3.299    system_i/cpu_core/inst/execute_stage/data_in[6]
    SLICE_X34Y73         LUT4 (Prop_lut4_I0_O)        0.153     3.452 f  system_i/cpu_core/inst/execute_stage/operand1[6]_i_4/O
                         net (fo=2, routed)           0.584     4.035    system_i/cpu_core/inst/fetch_stage/operand2_reg[6]
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.331     4.366 r  system_i/cpu_core/inst/fetch_stage/operand2[6]_i_2/O
                         net (fo=2, routed)           0.957     5.323    system_i/cpu_core/inst/read_stage/operand1_reg[6]_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I0_O)        0.124     5.447 r  system_i/cpu_core/inst/read_stage/operand1[6]_i_3/O
                         net (fo=1, routed)           0.808     6.255    system_i/cpu_core/inst/fetch_stage/operand1_reg[6]_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.124     6.379 r  system_i/cpu_core/inst/fetch_stage/operand1[6]_i_1/O
                         net (fo=1, routed)           0.000     6.379    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[6]
    SLICE_X36Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.106ns  (logic 3.083ns (43.388%)  route 4.023ns (56.612%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=3, routed)           2.077     3.668    system_i/cpu_core/inst/execute_stage/data_in[29]
    SLICE_X40Y79         LUT4 (Prop_lut4_I0_O)        0.152     3.820 r  system_i/cpu_core/inst/execute_stage/registers[0][29]_i_1/O
                         net (fo=9, routed)           1.279     5.100    system_i/cpu_core/inst/execute_stage/data_in[31][29]
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.353     5.453 f  system_i/cpu_core/inst/execute_stage/operand1[29]_i_3/O
                         net (fo=1, routed)           0.667     6.120    system_i/cpu_core/inst/fetch_stage/operand1_reg[29]_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.244 r  system_i/cpu_core/inst/fetch_stage/operand1[29]_i_1/O
                         net (fo=1, routed)           0.000     6.244    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[29]
    SLICE_X41Y78         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.761ns  (logic 3.062ns (45.290%)  route 3.699ns (54.710%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=3, routed)           1.719     3.310    system_i/cpu_core/inst/execute_stage/data_in[5]
    SLICE_X34Y70         LUT4 (Prop_lut4_I0_O)        0.153     3.463 r  system_i/cpu_core/inst/execute_stage/registers[0][5]_i_1/O
                         net (fo=9, routed)           1.410     4.874    system_i/cpu_core/inst/execute_stage/data_in[31][5]
    SLICE_X34Y70         LUT6 (Prop_lut6_I4_O)        0.331     5.205 r  system_i/cpu_core/inst/execute_stage/operand1[5]_i_3/O
                         net (fo=1, routed)           0.570     5.775    system_i/cpu_core/inst/fetch_stage/operand1_reg[5]_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.124     5.899 r  system_i/cpu_core/inst/fetch_stage/operand1[5]_i_1/O
                         net (fo=1, routed)           0.000     5.899    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[5]
    SLICE_X36Y69         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 3.056ns (45.229%)  route 3.701ns (54.771%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=3, routed)           1.999     3.591    system_i/cpu_core/inst/execute_stage/data_in[17]
    SLICE_X46Y76         LUT4 (Prop_lut4_I0_O)        0.150     3.741 r  system_i/cpu_core/inst/execute_stage/registers[0][17]_i_1/O
                         net (fo=9, routed)           0.904     4.645    system_i/cpu_core/inst/execute_stage/data_in[31][17]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.328     4.973 f  system_i/cpu_core/inst/execute_stage/operand1[17]_i_3/O
                         net (fo=1, routed)           0.797     5.771    system_i/cpu_core/inst/fetch_stage/operand1_reg[17]_1
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124     5.895 r  system_i/cpu_core/inst/fetch_stage/operand1[17]_i_1/O
                         net (fo=1, routed)           0.000     5.895    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[17]
    SLICE_X47Y75         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.732ns  (logic 2.826ns (41.981%)  route 3.906ns (58.019%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.818     3.410    system_i/cpu_core/inst/execute_stage/data_in[0]
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.124     3.534 f  system_i/cpu_core/inst/execute_stage/operand0[0]_i_6/O
                         net (fo=2, routed)           1.125     4.659    system_i/cpu_core/inst/execute_stage/operand0[0]_i_6_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.124     4.783 f  system_i/cpu_core/inst/execute_stage/operand0[0]_i_5/O
                         net (fo=2, routed)           0.963     5.745    system_i/cpu_core/inst/execute_stage/data_in_0_sn_1
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.124     5.869 r  system_i/cpu_core/inst/execute_stage/operand1[0]_i_1/O
                         net (fo=1, routed)           0.000     5.869    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[0]
    SLICE_X32Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.665ns  (logic 2.854ns (42.818%)  route 3.811ns (57.182%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           1.818     3.410    system_i/cpu_core/inst/execute_stage/data_in[0]
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.124     3.534 f  system_i/cpu_core/inst/execute_stage/operand0[0]_i_6/O
                         net (fo=2, routed)           0.811     4.345    system_i/cpu_core/inst/execute_stage/operand0[0]_i_6_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I1_O)        0.124     4.469 r  system_i/cpu_core/inst/execute_stage/operand1[0]_i_2/O
                         net (fo=2, routed)           1.182     5.651    system_i/cpu_core/inst/fetch_stage/operand2_reg[0]_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I0_O)        0.152     5.803 r  system_i/cpu_core/inst/fetch_stage/operand2[0]_i_1/O
                         net (fo=1, routed)           0.000     5.803    system_i/cpu_core/inst/read_stage/operand2_reg[31]_0[0]
    SLICE_X32Y68         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.648ns  (logic 3.056ns (45.972%)  route 3.592ns (54.028%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=3, routed)           1.995     3.587    system_i/cpu_core/inst/execute_stage/data_in[15]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.152     3.739 r  system_i/cpu_core/inst/execute_stage/registers[0][15]_i_1/O
                         net (fo=9, routed)           1.011     4.750    system_i/cpu_core/inst/execute_stage/data_in[31][15]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.326     5.076 r  system_i/cpu_core/inst/execute_stage/operand1[15]_i_2/O
                         net (fo=1, routed)           0.585     5.661    system_i/cpu_core/inst/fetch_stage/operand1_reg[15]
    SLICE_X46Y74         LUT6 (Prop_lut6_I1_O)        0.124     5.785 r  system_i/cpu_core/inst/fetch_stage/operand1[15]_i_1/O
                         net (fo=1, routed)           0.000     5.785    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[15]
    SLICE_X46Y74         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.638ns  (logic 3.052ns (45.978%)  route 3.586ns (54.022%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=3, routed)           2.089     3.680    system_i/cpu_core/inst/execute_stage/data_in[20]
    SLICE_X38Y78         LUT4 (Prop_lut4_I0_O)        0.146     3.826 r  system_i/cpu_core/inst/execute_stage/registers[0][20]_i_1/O
                         net (fo=9, routed)           0.483     4.310    system_i/cpu_core/inst/execute_stage/data_in[31][20]
    SLICE_X38Y78         LUT6 (Prop_lut6_I4_O)        0.328     4.638 r  system_i/cpu_core/inst/execute_stage/operand1[20]_i_3/O
                         net (fo=1, routed)           1.014     5.652    system_i/cpu_core/inst/fetch_stage/operand1_reg[20]_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.776 r  system_i/cpu_core/inst/fetch_stage/operand1[20]_i_1/O
                         net (fo=1, routed)           0.000     5.776    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[20]
    SLICE_X38Y76         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.615ns  (logic 2.950ns (44.597%)  route 3.665ns (55.403%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.678    -0.862    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.592 r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           1.644     3.236    system_i/cpu_core/inst/execute_stage/data_in[4]
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124     3.360 f  system_i/cpu_core/inst/execute_stage/operand1[4]_i_4/O
                         net (fo=2, routed)           1.140     4.500    system_i/cpu_core/inst/fetch_stage/operand2_reg[4]
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124     4.624 r  system_i/cpu_core/inst/fetch_stage/operand2[4]_i_2/O
                         net (fo=2, routed)           0.583     5.206    system_i/cpu_core/inst/read_stage/operand1_reg[4]_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124     5.330 r  system_i/cpu_core/inst/read_stage/operand1[4]_i_3/O
                         net (fo=1, routed)           0.298     5.629    system_i/cpu_core/inst/fetch_stage/operand1_reg[4]_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.753 r  system_i/cpu_core/inst/fetch_stage/operand1[4]_i_1/O
                         net (fo=1, routed)           0.000     5.753    system_i/cpu_core/inst/read_stage/operand1_reg[31]_1[4]
    SLICE_X38Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/constant_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.396ns  (logic 0.627ns (44.922%)  route 0.769ns (55.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.502    -0.111    system_i/cpu_core/inst/read_stage/opcode_reg[6]_1
    SLICE_X38Y68         FDCE                                         f  system_i/cpu_core/inst/read_stage/constant_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[3][5]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.398ns  (logic 0.627ns (44.862%)  route 0.771ns (55.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.504    -0.110    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X38Y70         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/execute_stage/result_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.447ns  (logic 0.627ns (43.325%)  route 0.820ns (56.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.553    -0.060    system_i/cpu_core/inst/execute_stage/destination_reg[0]_0
    SLICE_X46Y69         FDCE                                         f  system_i/cpu_core/inst/execute_stage/result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand0_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.447ns  (logic 0.627ns (43.325%)  route 0.820ns (56.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.553    -0.060    system_i/cpu_core/inst/read_stage/opcode_reg[6]_1
    SLICE_X46Y69         FDCE                                         f  system_i/cpu_core/inst/read_stage/operand0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.447ns  (logic 0.627ns (43.325%)  route 0.820ns (56.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.553    -0.060    system_i/cpu_core/inst/read_stage/opcode_reg[6]_1
    SLICE_X46Y69         FDCE                                         f  system_i/cpu_core/inst/read_stage/operand1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[7][3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.447ns  (logic 0.627ns (43.325%)  route 0.820ns (56.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.553    -0.060    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X47Y69         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[7][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.540ns  (logic 0.627ns (40.708%)  route 0.913ns (59.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.647     0.033    system_i/cpu_core/inst/read_stage/opcode_reg[6]_1
    SLICE_X38Y71         FDCE                                         f  system_i/cpu_core/inst/read_stage/operand1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand2_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.540ns  (logic 0.627ns (40.708%)  route 0.913ns (59.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.647     0.033    system_i/cpu_core/inst/read_stage/opcode_reg[6]_1
    SLICE_X38Y71         FDCE                                         f  system_i/cpu_core/inst/read_stage/operand2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[0][4]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.540ns  (logic 0.627ns (40.708%)  route 0.913ns (59.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.647     0.033    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X39Y71         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[0][5]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.540ns  (logic 0.627ns (40.708%)  route 0.913ns (59.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.513    -1.507    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X38Y63         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.122 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.267    -0.855    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.242    -0.613 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         0.647     0.033    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X39Y71         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_system_clk_wiz_0_0

Max Delay           335 Endpoints
Min Delay           335 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/curr_byte_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.477ns (19.991%)  route 5.910ns (80.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.910     7.386    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X37Y67         FDSE                                         r  system_i/controller_system/inst/read_ctrl/curr_byte_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.511    -1.509    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X37Y67         FDSE                                         r  system_i/controller_system/inst/read_ctrl/curr_byte_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/curr_byte_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.477ns (19.991%)  route 5.910ns (80.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.910     7.386    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X37Y67         FDSE                                         r  system_i/controller_system/inst/read_ctrl/curr_byte_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.511    -1.509    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X37Y67         FDSE                                         r  system_i/controller_system/inst/read_ctrl/curr_byte_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/start_write_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.477ns (19.991%)  route 5.910ns (80.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.910     7.386    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X37Y67         FDRE                                         r  system_i/controller_system/inst/read_ctrl/start_write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.511    -1.509    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X37Y67         FDRE                                         r  system_i/controller_system/inst/read_ctrl/start_write_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/transfer_ready_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.477ns (19.991%)  route 5.910ns (80.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.910     7.386    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X37Y67         FDSE                                         r  system_i/controller_system/inst/read_ctrl/transfer_ready_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.511    -1.509    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X37Y67         FDSE                                         r  system_i/controller_system/inst/read_ctrl/transfer_ready_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/uart_ctrl/uart_rx_controller/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.344ns  (logic 1.477ns (20.105%)  route 5.868ns (79.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.868     7.344    system_i/controller_system/inst/uart_ctrl/uart_rx_controller/SR[0]
    SLICE_X45Y68         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_rx_controller/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.505    -1.515    system_i/controller_system/inst/uart_ctrl/uart_rx_controller/axi_aclk
    SLICE_X45Y68         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_rx_controller/state_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.296ns  (logic 1.626ns (22.282%)  route 5.670ns (77.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.003     6.480    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.149     6.629 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.667     7.296    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X47Y63         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.508    -1.512    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X47Y63         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.296ns  (logic 1.626ns (22.282%)  route 5.670ns (77.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.003     6.480    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.149     6.629 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.667     7.296    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X46Y63         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.508    -1.512    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X46Y63         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.296ns  (logic 1.626ns (22.282%)  route 5.670ns (77.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.003     6.480    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.149     6.629 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.667     7.296    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I_n_6
    SLICE_X47Y63         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.508    -1.512    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X47Y63         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.288ns  (logic 1.626ns (22.306%)  route 5.662ns (77.694%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.003     6.480    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.149     6.629 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.659     7.288    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X47Y65         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.507    -1.513    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X47Y65         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.288ns  (logic 1.626ns (22.306%)  route 5.662ns (77.694%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.003     6.480    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.149     6.629 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.659     7.288    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X47Y65         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.507    -1.513    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X47Y65         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.603%)  route 0.320ns (69.397%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[8]/C
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system_i/cpu_core/inst/fetch_stage/pc_reg[8]/Q
                         net (fo=4, routed)           0.320     0.461    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.115%)  route 0.327ns (69.885%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[9]/C
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system_i/cpu_core/inst/fetch_stage/pc_reg[9]/Q
                         net (fo=3, routed)           0.327     0.468    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.128ns (26.598%)  route 0.353ns (73.402%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[5]/C
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  system_i/cpu_core/inst/fetch_stage/pc_reg[5]/Q
                         net (fo=4, routed)           0.353     0.481    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.128ns (26.277%)  route 0.359ns (73.723%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[4]/C
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  system_i/cpu_core/inst/fetch_stage/pc_reg[4]/Q
                         net (fo=5, routed)           0.359     0.487    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.661%)  route 0.351ns (71.339%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[2]/C
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system_i/cpu_core/inst/fetch_stage/pc_reg[2]/Q
                         net (fo=7, routed)           0.351     0.492    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.049%)  route 0.362ns (71.951%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[7]/C
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system_i/cpu_core/inst/fetch_stage/pc_reg[7]/Q
                         net (fo=5, routed)           0.362     0.503    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.148ns (28.976%)  route 0.363ns (71.024%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[0]/C
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  system_i/cpu_core/inst/fetch_stage/pc_reg[0]/Q
                         net (fo=9, routed)           0.363     0.511    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.463%)  route 0.387ns (67.537%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/read_stage/opcode_reg[5]/C
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  system_i/cpu_core/inst/read_stage/opcode_reg[5]/Q
                         net (fo=59, routed)          0.128     0.269    system_i/cpu_core/inst/read_stage/opcode[5]
    SLICE_X12Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  system_i/cpu_core/inst/read_stage/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.259     0.573    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.879    -0.794    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.148ns (24.889%)  route 0.447ns (75.111%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[6]/C
    SLICE_X14Y65         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  system_i/cpu_core/inst/fetch_stage/pc_reg[6]/Q
                         net (fo=6, routed)           0.447     0.595    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.297%)  route 0.460ns (73.703%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[3]/C
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  system_i/cpu_core/inst/fetch_stage/pc_reg[3]/Q
                         net (fo=6, routed)           0.460     0.624    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_system_clk_wiz_0_0_1

Max Delay           335 Endpoints
Min Delay           335 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/curr_byte_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.477ns (19.991%)  route 5.910ns (80.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.910     7.386    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X37Y67         FDSE                                         r  system_i/controller_system/inst/read_ctrl/curr_byte_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.511    -1.509    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X37Y67         FDSE                                         r  system_i/controller_system/inst/read_ctrl/curr_byte_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/curr_byte_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.477ns (19.991%)  route 5.910ns (80.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.910     7.386    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X37Y67         FDSE                                         r  system_i/controller_system/inst/read_ctrl/curr_byte_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.511    -1.509    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X37Y67         FDSE                                         r  system_i/controller_system/inst/read_ctrl/curr_byte_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/start_write_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.477ns (19.991%)  route 5.910ns (80.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.910     7.386    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X37Y67         FDRE                                         r  system_i/controller_system/inst/read_ctrl/start_write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.511    -1.509    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X37Y67         FDRE                                         r  system_i/controller_system/inst/read_ctrl/start_write_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/transfer_ready_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.477ns (19.991%)  route 5.910ns (80.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.910     7.386    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X37Y67         FDSE                                         r  system_i/controller_system/inst/read_ctrl/transfer_ready_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.511    -1.509    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X37Y67         FDSE                                         r  system_i/controller_system/inst/read_ctrl/transfer_ready_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/uart_ctrl/uart_rx_controller/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.344ns  (logic 1.477ns (20.105%)  route 5.868ns (79.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.868     7.344    system_i/controller_system/inst/uart_ctrl/uart_rx_controller/SR[0]
    SLICE_X45Y68         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_rx_controller/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.505    -1.515    system_i/controller_system/inst/uart_ctrl/uart_rx_controller/axi_aclk
    SLICE_X45Y68         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_rx_controller/state_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.296ns  (logic 1.626ns (22.282%)  route 5.670ns (77.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.003     6.480    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.149     6.629 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.667     7.296    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X47Y63         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.508    -1.512    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X47Y63         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.296ns  (logic 1.626ns (22.282%)  route 5.670ns (77.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.003     6.480    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.149     6.629 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.667     7.296    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X46Y63         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.508    -1.512    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X46Y63         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.296ns  (logic 1.626ns (22.282%)  route 5.670ns (77.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.003     6.480    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.149     6.629 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.667     7.296    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I_n_6
    SLICE_X47Y63         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.508    -1.512    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X47Y63         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.288ns  (logic 1.626ns (22.306%)  route 5.662ns (77.694%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.003     6.480    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.149     6.629 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.659     7.288    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X47Y65         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.507    -1.513    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X47Y65         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.288ns  (logic 1.626ns (22.306%)  route 5.662ns (77.694%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=260, routed)         5.003     6.480    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.149     6.629 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.659     7.288    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X47Y65         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.507    -1.513    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X47Y65         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.603%)  route 0.320ns (69.397%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[8]/C
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system_i/cpu_core/inst/fetch_stage/pc_reg[8]/Q
                         net (fo=4, routed)           0.320     0.461    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.115%)  route 0.327ns (69.885%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[9]/C
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system_i/cpu_core/inst/fetch_stage/pc_reg[9]/Q
                         net (fo=3, routed)           0.327     0.468    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.128ns (26.598%)  route 0.353ns (73.402%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[5]/C
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  system_i/cpu_core/inst/fetch_stage/pc_reg[5]/Q
                         net (fo=4, routed)           0.353     0.481    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.128ns (26.277%)  route 0.359ns (73.723%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[4]/C
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  system_i/cpu_core/inst/fetch_stage/pc_reg[4]/Q
                         net (fo=5, routed)           0.359     0.487    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.661%)  route 0.351ns (71.339%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[2]/C
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system_i/cpu_core/inst/fetch_stage/pc_reg[2]/Q
                         net (fo=7, routed)           0.351     0.492    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.049%)  route 0.362ns (71.951%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[7]/C
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system_i/cpu_core/inst/fetch_stage/pc_reg[7]/Q
                         net (fo=5, routed)           0.362     0.503    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.148ns (28.976%)  route 0.363ns (71.024%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[0]/C
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  system_i/cpu_core/inst/fetch_stage/pc_reg[0]/Q
                         net (fo=9, routed)           0.363     0.511    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.463%)  route 0.387ns (67.537%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/read_stage/opcode_reg[5]/C
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  system_i/cpu_core/inst/read_stage/opcode_reg[5]/Q
                         net (fo=59, routed)          0.128     0.269    system_i/cpu_core/inst/read_stage/opcode[5]
    SLICE_X12Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  system_i/cpu_core/inst/read_stage/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.259     0.573    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.879    -0.794    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.148ns (24.889%)  route 0.447ns (75.111%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[6]/C
    SLICE_X14Y65         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  system_i/cpu_core/inst/fetch_stage/pc_reg[6]/Q
                         net (fo=6, routed)           0.447     0.595    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 system_i/cpu_core/inst/fetch_stage/pc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.297%)  route 0.460ns (73.703%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE                         0.000     0.000 r  system_i/cpu_core/inst/fetch_stage/pc_reg[3]/C
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  system_i/cpu_core/inst/fetch_stage/pc_reg[3]/Q
                         net (fo=6, routed)           0.460     0.624    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.883    -0.790    system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK





