///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2017, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// mccc_seq_hwioreg.h : automatically generated by Autoseq  3.4 4/28/2017 
// User Name:amareshc
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __MCCC_SEQ_REG_H__
#define __MCCC_SEQ_REG_H__

#include "seq_hwio.h"
#include "mccc_seq_hwiobase.h"
#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block MCCC
///////////////////////////////////////////////////////////////////////////////////////////////


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block MCCC_MSTR
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register FREQ_SWITCH_UPDATE ////

#define HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_ADDR(x)                    (x+0x00000000)
#define HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_PHYS(x)                    (x+0x00000000)
#define HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_RMSK                       0x00000001
#define HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_SHFT                                0
#define HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_IN(x)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_ADDR(x), HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_RMSK)
#define HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_INM(x, mask)               \
	in_dword_masked ( HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_OUT(x, val)                \
	out_dword( HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_ADDR(x), val)
#define HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_ADDR(x), mask, val, HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_ACTIVE_BMSK                0x00000001
#define HWIO_MCCC_MSTR_FREQ_SWITCH_UPDATE_ACTIVE_SHFT                       0x0

//// Register FREQ_SWITCH_FSM_CFG ////

#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_ADDR(x)                   (x+0x00000004)
#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_PHYS(x)                   (x+0x00000004)
#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_RMSK                      0x001f1f1f
#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_SHFT                               0
#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_IN(x)                     \
	in_dword_masked ( HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_ADDR(x), HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_RMSK)
#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_OUT(x, val)               \
	out_dword( HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_ADDR(x), val)
#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_ADDR(x), mask, val, HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_FINAL_STATE_BMSK          0x001f0000
#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_FINAL_STATE_SHFT                0x10

#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_WORK_END_STATE_BMSK       0x00001f00
#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_WORK_END_STATE_SHFT              0x8

#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_PREWORK_END_STATE_BMSK    0x0000001f
#define HWIO_MCCC_MSTR_FREQ_SWITCH_FSM_CFG_PREWORK_END_STATE_SHFT           0x0

//// Register FSC_STATE_TIMER_CFG ////

#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_ADDR(x)                   (x+0x00000010)
#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_PHYS(x)                   (x+0x00000010)
#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_RMSK                      0xffffffff
#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_SHFT                               0
#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_IN(x)                     \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_ADDR(x), HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_RMSK)
#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_OUT(x, val)               \
	out_dword( HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_ADDR(x), val)
#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_ADDR(x), mask, val, HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_TIMER2_LOAD_VAL_BMSK      0xffff0000
#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_TIMER2_LOAD_VAL_SHFT            0x10

#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_TIMER1_LOAD_VAL_BMSK      0x0000ff00
#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_TIMER1_LOAD_VAL_SHFT             0x8

#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_TIMER0_LOAD_VAL_BMSK      0x000000ff
#define HWIO_MCCC_MSTR_FSC_STATE_TIMER_CFG_TIMER0_LOAD_VAL_SHFT             0x0

//// Register FSC_STATE_APPEND_TIMER_SEL0 ////

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_ADDR(x)           (x+0x00000014)
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_PHYS(x)           (x+0x00000014)
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_RMSK              0xffffffff
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_SHFT                       0
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_IN(x)             \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_ADDR(x), HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_RMSK)
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_INM(x, mask)      \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_OUT(x, val)       \
	out_dword( HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_ADDR(x), val)
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_ADDR(x), mask, val, HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE16_TIMER_SEL_BMSK 0xc0000000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE16_TIMER_SEL_SHFT       0x1e
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE16_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE16_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE16_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE16_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE15_TIMER_SEL_BMSK 0x30000000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE15_TIMER_SEL_SHFT       0x1c
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE15_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE15_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE15_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE15_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE14_TIMER_SEL_BMSK 0x0c000000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE14_TIMER_SEL_SHFT       0x1a
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE14_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE14_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE14_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE14_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE13_TIMER_SEL_BMSK 0x03000000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE13_TIMER_SEL_SHFT       0x18
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE13_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE13_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE13_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE13_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE12_TIMER_SEL_BMSK 0x00c00000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE12_TIMER_SEL_SHFT       0x16
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE12_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE12_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE12_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE12_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE11_TIMER_SEL_BMSK 0x00300000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE11_TIMER_SEL_SHFT       0x14
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE11_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE11_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE11_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE11_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE10_TIMER_SEL_BMSK 0x000c0000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE10_TIMER_SEL_SHFT       0x12
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE10_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE10_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE10_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE10_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE09_TIMER_SEL_BMSK 0x00030000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE09_TIMER_SEL_SHFT       0x10
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE09_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE09_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE09_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE09_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE08_TIMER_SEL_BMSK 0x0000c000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE08_TIMER_SEL_SHFT        0xe
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE08_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE08_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE08_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE08_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE07_TIMER_SEL_BMSK 0x00003000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE07_TIMER_SEL_SHFT        0xc
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE07_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE07_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE07_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE07_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE06_TIMER_SEL_BMSK 0x00000c00
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE06_TIMER_SEL_SHFT        0xa
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE06_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE06_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE06_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE06_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE05_TIMER_SEL_BMSK 0x00000300
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE05_TIMER_SEL_SHFT        0x8
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE05_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE05_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE05_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE05_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE04_TIMER_SEL_BMSK 0x000000c0
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE04_TIMER_SEL_SHFT        0x6
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE04_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE04_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE04_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE04_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE03_TIMER_SEL_BMSK 0x00000030
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE03_TIMER_SEL_SHFT        0x4
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE03_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE03_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE03_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE03_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE02_TIMER_SEL_BMSK 0x0000000c
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE02_TIMER_SEL_SHFT        0x2
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE02_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE02_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE02_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE02_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE01_TIMER_SEL_BMSK 0x00000003
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE01_TIMER_SEL_SHFT        0x0
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE01_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE01_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE01_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL0_STATE01_TIMER_SEL_TIMER2_FVAL       0x3u

//// Register FSC_STATE_APPEND_TIMER_SEL1 ////

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_ADDR(x)           (x+0x00000018)
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_PHYS(x)           (x+0x00000018)
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_RMSK              0x3fffffff
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_SHFT                       0
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_IN(x)             \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_ADDR(x), HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_RMSK)
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_INM(x, mask)      \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_OUT(x, val)       \
	out_dword( HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_ADDR(x), val)
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_ADDR(x), mask, val, HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE31_TIMER_SEL_BMSK 0x30000000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE31_TIMER_SEL_SHFT       0x1c
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE31_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE31_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE31_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE31_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE30_TIMER_SEL_BMSK 0x0c000000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE30_TIMER_SEL_SHFT       0x1a
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE30_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE30_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE30_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE30_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE29_TIMER_SEL_BMSK 0x03000000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE29_TIMER_SEL_SHFT       0x18
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE29_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE29_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE29_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE29_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE28_TIMER_SEL_BMSK 0x00c00000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE28_TIMER_SEL_SHFT       0x16
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE28_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE28_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE28_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE28_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE27_TIMER_SEL_BMSK 0x00300000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE27_TIMER_SEL_SHFT       0x14
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE27_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE27_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE27_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE27_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE26_TIMER_SEL_BMSK 0x000c0000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE26_TIMER_SEL_SHFT       0x12
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE26_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE26_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE26_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE26_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE25_TIMER_SEL_BMSK 0x00030000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE25_TIMER_SEL_SHFT       0x10
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE25_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE25_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE25_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE25_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE24_TIMER_SEL_BMSK 0x0000c000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE24_TIMER_SEL_SHFT        0xe
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE24_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE24_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE24_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE24_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE23_TIMER_SEL_BMSK 0x00003000
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE23_TIMER_SEL_SHFT        0xc
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE23_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE23_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE23_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE23_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE22_TIMER_SEL_BMSK 0x00000c00
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE22_TIMER_SEL_SHFT        0xa
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE22_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE22_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE22_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE22_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE21_TIMER_SEL_BMSK 0x00000300
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE21_TIMER_SEL_SHFT        0x8
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE21_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE21_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE21_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE21_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE20_TIMER_SEL_BMSK 0x000000c0
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE20_TIMER_SEL_SHFT        0x6
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE20_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE20_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE20_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE20_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE19_TIMER_SEL_BMSK 0x00000030
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE19_TIMER_SEL_SHFT        0x4
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE19_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE19_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE19_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE19_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE18_TIMER_SEL_BMSK 0x0000000c
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE18_TIMER_SEL_SHFT        0x2
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE18_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE18_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE18_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE18_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE17_TIMER_SEL_BMSK 0x00000003
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE17_TIMER_SEL_SHFT        0x0
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE17_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE17_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE17_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_APPEND_TIMER_SEL1_STATE17_TIMER_SEL_TIMER2_FVAL       0x3u

//// Register FSC_STATE_EXIT_COND_CFG0 ////

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_ADDR(x)              (x+0x00000020)
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_PHYS(x)              (x+0x00000020)
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_RMSK                 0xffffffff
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_SHFT                          0
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_IN(x)                \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_ADDR(x), HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_RMSK)
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_INM(x, mask)         \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_OUT(x, val)          \
	out_dword( HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_ADDR(x), val)
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_ADDR(x), mask, val, HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE15_EXIT_BMSK    0xc0000000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE15_EXIT_SHFT          0x1e
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE15_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE15_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE15_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE15_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE14_EXIT_BMSK    0x30000000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE14_EXIT_SHFT          0x1c
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE14_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE14_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE14_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE14_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE13_EXIT_BMSK    0x0c000000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE13_EXIT_SHFT          0x1a
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE13_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE13_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE13_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE13_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE12_EXIT_BMSK    0x03000000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE12_EXIT_SHFT          0x18
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE12_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE12_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE12_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE12_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE11_EXIT_BMSK    0x00c00000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE11_EXIT_SHFT          0x16
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE11_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE11_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE11_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE11_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE10_EXIT_BMSK    0x00300000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE10_EXIT_SHFT          0x14
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE10_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE10_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE10_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE10_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE9_EXIT_BMSK     0x000c0000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE9_EXIT_SHFT           0x12
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE9_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE9_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE9_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE9_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE8_EXIT_BMSK     0x00030000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE8_EXIT_SHFT           0x10
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE8_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE8_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE8_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE8_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE7_EXIT_BMSK     0x0000c000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE7_EXIT_SHFT            0xe
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE7_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE7_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE7_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE7_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE6_EXIT_BMSK     0x00003000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE6_EXIT_SHFT            0xc
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE6_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE6_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE6_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE6_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE5_EXIT_BMSK     0x00000c00
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE5_EXIT_SHFT            0xa
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE5_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE5_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE5_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE5_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE4_EXIT_BMSK     0x00000300
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE4_EXIT_SHFT            0x8
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE4_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE4_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE4_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE4_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE3_EXIT_BMSK     0x000000c0
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE3_EXIT_SHFT            0x6
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE3_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE3_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE3_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE3_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE2_EXIT_BMSK     0x00000030
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE2_EXIT_SHFT            0x4
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE2_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE2_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE2_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE2_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE1_EXIT_BMSK     0x0000000c
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE1_EXIT_SHFT            0x2
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE1_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE1_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE1_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE1_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE0_EXIT_BMSK     0x00000003
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE0_EXIT_SHFT            0x0
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE0_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE0_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE0_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG0_STATE0_EXIT_ALL_CHANNEL_FVAL       0x3u

//// Register FSC_STATE_EXIT_COND_CFG1 ////

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_ADDR(x)              (x+0x00000024)
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_PHYS(x)              (x+0x00000024)
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_RMSK                 0xffffffff
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_SHFT                          0
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_IN(x)                \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_ADDR(x), HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_RMSK)
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_INM(x, mask)         \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_OUT(x, val)          \
	out_dword( HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_ADDR(x), val)
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_ADDR(x), mask, val, HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE31_EXIT_BMSK    0xc0000000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE31_EXIT_SHFT          0x1e
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE31_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE31_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE31_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE31_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE30_EXIT_BMSK    0x30000000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE30_EXIT_SHFT          0x1c
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE30_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE30_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE30_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE30_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE29_EXIT_BMSK    0x0c000000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE29_EXIT_SHFT          0x1a
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE29_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE29_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE29_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE29_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE28_EXIT_BMSK    0x03000000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE28_EXIT_SHFT          0x18
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE28_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE28_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE28_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE28_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE27_EXIT_BMSK    0x00c00000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE27_EXIT_SHFT          0x16
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE27_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE27_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE27_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE27_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE26_EXIT_BMSK    0x00300000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE26_EXIT_SHFT          0x14
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE26_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE26_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE26_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE26_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE25_EXIT_BMSK    0x000c0000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE25_EXIT_SHFT          0x12
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE25_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE25_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE25_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE25_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE24_EXIT_BMSK    0x00030000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE24_EXIT_SHFT          0x10
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE24_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE24_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE24_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE24_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE23_EXIT_BMSK    0x0000c000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE23_EXIT_SHFT           0xe
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE23_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE23_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE23_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE23_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE22_EXIT_BMSK    0x00003000
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE22_EXIT_SHFT           0xc
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE22_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE22_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE22_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE22_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE21_EXIT_BMSK    0x00000c00
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE21_EXIT_SHFT           0xa
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE21_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE21_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE21_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE21_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE20_EXIT_BMSK    0x00000300
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE20_EXIT_SHFT           0x8
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE20_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE20_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE20_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE20_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE19_EXIT_BMSK    0x000000c0
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE19_EXIT_SHFT           0x6
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE19_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE19_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE19_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE19_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE18_EXIT_BMSK    0x00000030
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE18_EXIT_SHFT           0x4
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE18_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE18_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE18_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE18_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE17_EXIT_BMSK    0x0000000c
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE17_EXIT_SHFT           0x2
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE17_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE17_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE17_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE17_EXIT_ALL_CHANNEL_FVAL       0x3u

#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE16_EXIT_BMSK    0x00000003
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE16_EXIT_SHFT           0x0
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE16_EXIT_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE16_EXIT_PER_DDRCC_FVAL       0x1u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE16_EXIT_RESERVED_FVAL       0x2u
#define HWIO_MCCC_MSTR_FSC_STATE_EXIT_COND_CFG1_STATE16_EXIT_ALL_CHANNEL_FVAL       0x3u

//// Register CLK_PERIOD ////

#define HWIO_MCCC_MSTR_CLK_PERIOD_ADDR(x)                            (x+0x00000050)
#define HWIO_MCCC_MSTR_CLK_PERIOD_PHYS(x)                            (x+0x00000050)
#define HWIO_MCCC_MSTR_CLK_PERIOD_RMSK                               0x0001ffff
#define HWIO_MCCC_MSTR_CLK_PERIOD_SHFT                                        0
#define HWIO_MCCC_MSTR_CLK_PERIOD_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_CLK_PERIOD_ADDR(x), HWIO_MCCC_MSTR_CLK_PERIOD_RMSK)
#define HWIO_MCCC_MSTR_CLK_PERIOD_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_CLK_PERIOD_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_CLK_PERIOD_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_CLK_PERIOD_ADDR(x), val)
#define HWIO_MCCC_MSTR_CLK_PERIOD_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_CLK_PERIOD_ADDR(x), mask, val, HWIO_MCCC_MSTR_CLK_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_CLK_PERIOD_PERIOD_BMSK                        0x0001ffff
#define HWIO_MCCC_MSTR_CLK_PERIOD_PERIOD_SHFT                               0x0

//// Register BAND0_UPPER_FREQ_THRESHOLD ////

#define HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_ADDR(x)            (x+0x00000054)
#define HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_PHYS(x)            (x+0x00000054)
#define HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_RMSK               0x0001ffff
#define HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_SHFT                        0
#define HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_IN(x)              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_ADDR(x), HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_RMSK)
#define HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_INM(x, mask)       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_OUT(x, val)        \
	out_dword( HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_BMSK 0x0001ffff
#define HWIO_MCCC_MSTR_BAND0_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_SHFT        0x0

//// Register BAND1_UPPER_FREQ_THRESHOLD ////

#define HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_ADDR(x)            (x+0x00000058)
#define HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_PHYS(x)            (x+0x00000058)
#define HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_RMSK               0x0001ffff
#define HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_SHFT                        0
#define HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_IN(x)              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_ADDR(x), HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_RMSK)
#define HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_INM(x, mask)       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_OUT(x, val)        \
	out_dword( HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_BMSK 0x0001ffff
#define HWIO_MCCC_MSTR_BAND1_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_SHFT        0x0

//// Register BAND2_UPPER_FREQ_THRESHOLD ////

#define HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_ADDR(x)            (x+0x0000005c)
#define HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_PHYS(x)            (x+0x0000005c)
#define HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_RMSK               0x0001ffff
#define HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_SHFT                        0
#define HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_IN(x)              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_ADDR(x), HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_RMSK)
#define HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_INM(x, mask)       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_OUT(x, val)        \
	out_dword( HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_BMSK 0x0001ffff
#define HWIO_MCCC_MSTR_BAND2_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_SHFT        0x0

//// Register BAND3_UPPER_FREQ_THRESHOLD ////

#define HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_ADDR(x)            (x+0x00000060)
#define HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_PHYS(x)            (x+0x00000060)
#define HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_RMSK               0x0001ffff
#define HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_SHFT                        0
#define HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_IN(x)              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_ADDR(x), HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_RMSK)
#define HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_INM(x, mask)       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_OUT(x, val)        \
	out_dword( HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_BMSK 0x0001ffff
#define HWIO_MCCC_MSTR_BAND3_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_SHFT        0x0

//// Register BAND4_UPPER_FREQ_THRESHOLD ////

#define HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_ADDR(x)            (x+0x00000064)
#define HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_PHYS(x)            (x+0x00000064)
#define HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_RMSK               0x0001ffff
#define HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_SHFT                        0
#define HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_IN(x)              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_ADDR(x), HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_RMSK)
#define HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_INM(x, mask)       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_OUT(x, val)        \
	out_dword( HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_BMSK 0x0001ffff
#define HWIO_MCCC_MSTR_BAND4_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_SHFT        0x0

//// Register BAND0_CFG0 ////

#define HWIO_MCCC_MSTR_BAND0_CFG0_ADDR(x)                            (x+0x00000070)
#define HWIO_MCCC_MSTR_BAND0_CFG0_PHYS(x)                            (x+0x00000070)
#define HWIO_MCCC_MSTR_BAND0_CFG0_RMSK                               0x00013311
#define HWIO_MCCC_MSTR_BAND0_CFG0_SHFT                                        0
#define HWIO_MCCC_MSTR_BAND0_CFG0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND0_CFG0_ADDR(x), HWIO_MCCC_MSTR_BAND0_CFG0_RMSK)
#define HWIO_MCCC_MSTR_BAND0_CFG0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND0_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND0_CFG0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_BAND0_CFG0_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND0_CFG0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND0_CFG0_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND0_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND0_CFG0_FAST_FREQ_SWITCH_ENABLE_BMSK       0x00010000
#define HWIO_MCCC_MSTR_BAND0_CFG0_FAST_FREQ_SWITCH_ENABLE_SHFT             0x10
#define HWIO_MCCC_MSTR_BAND0_CFG0_FAST_FREQ_SWITCH_ENABLE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_MSTR_BAND0_CFG0_FAST_FREQ_SWITCH_ENABLE_ENABLE_FVAL       0x1u

#define HWIO_MCCC_MSTR_BAND0_CFG0_CLOCK_FREQ_RATIO_BMSK              0x00003000
#define HWIO_MCCC_MSTR_BAND0_CFG0_CLOCK_FREQ_RATIO_SHFT                     0xc
#define HWIO_MCCC_MSTR_BAND0_CFG0_CLOCK_FREQ_RATIO_FULL_RATE_FVAL          0x0u
#define HWIO_MCCC_MSTR_BAND0_CFG0_CLOCK_FREQ_RATIO_HALF_RATE_FVAL          0x1u

#define HWIO_MCCC_MSTR_BAND0_CFG0_DATA_FREQ_RATIO_BMSK               0x00000300
#define HWIO_MCCC_MSTR_BAND0_CFG0_DATA_FREQ_RATIO_SHFT                      0x8
#define HWIO_MCCC_MSTR_BAND0_CFG0_DATA_FREQ_RATIO_FULL_RATE_FVAL           0x0u
#define HWIO_MCCC_MSTR_BAND0_CFG0_DATA_FREQ_RATIO_HALF_RATE_FVAL           0x1u

#define HWIO_MCCC_MSTR_BAND0_CFG0_DRAM_CLK_DELIVERY_BMSK             0x00000010
#define HWIO_MCCC_MSTR_BAND0_CFG0_DRAM_CLK_DELIVERY_SHFT                    0x4
#define HWIO_MCCC_MSTR_BAND0_CFG0_DRAM_CLK_DELIVERY_QFI_FVAL               0x0u
#define HWIO_MCCC_MSTR_BAND0_CFG0_DRAM_CLK_DELIVERY_DIST_NETWORK_FVAL       0x1u

#define HWIO_MCCC_MSTR_BAND0_CFG0_MC_CLK_PLL_SRC_BMSK                0x00000001
#define HWIO_MCCC_MSTR_BAND0_CFG0_MC_CLK_PLL_SRC_SHFT                       0x0
#define HWIO_MCCC_MSTR_BAND0_CFG0_MC_CLK_PLL_SRC_GCC_FVAL                  0x0u
#define HWIO_MCCC_MSTR_BAND0_CFG0_MC_CLK_PLL_SRC_DDRCC_FVAL                0x1u

//// Register BAND0_CFG1 ////

#define HWIO_MCCC_MSTR_BAND0_CFG1_ADDR(x)                            (x+0x00000074)
#define HWIO_MCCC_MSTR_BAND0_CFG1_PHYS(x)                            (x+0x00000074)
#define HWIO_MCCC_MSTR_BAND0_CFG1_RMSK                               0x3303ffff
#define HWIO_MCCC_MSTR_BAND0_CFG1_SHFT                                        0
#define HWIO_MCCC_MSTR_BAND0_CFG1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND0_CFG1_ADDR(x), HWIO_MCCC_MSTR_BAND0_CFG1_RMSK)
#define HWIO_MCCC_MSTR_BAND0_CFG1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND0_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND0_CFG1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_BAND0_CFG1_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND0_CFG1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND0_CFG1_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND0_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_RD_BYPASS_ID_BMSK              0x30000000
#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_RD_BYPASS_ID_SHFT                    0x1c

#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_WR_BYPASS_ID_BMSK              0x03000000
#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_WR_BYPASS_ID_SHFT                    0x18

#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_WR_POLARITY_ID_BMSK            0x00030000
#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_WR_POLARITY_ID_SHFT                  0x10

#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_TIMER3_LOAD_VAL_BMSK           0x0000f000
#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_TIMER3_LOAD_VAL_SHFT                  0xc

#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_TIMER2_LOAD_VAL_BMSK           0x00000f00
#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_TIMER2_LOAD_VAL_SHFT                  0x8

#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_TIMER1_LOAD_VAL_BMSK           0x000000f0
#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_TIMER1_LOAD_VAL_SHFT                  0x4

#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_TIMER0_LOAD_VAL_BMSK           0x0000000f
#define HWIO_MCCC_MSTR_BAND0_CFG1_SSP_TIMER0_LOAD_VAL_SHFT                  0x0

//// Register BAND1_CFG0 ////

#define HWIO_MCCC_MSTR_BAND1_CFG0_ADDR(x)                            (x+0x00000078)
#define HWIO_MCCC_MSTR_BAND1_CFG0_PHYS(x)                            (x+0x00000078)
#define HWIO_MCCC_MSTR_BAND1_CFG0_RMSK                               0x00013311
#define HWIO_MCCC_MSTR_BAND1_CFG0_SHFT                                        0
#define HWIO_MCCC_MSTR_BAND1_CFG0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND1_CFG0_ADDR(x), HWIO_MCCC_MSTR_BAND1_CFG0_RMSK)
#define HWIO_MCCC_MSTR_BAND1_CFG0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND1_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND1_CFG0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_BAND1_CFG0_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND1_CFG0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND1_CFG0_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND1_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND1_CFG0_FAST_FREQ_SWITCH_ENABLE_BMSK       0x00010000
#define HWIO_MCCC_MSTR_BAND1_CFG0_FAST_FREQ_SWITCH_ENABLE_SHFT             0x10
#define HWIO_MCCC_MSTR_BAND1_CFG0_FAST_FREQ_SWITCH_ENABLE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_MSTR_BAND1_CFG0_FAST_FREQ_SWITCH_ENABLE_ENABLE_FVAL       0x1u

#define HWIO_MCCC_MSTR_BAND1_CFG0_CLOCK_FREQ_RATIO_BMSK              0x00003000
#define HWIO_MCCC_MSTR_BAND1_CFG0_CLOCK_FREQ_RATIO_SHFT                     0xc
#define HWIO_MCCC_MSTR_BAND1_CFG0_CLOCK_FREQ_RATIO_FULL_RATE_FVAL          0x0u
#define HWIO_MCCC_MSTR_BAND1_CFG0_CLOCK_FREQ_RATIO_HALF_RATE_FVAL          0x1u

#define HWIO_MCCC_MSTR_BAND1_CFG0_DATA_FREQ_RATIO_BMSK               0x00000300
#define HWIO_MCCC_MSTR_BAND1_CFG0_DATA_FREQ_RATIO_SHFT                      0x8
#define HWIO_MCCC_MSTR_BAND1_CFG0_DATA_FREQ_RATIO_FULL_RATE_FVAL           0x0u
#define HWIO_MCCC_MSTR_BAND1_CFG0_DATA_FREQ_RATIO_HALF_RATE_FVAL           0x1u

#define HWIO_MCCC_MSTR_BAND1_CFG0_DRAM_CLK_DELIVERY_BMSK             0x00000010
#define HWIO_MCCC_MSTR_BAND1_CFG0_DRAM_CLK_DELIVERY_SHFT                    0x4
#define HWIO_MCCC_MSTR_BAND1_CFG0_DRAM_CLK_DELIVERY_QFI_FVAL               0x0u
#define HWIO_MCCC_MSTR_BAND1_CFG0_DRAM_CLK_DELIVERY_DIST_NETWORK_FVAL       0x1u

#define HWIO_MCCC_MSTR_BAND1_CFG0_MC_CLK_PLL_SRC_BMSK                0x00000001
#define HWIO_MCCC_MSTR_BAND1_CFG0_MC_CLK_PLL_SRC_SHFT                       0x0
#define HWIO_MCCC_MSTR_BAND1_CFG0_MC_CLK_PLL_SRC_GCC_FVAL                  0x0u
#define HWIO_MCCC_MSTR_BAND1_CFG0_MC_CLK_PLL_SRC_DDRCC_FVAL                0x1u

//// Register BAND1_CFG1 ////

#define HWIO_MCCC_MSTR_BAND1_CFG1_ADDR(x)                            (x+0x0000007c)
#define HWIO_MCCC_MSTR_BAND1_CFG1_PHYS(x)                            (x+0x0000007c)
#define HWIO_MCCC_MSTR_BAND1_CFG1_RMSK                               0x3303ffff
#define HWIO_MCCC_MSTR_BAND1_CFG1_SHFT                                        0
#define HWIO_MCCC_MSTR_BAND1_CFG1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND1_CFG1_ADDR(x), HWIO_MCCC_MSTR_BAND1_CFG1_RMSK)
#define HWIO_MCCC_MSTR_BAND1_CFG1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND1_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND1_CFG1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_BAND1_CFG1_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND1_CFG1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND1_CFG1_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND1_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_RD_BYPASS_ID_BMSK              0x30000000
#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_RD_BYPASS_ID_SHFT                    0x1c

#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_WR_BYPASS_ID_BMSK              0x03000000
#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_WR_BYPASS_ID_SHFT                    0x18

#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_WR_POLARITY_ID_BMSK            0x00030000
#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_WR_POLARITY_ID_SHFT                  0x10

#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_TIMER3_LOAD_VAL_BMSK           0x0000f000
#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_TIMER3_LOAD_VAL_SHFT                  0xc

#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_TIMER2_LOAD_VAL_BMSK           0x00000f00
#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_TIMER2_LOAD_VAL_SHFT                  0x8

#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_TIMER1_LOAD_VAL_BMSK           0x000000f0
#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_TIMER1_LOAD_VAL_SHFT                  0x4

#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_TIMER0_LOAD_VAL_BMSK           0x0000000f
#define HWIO_MCCC_MSTR_BAND1_CFG1_SSP_TIMER0_LOAD_VAL_SHFT                  0x0

//// Register BAND2_CFG0 ////

#define HWIO_MCCC_MSTR_BAND2_CFG0_ADDR(x)                            (x+0x00000080)
#define HWIO_MCCC_MSTR_BAND2_CFG0_PHYS(x)                            (x+0x00000080)
#define HWIO_MCCC_MSTR_BAND2_CFG0_RMSK                               0x00013311
#define HWIO_MCCC_MSTR_BAND2_CFG0_SHFT                                        0
#define HWIO_MCCC_MSTR_BAND2_CFG0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND2_CFG0_ADDR(x), HWIO_MCCC_MSTR_BAND2_CFG0_RMSK)
#define HWIO_MCCC_MSTR_BAND2_CFG0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND2_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND2_CFG0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_BAND2_CFG0_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND2_CFG0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND2_CFG0_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND2_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND2_CFG0_FAST_FREQ_SWITCH_ENABLE_BMSK       0x00010000
#define HWIO_MCCC_MSTR_BAND2_CFG0_FAST_FREQ_SWITCH_ENABLE_SHFT             0x10
#define HWIO_MCCC_MSTR_BAND2_CFG0_FAST_FREQ_SWITCH_ENABLE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_MSTR_BAND2_CFG0_FAST_FREQ_SWITCH_ENABLE_ENABLE_FVAL       0x1u

#define HWIO_MCCC_MSTR_BAND2_CFG0_CLOCK_FREQ_RATIO_BMSK              0x00003000
#define HWIO_MCCC_MSTR_BAND2_CFG0_CLOCK_FREQ_RATIO_SHFT                     0xc
#define HWIO_MCCC_MSTR_BAND2_CFG0_CLOCK_FREQ_RATIO_FULL_RATE_FVAL          0x0u
#define HWIO_MCCC_MSTR_BAND2_CFG0_CLOCK_FREQ_RATIO_HALF_RATE_FVAL          0x1u

#define HWIO_MCCC_MSTR_BAND2_CFG0_DATA_FREQ_RATIO_BMSK               0x00000300
#define HWIO_MCCC_MSTR_BAND2_CFG0_DATA_FREQ_RATIO_SHFT                      0x8
#define HWIO_MCCC_MSTR_BAND2_CFG0_DATA_FREQ_RATIO_FULL_RATE_FVAL           0x0u
#define HWIO_MCCC_MSTR_BAND2_CFG0_DATA_FREQ_RATIO_HALF_RATE_FVAL           0x1u

#define HWIO_MCCC_MSTR_BAND2_CFG0_DRAM_CLK_DELIVERY_BMSK             0x00000010
#define HWIO_MCCC_MSTR_BAND2_CFG0_DRAM_CLK_DELIVERY_SHFT                    0x4
#define HWIO_MCCC_MSTR_BAND2_CFG0_DRAM_CLK_DELIVERY_QFI_FVAL               0x0u
#define HWIO_MCCC_MSTR_BAND2_CFG0_DRAM_CLK_DELIVERY_DIST_NETWORK_FVAL       0x1u

#define HWIO_MCCC_MSTR_BAND2_CFG0_MC_CLK_PLL_SRC_BMSK                0x00000001
#define HWIO_MCCC_MSTR_BAND2_CFG0_MC_CLK_PLL_SRC_SHFT                       0x0
#define HWIO_MCCC_MSTR_BAND2_CFG0_MC_CLK_PLL_SRC_GCC_FVAL                  0x0u
#define HWIO_MCCC_MSTR_BAND2_CFG0_MC_CLK_PLL_SRC_DDRCC_FVAL                0x1u

//// Register BAND2_CFG1 ////

#define HWIO_MCCC_MSTR_BAND2_CFG1_ADDR(x)                            (x+0x00000084)
#define HWIO_MCCC_MSTR_BAND2_CFG1_PHYS(x)                            (x+0x00000084)
#define HWIO_MCCC_MSTR_BAND2_CFG1_RMSK                               0x3303ffff
#define HWIO_MCCC_MSTR_BAND2_CFG1_SHFT                                        0
#define HWIO_MCCC_MSTR_BAND2_CFG1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND2_CFG1_ADDR(x), HWIO_MCCC_MSTR_BAND2_CFG1_RMSK)
#define HWIO_MCCC_MSTR_BAND2_CFG1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND2_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND2_CFG1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_BAND2_CFG1_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND2_CFG1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND2_CFG1_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND2_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_RD_BYPASS_ID_BMSK              0x30000000
#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_RD_BYPASS_ID_SHFT                    0x1c

#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_WR_BYPASS_ID_BMSK              0x03000000
#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_WR_BYPASS_ID_SHFT                    0x18

#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_WR_POLARITY_ID_BMSK            0x00030000
#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_WR_POLARITY_ID_SHFT                  0x10

#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_TIMER3_LOAD_VAL_BMSK           0x0000f000
#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_TIMER3_LOAD_VAL_SHFT                  0xc

#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_TIMER2_LOAD_VAL_BMSK           0x00000f00
#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_TIMER2_LOAD_VAL_SHFT                  0x8

#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_TIMER1_LOAD_VAL_BMSK           0x000000f0
#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_TIMER1_LOAD_VAL_SHFT                  0x4

#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_TIMER0_LOAD_VAL_BMSK           0x0000000f
#define HWIO_MCCC_MSTR_BAND2_CFG1_SSP_TIMER0_LOAD_VAL_SHFT                  0x0

//// Register BAND3_CFG0 ////

#define HWIO_MCCC_MSTR_BAND3_CFG0_ADDR(x)                            (x+0x00000088)
#define HWIO_MCCC_MSTR_BAND3_CFG0_PHYS(x)                            (x+0x00000088)
#define HWIO_MCCC_MSTR_BAND3_CFG0_RMSK                               0x00013311
#define HWIO_MCCC_MSTR_BAND3_CFG0_SHFT                                        0
#define HWIO_MCCC_MSTR_BAND3_CFG0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND3_CFG0_ADDR(x), HWIO_MCCC_MSTR_BAND3_CFG0_RMSK)
#define HWIO_MCCC_MSTR_BAND3_CFG0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND3_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND3_CFG0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_BAND3_CFG0_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND3_CFG0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND3_CFG0_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND3_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND3_CFG0_FAST_FREQ_SWITCH_ENABLE_BMSK       0x00010000
#define HWIO_MCCC_MSTR_BAND3_CFG0_FAST_FREQ_SWITCH_ENABLE_SHFT             0x10
#define HWIO_MCCC_MSTR_BAND3_CFG0_FAST_FREQ_SWITCH_ENABLE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_MSTR_BAND3_CFG0_FAST_FREQ_SWITCH_ENABLE_ENABLE_FVAL       0x1u

#define HWIO_MCCC_MSTR_BAND3_CFG0_CLOCK_FREQ_RATIO_BMSK              0x00003000
#define HWIO_MCCC_MSTR_BAND3_CFG0_CLOCK_FREQ_RATIO_SHFT                     0xc
#define HWIO_MCCC_MSTR_BAND3_CFG0_CLOCK_FREQ_RATIO_FULL_RATE_FVAL          0x0u
#define HWIO_MCCC_MSTR_BAND3_CFG0_CLOCK_FREQ_RATIO_HALF_RATE_FVAL          0x1u

#define HWIO_MCCC_MSTR_BAND3_CFG0_DATA_FREQ_RATIO_BMSK               0x00000300
#define HWIO_MCCC_MSTR_BAND3_CFG0_DATA_FREQ_RATIO_SHFT                      0x8
#define HWIO_MCCC_MSTR_BAND3_CFG0_DATA_FREQ_RATIO_FULL_RATE_FVAL           0x0u
#define HWIO_MCCC_MSTR_BAND3_CFG0_DATA_FREQ_RATIO_HALF_RATE_FVAL           0x1u

#define HWIO_MCCC_MSTR_BAND3_CFG0_DRAM_CLK_DELIVERY_BMSK             0x00000010
#define HWIO_MCCC_MSTR_BAND3_CFG0_DRAM_CLK_DELIVERY_SHFT                    0x4
#define HWIO_MCCC_MSTR_BAND3_CFG0_DRAM_CLK_DELIVERY_QFI_FVAL               0x0u
#define HWIO_MCCC_MSTR_BAND3_CFG0_DRAM_CLK_DELIVERY_DIST_NETWORK_FVAL       0x1u

#define HWIO_MCCC_MSTR_BAND3_CFG0_MC_CLK_PLL_SRC_BMSK                0x00000001
#define HWIO_MCCC_MSTR_BAND3_CFG0_MC_CLK_PLL_SRC_SHFT                       0x0
#define HWIO_MCCC_MSTR_BAND3_CFG0_MC_CLK_PLL_SRC_GCC_FVAL                  0x0u
#define HWIO_MCCC_MSTR_BAND3_CFG0_MC_CLK_PLL_SRC_DDRCC_FVAL                0x1u

//// Register BAND3_CFG1 ////

#define HWIO_MCCC_MSTR_BAND3_CFG1_ADDR(x)                            (x+0x0000008c)
#define HWIO_MCCC_MSTR_BAND3_CFG1_PHYS(x)                            (x+0x0000008c)
#define HWIO_MCCC_MSTR_BAND3_CFG1_RMSK                               0x3303ffff
#define HWIO_MCCC_MSTR_BAND3_CFG1_SHFT                                        0
#define HWIO_MCCC_MSTR_BAND3_CFG1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND3_CFG1_ADDR(x), HWIO_MCCC_MSTR_BAND3_CFG1_RMSK)
#define HWIO_MCCC_MSTR_BAND3_CFG1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND3_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND3_CFG1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_BAND3_CFG1_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND3_CFG1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND3_CFG1_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND3_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_RD_BYPASS_ID_BMSK              0x30000000
#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_RD_BYPASS_ID_SHFT                    0x1c

#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_WR_BYPASS_ID_BMSK              0x03000000
#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_WR_BYPASS_ID_SHFT                    0x18

#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_WR_POLARITY_ID_BMSK            0x00030000
#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_WR_POLARITY_ID_SHFT                  0x10

#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_TIMER3_LOAD_VAL_BMSK           0x0000f000
#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_TIMER3_LOAD_VAL_SHFT                  0xc

#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_TIMER2_LOAD_VAL_BMSK           0x00000f00
#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_TIMER2_LOAD_VAL_SHFT                  0x8

#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_TIMER1_LOAD_VAL_BMSK           0x000000f0
#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_TIMER1_LOAD_VAL_SHFT                  0x4

#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_TIMER0_LOAD_VAL_BMSK           0x0000000f
#define HWIO_MCCC_MSTR_BAND3_CFG1_SSP_TIMER0_LOAD_VAL_SHFT                  0x0

//// Register BAND4_CFG0 ////

#define HWIO_MCCC_MSTR_BAND4_CFG0_ADDR(x)                            (x+0x00000090)
#define HWIO_MCCC_MSTR_BAND4_CFG0_PHYS(x)                            (x+0x00000090)
#define HWIO_MCCC_MSTR_BAND4_CFG0_RMSK                               0x00013311
#define HWIO_MCCC_MSTR_BAND4_CFG0_SHFT                                        0
#define HWIO_MCCC_MSTR_BAND4_CFG0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND4_CFG0_ADDR(x), HWIO_MCCC_MSTR_BAND4_CFG0_RMSK)
#define HWIO_MCCC_MSTR_BAND4_CFG0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND4_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND4_CFG0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_BAND4_CFG0_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND4_CFG0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND4_CFG0_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND4_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND4_CFG0_FAST_FREQ_SWITCH_ENABLE_BMSK       0x00010000
#define HWIO_MCCC_MSTR_BAND4_CFG0_FAST_FREQ_SWITCH_ENABLE_SHFT             0x10
#define HWIO_MCCC_MSTR_BAND4_CFG0_FAST_FREQ_SWITCH_ENABLE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_MSTR_BAND4_CFG0_FAST_FREQ_SWITCH_ENABLE_ENABLE_FVAL       0x1u

#define HWIO_MCCC_MSTR_BAND4_CFG0_CLOCK_FREQ_RATIO_BMSK              0x00003000
#define HWIO_MCCC_MSTR_BAND4_CFG0_CLOCK_FREQ_RATIO_SHFT                     0xc
#define HWIO_MCCC_MSTR_BAND4_CFG0_CLOCK_FREQ_RATIO_FULL_RATE_FVAL          0x0u
#define HWIO_MCCC_MSTR_BAND4_CFG0_CLOCK_FREQ_RATIO_HALF_RATE_FVAL          0x1u

#define HWIO_MCCC_MSTR_BAND4_CFG0_DATA_FREQ_RATIO_BMSK               0x00000300
#define HWIO_MCCC_MSTR_BAND4_CFG0_DATA_FREQ_RATIO_SHFT                      0x8
#define HWIO_MCCC_MSTR_BAND4_CFG0_DATA_FREQ_RATIO_FULL_RATE_FVAL           0x0u
#define HWIO_MCCC_MSTR_BAND4_CFG0_DATA_FREQ_RATIO_HALF_RATE_FVAL           0x1u

#define HWIO_MCCC_MSTR_BAND4_CFG0_DRAM_CLK_DELIVERY_BMSK             0x00000010
#define HWIO_MCCC_MSTR_BAND4_CFG0_DRAM_CLK_DELIVERY_SHFT                    0x4
#define HWIO_MCCC_MSTR_BAND4_CFG0_DRAM_CLK_DELIVERY_QFI_FVAL               0x0u
#define HWIO_MCCC_MSTR_BAND4_CFG0_DRAM_CLK_DELIVERY_DIST_NETWORK_FVAL       0x1u

#define HWIO_MCCC_MSTR_BAND4_CFG0_MC_CLK_PLL_SRC_BMSK                0x00000001
#define HWIO_MCCC_MSTR_BAND4_CFG0_MC_CLK_PLL_SRC_SHFT                       0x0
#define HWIO_MCCC_MSTR_BAND4_CFG0_MC_CLK_PLL_SRC_GCC_FVAL                  0x0u
#define HWIO_MCCC_MSTR_BAND4_CFG0_MC_CLK_PLL_SRC_DDRCC_FVAL                0x1u

//// Register BAND4_CFG1 ////

#define HWIO_MCCC_MSTR_BAND4_CFG1_ADDR(x)                            (x+0x00000094)
#define HWIO_MCCC_MSTR_BAND4_CFG1_PHYS(x)                            (x+0x00000094)
#define HWIO_MCCC_MSTR_BAND4_CFG1_RMSK                               0x3303ffff
#define HWIO_MCCC_MSTR_BAND4_CFG1_SHFT                                        0
#define HWIO_MCCC_MSTR_BAND4_CFG1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND4_CFG1_ADDR(x), HWIO_MCCC_MSTR_BAND4_CFG1_RMSK)
#define HWIO_MCCC_MSTR_BAND4_CFG1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND4_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND4_CFG1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_BAND4_CFG1_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND4_CFG1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND4_CFG1_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND4_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_RD_BYPASS_ID_BMSK              0x30000000
#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_RD_BYPASS_ID_SHFT                    0x1c

#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_WR_BYPASS_ID_BMSK              0x03000000
#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_WR_BYPASS_ID_SHFT                    0x18

#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_WR_POLARITY_ID_BMSK            0x00030000
#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_WR_POLARITY_ID_SHFT                  0x10

#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_TIMER3_LOAD_VAL_BMSK           0x0000f000
#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_TIMER3_LOAD_VAL_SHFT                  0xc

#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_TIMER2_LOAD_VAL_BMSK           0x00000f00
#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_TIMER2_LOAD_VAL_SHFT                  0x8

#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_TIMER1_LOAD_VAL_BMSK           0x000000f0
#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_TIMER1_LOAD_VAL_SHFT                  0x4

#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_TIMER0_LOAD_VAL_BMSK           0x0000000f
#define HWIO_MCCC_MSTR_BAND4_CFG1_SSP_TIMER0_LOAD_VAL_SHFT                  0x0

//// Register BAND5_CFG0 ////

#define HWIO_MCCC_MSTR_BAND5_CFG0_ADDR(x)                            (x+0x00000098)
#define HWIO_MCCC_MSTR_BAND5_CFG0_PHYS(x)                            (x+0x00000098)
#define HWIO_MCCC_MSTR_BAND5_CFG0_RMSK                               0x00013311
#define HWIO_MCCC_MSTR_BAND5_CFG0_SHFT                                        0
#define HWIO_MCCC_MSTR_BAND5_CFG0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND5_CFG0_ADDR(x), HWIO_MCCC_MSTR_BAND5_CFG0_RMSK)
#define HWIO_MCCC_MSTR_BAND5_CFG0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND5_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND5_CFG0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_BAND5_CFG0_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND5_CFG0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND5_CFG0_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND5_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND5_CFG0_FAST_FREQ_SWITCH_ENABLE_BMSK       0x00010000
#define HWIO_MCCC_MSTR_BAND5_CFG0_FAST_FREQ_SWITCH_ENABLE_SHFT             0x10
#define HWIO_MCCC_MSTR_BAND5_CFG0_FAST_FREQ_SWITCH_ENABLE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_MSTR_BAND5_CFG0_FAST_FREQ_SWITCH_ENABLE_ENABLE_FVAL       0x1u

#define HWIO_MCCC_MSTR_BAND5_CFG0_CLOCK_FREQ_RATIO_BMSK              0x00003000
#define HWIO_MCCC_MSTR_BAND5_CFG0_CLOCK_FREQ_RATIO_SHFT                     0xc
#define HWIO_MCCC_MSTR_BAND5_CFG0_CLOCK_FREQ_RATIO_FULL_RATE_FVAL          0x0u
#define HWIO_MCCC_MSTR_BAND5_CFG0_CLOCK_FREQ_RATIO_HALF_RATE_FVAL          0x1u

#define HWIO_MCCC_MSTR_BAND5_CFG0_DATA_FREQ_RATIO_BMSK               0x00000300
#define HWIO_MCCC_MSTR_BAND5_CFG0_DATA_FREQ_RATIO_SHFT                      0x8
#define HWIO_MCCC_MSTR_BAND5_CFG0_DATA_FREQ_RATIO_FULL_RATE_FVAL           0x0u
#define HWIO_MCCC_MSTR_BAND5_CFG0_DATA_FREQ_RATIO_HALF_RATE_FVAL           0x1u

#define HWIO_MCCC_MSTR_BAND5_CFG0_DRAM_CLK_DELIVERY_BMSK             0x00000010
#define HWIO_MCCC_MSTR_BAND5_CFG0_DRAM_CLK_DELIVERY_SHFT                    0x4
#define HWIO_MCCC_MSTR_BAND5_CFG0_DRAM_CLK_DELIVERY_QFI_FVAL               0x0u
#define HWIO_MCCC_MSTR_BAND5_CFG0_DRAM_CLK_DELIVERY_DIST_NETWORK_FVAL       0x1u

#define HWIO_MCCC_MSTR_BAND5_CFG0_MC_CLK_PLL_SRC_BMSK                0x00000001
#define HWIO_MCCC_MSTR_BAND5_CFG0_MC_CLK_PLL_SRC_SHFT                       0x0
#define HWIO_MCCC_MSTR_BAND5_CFG0_MC_CLK_PLL_SRC_GCC_FVAL                  0x0u
#define HWIO_MCCC_MSTR_BAND5_CFG0_MC_CLK_PLL_SRC_DDRCC_FVAL                0x1u

//// Register BAND5_CFG1 ////

#define HWIO_MCCC_MSTR_BAND5_CFG1_ADDR(x)                            (x+0x0000009c)
#define HWIO_MCCC_MSTR_BAND5_CFG1_PHYS(x)                            (x+0x0000009c)
#define HWIO_MCCC_MSTR_BAND5_CFG1_RMSK                               0x3303ffff
#define HWIO_MCCC_MSTR_BAND5_CFG1_SHFT                                        0
#define HWIO_MCCC_MSTR_BAND5_CFG1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND5_CFG1_ADDR(x), HWIO_MCCC_MSTR_BAND5_CFG1_RMSK)
#define HWIO_MCCC_MSTR_BAND5_CFG1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_BAND5_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_BAND5_CFG1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_BAND5_CFG1_ADDR(x), val)
#define HWIO_MCCC_MSTR_BAND5_CFG1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_BAND5_CFG1_ADDR(x), mask, val, HWIO_MCCC_MSTR_BAND5_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_RD_BYPASS_ID_BMSK              0x30000000
#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_RD_BYPASS_ID_SHFT                    0x1c

#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_WR_BYPASS_ID_BMSK              0x03000000
#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_WR_BYPASS_ID_SHFT                    0x18

#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_WR_POLARITY_ID_BMSK            0x00030000
#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_WR_POLARITY_ID_SHFT                  0x10

#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_TIMER3_LOAD_VAL_BMSK           0x0000f000
#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_TIMER3_LOAD_VAL_SHFT                  0xc

#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_TIMER2_LOAD_VAL_BMSK           0x00000f00
#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_TIMER2_LOAD_VAL_SHFT                  0x8

#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_TIMER1_LOAD_VAL_BMSK           0x000000f0
#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_TIMER1_LOAD_VAL_SHFT                  0x4

#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_TIMER0_LOAD_VAL_BMSK           0x0000000f
#define HWIO_MCCC_MSTR_BAND5_CFG1_SSP_TIMER0_LOAD_VAL_SHFT                  0x0

//// Register SSP_WR_POLARITY_CFG0 ////

#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_ADDR(x)                  (x+0x000000b0)
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_PHYS(x)                  (x+0x000000b0)
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_RMSK                     0xffffffff
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_SHFT                              0
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_IN(x)                    \
	in_dword_masked ( HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_ADDR(x), HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_RMSK)
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_INM(x, mask)             \
	in_dword_masked ( HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_OUT(x, val)              \
	out_dword( HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_ADDR(x), val)
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_ADDR(x), mask, val, HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_VEC1_BMSK                0xffff0000
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_VEC1_SHFT                      0x10

#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_VEC0_BMSK                0x0000ffff
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG0_VEC0_SHFT                       0x0

//// Register SSP_WR_POLARITY_CFG1 ////

#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_ADDR(x)                  (x+0x000000b4)
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_PHYS(x)                  (x+0x000000b4)
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_RMSK                     0xffffffff
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_SHFT                              0
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_IN(x)                    \
	in_dword_masked ( HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_ADDR(x), HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_RMSK)
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_INM(x, mask)             \
	in_dword_masked ( HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_OUT(x, val)              \
	out_dword( HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_ADDR(x), val)
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_ADDR(x), mask, val, HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_VEC3_BMSK                0xffff0000
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_VEC3_SHFT                      0x10

#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_VEC2_BMSK                0x0000ffff
#define HWIO_MCCC_MSTR_SSP_WR_POLARITY_CFG1_VEC2_SHFT                       0x0

//// Register SSP_WR_BYPASS_CFG0 ////

#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_ADDR(x)                    (x+0x000000b8)
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_PHYS(x)                    (x+0x000000b8)
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_RMSK                       0xffffffff
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_SHFT                                0
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_IN(x)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_ADDR(x), HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_RMSK)
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_INM(x, mask)               \
	in_dword_masked ( HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_OUT(x, val)                \
	out_dword( HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_ADDR(x), val)
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_ADDR(x), mask, val, HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_VEC1_BMSK                  0xffff0000
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_VEC1_SHFT                        0x10

#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_VEC0_BMSK                  0x0000ffff
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG0_VEC0_SHFT                         0x0

//// Register SSP_WR_BYPASS_CFG1 ////

#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_ADDR(x)                    (x+0x000000bc)
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_PHYS(x)                    (x+0x000000bc)
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_RMSK                       0xffffffff
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_SHFT                                0
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_IN(x)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_ADDR(x), HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_RMSK)
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_INM(x, mask)               \
	in_dword_masked ( HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_OUT(x, val)                \
	out_dword( HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_ADDR(x), val)
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_ADDR(x), mask, val, HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_VEC3_BMSK                  0xffff0000
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_VEC3_SHFT                        0x10

#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_VEC2_BMSK                  0x0000ffff
#define HWIO_MCCC_MSTR_SSP_WR_BYPASS_CFG1_VEC2_SHFT                         0x0

//// Register SSP_RD_BYPASS_CFG0 ////

#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_ADDR(x)                    (x+0x000000c8)
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_PHYS(x)                    (x+0x000000c8)
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_RMSK                       0xffffffff
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_SHFT                                0
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_IN(x)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_ADDR(x), HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_RMSK)
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_INM(x, mask)               \
	in_dword_masked ( HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_OUT(x, val)                \
	out_dword( HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_ADDR(x), val)
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_ADDR(x), mask, val, HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_VEC1_BMSK                  0xffff0000
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_VEC1_SHFT                        0x10

#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_VEC0_BMSK                  0x0000ffff
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG0_VEC0_SHFT                         0x0

//// Register SSP_RD_BYPASS_CFG1 ////

#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_ADDR(x)                    (x+0x000000cc)
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_PHYS(x)                    (x+0x000000cc)
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_RMSK                       0xffffffff
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_SHFT                                0
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_IN(x)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_ADDR(x), HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_RMSK)
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_INM(x, mask)               \
	in_dword_masked ( HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_OUT(x, val)                \
	out_dword( HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_ADDR(x), val)
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_ADDR(x), mask, val, HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_VEC3_BMSK                  0xffff0000
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_VEC3_SHFT                        0x10

#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_VEC2_BMSK                  0x0000ffff
#define HWIO_MCCC_MSTR_SSP_RD_BYPASS_CFG1_VEC2_SHFT                         0x0

//// Register TASK0_RX_ENABLE_CFG ////

#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_ADDR(x)                   (x+0x00000100)
#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_PHYS(x)                   (x+0x00000100)
#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_RMSK                      0x1f0000ff
#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_SHFT                               0
#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_IN(x)                     \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_ADDR(x), HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_RMSK)
#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_OUT(x, val)               \
	out_dword( HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_ADDR(x), val)
#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_ADDR(x), mask, val, HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_STATE_ID_BMSK             0x1f000000
#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_STATE_ID_SHFT                   0x18

#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_RESUME_ID_BMSK            0x000000f0
#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_RESUME_ID_SHFT                   0x4

#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_START_ID_BMSK             0x0000000f
#define HWIO_MCCC_MSTR_TASK0_RX_ENABLE_CFG_START_ID_SHFT                    0x0

//// Register TASK1_RX_CLKON_CFG ////

#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_ADDR(x)                    (x+0x00000104)
#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_PHYS(x)                    (x+0x00000104)
#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_RMSK                       0x1f0000ff
#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_SHFT                                0
#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_IN(x)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_ADDR(x), HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_RMSK)
#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_OUT(x, val)                \
	out_dword( HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_ADDR(x), val)
#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_ADDR(x), mask, val, HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_STATE_ID_BMSK              0x1f000000
#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_STATE_ID_SHFT                    0x18

#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_RESUME_ID_BMSK             0x000000f0
#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_RESUME_ID_SHFT                    0x4

#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_START_ID_BMSK              0x0000000f
#define HWIO_MCCC_MSTR_TASK1_RX_CLKON_CFG_START_ID_SHFT                     0x0

//// Register TASK2_GFCM_SWITCH_CFG ////

#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_ADDR(x)                 (x+0x00000108)
#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_PHYS(x)                 (x+0x00000108)
#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_RMSK                    0x1f0000ff
#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_SHFT                             0
#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_IN(x)                   \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_ADDR(x), HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_RMSK)
#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_OUT(x, val)             \
	out_dword( HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_ADDR(x), val)
#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_ADDR(x), mask, val, HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_STATE_ID_BMSK           0x1f000000
#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_STATE_ID_SHFT                 0x18

#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_RESUME_ID_BMSK          0x000000f0
#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_RESUME_ID_SHFT                 0x4

#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_START_ID_BMSK           0x0000000f
#define HWIO_MCCC_MSTR_TASK2_GFCM_SWITCH_CFG_START_ID_SHFT                  0x0

//// Register TASK3_SSP_CFG ////

#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_ADDR(x)                         (x+0x0000010c)
#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_PHYS(x)                         (x+0x0000010c)
#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_RMSK                            0x1f0000ff
#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_SHFT                                     0
#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_IN(x)                           \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK3_SSP_CFG_ADDR(x), HWIO_MCCC_MSTR_TASK3_SSP_CFG_RMSK)
#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_INM(x, mask)                    \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK3_SSP_CFG_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_OUT(x, val)                     \
	out_dword( HWIO_MCCC_MSTR_TASK3_SSP_CFG_ADDR(x), val)
#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_TASK3_SSP_CFG_ADDR(x), mask, val, HWIO_MCCC_MSTR_TASK3_SSP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_STATE_ID_BMSK                   0x1f000000
#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_STATE_ID_SHFT                         0x18

#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_RESUME_ID_BMSK                  0x000000f0
#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_RESUME_ID_SHFT                         0x4

#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_START_ID_BMSK                   0x0000000f
#define HWIO_MCCC_MSTR_TASK3_SSP_CFG_START_ID_SHFT                          0x0

//// Register TASK4_RX_DISABLE_CFG ////

#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_ADDR(x)                  (x+0x00000110)
#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_PHYS(x)                  (x+0x00000110)
#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_RMSK                     0x1f0000ff
#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_SHFT                              0
#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_IN(x)                    \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_ADDR(x), HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_RMSK)
#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_OUT(x, val)              \
	out_dword( HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_ADDR(x), val)
#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_ADDR(x), mask, val, HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_STATE_ID_BMSK            0x1f000000
#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_STATE_ID_SHFT                  0x18

#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_RESUME_ID_BMSK           0x000000f0
#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_RESUME_ID_SHFT                  0x4

#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_START_ID_BMSK            0x0000000f
#define HWIO_MCCC_MSTR_TASK4_RX_DISABLE_CFG_START_ID_SHFT                   0x0

//// Register TASK_DEP_VEC_CFG0 ////

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_ADDR(x)                     (x+0x00000120)
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_PHYS(x)                     (x+0x00000120)
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_RMSK                        0xffffffff
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_SHFT                                 0
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_IN(x)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_ADDR(x), HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_RMSK)
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_INM(x, mask)                \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_OUT(x, val)                 \
	out_dword( HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_ADDR(x), val)
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_ADDR(x), mask, val, HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_DEP_VEC3_BMSK               0xff000000
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_DEP_VEC3_SHFT                     0x18

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_DEP_VEC2_BMSK               0x00ff0000
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_DEP_VEC2_SHFT                     0x10

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_DEP_VEC1_BMSK               0x0000ff00
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_DEP_VEC1_SHFT                      0x8

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_DEP_VEC0_BMSK               0x000000ff
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG0_DEP_VEC0_SHFT                      0x0

//// Register TASK_DEP_VEC_CFG1 ////

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_ADDR(x)                     (x+0x00000124)
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_PHYS(x)                     (x+0x00000124)
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_RMSK                        0xffffffff
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_SHFT                                 0
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_IN(x)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_ADDR(x), HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_RMSK)
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_INM(x, mask)                \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_OUT(x, val)                 \
	out_dword( HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_ADDR(x), val)
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_ADDR(x), mask, val, HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_DEP_VEC7_BMSK               0xff000000
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_DEP_VEC7_SHFT                     0x18

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_DEP_VEC6_BMSK               0x00ff0000
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_DEP_VEC6_SHFT                     0x10

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_DEP_VEC5_BMSK               0x0000ff00
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_DEP_VEC5_SHFT                      0x8

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_DEP_VEC4_BMSK               0x000000ff
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG1_DEP_VEC4_SHFT                      0x0

//// Register TASK_DEP_VEC_CFG2 ////

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_ADDR(x)                     (x+0x00000128)
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_PHYS(x)                     (x+0x00000128)
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_RMSK                        0xffffffff
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_SHFT                                 0
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_IN(x)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_ADDR(x), HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_RMSK)
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_INM(x, mask)                \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_OUT(x, val)                 \
	out_dword( HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_ADDR(x), val)
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_ADDR(x), mask, val, HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_DEP_VEC9_BMSK               0xff000000
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_DEP_VEC9_SHFT                     0x18

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_MPT_DEP_VEC9_BMSK           0x00ff0000
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_MPT_DEP_VEC9_SHFT                 0x10

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_DEP_VEC8_BMSK               0x0000ff00
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_DEP_VEC8_SHFT                      0x8

#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_MPT_DEP_VEC8_BMSK           0x000000ff
#define HWIO_MCCC_MSTR_TASK_DEP_VEC_CFG2_MPT_DEP_VEC8_SHFT                  0x0

//// Register TASK_MASK_CFG0 ////

#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_ADDR(x)                        (x+0x00000130)
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_PHYS(x)                        (x+0x00000130)
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_RMSK                           0x1070001f
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_SHFT                                    0
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK_MASK_CFG0_ADDR(x), HWIO_MCCC_MSTR_TASK_MASK_CFG0_RMSK)
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK_MASK_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_OUT(x, val)                    \
	out_dword( HWIO_MCCC_MSTR_TASK_MASK_CFG0_ADDR(x), val)
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_TASK_MASK_CFG0_ADDR(x), mask, val, HWIO_MCCC_MSTR_TASK_MASK_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_ENABLE_BMSK                    0x10000000
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_ENABLE_SHFT                          0x1c

#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_DEP_SAME_FREQ_RATIO_BMSK       0x00400000
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_DEP_SAME_FREQ_RATIO_SHFT             0x16

#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_DEP_SAME_PERIOD_BMSK           0x00200000
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_DEP_SAME_PERIOD_SHFT                 0x15

#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_DEP_SAME_PLL_SRC_BMSK          0x00100000
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_DEP_SAME_PLL_SRC_SHFT                0x14

#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_TASK4_RX_DISABLE_MASK_BMSK     0x00000010
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_TASK4_RX_DISABLE_MASK_SHFT            0x4

#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_TASK3_SSP_MASK_BMSK            0x00000008
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_TASK3_SSP_MASK_SHFT                   0x3

#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_TASK2_GFCM_SWITCH_MASK_BMSK    0x00000004
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_TASK2_GFCM_SWITCH_MASK_SHFT           0x2

#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_TASK1_RX_CLKON_MASK_BMSK       0x00000002
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_TASK1_RX_CLKON_MASK_SHFT              0x1

#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_TASK0_RX_ENABLE_MASK_BMSK      0x00000001
#define HWIO_MCCC_MSTR_TASK_MASK_CFG0_TASK0_RX_ENABLE_MASK_SHFT             0x0

//// Register TASK_MASK_CFG1 ////

#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_ADDR(x)                        (x+0x00000134)
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_PHYS(x)                        (x+0x00000134)
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_RMSK                           0x1070001f
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_SHFT                                    0
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK_MASK_CFG1_ADDR(x), HWIO_MCCC_MSTR_TASK_MASK_CFG1_RMSK)
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_MSTR_TASK_MASK_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_OUT(x, val)                    \
	out_dword( HWIO_MCCC_MSTR_TASK_MASK_CFG1_ADDR(x), val)
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_TASK_MASK_CFG1_ADDR(x), mask, val, HWIO_MCCC_MSTR_TASK_MASK_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_ENABLE_BMSK                    0x10000000
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_ENABLE_SHFT                          0x1c

#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_DEP_SAME_FREQ_RATIO_BMSK       0x00400000
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_DEP_SAME_FREQ_RATIO_SHFT             0x16

#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_DEP_SAME_PERIOD_BMSK           0x00200000
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_DEP_SAME_PERIOD_SHFT                 0x15

#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_DEP_SAME_PLL_SRC_BMSK          0x00100000
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_DEP_SAME_PLL_SRC_SHFT                0x14

#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_TASK4_RX_DISABLE_MASK_BMSK     0x00000010
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_TASK4_RX_DISABLE_MASK_SHFT            0x4

#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_TASK3_SSP_MASK_BMSK            0x00000008
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_TASK3_SSP_MASK_SHFT                   0x3

#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_TASK2_GFCM_SWITCH_MASK_BMSK    0x00000004
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_TASK2_GFCM_SWITCH_MASK_SHFT           0x2

#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_TASK1_RX_CLKON_MASK_BMSK       0x00000002
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_TASK1_RX_CLKON_MASK_SHFT              0x1

#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_TASK0_RX_ENABLE_MASK_BMSK      0x00000001
#define HWIO_MCCC_MSTR_TASK_MASK_CFG1_TASK0_RX_ENABLE_MASK_SHFT             0x0

//// Register SINGLE_TASK_ENGINE_UPDATE ////

#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_ADDR(x)             (x+0x00000140)
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_PHYS(x)             (x+0x00000140)
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_RMSK                0x00000001
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_SHFT                         0
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_IN(x)               \
	in_dword_masked ( HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_ADDR(x), HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_RMSK)
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_INM(x, mask)        \
	in_dword_masked ( HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_OUT(x, val)         \
	out_dword( HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_ADDR(x), val)
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_ADDR(x), mask, val, HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_ACTIVE_BMSK         0x00000001
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_UPDATE_ACTIVE_SHFT                0x0

//// Register SINGLE_TASK_ENGINE_CFG ////

#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_ADDR(x)                (x+0x00000144)
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_PHYS(x)                (x+0x00000144)
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_RMSK                   0x0000001f
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_SHFT                            0
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_IN(x)                  \
	in_dword_masked ( HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_ADDR(x), HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_RMSK)
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_OUT(x, val)            \
	out_dword( HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_ADDR(x), val)
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_ADDR(x), mask, val, HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_TASK4_RX_DISABLE_BMSK  0x00000010
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_TASK4_RX_DISABLE_SHFT         0x4

#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_TASK3_SSP_BMSK         0x00000008
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_TASK3_SSP_SHFT                0x3

#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_TASK2_GFCM_SWITCH_BMSK 0x00000004
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_TASK2_GFCM_SWITCH_SHFT        0x2

#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_TASK1_RX_CLKON_BMSK    0x00000002
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_TASK1_RX_CLKON_SHFT           0x1

#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_TASK0_RX_ENABLE_BMSK   0x00000001
#define HWIO_MCCC_MSTR_SINGLE_TASK_ENGINE_CFG_TASK0_RX_ENABLE_SHFT          0x0

//// Register GCC_MC_CLKON_OVERRIDE_CFG ////

#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_ADDR(x)             (x+0x00000150)
#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_PHYS(x)             (x+0x00000150)
#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_RMSK                0x00011f1f
#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_SHFT                         0
#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_IN(x)               \
	in_dword_masked ( HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_ADDR(x), HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_RMSK)
#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_OUT(x, val)         \
	out_dword( HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_ADDR(x), val)
#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_ADDR(x), mask, val, HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_FAST_FREQ_SWITCH_BMSK 0x00010000
#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_FAST_FREQ_SWITCH_SHFT       0x10

#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_STOP_STATE_BMSK     0x00001f00
#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_STOP_STATE_SHFT            0x8

#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_START_STATE_BMSK    0x0000001f
#define HWIO_MCCC_MSTR_GCC_MC_CLKON_OVERRIDE_CFG_START_STATE_SHFT           0x0

//// Register MC_CLKON_CFG ////

#define HWIO_MCCC_MSTR_MC_CLKON_CFG_ADDR(x)                          (x+0x00000154)
#define HWIO_MCCC_MSTR_MC_CLKON_CFG_PHYS(x)                          (x+0x00000154)
#define HWIO_MCCC_MSTR_MC_CLKON_CFG_RMSK                             0x000001f1
#define HWIO_MCCC_MSTR_MC_CLKON_CFG_SHFT                                      0
#define HWIO_MCCC_MSTR_MC_CLKON_CFG_IN(x)                            \
	in_dword_masked ( HWIO_MCCC_MSTR_MC_CLKON_CFG_ADDR(x), HWIO_MCCC_MSTR_MC_CLKON_CFG_RMSK)
#define HWIO_MCCC_MSTR_MC_CLKON_CFG_INM(x, mask)                     \
	in_dword_masked ( HWIO_MCCC_MSTR_MC_CLKON_CFG_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_MC_CLKON_CFG_OUT(x, val)                      \
	out_dword( HWIO_MCCC_MSTR_MC_CLKON_CFG_ADDR(x), val)
#define HWIO_MCCC_MSTR_MC_CLKON_CFG_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_MC_CLKON_CFG_ADDR(x), mask, val, HWIO_MCCC_MSTR_MC_CLKON_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_MC_CLKON_CFG_MODE_FILTER_STATE_BMSK           0x000001f0
#define HWIO_MCCC_MSTR_MC_CLKON_CFG_MODE_FILTER_STATE_SHFT                  0x4

#define HWIO_MCCC_MSTR_MC_CLKON_CFG_MODE_FILTER_EN_BMSK              0x00000001
#define HWIO_MCCC_MSTR_MC_CLKON_CFG_MODE_FILTER_EN_SHFT                     0x0

//// Register DDRCC0_GCC_SRC0_BYP_CLK_CGCR ////

#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_ADDR(x)          (x+0x00000180)
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_PHYS(x)          (x+0x00000180)
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_RMSK             0x80000001
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_SHFT                      0
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_IN(x)            \
	in_dword_masked ( HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_ADDR(x), HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_RMSK)
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_INM(x, mask)     \
	in_dword_masked ( HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_OUT(x, val)      \
	out_dword( HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_ADDR(x), val)
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_ADDR(x), mask, val, HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_CLK_OFF_BMSK     0x80000000
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_CLK_OFF_SHFT           0x1f

#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_CLK_ENABLE_BMSK  0x00000001
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_CLK_ENABLE_SHFT         0x0
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_CLK_ENABLE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC0_BYP_CLK_CGCR_CLK_ENABLE_ENABLE_FVAL       0x1u

//// Register DDRCC0_GCC_SRC1_BYP_CLK_CGCR ////

#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_ADDR(x)          (x+0x00000184)
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_PHYS(x)          (x+0x00000184)
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_RMSK             0x80000001
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_SHFT                      0
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_IN(x)            \
	in_dword_masked ( HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_ADDR(x), HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_RMSK)
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_INM(x, mask)     \
	in_dword_masked ( HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_OUT(x, val)      \
	out_dword( HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_ADDR(x), val)
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_ADDR(x), mask, val, HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_CLK_OFF_BMSK     0x80000000
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_CLK_OFF_SHFT           0x1f

#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_CLK_ENABLE_BMSK  0x00000001
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_CLK_ENABLE_SHFT         0x0
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_CLK_ENABLE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_MSTR_DDRCC0_GCC_SRC1_BYP_CLK_CGCR_CLK_ENABLE_ENABLE_FVAL       0x1u

//// Register DDRCC1_GCC_SRC0_BYP_CLK_CGCR ////

#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_ADDR(x)          (x+0x00000188)
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_PHYS(x)          (x+0x00000188)
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_RMSK             0x80000001
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_SHFT                      0
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_IN(x)            \
	in_dword_masked ( HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_ADDR(x), HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_RMSK)
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_INM(x, mask)     \
	in_dword_masked ( HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_OUT(x, val)      \
	out_dword( HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_ADDR(x), val)
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_ADDR(x), mask, val, HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_CLK_OFF_BMSK     0x80000000
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_CLK_OFF_SHFT           0x1f

#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_CLK_ENABLE_BMSK  0x00000001
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_CLK_ENABLE_SHFT         0x0
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_CLK_ENABLE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC0_BYP_CLK_CGCR_CLK_ENABLE_ENABLE_FVAL       0x1u

//// Register DDRCC1_GCC_SRC1_BYP_CLK_CGCR ////

#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_ADDR(x)          (x+0x0000018c)
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_PHYS(x)          (x+0x0000018c)
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_RMSK             0x80000001
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_SHFT                      0
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_IN(x)            \
	in_dword_masked ( HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_ADDR(x), HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_RMSK)
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_INM(x, mask)     \
	in_dword_masked ( HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_OUT(x, val)      \
	out_dword( HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_ADDR(x), val)
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_ADDR(x), mask, val, HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_CLK_OFF_BMSK     0x80000000
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_CLK_OFF_SHFT           0x1f

#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_CLK_ENABLE_BMSK  0x00000001
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_CLK_ENABLE_SHFT         0x0
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_CLK_ENABLE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_MSTR_DDRCC1_GCC_SRC1_BYP_CLK_CGCR_CLK_ENABLE_ENABLE_FVAL       0x1u

//// Register MISC_FEATURE_CFG ////

#define HWIO_MCCC_MSTR_MISC_FEATURE_CFG_ADDR(x)                      (x+0x00000200)
#define HWIO_MCCC_MSTR_MISC_FEATURE_CFG_PHYS(x)                      (x+0x00000200)
#define HWIO_MCCC_MSTR_MISC_FEATURE_CFG_RMSK                         0x00000001
#define HWIO_MCCC_MSTR_MISC_FEATURE_CFG_SHFT                                  0
#define HWIO_MCCC_MSTR_MISC_FEATURE_CFG_IN(x)                        \
	in_dword_masked ( HWIO_MCCC_MSTR_MISC_FEATURE_CFG_ADDR(x), HWIO_MCCC_MSTR_MISC_FEATURE_CFG_RMSK)
#define HWIO_MCCC_MSTR_MISC_FEATURE_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_MCCC_MSTR_MISC_FEATURE_CFG_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_MISC_FEATURE_CFG_OUT(x, val)                  \
	out_dword( HWIO_MCCC_MSTR_MISC_FEATURE_CFG_ADDR(x), val)
#define HWIO_MCCC_MSTR_MISC_FEATURE_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_MISC_FEATURE_CFG_ADDR(x), mask, val, HWIO_MCCC_MSTR_MISC_FEATURE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_MISC_FEATURE_CFG_PHY_QFI_MASK_BMSK            0x00000001
#define HWIO_MCCC_MSTR_MISC_FEATURE_CFG_PHY_QFI_MASK_SHFT                   0x0

//// Register CLOCK_GATE_CFG ////

#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_ADDR(x)                        (x+0x00000210)
#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_PHYS(x)                        (x+0x00000210)
#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_RMSK                           0x00001111
#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_SHFT                                    0
#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_MSTR_CLOCK_GATE_CFG_ADDR(x), HWIO_MCCC_MSTR_CLOCK_GATE_CFG_RMSK)
#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_MSTR_CLOCK_GATE_CFG_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_OUT(x, val)                    \
	out_dword( HWIO_MCCC_MSTR_CLOCK_GATE_CFG_ADDR(x), val)
#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_CLOCK_GATE_CFG_ADDR(x), mask, val, HWIO_MCCC_MSTR_CLOCK_GATE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_MCCC_RCG_SW_CLK_ON_BMSK        0x00001000
#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_MCCC_RCG_SW_CLK_ON_SHFT               0xc

#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_INTERWORK_CLK_ENABLE_BMSK      0x00000100
#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_INTERWORK_CLK_ENABLE_SHFT             0x8

#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_MCCC_CLK_DISABLE_BMSK          0x00000010
#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_MCCC_CLK_DISABLE_SHFT                 0x4

#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_MCCC_HW_CLKGATE_EN_BMSK        0x00000001
#define HWIO_MCCC_MSTR_CLOCK_GATE_CFG_MCCC_HW_CLKGATE_EN_SHFT               0x0

//// Register FREQ_SWITCH_DISABLE ////

#define HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_ADDR(x)                   (x+0x00000214)
#define HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_PHYS(x)                   (x+0x00000214)
#define HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_RMSK                      0x00000001
#define HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_SHFT                               0
#define HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_IN(x)                     \
	in_dword_masked ( HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_ADDR(x), HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_RMSK)
#define HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_INM(x, mask)              \
	in_dword_masked ( HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_OUT(x, val)               \
	out_dword( HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_ADDR(x), val)
#define HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_ADDR(x), mask, val, HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_DISABLE_BMSK              0x00000001
#define HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_DISABLE_SHFT                     0x0
#define HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_DISABLE_NOT_DISABLE_FVAL        0x0u
#define HWIO_MCCC_MSTR_FREQ_SWITCH_DISABLE_DISABLE_DISABLE_FVAL            0x1u

//// Register CHANNEL_DISABLE ////

#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_ADDR(x)                       (x+0x00000218)
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_PHYS(x)                       (x+0x00000218)
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_RMSK                          0x0000000f
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_SHFT                                   0
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_IN(x)                         \
	in_dword_masked ( HWIO_MCCC_MSTR_CHANNEL_DISABLE_ADDR(x), HWIO_MCCC_MSTR_CHANNEL_DISABLE_RMSK)
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_INM(x, mask)                  \
	in_dword_masked ( HWIO_MCCC_MSTR_CHANNEL_DISABLE_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_OUT(x, val)                   \
	out_dword( HWIO_MCCC_MSTR_CHANNEL_DISABLE_ADDR(x), val)
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_CHANNEL_DISABLE_ADDR(x), mask, val, HWIO_MCCC_MSTR_CHANNEL_DISABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH3_DISABLE_BMSK              0x00000008
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH3_DISABLE_SHFT                     0x3
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH3_DISABLE_NOT_DISABLE_FVAL        0x0u
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH3_DISABLE_DISABLE_FVAL            0x1u

#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH2_DISABLE_BMSK              0x00000004
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH2_DISABLE_SHFT                     0x2
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH2_DISABLE_NOT_DISABLE_FVAL        0x0u
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH2_DISABLE_DISABLE_FVAL            0x1u

#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH1_DISABLE_BMSK              0x00000002
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH1_DISABLE_SHFT                     0x1
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH1_DISABLE_NOT_DISABLE_FVAL        0x0u
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH1_DISABLE_DISABLE_FVAL            0x1u

#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH0_DISABLE_BMSK              0x00000001
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH0_DISABLE_SHFT                     0x0
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH0_DISABLE_NOT_DISABLE_FVAL        0x0u
#define HWIO_MCCC_MSTR_CHANNEL_DISABLE_CH0_DISABLE_DISABLE_FVAL            0x1u

//// Register SPARE0 ////

#define HWIO_MCCC_MSTR_SPARE0_ADDR(x)                                (x+0x00000230)
#define HWIO_MCCC_MSTR_SPARE0_PHYS(x)                                (x+0x00000230)
#define HWIO_MCCC_MSTR_SPARE0_RMSK                                   0x0000000f
#define HWIO_MCCC_MSTR_SPARE0_SHFT                                            0
#define HWIO_MCCC_MSTR_SPARE0_IN(x)                                  \
	in_dword_masked ( HWIO_MCCC_MSTR_SPARE0_ADDR(x), HWIO_MCCC_MSTR_SPARE0_RMSK)
#define HWIO_MCCC_MSTR_SPARE0_INM(x, mask)                           \
	in_dword_masked ( HWIO_MCCC_MSTR_SPARE0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SPARE0_OUT(x, val)                            \
	out_dword( HWIO_MCCC_MSTR_SPARE0_ADDR(x), val)
#define HWIO_MCCC_MSTR_SPARE0_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SPARE0_ADDR(x), mask, val, HWIO_MCCC_MSTR_SPARE0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SPARE0_SPARE_BMSK                             0x0000000f
#define HWIO_MCCC_MSTR_SPARE0_SPARE_SHFT                                    0x0

//// Register SPARE1 ////

#define HWIO_MCCC_MSTR_SPARE1_ADDR(x)                                (x+0x00000234)
#define HWIO_MCCC_MSTR_SPARE1_PHYS(x)                                (x+0x00000234)
#define HWIO_MCCC_MSTR_SPARE1_RMSK                                   0x0000000f
#define HWIO_MCCC_MSTR_SPARE1_SHFT                                            0
#define HWIO_MCCC_MSTR_SPARE1_IN(x)                                  \
	in_dword_masked ( HWIO_MCCC_MSTR_SPARE1_ADDR(x), HWIO_MCCC_MSTR_SPARE1_RMSK)
#define HWIO_MCCC_MSTR_SPARE1_INM(x, mask)                           \
	in_dword_masked ( HWIO_MCCC_MSTR_SPARE1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SPARE1_OUT(x, val)                            \
	out_dword( HWIO_MCCC_MSTR_SPARE1_ADDR(x), val)
#define HWIO_MCCC_MSTR_SPARE1_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SPARE1_ADDR(x), mask, val, HWIO_MCCC_MSTR_SPARE1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SPARE1_SPARE_BMSK                             0x0000000f
#define HWIO_MCCC_MSTR_SPARE1_SPARE_SHFT                                    0x0

//// Register SW_CTL0 ////

#define HWIO_MCCC_MSTR_SW_CTL0_ADDR(x)                               (x+0x00000240)
#define HWIO_MCCC_MSTR_SW_CTL0_PHYS(x)                               (x+0x00000240)
#define HWIO_MCCC_MSTR_SW_CTL0_RMSK                                  0x00013377
#define HWIO_MCCC_MSTR_SW_CTL0_SHFT                                           0
#define HWIO_MCCC_MSTR_SW_CTL0_IN(x)                                 \
	in_dword_masked ( HWIO_MCCC_MSTR_SW_CTL0_ADDR(x), HWIO_MCCC_MSTR_SW_CTL0_RMSK)
#define HWIO_MCCC_MSTR_SW_CTL0_INM(x, mask)                          \
	in_dword_masked ( HWIO_MCCC_MSTR_SW_CTL0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SW_CTL0_OUT(x, val)                           \
	out_dword( HWIO_MCCC_MSTR_SW_CTL0_ADDR(x), val)
#define HWIO_MCCC_MSTR_SW_CTL0_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SW_CTL0_ADDR(x), mask, val, HWIO_MCCC_MSTR_SW_CTL0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SW_CTL0_SSP_P1_HW_CLKGATE_EN_BMSK             0x00010000
#define HWIO_MCCC_MSTR_SW_CTL0_SSP_P1_HW_CLKGATE_EN_SHFT                   0x10

#define HWIO_MCCC_MSTR_SW_CTL0_SSP_P1_DISABLE_BMSK                   0x00002000
#define HWIO_MCCC_MSTR_SW_CTL0_SSP_P1_DISABLE_SHFT                          0xd

#define HWIO_MCCC_MSTR_SW_CTL0_SSP_P1_DISABLE_SW_CTL_BMSK            0x00001000
#define HWIO_MCCC_MSTR_SW_CTL0_SSP_P1_DISABLE_SW_CTL_SHFT                   0xc
#define HWIO_MCCC_MSTR_SW_CTL0_SSP_P1_DISABLE_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_MSTR_SW_CTL0_SSP_P1_DISABLE_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_MSTR_SW_CTL0_SSP_CDIV_EN_CFG_BMSK                  0x00000200
#define HWIO_MCCC_MSTR_SW_CTL0_SSP_CDIV_EN_CFG_SHFT                         0x9

#define HWIO_MCCC_MSTR_SW_CTL0_SSP_CDIV_EN_CFG_SW_CTL_BMSK           0x00000100
#define HWIO_MCCC_MSTR_SW_CTL0_SSP_CDIV_EN_CFG_SW_CTL_SHFT                  0x8
#define HWIO_MCCC_MSTR_SW_CTL0_SSP_CDIV_EN_CFG_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_MSTR_SW_CTL0_SSP_CDIV_EN_CFG_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_MSTR_SW_CTL0_RX1_ANA_PU_BMSK                       0x00000040
#define HWIO_MCCC_MSTR_SW_CTL0_RX1_ANA_PU_SHFT                              0x6

#define HWIO_MCCC_MSTR_SW_CTL0_RX0_ANA_PU_BMSK                       0x00000020
#define HWIO_MCCC_MSTR_SW_CTL0_RX0_ANA_PU_SHFT                              0x5

#define HWIO_MCCC_MSTR_SW_CTL0_RX_ANA_PU_SW_CTL_BMSK                 0x00000010
#define HWIO_MCCC_MSTR_SW_CTL0_RX_ANA_PU_SW_CTL_SHFT                        0x4
#define HWIO_MCCC_MSTR_SW_CTL0_RX_ANA_PU_SW_CTL_HW_CONTROL_FVAL            0x0u
#define HWIO_MCCC_MSTR_SW_CTL0_RX_ANA_PU_SW_CTL_SW_CONTROL_FVAL            0x1u

#define HWIO_MCCC_MSTR_SW_CTL0_RX1_CGC_CLK_EN_BMSK                   0x00000004
#define HWIO_MCCC_MSTR_SW_CTL0_RX1_CGC_CLK_EN_SHFT                          0x2

#define HWIO_MCCC_MSTR_SW_CTL0_RX0_CGC_CLK_EN_BMSK                   0x00000002
#define HWIO_MCCC_MSTR_SW_CTL0_RX0_CGC_CLK_EN_SHFT                          0x1

#define HWIO_MCCC_MSTR_SW_CTL0_RX_CGC_CLK_EN_SW_CTL_BMSK             0x00000001
#define HWIO_MCCC_MSTR_SW_CTL0_RX_CGC_CLK_EN_SW_CTL_SHFT                    0x0
#define HWIO_MCCC_MSTR_SW_CTL0_RX_CGC_CLK_EN_SW_CTL_HW_CONTROL_FVAL        0x0u
#define HWIO_MCCC_MSTR_SW_CTL0_RX_CGC_CLK_EN_SW_CTL_SW_CONTROL_FVAL        0x1u

//// Register SW_CTL1 ////

#define HWIO_MCCC_MSTR_SW_CTL1_ADDR(x)                               (x+0x00000244)
#define HWIO_MCCC_MSTR_SW_CTL1_PHYS(x)                               (x+0x00000244)
#define HWIO_MCCC_MSTR_SW_CTL1_RMSK                                  0x00001113
#define HWIO_MCCC_MSTR_SW_CTL1_SHFT                                           0
#define HWIO_MCCC_MSTR_SW_CTL1_IN(x)                                 \
	in_dword_masked ( HWIO_MCCC_MSTR_SW_CTL1_ADDR(x), HWIO_MCCC_MSTR_SW_CTL1_RMSK)
#define HWIO_MCCC_MSTR_SW_CTL1_INM(x, mask)                          \
	in_dword_masked ( HWIO_MCCC_MSTR_SW_CTL1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SW_CTL1_OUT(x, val)                           \
	out_dword( HWIO_MCCC_MSTR_SW_CTL1_ADDR(x), val)
#define HWIO_MCCC_MSTR_SW_CTL1_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SW_CTL1_ADDR(x), mask, val, HWIO_MCCC_MSTR_SW_CTL1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SW_CTL1_INTER_PLL_SRC_TOGGLE_BMSK             0x00001000
#define HWIO_MCCC_MSTR_SW_CTL1_INTER_PLL_SRC_TOGGLE_SHFT                    0xc

#define HWIO_MCCC_MSTR_SW_CTL1_FIRST_FREQ_SWITCH_TOGGLE_BMSK         0x00000100
#define HWIO_MCCC_MSTR_SW_CTL1_FIRST_FREQ_SWITCH_TOGGLE_SHFT                0x8

#define HWIO_MCCC_MSTR_SW_CTL1_FREQ_SWITCH_TOGGLE_MASK_BMSK          0x00000010
#define HWIO_MCCC_MSTR_SW_CTL1_FREQ_SWITCH_TOGGLE_MASK_SHFT                 0x4

#define HWIO_MCCC_MSTR_SW_CTL1_MC_CLK_MUX_POL_BMSK                   0x00000002
#define HWIO_MCCC_MSTR_SW_CTL1_MC_CLK_MUX_POL_SHFT                          0x1
#define HWIO_MCCC_MSTR_SW_CTL1_MC_CLK_MUX_POL_SRC0_FVAL                    0x0u
#define HWIO_MCCC_MSTR_SW_CTL1_MC_CLK_MUX_POL_SRC1_FVAL                    0x1u

#define HWIO_MCCC_MSTR_SW_CTL1_MC_CLK_MUX_POL_SW_CTL_BMSK            0x00000001
#define HWIO_MCCC_MSTR_SW_CTL1_MC_CLK_MUX_POL_SW_CTL_SHFT                   0x0
#define HWIO_MCCC_MSTR_SW_CTL1_MC_CLK_MUX_POL_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_MSTR_SW_CTL1_MC_CLK_MUX_POL_SW_CTL_SW_CONTROL_FVAL       0x1u

//// Register SW_OVERRIDE_UPDATE ////

#define HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_ADDR(x)                    (x+0x00000250)
#define HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_PHYS(x)                    (x+0x00000250)
#define HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_RMSK                       0x00000001
#define HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_SHFT                                0
#define HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_IN(x)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_ADDR(x), HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_RMSK)
#define HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_INM(x, mask)               \
	in_dword_masked ( HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_OUT(x, val)                \
	out_dword( HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_ADDR(x), val)
#define HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_ADDR(x), mask, val, HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_UPDATE_BMSK                0x00000001
#define HWIO_MCCC_MSTR_SW_OVERRIDE_UPDATE_UPDATE_SHFT                       0x0

//// Register SW_OVERRIDE0 ////

#define HWIO_MCCC_MSTR_SW_OVERRIDE0_ADDR(x)                          (x+0x00000254)
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_PHYS(x)                          (x+0x00000254)
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_RMSK                             0x00000007
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_SHFT                                      0
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_IN(x)                            \
	in_dword_masked ( HWIO_MCCC_MSTR_SW_OVERRIDE0_ADDR(x), HWIO_MCCC_MSTR_SW_OVERRIDE0_RMSK)
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_INM(x, mask)                     \
	in_dword_masked ( HWIO_MCCC_MSTR_SW_OVERRIDE0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_OUT(x, val)                      \
	out_dword( HWIO_MCCC_MSTR_SW_OVERRIDE0_ADDR(x), val)
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SW_OVERRIDE0_ADDR(x), mask, val, HWIO_MCCC_MSTR_SW_OVERRIDE0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SW_OVERRIDE0_GFCM_SEL_BMSK                    0x00000006
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_GFCM_SEL_SHFT                           0x1
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_GFCM_SEL_GCC_SRC0_FVAL                 0x0u
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_GFCM_SEL_GCC_SRC1_FVAL                 0x1u
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_GFCM_SEL_DDRCC_SRC0_FVAL               0x2u
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_GFCM_SEL_DDRCC_SRC1_FVAL               0x3u

#define HWIO_MCCC_MSTR_SW_OVERRIDE0_GFCM_SEL_SW_CTL_BMSK             0x00000001
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_GFCM_SEL_SW_CTL_SHFT                    0x0
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_GFCM_SEL_SW_CTL_HW_CONTROL_FVAL        0x0u
#define HWIO_MCCC_MSTR_SW_OVERRIDE0_GFCM_SEL_SW_CTL_SW_CONTROL_FVAL        0x1u

//// Register SW_OVERRIDE1 ////

#define HWIO_MCCC_MSTR_SW_OVERRIDE1_ADDR(x)                          (x+0x00000258)
#define HWIO_MCCC_MSTR_SW_OVERRIDE1_PHYS(x)                          (x+0x00000258)
#define HWIO_MCCC_MSTR_SW_OVERRIDE1_RMSK                             0x001f11f1
#define HWIO_MCCC_MSTR_SW_OVERRIDE1_SHFT                                      0
#define HWIO_MCCC_MSTR_SW_OVERRIDE1_IN(x)                            \
	in_dword_masked ( HWIO_MCCC_MSTR_SW_OVERRIDE1_ADDR(x), HWIO_MCCC_MSTR_SW_OVERRIDE1_RMSK)
#define HWIO_MCCC_MSTR_SW_OVERRIDE1_INM(x, mask)                     \
	in_dword_masked ( HWIO_MCCC_MSTR_SW_OVERRIDE1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SW_OVERRIDE1_OUT(x, val)                      \
	out_dword( HWIO_MCCC_MSTR_SW_OVERRIDE1_ADDR(x), val)
#define HWIO_MCCC_MSTR_SW_OVERRIDE1_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SW_OVERRIDE1_ADDR(x), mask, val, HWIO_MCCC_MSTR_SW_OVERRIDE1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SW_OVERRIDE1_CH23_BREAKPOINT_STATE_BMSK       0x001f0000
#define HWIO_MCCC_MSTR_SW_OVERRIDE1_CH23_BREAKPOINT_STATE_SHFT             0x10

#define HWIO_MCCC_MSTR_SW_OVERRIDE1_CH23_BREAKPOINT_SW_CTL_BMSK      0x00001000
#define HWIO_MCCC_MSTR_SW_OVERRIDE1_CH23_BREAKPOINT_SW_CTL_SHFT             0xc

#define HWIO_MCCC_MSTR_SW_OVERRIDE1_CH01_BREAKPOINT_STATE_BMSK       0x000001f0
#define HWIO_MCCC_MSTR_SW_OVERRIDE1_CH01_BREAKPOINT_STATE_SHFT              0x4

#define HWIO_MCCC_MSTR_SW_OVERRIDE1_CH01_BREAKPOINT_SW_CTL_BMSK      0x00000001
#define HWIO_MCCC_MSTR_SW_OVERRIDE1_CH01_BREAKPOINT_SW_CTL_SHFT             0x0

//// Register SW_OVERRIDE2 ////

#define HWIO_MCCC_MSTR_SW_OVERRIDE2_ADDR(x)                          (x+0x0000025c)
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_PHYS(x)                          (x+0x0000025c)
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_RMSK                             0x00003333
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_SHFT                                      0
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_IN(x)                            \
	in_dword_masked ( HWIO_MCCC_MSTR_SW_OVERRIDE2_ADDR(x), HWIO_MCCC_MSTR_SW_OVERRIDE2_RMSK)
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_INM(x, mask)                     \
	in_dword_masked ( HWIO_MCCC_MSTR_SW_OVERRIDE2_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_OUT(x, val)                      \
	out_dword( HWIO_MCCC_MSTR_SW_OVERRIDE2_ADDR(x), val)
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_SW_OVERRIDE2_ADDR(x), mask, val, HWIO_MCCC_MSTR_SW_OVERRIDE2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_SW_OVERRIDE2_DDRCC1_CLK_ON_BMSK               0x00002000
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_DDRCC1_CLK_ON_SHFT                      0xd

#define HWIO_MCCC_MSTR_SW_OVERRIDE2_DDRCC1_CLK_ON_SW_CTL_BMSK        0x00001000
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_DDRCC1_CLK_ON_SW_CTL_SHFT               0xc

#define HWIO_MCCC_MSTR_SW_OVERRIDE2_DDRCC0_CLK_ON_BMSK               0x00000200
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_DDRCC0_CLK_ON_SHFT                      0x9

#define HWIO_MCCC_MSTR_SW_OVERRIDE2_DDRCC0_CLK_ON_SW_CTL_BMSK        0x00000100
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_DDRCC0_CLK_ON_SW_CTL_SHFT               0x8

#define HWIO_MCCC_MSTR_SW_OVERRIDE2_GCC_SRC1_CLK_ON_BMSK             0x00000020
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_GCC_SRC1_CLK_ON_SHFT                    0x5

#define HWIO_MCCC_MSTR_SW_OVERRIDE2_GCC_SRC1_CLK_ON_SW_CTL_BMSK      0x00000010
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_GCC_SRC1_CLK_ON_SW_CTL_SHFT             0x4

#define HWIO_MCCC_MSTR_SW_OVERRIDE2_GCC_SRC0_CLK_ON_BMSK             0x00000002
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_GCC_SRC0_CLK_ON_SHFT                    0x1

#define HWIO_MCCC_MSTR_SW_OVERRIDE2_GCC_SRC0_CLK_ON_SW_CTL_BMSK      0x00000001
#define HWIO_MCCC_MSTR_SW_OVERRIDE2_GCC_SRC0_CLK_ON_SW_CTL_SHFT             0x0

//// Register TEST_CLOCK_CFG ////

#define HWIO_MCCC_MSTR_TEST_CLOCK_CFG_ADDR(x)                        (x+0x00000270)
#define HWIO_MCCC_MSTR_TEST_CLOCK_CFG_PHYS(x)                        (x+0x00000270)
#define HWIO_MCCC_MSTR_TEST_CLOCK_CFG_RMSK                           0x00000001
#define HWIO_MCCC_MSTR_TEST_CLOCK_CFG_SHFT                                    0
#define HWIO_MCCC_MSTR_TEST_CLOCK_CFG_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_MSTR_TEST_CLOCK_CFG_ADDR(x), HWIO_MCCC_MSTR_TEST_CLOCK_CFG_RMSK)
#define HWIO_MCCC_MSTR_TEST_CLOCK_CFG_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_MSTR_TEST_CLOCK_CFG_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_TEST_CLOCK_CFG_OUT(x, val)                    \
	out_dword( HWIO_MCCC_MSTR_TEST_CLOCK_CFG_ADDR(x), val)
#define HWIO_MCCC_MSTR_TEST_CLOCK_CFG_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_TEST_CLOCK_CFG_ADDR(x), mask, val, HWIO_MCCC_MSTR_TEST_CLOCK_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_TEST_CLOCK_CFG_MCCC_CLK_ENABLE_BMSK           0x00000001
#define HWIO_MCCC_MSTR_TEST_CLOCK_CFG_MCCC_CLK_ENABLE_SHFT                  0x0
#define HWIO_MCCC_MSTR_TEST_CLOCK_CFG_MCCC_CLK_ENABLE_DISABLE_FVAL         0x0u
#define HWIO_MCCC_MSTR_TEST_CLOCK_CFG_MCCC_CLK_ENABLE_ENABLE_FVAL          0x1u

//// Register CRG_STATUS ////

#define HWIO_MCCC_MSTR_CRG_STATUS_ADDR(x)                            (x+0x00000280)
#define HWIO_MCCC_MSTR_CRG_STATUS_PHYS(x)                            (x+0x00000280)
#define HWIO_MCCC_MSTR_CRG_STATUS_RMSK                               0x00111111
#define HWIO_MCCC_MSTR_CRG_STATUS_SHFT                                        0
#define HWIO_MCCC_MSTR_CRG_STATUS_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_MSTR_CRG_STATUS_ADDR(x), HWIO_MCCC_MSTR_CRG_STATUS_RMSK)
#define HWIO_MCCC_MSTR_CRG_STATUS_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_MSTR_CRG_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_CRG_STATUS_OUT(x, val)                        \
	out_dword( HWIO_MCCC_MSTR_CRG_STATUS_ADDR(x), val)
#define HWIO_MCCC_MSTR_CRG_STATUS_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_CRG_STATUS_ADDR(x), mask, val, HWIO_MCCC_MSTR_CRG_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_CRG_STATUS_MCCC_RCG_CLK_ON_BMSK               0x00100000
#define HWIO_MCCC_MSTR_CRG_STATUS_MCCC_RCG_CLK_ON_SHFT                     0x14

#define HWIO_MCCC_MSTR_CRG_STATUS_DDRCC1_CLK_ON_BMSK                 0x00010000
#define HWIO_MCCC_MSTR_CRG_STATUS_DDRCC1_CLK_ON_SHFT                       0x10

#define HWIO_MCCC_MSTR_CRG_STATUS_DDRCC0_CLK_ON_BMSK                 0x00001000
#define HWIO_MCCC_MSTR_CRG_STATUS_DDRCC0_CLK_ON_SHFT                        0xc

#define HWIO_MCCC_MSTR_CRG_STATUS_GCC_SRC1_CLK_ON_BMSK               0x00000100
#define HWIO_MCCC_MSTR_CRG_STATUS_GCC_SRC1_CLK_ON_SHFT                      0x8

#define HWIO_MCCC_MSTR_CRG_STATUS_GCC_SRC0_CLK_ON_BMSK               0x00000010
#define HWIO_MCCC_MSTR_CRG_STATUS_GCC_SRC0_CLK_ON_SHFT                      0x4

#define HWIO_MCCC_MSTR_CRG_STATUS_MCCC_CGC_CLK_EN_BMSK               0x00000001
#define HWIO_MCCC_MSTR_CRG_STATUS_MCCC_CGC_CLK_EN_SHFT                      0x0

//// Register FSC_STATUS0 ////

#define HWIO_MCCC_MSTR_FSC_STATUS0_ADDR(x)                           (x+0x00000288)
#define HWIO_MCCC_MSTR_FSC_STATUS0_PHYS(x)                           (x+0x00000288)
#define HWIO_MCCC_MSTR_FSC_STATUS0_RMSK                              0x31111f1f
#define HWIO_MCCC_MSTR_FSC_STATUS0_SHFT                                       0
#define HWIO_MCCC_MSTR_FSC_STATUS0_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS0_ADDR(x), HWIO_MCCC_MSTR_FSC_STATUS0_RMSK)
#define HWIO_MCCC_MSTR_FSC_STATUS0_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS0_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FSC_STATUS0_OUT(x, val)                       \
	out_dword( HWIO_MCCC_MSTR_FSC_STATUS0_ADDR(x), val)
#define HWIO_MCCC_MSTR_FSC_STATUS0_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FSC_STATUS0_ADDR(x), mask, val, HWIO_MCCC_MSTR_FSC_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FSC_STATUS0_CH23_STATE_BPT_HOLD_BMSK          0x20000000
#define HWIO_MCCC_MSTR_FSC_STATUS0_CH23_STATE_BPT_HOLD_SHFT                0x1d

#define HWIO_MCCC_MSTR_FSC_STATUS0_CH01_STATE_BPT_HOLD_BMSK          0x10000000
#define HWIO_MCCC_MSTR_FSC_STATUS0_CH01_STATE_BPT_HOLD_SHFT                0x1c

#define HWIO_MCCC_MSTR_FSC_STATUS0_CH0123_STATE_BPT_MATCH_BMSK       0x01000000
#define HWIO_MCCC_MSTR_FSC_STATUS0_CH0123_STATE_BPT_MATCH_SHFT             0x18

#define HWIO_MCCC_MSTR_FSC_STATUS0_CH23_STATE_BPT_MATCH_BMSK         0x00100000
#define HWIO_MCCC_MSTR_FSC_STATUS0_CH23_STATE_BPT_MATCH_SHFT               0x14

#define HWIO_MCCC_MSTR_FSC_STATUS0_CH01_STATE_BPT_MATCH_BMSK         0x00010000
#define HWIO_MCCC_MSTR_FSC_STATUS0_CH01_STATE_BPT_MATCH_SHFT               0x10

#define HWIO_MCCC_MSTR_FSC_STATUS0_CH23_STATE_BPT_BMSK               0x00001f00
#define HWIO_MCCC_MSTR_FSC_STATUS0_CH23_STATE_BPT_SHFT                      0x8

#define HWIO_MCCC_MSTR_FSC_STATUS0_CH01_STATE_BPT_BMSK               0x0000001f
#define HWIO_MCCC_MSTR_FSC_STATUS0_CH01_STATE_BPT_SHFT                      0x0

//// Register FSC_STATUS1 ////

#define HWIO_MCCC_MSTR_FSC_STATUS1_ADDR(x)                           (x+0x0000028c)
#define HWIO_MCCC_MSTR_FSC_STATUS1_PHYS(x)                           (x+0x0000028c)
#define HWIO_MCCC_MSTR_FSC_STATUS1_RMSK                              0x1f111117
#define HWIO_MCCC_MSTR_FSC_STATUS1_SHFT                                       0
#define HWIO_MCCC_MSTR_FSC_STATUS1_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS1_ADDR(x), HWIO_MCCC_MSTR_FSC_STATUS1_RMSK)
#define HWIO_MCCC_MSTR_FSC_STATUS1_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS1_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FSC_STATUS1_OUT(x, val)                       \
	out_dword( HWIO_MCCC_MSTR_FSC_STATUS1_ADDR(x), val)
#define HWIO_MCCC_MSTR_FSC_STATUS1_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FSC_STATUS1_ADDR(x), mask, val, HWIO_MCCC_MSTR_FSC_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FSC_STATUS1_FREQ_SWITCH_DISABLE_BMSK          0x10000000
#define HWIO_MCCC_MSTR_FSC_STATUS1_FREQ_SWITCH_DISABLE_SHFT                0x1c

#define HWIO_MCCC_MSTR_FSC_STATUS1_CHANNEL_DISABLE_BMSK              0x0f000000
#define HWIO_MCCC_MSTR_FSC_STATUS1_CHANNEL_DISABLE_SHFT                    0x18

#define HWIO_MCCC_MSTR_FSC_STATUS1_FAST_FREQ_SWITCH_MATCH_BMSK       0x00100000
#define HWIO_MCCC_MSTR_FSC_STATUS1_FAST_FREQ_SWITCH_MATCH_SHFT             0x14

#define HWIO_MCCC_MSTR_FSC_STATUS1_FIRST_FREQ_SWITCH_MATCH_BMSK      0x00010000
#define HWIO_MCCC_MSTR_FSC_STATUS1_FIRST_FREQ_SWITCH_MATCH_SHFT            0x10

#define HWIO_MCCC_MSTR_FSC_STATUS1_PREV_MUX_POL_BMSK                 0x00001000
#define HWIO_MCCC_MSTR_FSC_STATUS1_PREV_MUX_POL_SHFT                        0xc

#define HWIO_MCCC_MSTR_FSC_STATUS1_MUX_POL_BMSK                      0x00000100
#define HWIO_MCCC_MSTR_FSC_STATUS1_MUX_POL_SHFT                             0x8

#define HWIO_MCCC_MSTR_FSC_STATUS1_FREQ_SWITCH_CLR_BMSK              0x00000010
#define HWIO_MCCC_MSTR_FSC_STATUS1_FREQ_SWITCH_CLR_SHFT                     0x4

#define HWIO_MCCC_MSTR_FSC_STATUS1_FREQ_SWITCH_ACTIVE_BMSK           0x00000007
#define HWIO_MCCC_MSTR_FSC_STATUS1_FREQ_SWITCH_ACTIVE_SHFT                  0x0

//// Register FSC_STATUS2 ////

#define HWIO_MCCC_MSTR_FSC_STATUS2_ADDR(x)                           (x+0x00000290)
#define HWIO_MCCC_MSTR_FSC_STATUS2_PHYS(x)                           (x+0x00000290)
#define HWIO_MCCC_MSTR_FSC_STATUS2_RMSK                              0x30111111
#define HWIO_MCCC_MSTR_FSC_STATUS2_SHFT                                       0
#define HWIO_MCCC_MSTR_FSC_STATUS2_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS2_ADDR(x), HWIO_MCCC_MSTR_FSC_STATUS2_RMSK)
#define HWIO_MCCC_MSTR_FSC_STATUS2_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS2_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FSC_STATUS2_OUT(x, val)                       \
	out_dword( HWIO_MCCC_MSTR_FSC_STATUS2_ADDR(x), val)
#define HWIO_MCCC_MSTR_FSC_STATUS2_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FSC_STATUS2_ADDR(x), mask, val, HWIO_MCCC_MSTR_FSC_STATUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FSC_STATUS2_TASK_MASK_CFG1_VALID_BMSK         0x20000000
#define HWIO_MCCC_MSTR_FSC_STATUS2_TASK_MASK_CFG1_VALID_SHFT               0x1d

#define HWIO_MCCC_MSTR_FSC_STATUS2_TASK_MASK_CFG0_VALID_BMSK         0x10000000
#define HWIO_MCCC_MSTR_FSC_STATUS2_TASK_MASK_CFG0_VALID_SHFT               0x1c

#define HWIO_MCCC_MSTR_FSC_STATUS2_STE_CH3_ACK_BMSK                  0x00100000
#define HWIO_MCCC_MSTR_FSC_STATUS2_STE_CH3_ACK_SHFT                        0x14

#define HWIO_MCCC_MSTR_FSC_STATUS2_STE_CH2_ACK_BMSK                  0x00010000
#define HWIO_MCCC_MSTR_FSC_STATUS2_STE_CH2_ACK_SHFT                        0x10

#define HWIO_MCCC_MSTR_FSC_STATUS2_STE_CH1_ACK_BMSK                  0x00001000
#define HWIO_MCCC_MSTR_FSC_STATUS2_STE_CH1_ACK_SHFT                         0xc

#define HWIO_MCCC_MSTR_FSC_STATUS2_STE_CH0_ACK_BMSK                  0x00000100
#define HWIO_MCCC_MSTR_FSC_STATUS2_STE_CH0_ACK_SHFT                         0x8

#define HWIO_MCCC_MSTR_FSC_STATUS2_STE_CLR_BMSK                      0x00000010
#define HWIO_MCCC_MSTR_FSC_STATUS2_STE_CLR_SHFT                             0x4

#define HWIO_MCCC_MSTR_FSC_STATUS2_STE_ACTIVE_BMSK                   0x00000001
#define HWIO_MCCC_MSTR_FSC_STATUS2_STE_ACTIVE_SHFT                          0x0

//// Register FSC_STATUS3 ////

#define HWIO_MCCC_MSTR_FSC_STATUS3_ADDR(x)                           (x+0x00000294)
#define HWIO_MCCC_MSTR_FSC_STATUS3_PHYS(x)                           (x+0x00000294)
#define HWIO_MCCC_MSTR_FSC_STATUS3_RMSK                              0x0001ffff
#define HWIO_MCCC_MSTR_FSC_STATUS3_SHFT                                       0
#define HWIO_MCCC_MSTR_FSC_STATUS3_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS3_ADDR(x), HWIO_MCCC_MSTR_FSC_STATUS3_RMSK)
#define HWIO_MCCC_MSTR_FSC_STATUS3_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS3_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FSC_STATUS3_OUT(x, val)                       \
	out_dword( HWIO_MCCC_MSTR_FSC_STATUS3_ADDR(x), val)
#define HWIO_MCCC_MSTR_FSC_STATUS3_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FSC_STATUS3_ADDR(x), mask, val, HWIO_MCCC_MSTR_FSC_STATUS3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FSC_STATUS3_BAND_CFG0_BMSK                    0x0001ffff
#define HWIO_MCCC_MSTR_FSC_STATUS3_BAND_CFG0_SHFT                           0x0

//// Register FSC_STATUS4 ////

#define HWIO_MCCC_MSTR_FSC_STATUS4_ADDR(x)                           (x+0x00000298)
#define HWIO_MCCC_MSTR_FSC_STATUS4_PHYS(x)                           (x+0x00000298)
#define HWIO_MCCC_MSTR_FSC_STATUS4_RMSK                              0x0001ffff
#define HWIO_MCCC_MSTR_FSC_STATUS4_SHFT                                       0
#define HWIO_MCCC_MSTR_FSC_STATUS4_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS4_ADDR(x), HWIO_MCCC_MSTR_FSC_STATUS4_RMSK)
#define HWIO_MCCC_MSTR_FSC_STATUS4_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS4_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FSC_STATUS4_OUT(x, val)                       \
	out_dword( HWIO_MCCC_MSTR_FSC_STATUS4_ADDR(x), val)
#define HWIO_MCCC_MSTR_FSC_STATUS4_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FSC_STATUS4_ADDR(x), mask, val, HWIO_MCCC_MSTR_FSC_STATUS4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FSC_STATUS4_PREV_BAND_CFG0_BMSK               0x0001ffff
#define HWIO_MCCC_MSTR_FSC_STATUS4_PREV_BAND_CFG0_SHFT                      0x0

//// Register FSC_STATUS5 ////

#define HWIO_MCCC_MSTR_FSC_STATUS5_ADDR(x)                           (x+0x0000029c)
#define HWIO_MCCC_MSTR_FSC_STATUS5_PHYS(x)                           (x+0x0000029c)
#define HWIO_MCCC_MSTR_FSC_STATUS5_RMSK                              0x0001ffff
#define HWIO_MCCC_MSTR_FSC_STATUS5_SHFT                                       0
#define HWIO_MCCC_MSTR_FSC_STATUS5_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS5_ADDR(x), HWIO_MCCC_MSTR_FSC_STATUS5_RMSK)
#define HWIO_MCCC_MSTR_FSC_STATUS5_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS5_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FSC_STATUS5_OUT(x, val)                       \
	out_dword( HWIO_MCCC_MSTR_FSC_STATUS5_ADDR(x), val)
#define HWIO_MCCC_MSTR_FSC_STATUS5_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FSC_STATUS5_ADDR(x), mask, val, HWIO_MCCC_MSTR_FSC_STATUS5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FSC_STATUS5_PERIOD_BMSK                       0x0001ffff
#define HWIO_MCCC_MSTR_FSC_STATUS5_PERIOD_SHFT                              0x0

//// Register FSC_STATUS6 ////

#define HWIO_MCCC_MSTR_FSC_STATUS6_ADDR(x)                           (x+0x000002a0)
#define HWIO_MCCC_MSTR_FSC_STATUS6_PHYS(x)                           (x+0x000002a0)
#define HWIO_MCCC_MSTR_FSC_STATUS6_RMSK                              0x0001ffff
#define HWIO_MCCC_MSTR_FSC_STATUS6_SHFT                                       0
#define HWIO_MCCC_MSTR_FSC_STATUS6_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS6_ADDR(x), HWIO_MCCC_MSTR_FSC_STATUS6_RMSK)
#define HWIO_MCCC_MSTR_FSC_STATUS6_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_MSTR_FSC_STATUS6_ADDR(x), mask) 
#define HWIO_MCCC_MSTR_FSC_STATUS6_OUT(x, val)                       \
	out_dword( HWIO_MCCC_MSTR_FSC_STATUS6_ADDR(x), val)
#define HWIO_MCCC_MSTR_FSC_STATUS6_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_MSTR_FSC_STATUS6_ADDR(x), mask, val, HWIO_MCCC_MSTR_FSC_STATUS6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_MSTR_FSC_STATUS6_PREV_PERIOD_BMSK                  0x0001ffff
#define HWIO_MCCC_MSTR_FSC_STATUS6_PREV_PERIOD_SHFT                         0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block MCCC_SLV
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register MC_CLK_CBCR ////

#define HWIO_MCCC_SLV_MC_CLK_CBCR_ADDR(x)                            (x+0x00000004)
#define HWIO_MCCC_SLV_MC_CLK_CBCR_PHYS(x)                            (x+0x00000004)
#define HWIO_MCCC_SLV_MC_CLK_CBCR_RMSK                               0x80000001
#define HWIO_MCCC_SLV_MC_CLK_CBCR_SHFT                                        0
#define HWIO_MCCC_SLV_MC_CLK_CBCR_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_SLV_MC_CLK_CBCR_ADDR(x), HWIO_MCCC_SLV_MC_CLK_CBCR_RMSK)
#define HWIO_MCCC_SLV_MC_CLK_CBCR_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_SLV_MC_CLK_CBCR_ADDR(x), mask) 
#define HWIO_MCCC_SLV_MC_CLK_CBCR_OUT(x, val)                        \
	out_dword( HWIO_MCCC_SLV_MC_CLK_CBCR_ADDR(x), val)
#define HWIO_MCCC_SLV_MC_CLK_CBCR_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_MC_CLK_CBCR_ADDR(x), mask, val, HWIO_MCCC_SLV_MC_CLK_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_MC_CLK_CBCR_CLK_OFF_BMSK                       0x80000000
#define HWIO_MCCC_SLV_MC_CLK_CBCR_CLK_OFF_SHFT                             0x1f

#define HWIO_MCCC_SLV_MC_CLK_CBCR_CLK_ENABLE_BMSK                    0x00000001
#define HWIO_MCCC_SLV_MC_CLK_CBCR_CLK_ENABLE_SHFT                           0x0
#define HWIO_MCCC_SLV_MC_CLK_CBCR_CLK_ENABLE_DISABLE_FVAL                  0x0u
#define HWIO_MCCC_SLV_MC_CLK_CBCR_CLK_ENABLE_ENABLE_FVAL                   0x1u

//// Register CLK_RST_CTL ////

#define HWIO_MCCC_SLV_CLK_RST_CTL_ADDR(x)                            (x+0x00000018)
#define HWIO_MCCC_SLV_CLK_RST_CTL_PHYS(x)                            (x+0x00000018)
#define HWIO_MCCC_SLV_CLK_RST_CTL_RMSK                               0x00001111
#define HWIO_MCCC_SLV_CLK_RST_CTL_SHFT                                        0
#define HWIO_MCCC_SLV_CLK_RST_CTL_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_SLV_CLK_RST_CTL_ADDR(x), HWIO_MCCC_SLV_CLK_RST_CTL_RMSK)
#define HWIO_MCCC_SLV_CLK_RST_CTL_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_SLV_CLK_RST_CTL_ADDR(x), mask) 
#define HWIO_MCCC_SLV_CLK_RST_CTL_OUT(x, val)                        \
	out_dword( HWIO_MCCC_SLV_CLK_RST_CTL_ADDR(x), val)
#define HWIO_MCCC_SLV_CLK_RST_CTL_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_CLK_RST_CTL_ADDR(x), mask, val, HWIO_MCCC_SLV_CLK_RST_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_CLK_RST_CTL_MC_SLV2_ARES_BMSK                  0x00001000
#define HWIO_MCCC_SLV_CLK_RST_CTL_MC_SLV2_ARES_SHFT                         0xc

#define HWIO_MCCC_SLV_CLK_RST_CTL_MC_SLV1_ARES_BMSK                  0x00000100
#define HWIO_MCCC_SLV_CLK_RST_CTL_MC_SLV1_ARES_SHFT                         0x8

#define HWIO_MCCC_SLV_CLK_RST_CTL_MC_SLV0_ARES_BMSK                  0x00000010
#define HWIO_MCCC_SLV_CLK_RST_CTL_MC_SLV0_ARES_SHFT                         0x4

#define HWIO_MCCC_SLV_CLK_RST_CTL_MC_ARES_BMSK                       0x00000001
#define HWIO_MCCC_SLV_CLK_RST_CTL_MC_ARES_SHFT                              0x0

//// Register RX0_USER_CTL ////

#define HWIO_MCCC_SLV_RX0_USER_CTL_ADDR(x)                           (x+0x00000030)
#define HWIO_MCCC_SLV_RX0_USER_CTL_PHYS(x)                           (x+0x00000030)
#define HWIO_MCCC_SLV_RX0_USER_CTL_RMSK                              0x0007ffff
#define HWIO_MCCC_SLV_RX0_USER_CTL_SHFT                                       0
#define HWIO_MCCC_SLV_RX0_USER_CTL_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_SLV_RX0_USER_CTL_ADDR(x), HWIO_MCCC_SLV_RX0_USER_CTL_RMSK)
#define HWIO_MCCC_SLV_RX0_USER_CTL_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_SLV_RX0_USER_CTL_ADDR(x), mask) 
#define HWIO_MCCC_SLV_RX0_USER_CTL_OUT(x, val)                       \
	out_dword( HWIO_MCCC_SLV_RX0_USER_CTL_ADDR(x), val)
#define HWIO_MCCC_SLV_RX0_USER_CTL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_RX0_USER_CTL_ADDR(x), mask, val, HWIO_MCCC_SLV_RX0_USER_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_RX0_USER_CTL_RX_RESET_BMSK                     0x00040000
#define HWIO_MCCC_SLV_RX0_USER_CTL_RX_RESET_SHFT                           0x12

#define HWIO_MCCC_SLV_RX0_USER_CTL_RX_BYPASS_BMSK                    0x00020000
#define HWIO_MCCC_SLV_RX0_USER_CTL_RX_BYPASS_SHFT                          0x11

#define HWIO_MCCC_SLV_RX0_USER_CTL_RX_DCC_MSK_BMSK                   0x00010000
#define HWIO_MCCC_SLV_RX0_USER_CTL_RX_DCC_MSK_SHFT                         0x10

#define HWIO_MCCC_SLV_RX0_USER_CTL_RX_USER_BMSK                      0x0000ffff
#define HWIO_MCCC_SLV_RX0_USER_CTL_RX_USER_SHFT                             0x0

//// Register RX0_CONFIG_CTL ////

#define HWIO_MCCC_SLV_RX0_CONFIG_CTL_ADDR(x)                         (x+0x00000034)
#define HWIO_MCCC_SLV_RX0_CONFIG_CTL_PHYS(x)                         (x+0x00000034)
#define HWIO_MCCC_SLV_RX0_CONFIG_CTL_RMSK                            0x000000ff
#define HWIO_MCCC_SLV_RX0_CONFIG_CTL_SHFT                                     0
#define HWIO_MCCC_SLV_RX0_CONFIG_CTL_IN(x)                           \
	in_dword_masked ( HWIO_MCCC_SLV_RX0_CONFIG_CTL_ADDR(x), HWIO_MCCC_SLV_RX0_CONFIG_CTL_RMSK)
#define HWIO_MCCC_SLV_RX0_CONFIG_CTL_INM(x, mask)                    \
	in_dword_masked ( HWIO_MCCC_SLV_RX0_CONFIG_CTL_ADDR(x), mask) 
#define HWIO_MCCC_SLV_RX0_CONFIG_CTL_OUT(x, val)                     \
	out_dword( HWIO_MCCC_SLV_RX0_CONFIG_CTL_ADDR(x), val)
#define HWIO_MCCC_SLV_RX0_CONFIG_CTL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_RX0_CONFIG_CTL_ADDR(x), mask, val, HWIO_MCCC_SLV_RX0_CONFIG_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_RX0_CONFIG_CTL_RX_CONFIG_BMSK                  0x000000ff
#define HWIO_MCCC_SLV_RX0_CONFIG_CTL_RX_CONFIG_SHFT                         0x0

//// Register RX0_TEST_CTL ////

#define HWIO_MCCC_SLV_RX0_TEST_CTL_ADDR(x)                           (x+0x00000038)
#define HWIO_MCCC_SLV_RX0_TEST_CTL_PHYS(x)                           (x+0x00000038)
#define HWIO_MCCC_SLV_RX0_TEST_CTL_RMSK                              0x000000ff
#define HWIO_MCCC_SLV_RX0_TEST_CTL_SHFT                                       0
#define HWIO_MCCC_SLV_RX0_TEST_CTL_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_SLV_RX0_TEST_CTL_ADDR(x), HWIO_MCCC_SLV_RX0_TEST_CTL_RMSK)
#define HWIO_MCCC_SLV_RX0_TEST_CTL_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_SLV_RX0_TEST_CTL_ADDR(x), mask) 
#define HWIO_MCCC_SLV_RX0_TEST_CTL_OUT(x, val)                       \
	out_dword( HWIO_MCCC_SLV_RX0_TEST_CTL_ADDR(x), val)
#define HWIO_MCCC_SLV_RX0_TEST_CTL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_RX0_TEST_CTL_ADDR(x), mask, val, HWIO_MCCC_SLV_RX0_TEST_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_RX0_TEST_CTL_RX_TEST_BMSK                      0x000000ff
#define HWIO_MCCC_SLV_RX0_TEST_CTL_RX_TEST_SHFT                             0x0

//// Register RX1_USER_CTL ////

#define HWIO_MCCC_SLV_RX1_USER_CTL_ADDR(x)                           (x+0x00000040)
#define HWIO_MCCC_SLV_RX1_USER_CTL_PHYS(x)                           (x+0x00000040)
#define HWIO_MCCC_SLV_RX1_USER_CTL_RMSK                              0x0007ffff
#define HWIO_MCCC_SLV_RX1_USER_CTL_SHFT                                       0
#define HWIO_MCCC_SLV_RX1_USER_CTL_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_SLV_RX1_USER_CTL_ADDR(x), HWIO_MCCC_SLV_RX1_USER_CTL_RMSK)
#define HWIO_MCCC_SLV_RX1_USER_CTL_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_SLV_RX1_USER_CTL_ADDR(x), mask) 
#define HWIO_MCCC_SLV_RX1_USER_CTL_OUT(x, val)                       \
	out_dword( HWIO_MCCC_SLV_RX1_USER_CTL_ADDR(x), val)
#define HWIO_MCCC_SLV_RX1_USER_CTL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_RX1_USER_CTL_ADDR(x), mask, val, HWIO_MCCC_SLV_RX1_USER_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_RX1_USER_CTL_RX_RESET_BMSK                     0x00040000
#define HWIO_MCCC_SLV_RX1_USER_CTL_RX_RESET_SHFT                           0x12

#define HWIO_MCCC_SLV_RX1_USER_CTL_RX_BYPASS_BMSK                    0x00020000
#define HWIO_MCCC_SLV_RX1_USER_CTL_RX_BYPASS_SHFT                          0x11

#define HWIO_MCCC_SLV_RX1_USER_CTL_RX_DCC_MSK_BMSK                   0x00010000
#define HWIO_MCCC_SLV_RX1_USER_CTL_RX_DCC_MSK_SHFT                         0x10

#define HWIO_MCCC_SLV_RX1_USER_CTL_RX_USER_BMSK                      0x0000ffff
#define HWIO_MCCC_SLV_RX1_USER_CTL_RX_USER_SHFT                             0x0

//// Register RX1_CONFIG_CTL ////

#define HWIO_MCCC_SLV_RX1_CONFIG_CTL_ADDR(x)                         (x+0x00000044)
#define HWIO_MCCC_SLV_RX1_CONFIG_CTL_PHYS(x)                         (x+0x00000044)
#define HWIO_MCCC_SLV_RX1_CONFIG_CTL_RMSK                            0x000000ff
#define HWIO_MCCC_SLV_RX1_CONFIG_CTL_SHFT                                     0
#define HWIO_MCCC_SLV_RX1_CONFIG_CTL_IN(x)                           \
	in_dword_masked ( HWIO_MCCC_SLV_RX1_CONFIG_CTL_ADDR(x), HWIO_MCCC_SLV_RX1_CONFIG_CTL_RMSK)
#define HWIO_MCCC_SLV_RX1_CONFIG_CTL_INM(x, mask)                    \
	in_dword_masked ( HWIO_MCCC_SLV_RX1_CONFIG_CTL_ADDR(x), mask) 
#define HWIO_MCCC_SLV_RX1_CONFIG_CTL_OUT(x, val)                     \
	out_dword( HWIO_MCCC_SLV_RX1_CONFIG_CTL_ADDR(x), val)
#define HWIO_MCCC_SLV_RX1_CONFIG_CTL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_RX1_CONFIG_CTL_ADDR(x), mask, val, HWIO_MCCC_SLV_RX1_CONFIG_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_RX1_CONFIG_CTL_RX_CONFIG_BMSK                  0x000000ff
#define HWIO_MCCC_SLV_RX1_CONFIG_CTL_RX_CONFIG_SHFT                         0x0

//// Register RX1_TEST_CTL ////

#define HWIO_MCCC_SLV_RX1_TEST_CTL_ADDR(x)                           (x+0x00000048)
#define HWIO_MCCC_SLV_RX1_TEST_CTL_PHYS(x)                           (x+0x00000048)
#define HWIO_MCCC_SLV_RX1_TEST_CTL_RMSK                              0x000000ff
#define HWIO_MCCC_SLV_RX1_TEST_CTL_SHFT                                       0
#define HWIO_MCCC_SLV_RX1_TEST_CTL_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_SLV_RX1_TEST_CTL_ADDR(x), HWIO_MCCC_SLV_RX1_TEST_CTL_RMSK)
#define HWIO_MCCC_SLV_RX1_TEST_CTL_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_SLV_RX1_TEST_CTL_ADDR(x), mask) 
#define HWIO_MCCC_SLV_RX1_TEST_CTL_OUT(x, val)                       \
	out_dword( HWIO_MCCC_SLV_RX1_TEST_CTL_ADDR(x), val)
#define HWIO_MCCC_SLV_RX1_TEST_CTL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_RX1_TEST_CTL_ADDR(x), mask, val, HWIO_MCCC_SLV_RX1_TEST_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_RX1_TEST_CTL_RX_TEST_BMSK                      0x000000ff
#define HWIO_MCCC_SLV_RX1_TEST_CTL_RX_TEST_SHFT                             0x0

//// Register PDM_FSC_TIMER_ENABLE ////

#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_ADDR(x)                   (x+0x00000070)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_PHYS(x)                   (x+0x00000070)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_RMSK                      0x0000010f
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_SHFT                               0
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_IN(x)                     \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_INM(x, mask)              \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_OUT(x, val)               \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_MAX_TIMER_EN_BMSK         0x00000100
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_MAX_TIMER_EN_SHFT                0x8

#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_TIMER3_EN_BMSK            0x00000008
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_TIMER3_EN_SHFT                   0x3

#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_TIMER2_EN_BMSK            0x00000004
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_TIMER2_EN_SHFT                   0x2

#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_TIMER1_EN_BMSK            0x00000002
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_TIMER1_EN_SHFT                   0x1

#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_TIMER0_EN_BMSK            0x00000001
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_ENABLE_TIMER0_EN_SHFT                   0x0

//// Register PDM_FSC_TIMER_CFG ////

#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_ADDR(x)                      (x+0x00000074)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_PHYS(x)                      (x+0x00000074)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_RMSK                         0x10003113
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_SHFT                                  0
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_IN(x)                        \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_OUT(x, val)                  \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_PDM_CLK_HW_CLKGATE_EN_BMSK   0x10000000
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_PDM_CLK_HW_CLKGATE_EN_SHFT         0x1c

#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_CAPTURE_RESOLUTION_BMSK      0x00003000
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_CAPTURE_RESOLUTION_SHFT             0xc
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_CAPTURE_RESOLUTION_FULL_RATE_FVAL       0x0u
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_CAPTURE_RESOLUTION_HALF_RATE_FVAL       0x1u
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_CAPTURE_RESOLUTION_QUARTER_RATE_FVAL       0x2u
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_CAPTURE_RESOLUTION_RESERVED_FVAL       0x3u

#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_STATUS_CFG_BMSK              0x00000100
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_STATUS_CFG_SHFT                     0x8

#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_FREERUN_HALT_BMSK            0x00000010
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_FREERUN_HALT_SHFT                   0x4

#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_CAPTURE_MODE_BMSK            0x00000003
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_CAPTURE_MODE_SHFT                   0x0
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_CAPTURE_MODE_ONESHOT_FVAL          0x0u
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_CAPTURE_MODE_FREERUN_FVAL          0x1u
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_CAPTURE_MODE_THRESHOLD_FVAL        0x2u
#define HWIO_MCCC_SLV_PDM_FSC_TIMER_CFG_CAPTURE_MODE_RESERVED_FVAL         0x3u

//// Register PDM_FSC_TIMER0_CFG ////

#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_ADDR(x)                     (x+0x00000078)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_PHYS(x)                     (x+0x00000078)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_RMSK                        0xffff1f1f
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_SHFT                                 0
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_IN(x)                       \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_OUT(x, val)                 \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_THRESHOLD_BMSK              0xffff0000
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_THRESHOLD_SHFT                    0x10

#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_STOP_STATE_BMSK             0x00001f00
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_STOP_STATE_SHFT                    0x8

#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_START_STATE_BMSK            0x0000001f
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_CFG_START_STATE_SHFT                   0x0

//// Register PDM_FSC_TIMER1_CFG ////

#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_ADDR(x)                     (x+0x00000080)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_PHYS(x)                     (x+0x00000080)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_RMSK                        0x00001f1f
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_SHFT                                 0
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_IN(x)                       \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_OUT(x, val)                 \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_STOP_STATE_BMSK             0x00001f00
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_STOP_STATE_SHFT                    0x8

#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_START_STATE_BMSK            0x0000001f
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_CFG_START_STATE_SHFT                   0x0

//// Register PDM_FSC_TIMER2_CFG ////

#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_ADDR(x)                     (x+0x00000088)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_PHYS(x)                     (x+0x00000088)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_RMSK                        0x00001f1f
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_SHFT                                 0
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_IN(x)                       \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_OUT(x, val)                 \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_STOP_STATE_BMSK             0x00001f00
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_STOP_STATE_SHFT                    0x8

#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_START_STATE_BMSK            0x0000001f
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_CFG_START_STATE_SHFT                   0x0

//// Register PDM_FSC_TIMER3_CFG ////

#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_ADDR(x)                     (x+0x00000090)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_PHYS(x)                     (x+0x00000090)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_RMSK                        0x00001f1f
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_SHFT                                 0
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_IN(x)                       \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_OUT(x, val)                 \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_STOP_STATE_BMSK             0x00001f00
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_STOP_STATE_SHFT                    0x8

#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_START_STATE_BMSK            0x0000001f
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_CFG_START_STATE_SHFT                   0x0

//// Register PDM_FSC_MAX_TIMER_MASK ////

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_ADDR(x)                 (x+0x000000a0)
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_PHYS(x)                 (x+0x000000a0)
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_RMSK                    0x7fffffff
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_SHFT                             0
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_IN(x)                   \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_INM(x, mask)            \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_OUT(x, val)             \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE31_MASK_BMSK       0x40000000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE31_MASK_SHFT             0x1e

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE30_MASK_BMSK       0x20000000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE30_MASK_SHFT             0x1d

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE29_MASK_BMSK       0x10000000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE29_MASK_SHFT             0x1c

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE28_MASK_BMSK       0x08000000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE28_MASK_SHFT             0x1b

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE27_MASK_BMSK       0x04000000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE27_MASK_SHFT             0x1a

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE26_MASK_BMSK       0x02000000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE26_MASK_SHFT             0x19

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE25_MASK_BMSK       0x01000000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE25_MASK_SHFT             0x18

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE24_MASK_BMSK       0x00800000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE24_MASK_SHFT             0x17

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE23_MASK_BMSK       0x00400000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE23_MASK_SHFT             0x16

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE22_MASK_BMSK       0x00200000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE22_MASK_SHFT             0x15

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE21_MASK_BMSK       0x00100000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE21_MASK_SHFT             0x14

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE20_MASK_BMSK       0x00080000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE20_MASK_SHFT             0x13

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE19_MASK_BMSK       0x00040000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE19_MASK_SHFT             0x12

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE18_MASK_BMSK       0x00020000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE18_MASK_SHFT             0x11

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE17_MASK_BMSK       0x00010000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE17_MASK_SHFT             0x10

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE16_MASK_BMSK       0x00008000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE16_MASK_SHFT              0xf

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE15_MASK_BMSK       0x00004000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE15_MASK_SHFT              0xe

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE14_MASK_BMSK       0x00002000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE14_MASK_SHFT              0xd

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE13_MASK_BMSK       0x00001000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE13_MASK_SHFT              0xc

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE12_MASK_BMSK       0x00000800
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE12_MASK_SHFT              0xb

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE11_MASK_BMSK       0x00000400
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE11_MASK_SHFT              0xa

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE10_MASK_BMSK       0x00000200
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE10_MASK_SHFT              0x9

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE09_MASK_BMSK       0x00000100
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE09_MASK_SHFT              0x8

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE08_MASK_BMSK       0x00000080
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE08_MASK_SHFT              0x7

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE07_MASK_BMSK       0x00000040
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE07_MASK_SHFT              0x6

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE06_MASK_BMSK       0x00000020
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE06_MASK_SHFT              0x5

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE05_MASK_BMSK       0x00000010
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE05_MASK_SHFT              0x4

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE04_MASK_BMSK       0x00000008
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE04_MASK_SHFT              0x3

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE03_MASK_BMSK       0x00000004
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE03_MASK_SHFT              0x2

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE02_MASK_BMSK       0x00000002
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE02_MASK_SHFT              0x1

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE01_MASK_BMSK       0x00000001
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_MASK_STATE01_MASK_SHFT              0x0

//// Register PDM_STM_CFG ////

#define HWIO_MCCC_SLV_PDM_STM_CFG_ADDR(x)                            (x+0x000000b0)
#define HWIO_MCCC_SLV_PDM_STM_CFG_PHYS(x)                            (x+0x000000b0)
#define HWIO_MCCC_SLV_PDM_STM_CFG_RMSK                               0xffffffff
#define HWIO_MCCC_SLV_PDM_STM_CFG_SHFT                                        0
#define HWIO_MCCC_SLV_PDM_STM_CFG_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_STM_CFG_ADDR(x), HWIO_MCCC_SLV_PDM_STM_CFG_RMSK)
#define HWIO_MCCC_SLV_PDM_STM_CFG_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_STM_CFG_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_STM_CFG_OUT(x, val)                        \
	out_dword( HWIO_MCCC_SLV_PDM_STM_CFG_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_STM_CFG_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_STM_CFG_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_STM_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_STM_CFG_DONE_EN_BMSK                       0x80000000
#define HWIO_MCCC_SLV_PDM_STM_CFG_DONE_EN_SHFT                             0x1f

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE30_EN_BMSK                    0x40000000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE30_EN_SHFT                          0x1e

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE29_EN_BMSK                    0x20000000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE29_EN_SHFT                          0x1d

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE28_EN_BMSK                    0x10000000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE28_EN_SHFT                          0x1c

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE27_EN_BMSK                    0x08000000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE27_EN_SHFT                          0x1b

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE26_EN_BMSK                    0x04000000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE26_EN_SHFT                          0x1a

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE25_EN_BMSK                    0x02000000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE25_EN_SHFT                          0x19

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE24_EN_BMSK                    0x01000000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE24_EN_SHFT                          0x18

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE23_EN_BMSK                    0x00800000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE23_EN_SHFT                          0x17

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE22_EN_BMSK                    0x00400000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE22_EN_SHFT                          0x16

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE21_EN_BMSK                    0x00200000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE21_EN_SHFT                          0x15

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE20_EN_BMSK                    0x00100000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE20_EN_SHFT                          0x14

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE19_EN_BMSK                    0x00080000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE19_EN_SHFT                          0x13

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE18_EN_BMSK                    0x00040000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE18_EN_SHFT                          0x12

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE17_EN_BMSK                    0x00020000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE17_EN_SHFT                          0x11

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE16_EN_BMSK                    0x00010000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE16_EN_SHFT                          0x10

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE15_EN_BMSK                    0x00008000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE15_EN_SHFT                           0xf

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE14_EN_BMSK                    0x00004000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE14_EN_SHFT                           0xe

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE13_EN_BMSK                    0x00002000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE13_EN_SHFT                           0xd

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE12_EN_BMSK                    0x00001000
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE12_EN_SHFT                           0xc

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE11_EN_BMSK                    0x00000800
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE11_EN_SHFT                           0xb

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE10_EN_BMSK                    0x00000400
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE10_EN_SHFT                           0xa

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE09_EN_BMSK                    0x00000200
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE09_EN_SHFT                           0x9

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE08_EN_BMSK                    0x00000100
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE08_EN_SHFT                           0x8

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE07_EN_BMSK                    0x00000080
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE07_EN_SHFT                           0x7

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE06_EN_BMSK                    0x00000040
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE06_EN_SHFT                           0x6

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE05_EN_BMSK                    0x00000020
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE05_EN_SHFT                           0x5

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE04_EN_BMSK                    0x00000010
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE04_EN_SHFT                           0x4

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE03_EN_BMSK                    0x00000008
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE03_EN_SHFT                           0x3

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE02_EN_BMSK                    0x00000004
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE02_EN_SHFT                           0x2

#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE01_EN_BMSK                    0x00000002
#define HWIO_MCCC_SLV_PDM_STM_CFG_STATE01_EN_SHFT                           0x1

#define HWIO_MCCC_SLV_PDM_STM_CFG_START_EN_BMSK                      0x00000001
#define HWIO_MCCC_SLV_PDM_STM_CFG_START_EN_SHFT                             0x0

//// Register SPARE0 ////

#define HWIO_MCCC_SLV_SPARE0_ADDR(x)                                 (x+0x000000c8)
#define HWIO_MCCC_SLV_SPARE0_PHYS(x)                                 (x+0x000000c8)
#define HWIO_MCCC_SLV_SPARE0_RMSK                                    0x0000000f
#define HWIO_MCCC_SLV_SPARE0_SHFT                                             0
#define HWIO_MCCC_SLV_SPARE0_IN(x)                                   \
	in_dword_masked ( HWIO_MCCC_SLV_SPARE0_ADDR(x), HWIO_MCCC_SLV_SPARE0_RMSK)
#define HWIO_MCCC_SLV_SPARE0_INM(x, mask)                            \
	in_dword_masked ( HWIO_MCCC_SLV_SPARE0_ADDR(x), mask) 
#define HWIO_MCCC_SLV_SPARE0_OUT(x, val)                             \
	out_dword( HWIO_MCCC_SLV_SPARE0_ADDR(x), val)
#define HWIO_MCCC_SLV_SPARE0_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_SPARE0_ADDR(x), mask, val, HWIO_MCCC_SLV_SPARE0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_SPARE0_SPARE_BMSK                              0x0000000f
#define HWIO_MCCC_SLV_SPARE0_SPARE_SHFT                                     0x0

//// Register SPARE1 ////

#define HWIO_MCCC_SLV_SPARE1_ADDR(x)                                 (x+0x000000cc)
#define HWIO_MCCC_SLV_SPARE1_PHYS(x)                                 (x+0x000000cc)
#define HWIO_MCCC_SLV_SPARE1_RMSK                                    0x0000000f
#define HWIO_MCCC_SLV_SPARE1_SHFT                                             0
#define HWIO_MCCC_SLV_SPARE1_IN(x)                                   \
	in_dword_masked ( HWIO_MCCC_SLV_SPARE1_ADDR(x), HWIO_MCCC_SLV_SPARE1_RMSK)
#define HWIO_MCCC_SLV_SPARE1_INM(x, mask)                            \
	in_dword_masked ( HWIO_MCCC_SLV_SPARE1_ADDR(x), mask) 
#define HWIO_MCCC_SLV_SPARE1_OUT(x, val)                             \
	out_dword( HWIO_MCCC_SLV_SPARE1_ADDR(x), val)
#define HWIO_MCCC_SLV_SPARE1_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_SPARE1_ADDR(x), mask, val, HWIO_MCCC_SLV_SPARE1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_SPARE1_SPARE_BMSK                              0x0000000f
#define HWIO_MCCC_SLV_SPARE1_SPARE_SHFT                                     0x0

//// Register SW_OVERRIDE0 ////

#define HWIO_MCCC_SLV_SW_OVERRIDE0_ADDR(x)                           (x+0x000000e4)
#define HWIO_MCCC_SLV_SW_OVERRIDE0_PHYS(x)                           (x+0x000000e4)
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RMSK                              0x033f3333
#define HWIO_MCCC_SLV_SW_OVERRIDE0_SHFT                                       0
#define HWIO_MCCC_SLV_SW_OVERRIDE0_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_SLV_SW_OVERRIDE0_ADDR(x), HWIO_MCCC_SLV_SW_OVERRIDE0_RMSK)
#define HWIO_MCCC_SLV_SW_OVERRIDE0_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_SLV_SW_OVERRIDE0_ADDR(x), mask) 
#define HWIO_MCCC_SLV_SW_OVERRIDE0_OUT(x, val)                       \
	out_dword( HWIO_MCCC_SLV_SW_OVERRIDE0_ADDR(x), val)
#define HWIO_MCCC_SLV_SW_OVERRIDE0_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_SW_OVERRIDE0_ADDR(x), mask, val, HWIO_MCCC_SLV_SW_OVERRIDE0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_SW_OVERRIDE0_MC_DYN_CLK_ON_BMSK                0x02000000
#define HWIO_MCCC_SLV_SW_OVERRIDE0_MC_DYN_CLK_ON_SHFT                      0x19
#define HWIO_MCCC_SLV_SW_OVERRIDE0_MC_DYN_CLK_ON_NO_CLK_REQ_FVAL           0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE0_MC_DYN_CLK_ON_CLK_REQ_FVAL              0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE0_MC_DYN_CLK_ON_SW_CTL_BMSK         0x01000000
#define HWIO_MCCC_SLV_SW_OVERRIDE0_MC_DYN_CLK_ON_SW_CTL_SHFT               0x18
#define HWIO_MCCC_SLV_SW_OVERRIDE0_MC_DYN_CLK_ON_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE0_MC_DYN_CLK_ON_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX_CLK_OFF_BMSK                   0x00200000
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX_CLK_OFF_SHFT                         0x15

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX_CLK_OFF_SW_CTL_BMSK            0x00100000
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX_CLK_OFF_SW_CTL_SHFT                  0x14
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX_CLK_OFF_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX_CLK_OFF_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_VALID_BMSK                    0x00080000
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_VALID_SHFT                          0x13

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_VALID_BMSK                    0x00040000
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_VALID_SHFT                          0x12

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX_VALID_BMSK                     0x00020000
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX_VALID_SHFT                           0x11

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX_VALID_SW_CTL_BMSK              0x00010000
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX_VALID_SW_CTL_SHFT                    0x10
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX_VALID_SW_CTL_HW_CONTROL_FVAL         0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX_VALID_SW_CTL_SW_CONTROL_FVAL         0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_ANA_PU_BMSK                   0x00002000
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_ANA_PU_SHFT                          0xd
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_ANA_PU_POWER_DOWN_FVAL              0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_ANA_PU_POWER_UP_FVAL                0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_ANA_PU_SW_CTL_BMSK            0x00001000
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_ANA_PU_SW_CTL_SHFT                   0xc
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_ANA_PU_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_ANA_PU_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_ANA_PU_BMSK                   0x00000200
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_ANA_PU_SHFT                          0x9
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_ANA_PU_POWER_DOWN_FVAL              0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_ANA_PU_POWER_UP_FVAL                0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_ANA_PU_SW_CTL_BMSK            0x00000100
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_ANA_PU_SW_CTL_SHFT                   0x8
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_ANA_PU_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_ANA_PU_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_CGC_CLK_EN_BMSK               0x00000020
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_CGC_CLK_EN_SHFT                      0x5
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_CGC_CLK_EN_DISABLED_FVAL            0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_CGC_CLK_EN_ENABLED_FVAL             0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_CGC_CLK_EN_SW_CTL_BMSK        0x00000010
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_CGC_CLK_EN_SW_CTL_SHFT               0x4
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_CGC_CLK_EN_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX1_CGC_CLK_EN_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_CGC_CLK_EN_BMSK               0x00000002
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_CGC_CLK_EN_SHFT                      0x1
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_CGC_CLK_EN_DISABLED_FVAL            0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_CGC_CLK_EN_ENABLED_FVAL             0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_CGC_CLK_EN_SW_CTL_BMSK        0x00000001
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_CGC_CLK_EN_SW_CTL_SHFT               0x0
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_CGC_CLK_EN_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE0_RX0_CGC_CLK_EN_SW_CTL_SW_CONTROL_FVAL       0x1u

//// Register SW_OVERRIDE1 ////

#define HWIO_MCCC_SLV_SW_OVERRIDE1_ADDR(x)                           (x+0x000000e8)
#define HWIO_MCCC_SLV_SW_OVERRIDE1_PHYS(x)                           (x+0x000000e8)
#define HWIO_MCCC_SLV_SW_OVERRIDE1_RMSK                              0x00003333
#define HWIO_MCCC_SLV_SW_OVERRIDE1_SHFT                                       0
#define HWIO_MCCC_SLV_SW_OVERRIDE1_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_SLV_SW_OVERRIDE1_ADDR(x), HWIO_MCCC_SLV_SW_OVERRIDE1_RMSK)
#define HWIO_MCCC_SLV_SW_OVERRIDE1_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_SLV_SW_OVERRIDE1_ADDR(x), mask) 
#define HWIO_MCCC_SLV_SW_OVERRIDE1_OUT(x, val)                       \
	out_dword( HWIO_MCCC_SLV_SW_OVERRIDE1_ADDR(x), val)
#define HWIO_MCCC_SLV_SW_OVERRIDE1_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_SW_OVERRIDE1_ADDR(x), mask, val, HWIO_MCCC_SLV_SW_OVERRIDE1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_SW_OVERRIDE1_SSP_P1_DISABLE_BMSK               0x00002000
#define HWIO_MCCC_SLV_SW_OVERRIDE1_SSP_P1_DISABLE_SHFT                      0xd

#define HWIO_MCCC_SLV_SW_OVERRIDE1_SSP_P1_DISABLE_SW_CTL_BMSK        0x00001000
#define HWIO_MCCC_SLV_SW_OVERRIDE1_SSP_P1_DISABLE_SW_CTL_SHFT               0xc
#define HWIO_MCCC_SLV_SW_OVERRIDE1_SSP_P1_DISABLE_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE1_SSP_P1_DISABLE_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE1_SSP_CDIV_EN_BMSK                  0x00000200
#define HWIO_MCCC_SLV_SW_OVERRIDE1_SSP_CDIV_EN_SHFT                         0x9

#define HWIO_MCCC_SLV_SW_OVERRIDE1_SSP_CDIV_EN_SW_CTL_BMSK           0x00000100
#define HWIO_MCCC_SLV_SW_OVERRIDE1_SSP_CDIV_EN_SW_CTL_SHFT                  0x8
#define HWIO_MCCC_SLV_SW_OVERRIDE1_SSP_CDIV_EN_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE1_SSP_CDIV_EN_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE1_QFI_CDIV_ARES_BMSK                0x00000020
#define HWIO_MCCC_SLV_SW_OVERRIDE1_QFI_CDIV_ARES_SHFT                       0x5

#define HWIO_MCCC_SLV_SW_OVERRIDE1_QFI_CDIV_ARES_SW_CTL_BMSK         0x00000010
#define HWIO_MCCC_SLV_SW_OVERRIDE1_QFI_CDIV_ARES_SW_CTL_SHFT                0x4
#define HWIO_MCCC_SLV_SW_OVERRIDE1_QFI_CDIV_ARES_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE1_QFI_CDIV_ARES_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE1_QFI_CLK_DISABLE_BMSK              0x00000002
#define HWIO_MCCC_SLV_SW_OVERRIDE1_QFI_CLK_DISABLE_SHFT                     0x1

#define HWIO_MCCC_SLV_SW_OVERRIDE1_QFI_CLK_DISABLE_SW_CTL_BMSK       0x00000001
#define HWIO_MCCC_SLV_SW_OVERRIDE1_QFI_CLK_DISABLE_SW_CTL_SHFT              0x0
#define HWIO_MCCC_SLV_SW_OVERRIDE1_QFI_CLK_DISABLE_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE1_QFI_CLK_DISABLE_SW_CTL_SW_CONTROL_FVAL       0x1u

//// Register SW_OVERRIDE2 ////

#define HWIO_MCCC_SLV_SW_OVERRIDE2_ADDR(x)                           (x+0x000000ec)
#define HWIO_MCCC_SLV_SW_OVERRIDE2_PHYS(x)                           (x+0x000000ec)
#define HWIO_MCCC_SLV_SW_OVERRIDE2_RMSK                              0xffffffff
#define HWIO_MCCC_SLV_SW_OVERRIDE2_SHFT                                       0
#define HWIO_MCCC_SLV_SW_OVERRIDE2_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_SLV_SW_OVERRIDE2_ADDR(x), HWIO_MCCC_SLV_SW_OVERRIDE2_RMSK)
#define HWIO_MCCC_SLV_SW_OVERRIDE2_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_SLV_SW_OVERRIDE2_ADDR(x), mask) 
#define HWIO_MCCC_SLV_SW_OVERRIDE2_OUT(x, val)                       \
	out_dword( HWIO_MCCC_SLV_SW_OVERRIDE2_ADDR(x), val)
#define HWIO_MCCC_SLV_SW_OVERRIDE2_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_SW_OVERRIDE2_ADDR(x), mask, val, HWIO_MCCC_SLV_SW_OVERRIDE2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_SW_OVERRIDE2_SSP_RD_BYPASS_BMSK                0xffff0000
#define HWIO_MCCC_SLV_SW_OVERRIDE2_SSP_RD_BYPASS_SHFT                      0x10

#define HWIO_MCCC_SLV_SW_OVERRIDE2_SSP_WR_BYPASS_BMSK                0x0000ffff
#define HWIO_MCCC_SLV_SW_OVERRIDE2_SSP_WR_BYPASS_SHFT                       0x0

//// Register SW_OVERRIDE3 ////

#define HWIO_MCCC_SLV_SW_OVERRIDE3_ADDR(x)                           (x+0x000000f0)
#define HWIO_MCCC_SLV_SW_OVERRIDE3_PHYS(x)                           (x+0x000000f0)
#define HWIO_MCCC_SLV_SW_OVERRIDE3_RMSK                              0xffff0111
#define HWIO_MCCC_SLV_SW_OVERRIDE3_SHFT                                       0
#define HWIO_MCCC_SLV_SW_OVERRIDE3_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_SLV_SW_OVERRIDE3_ADDR(x), HWIO_MCCC_SLV_SW_OVERRIDE3_RMSK)
#define HWIO_MCCC_SLV_SW_OVERRIDE3_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_SLV_SW_OVERRIDE3_ADDR(x), mask) 
#define HWIO_MCCC_SLV_SW_OVERRIDE3_OUT(x, val)                       \
	out_dword( HWIO_MCCC_SLV_SW_OVERRIDE3_ADDR(x), val)
#define HWIO_MCCC_SLV_SW_OVERRIDE3_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_SW_OVERRIDE3_ADDR(x), mask, val, HWIO_MCCC_SLV_SW_OVERRIDE3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_WR_POLARITY_BMSK              0xffff0000
#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_WR_POLARITY_SHFT                    0x10

#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_WR_POLARITY_SW_CTL_BMSK       0x00000100
#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_WR_POLARITY_SW_CTL_SHFT              0x8
#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_WR_POLARITY_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_WR_POLARITY_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_RD_BYPASS_SW_CTL_BMSK         0x00000010
#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_RD_BYPASS_SW_CTL_SHFT                0x4
#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_RD_BYPASS_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_RD_BYPASS_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_WR_BYPASS_SW_CTL_BMSK         0x00000001
#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_WR_BYPASS_SW_CTL_SHFT                0x0
#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_WR_BYPASS_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE3_SSP_WR_BYPASS_SW_CTL_SW_CONTROL_FVAL       0x1u

//// Register SW_OVERRIDE4 ////

#define HWIO_MCCC_SLV_SW_OVERRIDE4_ADDR(x)                           (x+0x000000f4)
#define HWIO_MCCC_SLV_SW_OVERRIDE4_PHYS(x)                           (x+0x000000f4)
#define HWIO_MCCC_SLV_SW_OVERRIDE4_RMSK                              0x00031111
#define HWIO_MCCC_SLV_SW_OVERRIDE4_SHFT                                       0
#define HWIO_MCCC_SLV_SW_OVERRIDE4_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_SLV_SW_OVERRIDE4_ADDR(x), HWIO_MCCC_SLV_SW_OVERRIDE4_RMSK)
#define HWIO_MCCC_SLV_SW_OVERRIDE4_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_SLV_SW_OVERRIDE4_ADDR(x), mask) 
#define HWIO_MCCC_SLV_SW_OVERRIDE4_OUT(x, val)                       \
	out_dword( HWIO_MCCC_SLV_SW_OVERRIDE4_ADDR(x), val)
#define HWIO_MCCC_SLV_SW_OVERRIDE4_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_SW_OVERRIDE4_ADDR(x), mask, val, HWIO_MCCC_SLV_SW_OVERRIDE4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_BPT_HOLD_BMSK                 0x00020000
#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_BPT_HOLD_SHFT                       0x11

#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_BPT_HOLD_SW_CTL_BMSK          0x00010000
#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_BPT_HOLD_SW_CTL_SHFT                0x10
#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_BPT_HOLD_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_BPT_HOLD_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_ACK1_MASK_BMSK                0x00001000
#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_ACK1_MASK_SHFT                       0xc

#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_ACK0_MASK_BMSK                0x00000100
#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_ACK0_MASK_SHFT                       0x8

#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_TASK_ACK_MASK_BMSK            0x00000010
#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_TASK_ACK_MASK_SHFT                   0x4

#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_REQ_MASK_BMSK                 0x00000001
#define HWIO_MCCC_SLV_SW_OVERRIDE4_FSC_REQ_MASK_SHFT                        0x0

//// Register TEST_CLOCK_CFG ////

#define HWIO_MCCC_SLV_TEST_CLOCK_CFG_ADDR(x)                         (x+0x00000100)
#define HWIO_MCCC_SLV_TEST_CLOCK_CFG_PHYS(x)                         (x+0x00000100)
#define HWIO_MCCC_SLV_TEST_CLOCK_CFG_RMSK                            0x00000001
#define HWIO_MCCC_SLV_TEST_CLOCK_CFG_SHFT                                     0
#define HWIO_MCCC_SLV_TEST_CLOCK_CFG_IN(x)                           \
	in_dword_masked ( HWIO_MCCC_SLV_TEST_CLOCK_CFG_ADDR(x), HWIO_MCCC_SLV_TEST_CLOCK_CFG_RMSK)
#define HWIO_MCCC_SLV_TEST_CLOCK_CFG_INM(x, mask)                    \
	in_dword_masked ( HWIO_MCCC_SLV_TEST_CLOCK_CFG_ADDR(x), mask) 
#define HWIO_MCCC_SLV_TEST_CLOCK_CFG_OUT(x, val)                     \
	out_dword( HWIO_MCCC_SLV_TEST_CLOCK_CFG_ADDR(x), val)
#define HWIO_MCCC_SLV_TEST_CLOCK_CFG_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_TEST_CLOCK_CFG_ADDR(x), mask, val, HWIO_MCCC_SLV_TEST_CLOCK_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_TEST_CLOCK_CFG_MC_CLK_ENABLE_BMSK              0x00000001
#define HWIO_MCCC_SLV_TEST_CLOCK_CFG_MC_CLK_ENABLE_SHFT                     0x0
#define HWIO_MCCC_SLV_TEST_CLOCK_CFG_MC_CLK_ENABLE_DISABLE_FVAL            0x0u
#define HWIO_MCCC_SLV_TEST_CLOCK_CFG_MC_CLK_ENABLE_ENABLE_FVAL             0x1u

//// Register CRG_STATUS ////

#define HWIO_MCCC_SLV_CRG_STATUS_ADDR(x)                             (x+0x00000110)
#define HWIO_MCCC_SLV_CRG_STATUS_PHYS(x)                             (x+0x00000110)
#define HWIO_MCCC_SLV_CRG_STATUS_RMSK                                0x00001113
#define HWIO_MCCC_SLV_CRG_STATUS_SHFT                                         0
#define HWIO_MCCC_SLV_CRG_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_MCCC_SLV_CRG_STATUS_ADDR(x), HWIO_MCCC_SLV_CRG_STATUS_RMSK)
#define HWIO_MCCC_SLV_CRG_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_MCCC_SLV_CRG_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_SLV_CRG_STATUS_OUT(x, val)                         \
	out_dword( HWIO_MCCC_SLV_CRG_STATUS_ADDR(x), val)
#define HWIO_MCCC_SLV_CRG_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_CRG_STATUS_ADDR(x), mask, val, HWIO_MCCC_SLV_CRG_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_CRG_STATUS_MC_DYN_CLK_ON_BMSK                  0x00001000
#define HWIO_MCCC_SLV_CRG_STATUS_MC_DYN_CLK_ON_SHFT                         0xc

#define HWIO_MCCC_SLV_CRG_STATUS_MC_CBC_CLK_ON_BMSK                  0x00000100
#define HWIO_MCCC_SLV_CRG_STATUS_MC_CBC_CLK_ON_SHFT                         0x8

#define HWIO_MCCC_SLV_CRG_STATUS_GFCM_VALID_BMSK                     0x00000010
#define HWIO_MCCC_SLV_CRG_STATUS_GFCM_VALID_SHFT                            0x4

#define HWIO_MCCC_SLV_CRG_STATUS_GFCM_SEL_BMSK                       0x00000003
#define HWIO_MCCC_SLV_CRG_STATUS_GFCM_SEL_SHFT                              0x0

//// Register FSC_STATUS0 ////

#define HWIO_MCCC_SLV_FSC_STATUS0_ADDR(x)                            (x+0x00000114)
#define HWIO_MCCC_SLV_FSC_STATUS0_PHYS(x)                            (x+0x00000114)
#define HWIO_MCCC_SLV_FSC_STATUS0_RMSK                               0x1f1f1f1f
#define HWIO_MCCC_SLV_FSC_STATUS0_SHFT                                        0
#define HWIO_MCCC_SLV_FSC_STATUS0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_SLV_FSC_STATUS0_ADDR(x), HWIO_MCCC_SLV_FSC_STATUS0_RMSK)
#define HWIO_MCCC_SLV_FSC_STATUS0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_SLV_FSC_STATUS0_ADDR(x), mask) 
#define HWIO_MCCC_SLV_FSC_STATUS0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_SLV_FSC_STATUS0_ADDR(x), val)
#define HWIO_MCCC_SLV_FSC_STATUS0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_FSC_STATUS0_ADDR(x), mask, val, HWIO_MCCC_SLV_FSC_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_FSC_STATUS0_ACK1_GRAY_BMSK                     0x1f000000
#define HWIO_MCCC_SLV_FSC_STATUS0_ACK1_GRAY_SHFT                           0x18

#define HWIO_MCCC_SLV_FSC_STATUS0_ACK0_GRAY_BMSK                     0x001f0000
#define HWIO_MCCC_SLV_FSC_STATUS0_ACK0_GRAY_SHFT                           0x10

#define HWIO_MCCC_SLV_FSC_STATUS0_EXT_REQ_GRAY_BMSK                  0x00001f00
#define HWIO_MCCC_SLV_FSC_STATUS0_EXT_REQ_GRAY_SHFT                         0x8

#define HWIO_MCCC_SLV_FSC_STATUS0_REQ_BMSK                           0x0000001f
#define HWIO_MCCC_SLV_FSC_STATUS0_REQ_SHFT                                  0x0

//// Register FSC_STATUS1 ////

#define HWIO_MCCC_SLV_FSC_STATUS1_ADDR(x)                            (x+0x00000118)
#define HWIO_MCCC_SLV_FSC_STATUS1_PHYS(x)                            (x+0x00000118)
#define HWIO_MCCC_SLV_FSC_STATUS1_RMSK                               0x00111111
#define HWIO_MCCC_SLV_FSC_STATUS1_SHFT                                        0
#define HWIO_MCCC_SLV_FSC_STATUS1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_SLV_FSC_STATUS1_ADDR(x), HWIO_MCCC_SLV_FSC_STATUS1_RMSK)
#define HWIO_MCCC_SLV_FSC_STATUS1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_SLV_FSC_STATUS1_ADDR(x), mask) 
#define HWIO_MCCC_SLV_FSC_STATUS1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_SLV_FSC_STATUS1_ADDR(x), val)
#define HWIO_MCCC_SLV_FSC_STATUS1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_FSC_STATUS1_ADDR(x), mask, val, HWIO_MCCC_SLV_FSC_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_FSC_STATUS1_FSC_ACK_BMSK                       0x00100000
#define HWIO_MCCC_SLV_FSC_STATUS1_FSC_ACK_SHFT                             0x14

#define HWIO_MCCC_SLV_FSC_STATUS1_SAA_ACK_BMSK                       0x00010000
#define HWIO_MCCC_SLV_FSC_STATUS1_SAA_ACK_SHFT                             0x10

#define HWIO_MCCC_SLV_FSC_STATUS1_SAA_PRETIMER_ACK_BMSK              0x00001000
#define HWIO_MCCC_SLV_FSC_STATUS1_SAA_PRETIMER_ACK_SHFT                     0xc

#define HWIO_MCCC_SLV_FSC_STATUS1_ACK1_RCVD_BMSK                     0x00000100
#define HWIO_MCCC_SLV_FSC_STATUS1_ACK1_RCVD_SHFT                            0x8

#define HWIO_MCCC_SLV_FSC_STATUS1_ACK0_RCVD_BMSK                     0x00000010
#define HWIO_MCCC_SLV_FSC_STATUS1_ACK0_RCVD_SHFT                            0x4

#define HWIO_MCCC_SLV_FSC_STATUS1_TASK_ACK_RCVD_BMSK                 0x00000001
#define HWIO_MCCC_SLV_FSC_STATUS1_TASK_ACK_RCVD_SHFT                        0x0

//// Register FSC_STATUS2 ////

#define HWIO_MCCC_SLV_FSC_STATUS2_ADDR(x)                            (x+0x0000011c)
#define HWIO_MCCC_SLV_FSC_STATUS2_PHYS(x)                            (x+0x0000011c)
#define HWIO_MCCC_SLV_FSC_STATUS2_RMSK                               0x0000011f
#define HWIO_MCCC_SLV_FSC_STATUS2_SHFT                                        0
#define HWIO_MCCC_SLV_FSC_STATUS2_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_SLV_FSC_STATUS2_ADDR(x), HWIO_MCCC_SLV_FSC_STATUS2_RMSK)
#define HWIO_MCCC_SLV_FSC_STATUS2_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_SLV_FSC_STATUS2_ADDR(x), mask) 
#define HWIO_MCCC_SLV_FSC_STATUS2_OUT(x, val)                        \
	out_dword( HWIO_MCCC_SLV_FSC_STATUS2_ADDR(x), val)
#define HWIO_MCCC_SLV_FSC_STATUS2_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_FSC_STATUS2_ADDR(x), mask, val, HWIO_MCCC_SLV_FSC_STATUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_FSC_STATUS2_BPT_HOLD_BMSK                      0x00000100
#define HWIO_MCCC_SLV_FSC_STATUS2_BPT_HOLD_SHFT                             0x8

#define HWIO_MCCC_SLV_FSC_STATUS2_BPT_BMSK                           0x0000001f
#define HWIO_MCCC_SLV_FSC_STATUS2_BPT_SHFT                                  0x0

//// Register TCS_STATUS ////

#define HWIO_MCCC_SLV_TCS_STATUS_ADDR(x)                             (x+0x00000124)
#define HWIO_MCCC_SLV_TCS_STATUS_PHYS(x)                             (x+0x00000124)
#define HWIO_MCCC_SLV_TCS_STATUS_RMSK                                0x1f1fffff
#define HWIO_MCCC_SLV_TCS_STATUS_SHFT                                         0
#define HWIO_MCCC_SLV_TCS_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_MCCC_SLV_TCS_STATUS_ADDR(x), HWIO_MCCC_SLV_TCS_STATUS_RMSK)
#define HWIO_MCCC_SLV_TCS_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_MCCC_SLV_TCS_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_SLV_TCS_STATUS_OUT(x, val)                         \
	out_dword( HWIO_MCCC_SLV_TCS_STATUS_ADDR(x), val)
#define HWIO_MCCC_SLV_TCS_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_TCS_STATUS_ADDR(x), mask, val, HWIO_MCCC_SLV_TCS_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_TCS_STATUS_TASK_MPT_START_BMSK                 0x1f000000
#define HWIO_MCCC_SLV_TCS_STATUS_TASK_MPT_START_SHFT                       0x18

#define HWIO_MCCC_SLV_TCS_STATUS_TASK_START_BMSK                     0x001f0000
#define HWIO_MCCC_SLV_TCS_STATUS_TASK_START_SHFT                           0x10

#define HWIO_MCCC_SLV_TCS_STATUS_TASK_MPT_DONE_BMSK                  0x0000ff00
#define HWIO_MCCC_SLV_TCS_STATUS_TASK_MPT_DONE_SHFT                         0x8

#define HWIO_MCCC_SLV_TCS_STATUS_TASK_DONE_BMSK                      0x000000ff
#define HWIO_MCCC_SLV_TCS_STATUS_TASK_DONE_SHFT                             0x0

//// Register STC_STATUS0 ////

#define HWIO_MCCC_SLV_STC_STATUS0_ADDR(x)                            (x+0x00000128)
#define HWIO_MCCC_SLV_STC_STATUS0_PHYS(x)                            (x+0x00000128)
#define HWIO_MCCC_SLV_STC_STATUS0_RMSK                               0xffff1197
#define HWIO_MCCC_SLV_STC_STATUS0_SHFT                                        0
#define HWIO_MCCC_SLV_STC_STATUS0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_SLV_STC_STATUS0_ADDR(x), HWIO_MCCC_SLV_STC_STATUS0_RMSK)
#define HWIO_MCCC_SLV_STC_STATUS0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_SLV_STC_STATUS0_ADDR(x), mask) 
#define HWIO_MCCC_SLV_STC_STATUS0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_SLV_STC_STATUS0_ADDR(x), val)
#define HWIO_MCCC_SLV_STC_STATUS0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_STC_STATUS0_ADDR(x), mask, val, HWIO_MCCC_SLV_STC_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_STC_STATUS0_SSP_WR_POLARITY_BMSK               0xffff0000
#define HWIO_MCCC_SLV_STC_STATUS0_SSP_WR_POLARITY_SHFT                     0x10

#define HWIO_MCCC_SLV_STC_STATUS0_SSP_P1_DISABLE_BMSK                0x00001000
#define HWIO_MCCC_SLV_STC_STATUS0_SSP_P1_DISABLE_SHFT                       0xc

#define HWIO_MCCC_SLV_STC_STATUS0_SSP_CDIV_EN_BMSK                   0x00000100
#define HWIO_MCCC_SLV_STC_STATUS0_SSP_CDIV_EN_SHFT                          0x8

#define HWIO_MCCC_SLV_STC_STATUS0_QFI_CDIV_ARES_BMSK                 0x00000080
#define HWIO_MCCC_SLV_STC_STATUS0_QFI_CDIV_ARES_SHFT                        0x7

#define HWIO_MCCC_SLV_STC_STATUS0_QFI_CLK_DISABLE_BMSK               0x00000010
#define HWIO_MCCC_SLV_STC_STATUS0_QFI_CLK_DISABLE_SHFT                      0x4

#define HWIO_MCCC_SLV_STC_STATUS0_FSM_STATE_BMSK                     0x00000007
#define HWIO_MCCC_SLV_STC_STATUS0_FSM_STATE_SHFT                            0x0

//// Register STC_STATUS1 ////

#define HWIO_MCCC_SLV_STC_STATUS1_ADDR(x)                            (x+0x0000012c)
#define HWIO_MCCC_SLV_STC_STATUS1_PHYS(x)                            (x+0x0000012c)
#define HWIO_MCCC_SLV_STC_STATUS1_RMSK                               0xffffffff
#define HWIO_MCCC_SLV_STC_STATUS1_SHFT                                        0
#define HWIO_MCCC_SLV_STC_STATUS1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_SLV_STC_STATUS1_ADDR(x), HWIO_MCCC_SLV_STC_STATUS1_RMSK)
#define HWIO_MCCC_SLV_STC_STATUS1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_SLV_STC_STATUS1_ADDR(x), mask) 
#define HWIO_MCCC_SLV_STC_STATUS1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_SLV_STC_STATUS1_ADDR(x), val)
#define HWIO_MCCC_SLV_STC_STATUS1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_STC_STATUS1_ADDR(x), mask, val, HWIO_MCCC_SLV_STC_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_STC_STATUS1_SSP_RD_BYPASS_BMSK                 0xffff0000
#define HWIO_MCCC_SLV_STC_STATUS1_SSP_RD_BYPASS_SHFT                       0x10

#define HWIO_MCCC_SLV_STC_STATUS1_SSP_WR_BYPASS_BMSK                 0x0000ffff
#define HWIO_MCCC_SLV_STC_STATUS1_SSP_WR_BYPASS_SHFT                        0x0

//// Register RTC_STATUS ////

#define HWIO_MCCC_SLV_RTC_STATUS_ADDR(x)                             (x+0x00000130)
#define HWIO_MCCC_SLV_RTC_STATUS_PHYS(x)                             (x+0x00000130)
#define HWIO_MCCC_SLV_RTC_STATUS_RMSK                                0x0171111f
#define HWIO_MCCC_SLV_RTC_STATUS_SHFT                                         0
#define HWIO_MCCC_SLV_RTC_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_MCCC_SLV_RTC_STATUS_ADDR(x), HWIO_MCCC_SLV_RTC_STATUS_RMSK)
#define HWIO_MCCC_SLV_RTC_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_MCCC_SLV_RTC_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_SLV_RTC_STATUS_OUT(x, val)                         \
	out_dword( HWIO_MCCC_SLV_RTC_STATUS_ADDR(x), val)
#define HWIO_MCCC_SLV_RTC_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_RTC_STATUS_ADDR(x), mask, val, HWIO_MCCC_SLV_RTC_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_RTC_STATUS_RX_CLK_OFF_BMSK                     0x01000000
#define HWIO_MCCC_SLV_RTC_STATUS_RX_CLK_OFF_SHFT                           0x18

#define HWIO_MCCC_SLV_RTC_STATUS_RX1_VALID_BMSK                      0x00400000
#define HWIO_MCCC_SLV_RTC_STATUS_RX1_VALID_SHFT                            0x16

#define HWIO_MCCC_SLV_RTC_STATUS_RX0_VALID_BMSK                      0x00200000
#define HWIO_MCCC_SLV_RTC_STATUS_RX0_VALID_SHFT                            0x15

#define HWIO_MCCC_SLV_RTC_STATUS_RX_VALID_BMSK                       0x00100000
#define HWIO_MCCC_SLV_RTC_STATUS_RX_VALID_SHFT                             0x14

#define HWIO_MCCC_SLV_RTC_STATUS_RX1_CLK_EN_BMSK                     0x00010000
#define HWIO_MCCC_SLV_RTC_STATUS_RX1_CLK_EN_SHFT                           0x10

#define HWIO_MCCC_SLV_RTC_STATUS_RX0_CLK_EN_BMSK                     0x00001000
#define HWIO_MCCC_SLV_RTC_STATUS_RX0_CLK_EN_SHFT                            0xc

#define HWIO_MCCC_SLV_RTC_STATUS_RX1_ANA_PU_BMSK                     0x00000100
#define HWIO_MCCC_SLV_RTC_STATUS_RX1_ANA_PU_SHFT                            0x8

#define HWIO_MCCC_SLV_RTC_STATUS_RX0_ANA_PU_BMSK                     0x00000010
#define HWIO_MCCC_SLV_RTC_STATUS_RX0_ANA_PU_SHFT                            0x4

#define HWIO_MCCC_SLV_RTC_STATUS_FSM_STATE_BMSK                      0x0000000f
#define HWIO_MCCC_SLV_RTC_STATUS_FSM_STATE_SHFT                             0x0

//// Register RX0_STATUS ////

#define HWIO_MCCC_SLV_RX0_STATUS_ADDR(x)                             (x+0x00000140)
#define HWIO_MCCC_SLV_RX0_STATUS_PHYS(x)                             (x+0x00000140)
#define HWIO_MCCC_SLV_RX0_STATUS_RMSK                                0x000001ff
#define HWIO_MCCC_SLV_RX0_STATUS_SHFT                                         0
#define HWIO_MCCC_SLV_RX0_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_MCCC_SLV_RX0_STATUS_ADDR(x), HWIO_MCCC_SLV_RX0_STATUS_RMSK)
#define HWIO_MCCC_SLV_RX0_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_MCCC_SLV_RX0_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_SLV_RX0_STATUS_OUT(x, val)                         \
	out_dword( HWIO_MCCC_SLV_RX0_STATUS_ADDR(x), val)
#define HWIO_MCCC_SLV_RX0_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_RX0_STATUS_ADDR(x), mask, val, HWIO_MCCC_SLV_RX0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_RX0_STATUS_RX_CLK_VALID_BMSK                   0x00000100
#define HWIO_MCCC_SLV_RX0_STATUS_RX_CLK_VALID_SHFT                          0x8

#define HWIO_MCCC_SLV_RX0_STATUS_RX_STATUS_BMSK                      0x000000ff
#define HWIO_MCCC_SLV_RX0_STATUS_RX_STATUS_SHFT                             0x0

//// Register RX1_STATUS ////

#define HWIO_MCCC_SLV_RX1_STATUS_ADDR(x)                             (x+0x00000144)
#define HWIO_MCCC_SLV_RX1_STATUS_PHYS(x)                             (x+0x00000144)
#define HWIO_MCCC_SLV_RX1_STATUS_RMSK                                0x000001ff
#define HWIO_MCCC_SLV_RX1_STATUS_SHFT                                         0
#define HWIO_MCCC_SLV_RX1_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_MCCC_SLV_RX1_STATUS_ADDR(x), HWIO_MCCC_SLV_RX1_STATUS_RMSK)
#define HWIO_MCCC_SLV_RX1_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_MCCC_SLV_RX1_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_SLV_RX1_STATUS_OUT(x, val)                         \
	out_dword( HWIO_MCCC_SLV_RX1_STATUS_ADDR(x), val)
#define HWIO_MCCC_SLV_RX1_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_RX1_STATUS_ADDR(x), mask, val, HWIO_MCCC_SLV_RX1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_RX1_STATUS_RX_CLK_VALID_BMSK                   0x00000100
#define HWIO_MCCC_SLV_RX1_STATUS_RX_CLK_VALID_SHFT                          0x8

#define HWIO_MCCC_SLV_RX1_STATUS_RX_STATUS_BMSK                      0x000000ff
#define HWIO_MCCC_SLV_RX1_STATUS_RX_STATUS_SHFT                             0x0

//// Register PDM_FSC_TIMER0_STATUS ////

#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_ADDR(x)                  (x+0x00000150)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_PHYS(x)                  (x+0x00000150)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_RMSK                     0x0107ffff
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_SHFT                              0
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_OUT(x, val)              \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_THRESH_HALT_BMSK         0x01000000
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_THRESH_HALT_SHFT               0x18

#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_LAST_ACK_BMSK            0x00070000
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_LAST_ACK_SHFT                  0x10

#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_MAX_CNT_BMSK             0x0000ffff
#define HWIO_MCCC_SLV_PDM_FSC_TIMER0_STATUS_MAX_CNT_SHFT                    0x0

//// Register PDM_FSC_TIMER1_STATUS ////

#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_ADDR(x)                  (x+0x00000154)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_PHYS(x)                  (x+0x00000154)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_RMSK                     0x0007ffff
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_SHFT                              0
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_OUT(x, val)              \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_LAST_ACK_BMSK            0x00070000
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_LAST_ACK_SHFT                  0x10

#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_MAX_CNT_BMSK             0x0000ffff
#define HWIO_MCCC_SLV_PDM_FSC_TIMER1_STATUS_MAX_CNT_SHFT                    0x0

//// Register PDM_FSC_TIMER2_STATUS ////

#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_ADDR(x)                  (x+0x00000158)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_PHYS(x)                  (x+0x00000158)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_RMSK                     0x0007ffff
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_SHFT                              0
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_OUT(x, val)              \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_LAST_ACK_BMSK            0x00070000
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_LAST_ACK_SHFT                  0x10

#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_MAX_CNT_BMSK             0x0000ffff
#define HWIO_MCCC_SLV_PDM_FSC_TIMER2_STATUS_MAX_CNT_SHFT                    0x0

//// Register PDM_FSC_TIMER3_STATUS ////

#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_ADDR(x)                  (x+0x0000015c)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_PHYS(x)                  (x+0x0000015c)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_RMSK                     0x0007ffff
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_SHFT                              0
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_OUT(x, val)              \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_LAST_ACK_BMSK            0x00070000
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_LAST_ACK_SHFT                  0x10

#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_MAX_CNT_BMSK             0x0000ffff
#define HWIO_MCCC_SLV_PDM_FSC_TIMER3_STATUS_MAX_CNT_SHFT                    0x0

//// Register PDM_FSC_MAX_TIMER_STATUS ////

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_ADDR(x)               (x+0x00000170)
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_PHYS(x)               (x+0x00000170)
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_RMSK                  0x1f07ffff
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_SHFT                           0
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_IN(x)                 \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_INM(x, mask)          \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_OUT(x, val)           \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_STATE_BMSK            0x1f000000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_STATE_SHFT                  0x18

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_LAST_ACK_BMSK         0x00070000
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_LAST_ACK_SHFT               0x10

#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_MAX_CNT_BMSK          0x0000ffff
#define HWIO_MCCC_SLV_PDM_FSC_MAX_TIMER_STATUS_MAX_CNT_SHFT                 0x0

//// Register PDM_FSC_STATUS0 ////

#define HWIO_MCCC_SLV_PDM_FSC_STATUS0_ADDR(x)                        (x+0x00000180)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS0_PHYS(x)                        (x+0x00000180)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS0_RMSK                           0x0011ffff
#define HWIO_MCCC_SLV_PDM_FSC_STATUS0_SHFT                                    0
#define HWIO_MCCC_SLV_PDM_FSC_STATUS0_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_STATUS0_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_STATUS0_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS0_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_STATUS0_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_STATUS0_OUT(x, val)                    \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_STATUS0_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS0_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_STATUS0_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_STATUS0_OLD_MUX_POL_BMSK               0x00100000
#define HWIO_MCCC_SLV_PDM_FSC_STATUS0_OLD_MUX_POL_SHFT                     0x14

#define HWIO_MCCC_SLV_PDM_FSC_STATUS0_OLD_BAND_CFG0_BMSK             0x0001ffff
#define HWIO_MCCC_SLV_PDM_FSC_STATUS0_OLD_BAND_CFG0_SHFT                    0x0

//// Register PDM_FSC_STATUS1 ////

#define HWIO_MCCC_SLV_PDM_FSC_STATUS1_ADDR(x)                        (x+0x00000184)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS1_PHYS(x)                        (x+0x00000184)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS1_RMSK                           0x0011ffff
#define HWIO_MCCC_SLV_PDM_FSC_STATUS1_SHFT                                    0
#define HWIO_MCCC_SLV_PDM_FSC_STATUS1_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_STATUS1_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_STATUS1_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS1_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_STATUS1_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_STATUS1_OUT(x, val)                    \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_STATUS1_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS1_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_STATUS1_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_STATUS1_NEW_MUX_POL_BMSK               0x00100000
#define HWIO_MCCC_SLV_PDM_FSC_STATUS1_NEW_MUX_POL_SHFT                     0x14

#define HWIO_MCCC_SLV_PDM_FSC_STATUS1_NEW_BAND_CFG0_BMSK             0x0001ffff
#define HWIO_MCCC_SLV_PDM_FSC_STATUS1_NEW_BAND_CFG0_SHFT                    0x0

//// Register PDM_FSC_STATUS2 ////

#define HWIO_MCCC_SLV_PDM_FSC_STATUS2_ADDR(x)                        (x+0x00000188)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS2_PHYS(x)                        (x+0x00000188)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS2_RMSK                           0x0001ffff
#define HWIO_MCCC_SLV_PDM_FSC_STATUS2_SHFT                                    0
#define HWIO_MCCC_SLV_PDM_FSC_STATUS2_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_STATUS2_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_STATUS2_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS2_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_STATUS2_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_STATUS2_OUT(x, val)                    \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_STATUS2_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS2_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_STATUS2_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_STATUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_STATUS2_OLD_PERIOD_BMSK                0x0001ffff
#define HWIO_MCCC_SLV_PDM_FSC_STATUS2_OLD_PERIOD_SHFT                       0x0

//// Register PDM_FSC_STATUS3 ////

#define HWIO_MCCC_SLV_PDM_FSC_STATUS3_ADDR(x)                        (x+0x0000018c)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS3_PHYS(x)                        (x+0x0000018c)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS3_RMSK                           0x0001ffff
#define HWIO_MCCC_SLV_PDM_FSC_STATUS3_SHFT                                    0
#define HWIO_MCCC_SLV_PDM_FSC_STATUS3_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_STATUS3_ADDR(x), HWIO_MCCC_SLV_PDM_FSC_STATUS3_RMSK)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS3_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_SLV_PDM_FSC_STATUS3_ADDR(x), mask) 
#define HWIO_MCCC_SLV_PDM_FSC_STATUS3_OUT(x, val)                    \
	out_dword( HWIO_MCCC_SLV_PDM_FSC_STATUS3_ADDR(x), val)
#define HWIO_MCCC_SLV_PDM_FSC_STATUS3_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_SLV_PDM_FSC_STATUS3_ADDR(x), mask, val, HWIO_MCCC_SLV_PDM_FSC_STATUS3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_SLV_PDM_FSC_STATUS3_NEW_PERIOD_BMSK                0x0001ffff
#define HWIO_MCCC_SLV_PDM_FSC_STATUS3_NEW_PERIOD_SHFT                       0x0


#endif

