#[no_mangle]
entity top(
    #[no_mangle] clk: clock,
    #[no_mangle] led: &mut bool
) {
    reg(clk) rst initial(true) = false;

    reg(clk) count: int<26> reset(rst: 0) = if count == 25_000_000 {0} else {trunc(count + 1)};

    set led = count < 12_500_000;
} 