#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul  3 23:33:21 2025
# Process ID: 72684
# Current directory: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent75484 F:\GitHub\Digital_Design_MCU-main\v200_MCU_multi\prj\v200_MCU_multi.xpr
# Log file: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/vivado.log
# Journal file: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
WARNING in tb_top.dut.dm.ROM_1.inst at time               415000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
WARNING in tb_top.dut.ROM_1.inst at time               495000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.ROM_1.inst is          47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1350.477 ; gain = 70.926
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/dut/dm/RAM_reg}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
WARNING in tb_top.dut.dm.ROM_1.inst at time               415000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
WARNING in tb_top.dut.ROM_1.inst at time               495000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.ROM_1.inst is          47
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1399.348 ; gain = 3.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property target_simulator ModelSim [current_project]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'G:\modeltech64_2020.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xpm modelsim_lib/msim/xpm 
# Copying G:/modeltech64_2020.4/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xbip_utils_v3_0_10 modelsim_lib/msim/xbip_utils_v3_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xbip_pipe_v3_0_6 modelsim_lib/msim/xbip_pipe_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xbip_bram18k_v3_0_6 modelsim_lib/msim/xbip_bram18k_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap mult_gen_v12_0_16 modelsim_lib/msim/mult_gen_v12_0_16 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:38:17 on Jul 03,2025
# vlog -incr -sv -work xpm "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" G:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv G:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_cdc_single
# -- Compiling module xpm_cdc_gray
# -- Compiling module xpm_cdc_handshake
# -- Compiling module xpm_cdc_pulse
# -- Compiling module xpm_cdc_array_single
# -- Compiling module xpm_cdc_sync_rst
# -- Compiling module xpm_cdc_async_rst
# -- Compiling module xpm_cdc_low_latency_handshake
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 23:38:17 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:38:17 on Jul 03,2025
# vcom -93 -work xpm G:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 23:38:17 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:38:17 on Jul 03,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v 
# -- Compiling module ila_0
# 
# Top level modules:
# 	ila_0
# End time: 23:38:17 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:38:17 on Jul 03,2025
# vlog -incr -work dist_mem_gen_v8_0_13 "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 23:38:17 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:38:17 on Jul 03,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v 
# -- Compiling module dist_mem_gen_1
# -- Compiling module imem_7
# -- Compiling module imem_6
# -- Compiling module imem_5
# -- Compiling module imem_4
# -- Compiling module imem_3
# -- Compiling module imem_2
# -- Compiling module imem_1
# -- Compiling module imem_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 23:38:17 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:38:18 on Jul 03,2025
# vcom -93 -work xbip_utils_v3_0_10 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:38:19 on Jul 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:38:19 on Jul 03,2025
# vcom -93 -work xbip_pipe_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:38:19 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:38:19 on Jul 03,2025
# vcom -93 -work xbip_bram18k_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1598) Library "unisim" not found.
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1136) Unknown identifier "<protected>".
# ** Note: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): VHDL Compiler exiting
# End time: 23:38:19 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: G:/modeltech64_2020.4/win64/vcom failed.
# Error in macro ./tb_top_compile.do line 60
# G:/modeltech64_2020.4/win64/vcom failed.
#     while executing
# "vcom  -93 -work xbip_bram18k_v3_0_6  \
# "../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
# "
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.941 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.941 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020_2_lib
Command: launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020_2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'G:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xpm".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_10".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_6".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_bram18k_v3_0_6".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_16".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xbip_utils_v3_0_10 modelsim_lib/msim/xbip_utils_v3_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xbip_pipe_v3_0_6 modelsim_lib/msim/xbip_pipe_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xbip_bram18k_v3_0_6 modelsim_lib/msim/xbip_bram18k_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap mult_gen_v12_0_16 modelsim_lib/msim/mult_gen_v12_0_16 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:39:40 on Jul 03,2025
# vlog -incr -sv -work xpm "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" G:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv G:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# -- Skipping module xpm_cdc_low_latency_handshake
# -- Skipping module xpm_memory_base
# -- Skipping module asym_bwe_bb
# -- Skipping module xpm_memory_dpdistram
# -- Skipping module xpm_memory_dprom
# -- Skipping module xpm_memory_sdpram
# -- Skipping module xpm_memory_spram
# -- Skipping module xpm_memory_sprom
# -- Skipping module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 23:39:40 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:39:40 on Jul 03,2025
# vcom -93 -work xpm G:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 23:39:40 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:39:40 on Jul 03,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v 
# -- Skipping module ila_0
# 
# Top level modules:
# 	ila_0
# End time: 23:39:40 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:39:40 on Jul 03,2025
# vlog -incr -work dist_mem_gen_v8_0_13 "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 23:39:40 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:39:40 on Jul 03,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Skipping module imem_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 23:39:40 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:39:42 on Jul 03,2025
# vcom -93 -work xbip_utils_v3_0_10 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:39:42 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:39:42 on Jul 03,2025
# vcom -93 -work xbip_pipe_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:39:42 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:39:42 on Jul 03,2025
# vcom -93 -work xbip_bram18k_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1598) Library "unisim" not found.
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1136) Unknown identifier "<protected>".
# ** Note: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): VHDL Compiler exiting
# End time: 23:39:42 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
# Error in macro ./tb_top_compile.do line 60
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:39:42 on Jul 03,2025
# vcom -93 -work xbip_bram18k_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1598) Library "unisim" not found.
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1136) Unknown identifier "<protected>".
# ** Note: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): VHDL Compiler exiting
# End time: 23:39:42 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {G:\modeltech64_2020.4\win64\vcom.EXE} -93 -work xbip_bram18k_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "G:\\modeltech64_2020.4\\win64\\vcom  -93 -work xbip_bram18k_v3_0_6  \
# "../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs...."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1404.941 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1404.941 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property target_simulator XSim [current_project]
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020_2_lib
Command: launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020_2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'G:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xpm".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_10".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_6".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_bram18k_v3_0_6".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_16".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xbip_utils_v3_0_10 modelsim_lib/msim/xbip_utils_v3_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xbip_pipe_v3_0_6 modelsim_lib/msim/xbip_pipe_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xbip_bram18k_v3_0_6 modelsim_lib/msim/xbip_bram18k_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap mult_gen_v12_0_16 modelsim_lib/msim/mult_gen_v12_0_16 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:40:17 on Jul 03,2025
# vlog -incr -sv -work xpm "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" G:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv G:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# -- Skipping module xpm_cdc_low_latency_handshake
# -- Skipping module xpm_memory_base
# -- Skipping module asym_bwe_bb
# -- Skipping module xpm_memory_dpdistram
# -- Skipping module xpm_memory_dprom
# -- Skipping module xpm_memory_sdpram
# -- Skipping module xpm_memory_spram
# -- Skipping module xpm_memory_sprom
# -- Skipping module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 23:40:17 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:40:17 on Jul 03,2025
# vcom -93 -work xpm G:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 23:40:17 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:40:17 on Jul 03,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v 
# -- Skipping module ila_0
# 
# Top level modules:
# 	ila_0
# End time: 23:40:17 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:40:17 on Jul 03,2025
# vlog -incr -work dist_mem_gen_v8_0_13 "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 23:40:17 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:40:17 on Jul 03,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Skipping module imem_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 23:40:17 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:40:19 on Jul 03,2025
# vcom -93 -work xbip_utils_v3_0_10 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:40:19 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:40:19 on Jul 03,2025
# vcom -93 -work xbip_pipe_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:40:19 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:40:19 on Jul 03,2025
# vcom -93 -work xbip_bram18k_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1598) Library "unisim" not found.
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1136) Unknown identifier "<protected>".
# ** Note: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): VHDL Compiler exiting
# End time: 23:40:19 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
# Error in macro ./tb_top_compile.do line 60
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:40:19 on Jul 03,2025
# vcom -93 -work xbip_bram18k_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1598) Library "unisim" not found.
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1136) Unknown identifier "<protected>".
# ** Note: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): VHDL Compiler exiting
# End time: 23:40:19 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {G:\modeltech64_2020.4\win64\vcom.EXE} -93 -work xbip_bram18k_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "G:\\modeltech64_2020.4\\win64\\vcom  -93 -work xbip_bram18k_v3_0_6  \
# "../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs...."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:42 . Memory (MB): peak = 1436.297 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:42 . Memory (MB): peak = 1436.297 ; gain = 9.688
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020_2_lib
Command: launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020_2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'G:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xpm".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_10".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_6".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_bram18k_v3_0_6".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_16".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xbip_utils_v3_0_10 modelsim_lib/msim/xbip_utils_v3_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xbip_pipe_v3_0_6 modelsim_lib/msim/xbip_pipe_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xbip_bram18k_v3_0_6 modelsim_lib/msim/xbip_bram18k_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap mult_gen_v12_0_16 modelsim_lib/msim/mult_gen_v12_0_16 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:42:20 on Jul 03,2025
# vlog -incr -sv -work xpm "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" G:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv G:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# -- Skipping module xpm_cdc_low_latency_handshake
# -- Skipping module xpm_memory_base
# -- Skipping module asym_bwe_bb
# -- Skipping module xpm_memory_dpdistram
# -- Skipping module xpm_memory_dprom
# -- Skipping module xpm_memory_sdpram
# -- Skipping module xpm_memory_spram
# -- Skipping module xpm_memory_sprom
# -- Skipping module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 23:42:20 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:42:20 on Jul 03,2025
# vcom -93 -work xpm G:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 23:42:20 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:42:20 on Jul 03,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v 
# -- Skipping module ila_0
# 
# Top level modules:
# 	ila_0
# End time: 23:42:20 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:42:20 on Jul 03,2025
# vlog -incr -work dist_mem_gen_v8_0_13 "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 23:42:20 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:42:20 on Jul 03,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Skipping module imem_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 23:42:20 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:42:22 on Jul 03,2025
# vcom -93 -work xbip_utils_v3_0_10 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:42:22 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:42:22 on Jul 03,2025
# vcom -93 -work xbip_pipe_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:42:22 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:42:22 on Jul 03,2025
# vcom -93 -work xbip_bram18k_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1598) Library "unisim" not found.
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1136) Unknown identifier "<protected>".
# ** Note: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): VHDL Compiler exiting
# End time: 23:42:22 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
# Error in macro ./tb_top_compile.do line 60
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:42:22 on Jul 03,2025
# vcom -93 -work xbip_bram18k_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1598) Library "unisim" not found.
# ** Error: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): (vcom-1136) Unknown identifier "<protected>".
# ** Note: ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(82): VHDL Compiler exiting
# End time: 23:42:22 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {G:\modeltech64_2020.4\win64\vcom.EXE} -93 -work xbip_bram18k_v3_0_6 ../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "G:\\modeltech64_2020.4\\win64\\vcom  -93 -work xbip_bram18k_v3_0_6  \
# "../../../../v200_MCU_multi.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs...."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1436.340 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1436.340 ; gain = 0.043
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property compxlib.modelsim_compiled_library_dir G:/modeltech64_2020.4/vivado2020.2_lib [current_project]
launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020.2_lib
Command: launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020.2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'G:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'G:/modeltech64_2020.4/vivado2020.2_lib/modelsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:43:51 on Jul 03,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v ../../../../v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module ila_0
# -- Skipping module dist_mem_gen_1
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Skipping module imem_0
# 
# Top level modules:
# 	ila_0
# 	dist_mem_gen_1
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 23:43:51 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:43:51 on Jul 03,2025
# vcom -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(56): (vcom-1598) Library "mult_gen_v12_0_16" not found.
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(57): (vcom-1136) Unknown identifier "mult_gen_v12_0_16".
# ** Note: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(59): VHDL Compiler exiting
# End time: 23:43:51 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
# Error in macro ./tb_top_compile.do line 30
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:43:51 on Jul 03,2025
# vcom -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(56): (vcom-1598) Library "mult_gen_v12_0_16" not found.
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(57): (vcom-1136) Unknown identifier "mult_gen_v12_0_16".
# ** Note: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(59): VHDL Compiler exiting
# End time: 23:43:51 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {G:\modeltech64_2020.4\win64\vcom.EXE} -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "G:\\modeltech64_2020.4\\win64\\vcom  -93 -work xil_defaultlib  \
# "../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \
# "
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.684 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.684 ; gain = 2.344
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property target_simulator XSim [current_project]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
WARNING in tb_top.dut.dm.ROM_1.inst at time               415000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
WARNING in tb_top.dut.ROM_1.inst at time               495000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.ROM_1.inst is          47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1488.848 ; gain = 50.164
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_top/dut/dm/RAM_reg}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_0.coe}] [get_ips imem_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_0.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_0.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_0'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/imem_0_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_0] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -no_script -sync -force -quiet
reset_run imem_0_synth_1
launch_runs imem_0_synth_1 -jobs 32
[Thu Jul  3 23:53:56 2025] Launched imem_0_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_1.coe}] [get_ips imem_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_1.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_1.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_1'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/imem_1_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_1] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -no_script -sync -force -quiet
reset_run imem_1_synth_1
launch_runs imem_1_synth_1 -jobs 32
[Thu Jul  3 23:55:58 2025] Launched imem_1_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_2.coe}] [get_ips imem_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_2.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_2.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_2'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/imem_2_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_2] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -no_script -sync -force -quiet
reset_run imem_2_synth_1
launch_runs imem_2_synth_1 -jobs 32
[Thu Jul  3 23:56:49 2025] Launched imem_2_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_2_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_3.coe}] [get_ips imem_3]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_3.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_3.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_3'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/imem_3_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_3] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -no_script -sync -force -quiet
reset_run imem_3_synth_1
launch_runs imem_3_synth_1 -jobs 32
[Thu Jul  3 23:57:16 2025] Launched imem_3_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_4.coe}] [get_ips imem_4]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_4.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_4.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_4'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/imem_4_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_4] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -no_script -sync -force -quiet
reset_run imem_4_synth_1
launch_runs imem_4_synth_1 -jobs 32
[Thu Jul  3 23:57:53 2025] Launched imem_4_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_4_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_5.coe}] [get_ips imem_5]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_5.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_5.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_5'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/imem_5_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_5] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -no_script -sync -force -quiet
reset_run imem_5_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_5_synth_1

launch_runs imem_5_synth_1 -jobs 32
[Thu Jul  3 23:58:12 2025] Launched imem_5_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_5_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_6.coe}] [get_ips imem_6]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_6.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_6.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_6'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/imem_6_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_6] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -no_script -sync -force -quiet
reset_run imem_6_synth_1
launch_runs imem_6_synth_1 -jobs 32
[Thu Jul  3 23:58:36 2025] Launched imem_6_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_6_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_7.coe}] [get_ips imem_7]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_7.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_7.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_7'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/imem_7_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_7] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -no_script -sync -force -quiet
reset_run imem_7_synth_1
launch_runs imem_7_synth_1 -jobs 32
[Thu Jul  3 23:58:57 2025] Launched imem_7_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_7_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=4)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.shifter
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_3
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_4
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_5
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_6
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_7
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul  3 23:59:38 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
WARNING in tb_top.dut.dm.ROM_1.inst at time               425000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
WARNING in tb_top.dut.dm.ROM_1.inst at time               465000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
WARNING in tb_top.dut.ROM_1.inst at time               495000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.ROM_1.inst is          47
WARNING in tb_top.dut.dm.ROM_1.inst at time               495000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1604.617 ; gain = 66.211
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_top/dut/dm/RAM_reg}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
WARNING in tb_top.dut.dm.ROM_1.inst at time               425000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
WARNING in tb_top.dut.dm.ROM_1.inst at time               465000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
WARNING in tb_top.dut.ROM_1.inst at time               495000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.ROM_1.inst is          47
WARNING in tb_top.dut.dm.ROM_1.inst at time               495000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1645.535 ; gain = 38.648
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
set_property -dict [list CONFIG.depth {64} CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_0.coe}] [get_ips imem_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_0.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_0.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_0'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/imem_0_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_0] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -no_script -sync -force -quiet
reset_run imem_0_synth_1
launch_runs imem_0_synth_1 -jobs 32
[Fri Jul  4 00:10:28 2025] Launched imem_0_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_1.coe}] [get_ips imem_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_1.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_1.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_1'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/imem_1_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_1] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -no_script -sync -force -quiet
reset_run imem_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_1_synth_1

launch_runs imem_1_synth_1 -jobs 32
[Fri Jul  4 00:10:48 2025] Launched imem_1_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_2.coe}] [get_ips imem_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_2.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_2.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_2'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/imem_2_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_2] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -no_script -sync -force -quiet
reset_run imem_2_synth_1
launch_runs imem_2_synth_1 -jobs 32
[Fri Jul  4 00:11:23 2025] Launched imem_2_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_2_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_3.coe}] [get_ips imem_3]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_3.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_3.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_3'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/imem_3_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_3] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -no_script -sync -force -quiet
reset_run imem_3_synth_1
launch_runs imem_3_synth_1 -jobs 32
[Fri Jul  4 00:11:48 2025] Launched imem_3_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_4.coe}] [get_ips imem_4]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_4.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_4.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_4'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/imem_4_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_4] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -no_script -sync -force -quiet
reset_run imem_4_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_4_synth_1

launch_runs imem_4_synth_1 -jobs 32
[Fri Jul  4 00:12:06 2025] Launched imem_4_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_4_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_5.coe}] [get_ips imem_5]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_5.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_5.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_5'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/imem_5_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_5] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -no_script -sync -force -quiet
reset_run imem_5_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_5_synth_1

launch_runs imem_5_synth_1 -jobs 32
[Fri Jul  4 00:12:23 2025] Launched imem_5_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_5_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_6.coe}] [get_ips imem_6]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_6.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_6.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_6'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/imem_6_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_6] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -no_script -sync -force -quiet
reset_run imem_6_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_6_synth_1

launch_runs imem_6_synth_1 -jobs 32
[Fri Jul  4 00:12:43 2025] Launched imem_6_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_6_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_7.coe}] [get_ips imem_7]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_7.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_7.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_7'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/imem_7_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_7] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -no_script -sync -force -quiet
reset_run imem_7_synth_1
launch_runs imem_7_synth_1 -jobs 32
[Fri Jul  4 00:13:08 2025] Launched imem_7_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_7_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=4)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.shifter
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_3
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_4
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_5
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_6
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_7
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  4 00:13:42 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1670.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1688.137 ; gain = 17.594
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_top/dut/dm/RAM_reg}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1773.023 ; gain = 42.305
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_top/dut/cnt_test}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1783.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020.2_lib
Command: launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020.2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'G:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'G:/modeltech64_2020.4/vivado2020.2_lib/modelsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:21:29 on Jul 04,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v ../../../../v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module ila_0
# -- Skipping module dist_mem_gen_1
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Compiling module imem_0
# 
# Top level modules:
# 	ila_0
# 	dist_mem_gen_1
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 00:21:29 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:21:29 on Jul 04,2025
# vcom -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(56): (vcom-1598) Library "mult_gen_v12_0_16" not found.
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(57): (vcom-1136) Unknown identifier "mult_gen_v12_0_16".
# ** Note: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(59): VHDL Compiler exiting
# End time: 00:21:29 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
# Error in macro ./tb_top_compile.do line 30
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:21:29 on Jul 04,2025
# vcom -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(56): (vcom-1598) Library "mult_gen_v12_0_16" not found.
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(57): (vcom-1136) Unknown identifier "mult_gen_v12_0_16".
# ** Note: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(59): VHDL Compiler exiting
# End time: 00:21:29 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {G:\modeltech64_2020.4\win64\vcom.EXE} -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "G:\\modeltech64_2020.4\\win64\\vcom  -93 -work xil_defaultlib  \
# "../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \
# "
ModelSim> run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 1819.375 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '49' seconds
INFO: [USF-ModelSim-99] Step results log file:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1819.375 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020.2_lib
Command: launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020.2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'G:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'G:/modeltech64_2020.4/vivado2020.2_lib/modelsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:22:30 on Jul 04,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v ../../../../v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module ila_0
# -- Skipping module dist_mem_gen_1
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Skipping module imem_0
# 
# Top level modules:
# 	ila_0
# 	dist_mem_gen_1
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 00:22:30 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:22:30 on Jul 04,2025
# vcom -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(56): (vcom-1598) Library "mult_gen_v12_0_16" not found.
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(57): (vcom-1136) Unknown identifier "mult_gen_v12_0_16".
# ** Note: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(59): VHDL Compiler exiting
# End time: 00:22:30 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
# Error in macro ./tb_top_compile.do line 30
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:22:30 on Jul 04,2025
# vcom -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(56): (vcom-1598) Library "mult_gen_v12_0_16" not found.
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(57): (vcom-1136) Unknown identifier "mult_gen_v12_0_16".
# ** Note: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(59): VHDL Compiler exiting
# End time: 00:22:30 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {G:\modeltech64_2020.4\win64\vcom.EXE} -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "G:\\modeltech64_2020.4\\win64\\vcom  -93 -work xil_defaultlib  \
# "../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \
# "
ModelSim> run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1819.375 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '7' seconds
INFO: [USF-ModelSim-99] Step results log file:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1819.375 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020.2_lib
Command: launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020.2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'G:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'G:/modeltech64_2020.4/vivado2020.2_lib/modelsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:22:48 on Jul 04,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v ../../../../v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module ila_0
# -- Skipping module dist_mem_gen_1
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Skipping module imem_0
# 
# Top level modules:
# 	ila_0
# 	dist_mem_gen_1
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 00:22:48 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:22:48 on Jul 04,2025
# vcom -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(56): (vcom-1598) Library "mult_gen_v12_0_16" not found.
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(57): (vcom-1136) Unknown identifier "mult_gen_v12_0_16".
# ** Note: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(59): VHDL Compiler exiting
# End time: 00:22:48 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
# Error in macro ./tb_top_compile.do line 30
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:22:48 on Jul 04,2025
# vcom -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(56): (vcom-1598) Library "mult_gen_v12_0_16" not found.
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(57): (vcom-1136) Unknown identifier "mult_gen_v12_0_16".
# ** Note: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(59): VHDL Compiler exiting
# End time: 00:22:48 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {G:\modeltech64_2020.4\win64\vcom.EXE} -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "G:\\modeltech64_2020.4\\win64\\vcom  -93 -work xil_defaultlib  \
# "../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \
# "
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1819.375 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:35 . Memory (MB): peak = 1819.375 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_0.coe}] [get_ips imem_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_0.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_0.coe'
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_0.coe}] [get_ips imem_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_0.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_0.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_0'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/imem_0_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_0] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -no_script -sync -force -quiet
reset_run imem_0_synth_1
launch_runs imem_0_synth_1 -jobs 32
[Fri Jul  4 00:25:04 2025] Launched imem_0_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020.2_lib
Command: launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020.2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'G:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'G:/modeltech64_2020.4/vivado2020.2_lib/modelsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:25:40 on Jul 04,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v ../../../../v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module ila_0
# -- Skipping module dist_mem_gen_1
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Skipping module imem_0
# 
# Top level modules:
# 	ila_0
# 	dist_mem_gen_1
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 00:25:40 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:25:40 on Jul 04,2025
# vcom -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(56): (vcom-1598) Library "mult_gen_v12_0_16" not found.
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(57): (vcom-1136) Unknown identifier "mult_gen_v12_0_16".
# ** Note: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(59): VHDL Compiler exiting
# End time: 00:25:40 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
# Error in macro ./tb_top_compile.do line 30
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:25:40 on Jul 04,2025
# vcom -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(56): (vcom-1598) Library "mult_gen_v12_0_16" not found.
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(57): (vcom-1136) Unknown identifier "mult_gen_v12_0_16".
# ** Note: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(59): VHDL Compiler exiting
# End time: 00:25:40 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {G:\modeltech64_2020.4\win64\vcom.EXE} -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "G:\\modeltech64_2020.4\\win64\\vcom  -93 -work xil_defaultlib  \
# "../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \
# "
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1819.375 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1819.375 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property target_simulator XSim [current_project]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=4)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.shifter
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_3
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_4
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_5
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_6
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_7
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1819.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1819.375 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_top/dut/dm/RAM_reg}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1819.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_0.coe}] [get_ips imem_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_0.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_0.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_0'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/imem_0_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_0] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -no_script -sync -force -quiet
reset_run imem_0_synth_1
launch_runs imem_0_synth_1 -jobs 32
[Fri Jul  4 00:38:36 2025] Launched imem_0_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_1.coe}] [get_ips imem_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_1.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_1.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_1'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/imem_1_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_1] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -no_script -sync -force -quiet
reset_run imem_1_synth_1
launch_runs imem_1_synth_1 -jobs 32
[Fri Jul  4 00:39:00 2025] Launched imem_1_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_2.coe}] [get_ips imem_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_2.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_2.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_2'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/imem_2_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_2] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -no_script -sync -force -quiet
reset_run imem_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_2_synth_1

launch_runs imem_2_synth_1 -jobs 32
[Fri Jul  4 00:39:17 2025] Launched imem_2_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_2_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_3.coe}] [get_ips imem_3]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_3.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_3.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_3'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/imem_3_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_3] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -no_script -sync -force -quiet
reset_run imem_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_3_synth_1

launch_runs imem_3_synth_1 -jobs 32
[Fri Jul  4 00:39:34 2025] Launched imem_3_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_4.coe}] [get_ips imem_4]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_4.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_4.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_4'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/imem_4_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_4] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -no_script -sync -force -quiet
reset_run imem_4_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_4_synth_1

launch_runs imem_4_synth_1 -jobs 32
[Fri Jul  4 00:39:50 2025] Launched imem_4_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_4_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_5.coe}] [get_ips imem_5]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_5.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_5.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_5'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/imem_5_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_5] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -no_script -sync -force -quiet
reset_run imem_5_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_5_synth_1

launch_runs imem_5_synth_1 -jobs 32
[Fri Jul  4 00:40:07 2025] Launched imem_5_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_5_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_6.coe}] [get_ips imem_6]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_6.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_6.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_6'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/imem_6_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_6] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -no_script -sync -force -quiet
reset_run imem_6_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_6_synth_1

launch_runs imem_6_synth_1 -jobs 32
[Fri Jul  4 00:40:24 2025] Launched imem_6_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_6_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_7.coe}] [get_ips imem_7]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_7.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_7.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_7'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/imem_7_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_7] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -no_script -sync -force -quiet
reset_run imem_7_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_7_synth_1

launch_runs imem_7_synth_1 -jobs 32
[Fri Jul  4 00:40:45 2025] Launched imem_7_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_7_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=4)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.shifter
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_3
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_4
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_5
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_6
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_7
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1819.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1826.742 ; gain = 7.367
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_top/dut/dm/RAM_reg}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=4)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.shifter
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_3
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_4
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_5
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_6
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_7
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1826.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1826.742 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1826.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=4)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.shifter
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_3
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_4
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_5
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_6
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_7
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  4 00:42:32 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1826.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1829.113 ; gain = 2.371
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top/dut/dm/RAM_reg}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1829.113 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top/dut/cpu_0/PC}} {{/tb_top/dut/cpu_0/Instr}} {{/tb_top/dut/cpu_0/MemWrite}} {{/tb_top/dut/cpu_0/WriteData}} {{/tb_top/dut/cpu_0/ReadData}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1843.109 ; gain = 13.996
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1843.109 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top/dut/cpu_0/dp/rf/rf}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 5 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1843.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/FFT_input.coe}] [get_ips dist_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/FFT_input.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/FFT_input.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
set_property -dict [list CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_0.coe}] [get_ips imem_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_0.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_0.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_0'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/imem_0_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_0] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -no_script -sync -force -quiet
reset_run imem_0_synth_1
launch_runs imem_0_synth_1 -jobs 32
[Fri Jul  4 00:52:37 2025] Launched imem_0_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.depth {64} CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_1.coe}] [get_ips imem_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_1.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_1.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_1'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/imem_1_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_1] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -no_script -sync -force -quiet
reset_run imem_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_1_synth_1

launch_runs imem_1_synth_1 -jobs 32
[Fri Jul  4 00:52:56 2025] Launched imem_1_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.depth {64} CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_2.coe}] [get_ips imem_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_2.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_2.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_2'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/imem_2_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_2] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -no_script -sync -force -quiet
reset_run imem_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_2_synth_1

launch_runs imem_2_synth_1 -jobs 32
[Fri Jul  4 00:53:14 2025] Launched imem_2_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_2_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.depth {64} CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_3.coe}] [get_ips imem_3]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_3.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_3.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_3'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/imem_3_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_3] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -no_script -sync -force -quiet
reset_run imem_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_3_synth_1

launch_runs imem_3_synth_1 -jobs 32
[Fri Jul  4 00:53:33 2025] Launched imem_3_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.depth {64} CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_4.coe}] [get_ips imem_4]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_4.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_4.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_4'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/imem_4_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_4] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -no_script -sync -force -quiet
reset_run imem_4_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_4_synth_1

launch_runs imem_4_synth_1 -jobs 32
[Fri Jul  4 00:53:50 2025] Launched imem_4_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_4_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.depth {64} CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_5.coe}] [get_ips imem_5]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_5.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_5.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_5'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/imem_5_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_5] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -no_script -sync -force -quiet
reset_run imem_5_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_5_synth_1

launch_runs imem_5_synth_1 -jobs 32
[Fri Jul  4 00:54:09 2025] Launched imem_5_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_5_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.depth {64} CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_6.coe}] [get_ips imem_6]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_6.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_6.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_6'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/imem_6_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_6] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -no_script -sync -force -quiet
reset_run imem_6_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_6_synth_1

launch_runs imem_6_synth_1 -jobs 32
[Fri Jul  4 00:54:24 2025] Launched imem_6_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_6_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.depth {64} CONFIG.coefficient_file {F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_7.coe}] [get_ips imem_7]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/cpu_7.coe' provided. It will be converted relative to IP Instance files '../../../../../sim/cpu_7.coe'
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_7'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'f:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/imem_7_ooc.xdc'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
catch { config_ip_cache -export [get_ips -all imem_7] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -no_script -sync -force -quiet
reset_run imem_7_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_7_synth_1

launch_runs imem_7_synth_1 -jobs 32
[Fri Jul  4 00:54:43 2025] Launched imem_7_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.runs/imem_7_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -directory F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=4)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.shifter
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_3
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_4
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_5
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_6
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_7
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1898.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.680 ; gain = 45.797
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_top/dut/dm/RAM_reg}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=4)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.shifter
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_3
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_4
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_5
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_6
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_7
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1944.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1944.680 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=4)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.shifter
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_3
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_4
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_5
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_6
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem_7
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  4 00:56:51 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1947.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1958.527 ; gain = 11.484
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb_top/dut/dm/RAM_reg}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1966.809 ; gain = 8.281
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  4 00:57:34 2025...
