$date
	Sat May 31 20:15:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module eje5_tb $end
$var wire 1 ! y3 $end
$var wire 1 " y2 $end
$var wire 1 # y1 $end
$var wire 1 $ y0 $end
$var wire 1 % f $end
$var reg 1 & d $end
$var reg 1 ' s0 $end
$var reg 1 ( s0_b $end
$var reg 1 ) s1 $end
$var reg 1 * s1_b $end
$var reg 1 + w0 $end
$var reg 1 , w1 $end
$var reg 1 - w2 $end
$var reg 1 . w3 $end
$var integer 32 / i [31:0] $end
$scope module UUT $end
$var wire 1 ' s0 $end
$var wire 1 ) s1 $end
$var wire 1 + w0 $end
$var wire 1 , w1 $end
$var wire 1 - w2 $end
$var wire 1 . w3 $end
$var reg 1 % f $end
$upscope $end
$scope module UUT_b $end
$var wire 1 & d $end
$var wire 1 ( s0 $end
$var wire 1 * s1 $end
$var wire 1 $ y0 $end
$var wire 1 # y1 $end
$var wire 1 " y2 $end
$var wire 1 ! y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 /
x.
x-
x,
x+
0*
x)
0(
x'
1&
x%
1$
0#
0"
0!
$end
#5000
0$
1#
1(
b1 /
#10000
1"
0#
1*
0(
b10 /
#15000
0"
1!
1(
b11 /
#20000
b100 /
