/*
* Copyright 2017 Sony Semiconductor Solutions Corporation.
*
* This is UNPUBLISHED PROPRIETARY SOURCE CODE of Sony Semiconductor Solutions Corporation.
* No part of this file may be copied, modified, sold, and distributed in any
* form or by any means without prior explicit permission in writing from
* Sony Semiconductor Solutions Corporation.
*
*/

#pragma once

#define REG_ADDR(cat, offset) ((cat << 16) | offset)

#define CAT_VERSION (0)
#define CAT_CONFIG (1)
#define CAT_GPIO_CTRL (2)
#define CAT_IO_CFG (3)
#define CAT_SW_AD (4)
#define CAT_SYSCTRL (5)
#define CAT_SYS_COM (6)
#define CAT_SYS_SOUT (7)
#define CAT_CMD_COM (8)
#define CAT_OTP (9)
#define CAT_EXT_ENC (10)
#define CAT_SG_CTRL (11)
#define CAT_SG_COM (12)
#define CAT_SCENE_CFG (13)
#define CAT_SCENE_DATA0 (14)
#define CAT_SCENE_DATA1 (15)
#define CAT_SCENE_DATA2 (16)
#define CAT_ADJ (17)
#define CAT_ADJ_COM (18)
#define CAT_AUTOCTRL (19)
#define CAT_AUTOCOM (20)
#define CAT_AE (21)
#define CAT_AE_COM (22)
#define CAT_AE_DGRM (23)
#define CAT_AE_FLC_COM (24)
#define CAT_AE_FLC (25)
#define CAT_AE_FLCDTCT_OUT (26)
#define CAT_AE_FRM (27)
#define CAT_AE_OPD_EXT (28)
#define CAT_AE_OPD_OUT (29)
#define CAT_AE_OPD (30)
#define CAT_AE_SOUT (31)
#define CAT_AE_WD_COM (32)
#define CAT_AE_MIRIS_COM (33)
#define CAT_AWB (34)
#define CAT_AWB_ADJ (35)
#define CAT_AWB_FRM (36)
#define CAT_AWB_EXTFRM (37)
#define CAT_AWB_EXPFRM (38)
#define CAT_AWB_USERTYPE (39)
#define CAT_AWB_OPD (40)
#define CAT_AWB_WBG (41)
#define CAT_AWB_SUPER_KELVIN (42)
#define CAT_AWB_BB (43)
#define CAT_AWB_MWB (44)
#define CAT_AWB_OPD_R_OUT (45)
#define CAT_AWB_OPD_G_OUT (46)
#define CAT_AWB_OPD_B_OUT (47)
#define CAT_AWB_OPD_EXT (48)
#define CAT_AWB_COM (49)
#define CAT_AWB_SOUT (50)
#define CAT_SENSCOM (51)
#define CAT_SENSCTRL (52)
#define CAT_SENS (53)
#define CAT_MODE (54)
#define CAT_MIRROR (55)
#define CAT_CONST0 (56)
#define CAT_CONST1 (57)
#define CAT_FW_CMN (58)
#define CAT_LOG_SET (59)
#define CAT_LOG_DATA (60)
#define CAT_LOG_SETTING (61)
#define CAT_LOG_OUT (62)
#define CAT_AED_SRAM (194)
#define CAT_CU_CUSTOM1_REG (195)
#define CAT_CU_CUSTOM2_REG (196)
#define CAT_CU_CUSTOM3_REG (197)
#define CAT_CU_CUSTOM4_REG (198)
#define CAT_CU_CUSTOM7_REG (199)
#define CAT_CU_CUSTOM8_REG (200)
#define CAT_CU_CUSTOM10_REG (201)
#define CAT_CU_CUSTOM12_REG (202)
#define CAT_RP_REG (203)
#define CAT_RP_INT (204)
#define CAT_RP_ALU (205)
#define CAT_RP_TEMP (206)
#define CAT_RP_FRAME1 (207)
#define CAT_RP_FRAME2 (208)
#define CAT_RP_FRAME3 (209)
#define CAT_RP_FRAME4 (210)
#define CAT_RP_FRAME5 (211)
#define CAT_RP_FRAME6 (212)
#define CAT_RP_FRAME7 (213)
#define CAT_RP_FRAME8 (214)
#define CAT_RC_REG (215)
#define CAT_SG_REG (216)
#define CAT_SG_INT (217)
#define CAT_CK_REG (218)
#define CAT_RG_MIF_REG (219)
#define CAT_RG_CLMIF_REG (220)
#define CAT_RG_REGIF_REG (221)
#define CAT_SYTOP_OTPIF0 (222)
#define CAT_SYTOP_OTPIF1 (223)
#define CAT_SYTOP_OTPDIRECT (224)
#define CAT_SYTOP_TIMER0 (225)
#define CAT_SYTOP_TIMER1 (226)
#define CAT_SYTOP_GPIO (227)
#define CAT_SYTOP_UART (228)
#define CAT_SYTOP_I2C_MASTER (229)
#define CAT_SYTOP_WDT (230)
#define CAT_SYTOP_SREG (231)
#define CAT_SYTOP_SPI0_SIOCS (232)
#define CAT_SYTOP_SPI0_CTRLIF (233)
#define CAT_SYTOP_SPI1_FLASH (234)
#define CAT_SYTOP_SPI2_CAMSIO (235)
#define CAT_SYTOP_SPI2_CAMSIOCS (236)
#define CAT_SYTOP_SPI2_ADDCS (237)
#define CAT_SYTOP_DEBUG (238)
#define CAT_SYTOP_I2C_CIS (239)


// CAT_RP_REG
#define PP_REG_UPDATE_SETV_ADDR (REG_ADDR(CAT_RP_REG, 0x0000))
#define PP_REG_UPDATE_SETV_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0004))
#define PP_REG_UPDATE_SETV_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0008))
#define PP_REG_DOUT_DLY_ADDR (REG_ADDR(CAT_RP_REG, 0x0010))
#define PP_REG_DOUT_DLY_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0014))
#define PP_REG_DOUT_DLY_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0018))
#define PA_REG_ALU_THRH_ADDR (REG_ADDR(CAT_RP_REG, 0x0020))
#define PA_REG_ALU_THRH_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0024))
#define PA_REG_ALU_THRH_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0028))
#define PA_REG_DIN_PCNT_ADDR (REG_ADDR(CAT_RP_REG, 0x0030))
#define PA_REG_DIN_PCNT_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0034))
#define PA_REG_DIN_PCNT_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0038))
#define PA_REG_PG_EN_ADDR (REG_ADDR(CAT_RP_REG, 0x0040))
#define PA_REG_PG_EN_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0044))
#define PA_REG_PG_EN_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0048))
#define PA_REG_PG_PATDAT_ODD_ADDR (REG_ADDR(CAT_RP_REG, 0x0050))
#define PA_REG_PG_PATDAT_ODD_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0054))
#define PA_REG_PG_PATDAT_ODD_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0058))
#define PA_REG_PG_PATDAT_EVEN_ADDR (REG_ADDR(CAT_RP_REG, 0x0060))
#define PA_REG_PG_PATDAT_EVEN_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0064))
#define PA_REG_PG_PATDAT_EVEN_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0068))
#define PA_REG_WORK_CLR_EN_ADDR (REG_ADDR(CAT_RP_REG, 0x0070))
#define PA_REG_WORK_CLR_EN_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0074))
#define PA_REG_WORK_CLR_EN_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0078))
#define PA_REG_IMMDAT0_ADDR (REG_ADDR(CAT_RP_REG, 0x0080))
#define PA_REG_IMMDAT0_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0084))
#define PA_REG_IMMDAT0_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0088))
#define PA_REG_IMMDAT1_ADDR (REG_ADDR(CAT_RP_REG, 0x0090))
#define PA_REG_IMMDAT1_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0094))
#define PA_REG_IMMDAT1_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0098))
#define PA_REG_IMMDAT2_ADDR (REG_ADDR(CAT_RP_REG, 0x00A0))
#define PA_REG_IMMDAT2_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x00A4))
#define PA_REG_IMMDAT2_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x00A8))
#define PA_REG_IMMDAT3_ADDR (REG_ADDR(CAT_RP_REG, 0x00B0))
#define PA_REG_IMMDAT3_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x00B4))
#define PA_REG_IMMDAT3_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x00B8))
#define PA_REG_IMMDAT4_ADDR (REG_ADDR(CAT_RP_REG, 0x00C0))
#define PA_REG_IMMDAT4_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x00C4))
#define PA_REG_IMMDAT4_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x00C8))
#define PA_REG_IMMDAT5_ADDR (REG_ADDR(CAT_RP_REG, 0x00D0))
#define PA_REG_IMMDAT5_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x00D4))
#define PA_REG_IMMDAT5_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x00D8))
#define PA_REG_IMMDAT6_ADDR (REG_ADDR(CAT_RP_REG, 0x00E0))
#define PA_REG_IMMDAT6_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x00E4))
#define PA_REG_IMMDAT6_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x00E8))
#define PA_REG_IMMDAT7_ADDR (REG_ADDR(CAT_RP_REG, 0x00F0))
#define PA_REG_IMMDAT7_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x00F4))
#define PA_REG_IMMDAT7_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x00F8))
#define PA_REG_ALUOUT_SEL_ADDR (REG_ADDR(CAT_RP_REG, 0x0100))
#define PA_REG_ALUOUT_SEL_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0104))
#define PA_REG_ALUOUT_SEL_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0108))
#define PA_REG_LAP_WAIT_EN_ADDR (REG_ADDR(CAT_RP_REG, 0x0110))
#define PA_REG_LAP_WAIT_EN_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0114))
#define PA_REG_LAP_WAIT_EN_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0118))
#define PA_REG_DBG_SEL_ADDR (REG_ADDR(CAT_RP_REG, 0x0120))
#define PA_REG_DBG_SEL_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0124))
#define PA_REG_DBG_SEL_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0128))
#define PA_REG_DBG_DT_ADDR (REG_ADDR(CAT_RP_REG, 0x0130))
#define PS_REG_IMEM_MODE_ADDR (REG_ADDR(CAT_RP_REG, 0x0140))
#define PS_REG_IMEM_MODE_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0144))
#define PS_REG_IMEM_MODE_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0148))
#define PS_REG_PC_SEL_VLD_ADDR (REG_ADDR(CAT_RP_REG, 0x0150))
#define PS_REG_PC_SEL_VLD_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0154))
#define PS_REG_PC_SEL_VLD_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0158))
#define PS_REG_FLG_GP_F_ADDR (REG_ADDR(CAT_RP_REG, 0x0160))
#define PS_REG_FLG_GP_F_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0164))
#define PS_REG_FLG_GP_F_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0168))
#define PS_REG_PRM_GP_F_ADDR (REG_ADDR(CAT_RP_REG, 0x0170))
#define PS_REG_PRM_GP_F_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0174))
#define PS_REG_PRM_GP_F_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0178))
#define PS_REG_VLDBIT_GP_F_ADDR (REG_ADDR(CAT_RP_REG, 0x0180))
#define PS_REG_VLDBIT_GP_F_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0184))
#define PS_REG_VLDBIT_GP_F_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0188))
#define PS_REG_OFS_F0_ADDR (REG_ADDR(CAT_RP_REG, 0x0190))
#define PS_REG_OFS_F0_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0194))
#define PS_REG_OFS_F0_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0198))
#define PS_REG_OFS_F1_ADDR (REG_ADDR(CAT_RP_REG, 0x01A0))
#define PS_REG_OFS_F1_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x01A4))
#define PS_REG_OFS_F1_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x01A8))
#define PS_REG_OFS_F2_ADDR (REG_ADDR(CAT_RP_REG, 0x01B0))
#define PS_REG_OFS_F2_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x01B4))
#define PS_REG_OFS_F2_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x01B8))
#define PS_REG_OFS_F3_ADDR (REG_ADDR(CAT_RP_REG, 0x01C0))
#define PS_REG_OFS_F3_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x01C4))
#define PS_REG_OFS_F3_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x01C8))
#define PS_REG_FLG_GP_V_ADDR (REG_ADDR(CAT_RP_REG, 0x01D0))
#define PS_REG_FLG_GP_V_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x01D4))
#define PS_REG_FLG_GP_V_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x01D8))
#define PS_REG_PRM_GP_V_ADDR (REG_ADDR(CAT_RP_REG, 0x01E0))
#define PS_REG_PRM_GP_V_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x01E4))
#define PS_REG_PRM_GP_V_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x01E8))
#define PS_REG_VLDBIT_GP_V_ADDR (REG_ADDR(CAT_RP_REG, 0x01F0))
#define PS_REG_VLDBIT_GP_V_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x01F4))
#define PS_REG_VLDBIT_GP_V_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x01F8))
#define PS_REG_OFS_V_ADDR (REG_ADDR(CAT_RP_REG, 0x0200))
#define PS_REG_OFS_V_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0204))
#define PS_REG_OFS_V_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0208))
#define PS_REG_OFS_UNVLD_FOFF_ADDR (REG_ADDR(CAT_RP_REG, 0x0210))
#define PS_REG_OFS_UNVLD_FOFF_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0214))
#define PS_REG_OFS_UNVLD_FOFF_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0218))
#define PS_REG_OFS_UNVLD_VOFF_ADDR (REG_ADDR(CAT_RP_REG, 0x0220))
#define PS_REG_OFS_UNVLD_VOFF_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0224))
#define PS_REG_OFS_UNVLD_VOFF_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0228))
#define PS_REG_OFS_UNVLD_ADDR (REG_ADDR(CAT_RP_REG, 0x0230))
#define PS_REG_OFS_UNVLD_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0234))
#define PS_REG_OFS_UNVLD_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0238))
#define PS_REG_SI_FLG_ADDR (REG_ADDR(CAT_RP_REG, 0x0240))
#define PS_REG_SI_FLG_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0244))
#define PS_REG_SI_FLG_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0248))
#define PS_REG_FCNT_MAX_ADDR (REG_ADDR(CAT_RP_REG, 0x0250))
#define PS_REG_FCNT_MAX_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0254))
#define PS_REG_FCNT_MAX_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0258))
#define PS_REG_FCNT_RST_ADDR (REG_ADDR(CAT_RP_REG, 0x0260))
#define PS_REG_FCNT_RST_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0264))
#define PS_REG_FCNT_RST_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0268))
#define PS_REG_XHS_CLR_EN_ADDR (REG_ADDR(CAT_RP_REG, 0x0270))
#define PS_REG_XHS_CLR_EN_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0274))
#define PS_REG_XHS_CLR_EN_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0278))
#define PS_REG_XVS_CLR_EN_ADDR (REG_ADDR(CAT_RP_REG, 0x0280))
#define PS_REG_XVS_CLR_EN_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0284))
#define PS_REG_XVS_CLR_EN_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0288))
#define PS_REG_XVS_PCSAVE_CLR_EN_ADDR (REG_ADDR(CAT_RP_REG, 0x0290))
#define PS_REG_XVS_PCSAVE_CLR_EN_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0294))
#define PS_REG_XVS_PCSAVE_CLR_EN_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0298))
#define PS_REG_DBG_SEL_ADDR (REG_ADDR(CAT_RP_REG, 0x02A0))
#define PS_REG_DBG_SEL_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x02A4))
#define PS_REG_DBG_SEL_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x02A8))
#define PS_REG_DBG_DT_ADDR (REG_ADDR(CAT_RP_REG, 0x02B0))
#define PT_REG_SI_TPRE_POINT_RST_ADDR (REG_ADDR(CAT_RP_REG, 0x02C0))
#define PT_REG_SI_TPRE_POINT_RST_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x02C4))
#define PT_REG_SI_TPRE_POINT_RST_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x02C8))
#define PT_REG_IF_FMEM_MODE_ADDR (REG_ADDR(CAT_RP_REG, 0x02D0))
#define PT_REG_IF_FMEM_MODE_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x02D4))
#define PT_REG_IF_FMEM_MODE_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x02D8))
#define PT_REG_IF_TPRE_MODE_ADDR (REG_ADDR(CAT_RP_REG, 0x02E0))
#define PT_REG_IF_TPRE_MODE_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x02E4))
#define PT_REG_IF_TPRE_MODE_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x02E8))
#define PT_REG_DILATION_SIZE_ADDR (REG_ADDR(CAT_RP_REG, 0x02F0))
#define PT_REG_DILATION_SIZE_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x02F4))
#define PT_REG_DILATION_SIZE_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x02F8))
#define PT_REG_CLM_CTRL_ON_ADDR (REG_ADDR(CAT_RP_REG, 0x0300))
#define PT_REG_CLM_CTRL_ON_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0304))
#define PT_REG_CLM_CTRL_ON_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0308))
#define PT_REG_TGT_MODE_ADDR (REG_ADDR(CAT_RP_REG, 0x0310))
#define PT_REG_TGT_MODE_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0314))
#define PT_REG_TGT_MODE_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0318))
#define PT_REG_THRS_CDTC_MODESEL_ADDR (REG_ADDR(CAT_RP_REG, 0x0320))
#define PT_REG_THRS_CDTC_MODESEL_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0324))
#define PT_REG_THRS_CDTC_MODESEL_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0328))
#define PT_REG_STA_MOV_MODESEL_ADDR (REG_ADDR(CAT_RP_REG, 0x0340))
#define PT_REG_STA_MOV_MODESEL_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0344))
#define PT_REG_STA_MOV_MODESEL_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0348))
#define PT_REG_THRS_BAYER_ADDR (REG_ADDR(CAT_RP_REG, 0x0350))
#define PT_REG_THRS_BAYER_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0354))
#define PT_REG_THRS_BAYER_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0358))
#define PT_REG_THRS_MONO_ADDR (REG_ADDR(CAT_RP_REG, 0x0360))
#define PT_REG_THRS_MONO_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0364))
#define PT_REG_THRS_MONO_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0368))
#define PT_REG_CDTC_ADDR (REG_ADDR(CAT_RP_REG, 0x0370))
#define PT_REG_CDTC_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0374))
#define PT_REG_CDTC_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0378))
#define PT_REG_SI_OFST_ADDR (REG_ADDR(CAT_RP_REG, 0x0380))
#define PT_REG_SI_OFST_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0384))
#define PT_REG_SI_OFST_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0388))
#define PT_REG_SI_SIZE_ADDR (REG_ADDR(CAT_RP_REG, 0x0390))
#define PT_REG_SI_SIZE_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0394))
#define PT_REG_SI_SIZE_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0398))
#define PT_REG_SI_ITR_ADDR (REG_ADDR(CAT_RP_REG, 0x03A0))
#define PT_REG_SI_ITR_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x03A4))
#define PT_REG_SI_ITR_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x03A8))
#define PT_REG_SI_STEP_ADDR (REG_ADDR(CAT_RP_REG, 0x03B0))
#define PT_REG_SI_STEP_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x03B4))
#define PT_REG_SI_STEP_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x03B8))
#define PT_REG_SI_NUM_ADDR (REG_ADDR(CAT_RP_REG, 0x03C0))
#define PT_REG_SI_NUM_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x03C4))
#define PT_REG_SI_NUM_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x03C8))
#define PT_REG_SI_MGNF_ADDR (REG_ADDR(CAT_RP_REG, 0x03D0))
#define PT_REG_SI_MGNF_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x03D4))
#define PT_REG_SI_MGNF_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x03D8))
#define PT_REG_SI_TPRE_EN_ADDR (REG_ADDR(CAT_RP_REG, 0x03E0))
#define PT_REG_SI_TPRE_EN_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x03E4))
#define PT_REG_SI_TPRE_EN_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x03E8))
#define PT_REG_FWD_GEN_VLD_ADDR (REG_ADDR(CAT_RP_REG, 0x03F0))
#define PT_REG_FWD_GEN_VLD_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x03F4))
#define PT_REG_FWD_GEN_VLD_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x03F8))
#define PT_REG_FWD_OFST_ADDR (REG_ADDR(CAT_RP_REG, 0x0400))
#define PT_REG_FWD_OFST_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0404))
#define PT_REG_FWD_OFST_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0408))
#define PT_REG_FWD_STEP_ADDR (REG_ADDR(CAT_RP_REG, 0x0410))
#define PT_REG_FWD_STEP_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0414))
#define PT_REG_FWD_STEP_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0418))
#define PT_REG_FWD_SIZE_Y_ADDR (REG_ADDR(CAT_RP_REG, 0x0420))
#define PT_REG_FWD_SIZE_Y_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0424))
#define PT_REG_FWD_SIZE_Y_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0428))
#define PT_REG_BWD_GEN_VLD_ADDR (REG_ADDR(CAT_RP_REG, 0x0430))
#define PT_REG_BWD_GEN_VLD_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0434))
#define PT_REG_BWD_GEN_VLD_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0438))
#define PT_REG_BWD_OFST_ADDR (REG_ADDR(CAT_RP_REG, 0x0440))
#define PT_REG_BWD_OFST_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0444))
#define PT_REG_BWD_OFST_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0448))
#define PT_REG_BWD_STEP_ADDR (REG_ADDR(CAT_RP_REG, 0x0450))
#define PT_REG_BWD_STEP_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0454))
#define PT_REG_BWD_STEP_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0458))
#define PT_REG_BWD_SIZE_Y_ADDR (REG_ADDR(CAT_RP_REG, 0x0460))
#define PT_REG_BWD_SIZE_Y_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0464))
#define PT_REG_BWD_SIZE_Y_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0468))
#define PT_REG_PRE_GEN_ST_ADDR (REG_ADDR(CAT_RP_REG, 0x0470))
#define PT_REG_PRE_GEN_ST_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0474))
#define PT_REG_PRE_GEN_ST_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0478))
#define PT_REG_DIN_DLY_ADDR (REG_ADDR(CAT_RP_REG, 0x0480))
#define PT_REG_DIN_DLY_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0484))
#define PT_REG_DIN_DLY_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0488))
#define PT_REG_BIN_FB_RST_ADDR (REG_ADDR(CAT_RP_REG, 0x0490))
#define PT_REG_BIN_FB_RST_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x0494))
#define PT_REG_BIN_FB_RST_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x0498))
#define PT_REG_DBG_SEL_ADDR (REG_ADDR(CAT_RP_REG, 0x04A0))
#define PT_REG_DBG_SEL_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x04A4))
#define PT_REG_DBG_SEL_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x04A8))
#define PT_REG_DBG_DT_ADDR (REG_ADDR(CAT_RP_REG, 0x04B0))
#define PP_REG_PPCKEN_ADDR (REG_ADDR(CAT_RP_REG, 0x04C0))
#define PP_REG_PPCKEN_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x04C4))
#define PP_REG_PPCKEN_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x04C8))
#define PP_REG_PP_CLR_EN_ADDR (REG_ADDR(CAT_RP_REG, 0x04D0))
#define PP_REG_PP_CLR_EN_SET_ADDR (REG_ADDR(CAT_RP_REG, 0x04D4))
#define PP_REG_PP_CLR_EN_CLR_ADDR (REG_ADDR(CAT_RP_REG, 0x04D8))

// RC_REG
#define RC_DU_REGHOLD_ADDR (REG_ADDR(CAT_RC_REG, 0x0010))
#define RC_DU_REGHOLD_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0014))
#define RC_DU_REGHOLD_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0018))
#define RC_CD_DU_CK_RST_CTRL_ADDR (REG_ADDR(CAT_RC_REG, 0x0020))
#define RC_CD_DU_CK_RST_CTRL_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0024))
#define RC_CD_DU_CK_RST_CTRL_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0028))
#define RC_DU_BLKLEVEL_ADDR (REG_ADDR(CAT_RC_REG, 0x0030))
#define RC_DU_BLKLEVEL_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0034))
#define RC_DU_BLKLEVEL_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0038))
#define RC_CU_GAIN_CLP_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x0040))
#define RC_CU_GAIN_CLP_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0044))
#define RC_CU_GAIN_CLP_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0048))
#define RC_CU_AGAIN0_CIS_ADDR (REG_ADDR(CAT_RC_REG, 0x0050))
#define RC_CU_AGAIN0_CIS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0054))
#define RC_CU_AGAIN0_CIS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0058))
#define RC_CU_AGAIN1_CIS_ADDR (REG_ADDR(CAT_RC_REG, 0x0060))
#define RC_CU_AGAIN1_CIS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0064))
#define RC_CU_AGAIN1_CIS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0068))
#define RC_CU_AGAIN2_CIS_ADDR (REG_ADDR(CAT_RC_REG, 0x0070))
#define RC_CU_AGAIN2_CIS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0074))
#define RC_CU_AGAIN2_CIS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0078))
#define RC_CU_DGAIN0_CIS_ADDR (REG_ADDR(CAT_RC_REG, 0x0080))
#define RC_CU_DGAIN0_CIS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0084))
#define RC_CU_DGAIN0_CIS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0088))
#define RC_CU_DGAIN1_CIS_ADDR (REG_ADDR(CAT_RC_REG, 0x0090))
#define RC_CU_DGAIN1_CIS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0094))
#define RC_CU_DGAIN1_CIS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0098))
#define RC_CU_DGAIN2_CIS_ADDR (REG_ADDR(CAT_RC_REG, 0x00A0))
#define RC_CU_DGAIN2_CIS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x00A4))
#define RC_CU_DGAIN2_CIS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x00A8))
#define RC_CU_AGAIN0_SEN_ADDR (REG_ADDR(CAT_RC_REG, 0x00B0))
#define RC_CU_AGAIN0_SEN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x00B4))
#define RC_CU_AGAIN0_SEN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x00B8))
#define RC_CU_AGAIN1_SEN_ADDR (REG_ADDR(CAT_RC_REG, 0x00C0))
#define RC_CU_AGAIN1_SEN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x00C4))
#define RC_CU_AGAIN1_SEN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x00C8))
#define RC_CU_AGAIN2_SEN_ADDR (REG_ADDR(CAT_RC_REG, 0x00D0))
#define RC_CU_AGAIN2_SEN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x00D4))
#define RC_CU_AGAIN2_SEN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x00D8))
#define RC_DU_DGAIN0_SEN_ADDR (REG_ADDR(CAT_RC_REG, 0x00E0))
#define RC_DU_DGAIN0_SEN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x00E4))
#define RC_DU_DGAIN0_SEN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x00E8))
#define RC_CU_DGAIN1_SEN_ADDR (REG_ADDR(CAT_RC_REG, 0x00F0))
#define RC_CU_DGAIN1_SEN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x00F4))
#define RC_CU_DGAIN1_SEN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x00F8))
#define RC_CU_DGAIN2_SEN_ADDR (REG_ADDR(CAT_RC_REG, 0x0100))
#define RC_CU_DGAIN2_SEN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0104))
#define RC_CU_DGAIN2_SEN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0108))
#define RC_CU_DGAIN0_HD_ADDR (REG_ADDR(CAT_RC_REG, 0x0110))
#define RC_CU_DGAIN0_HD_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0114))
#define RC_CU_DGAIN0_HD_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0118))
#define RC_CU_DGAIN1_HD_ADDR (REG_ADDR(CAT_RC_REG, 0x0120))
#define RC_CU_DGAIN1_HD_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0124))
#define RC_CU_DGAIN1_HD_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0128))
#define RC_CU_DGAIN2_HD_ADDR (REG_ADDR(CAT_RC_REG, 0x0130))
#define RC_CU_DGAIN2_HD_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0134))
#define RC_CU_DGAIN2_HD_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0138))
#define RC_CU_DGAIN_R_ADDR (REG_ADDR(CAT_RC_REG, 0x0140))
#define RC_CU_DGAIN_R_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0144))
#define RC_CU_DGAIN_R_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0148))
#define RC_CU_DGAIN_G_ADDR (REG_ADDR(CAT_RC_REG, 0x0150))
#define RC_CU_DGAIN_G_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0154))
#define RC_CU_DGAIN_G_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0158))
#define RC_CU_DGAIN_B_ADDR (REG_ADDR(CAT_RC_REG, 0x0160))
#define RC_CU_DGAIN_B_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0164))
#define RC_CU_DGAIN_B_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0168))
#define RC_NX_FDG_SEL_ADDR (REG_ADDR(CAT_RC_REG, 0x0170))
#define RC_NX_FDG_SEL_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0174))
#define RC_NX_FDG_SEL_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0178))
#define RC_CU_SHS1_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x0180))
#define RC_CU_SHS1_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0184))
#define RC_CU_SHS1_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0188))
#define RC_CU_SHS2_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x0190))
#define RC_CU_SHS2_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0194))
#define RC_CU_SHS2_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0198))
#define RC_CU_SHS3_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x01A0))
#define RC_CU_SHS3_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x01A4))
#define RC_CU_SHS3_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x01A8))
#define RC_CU_SHS1_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x01B0))
#define RC_CU_SHS1_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x01B4))
#define RC_CU_SHS1_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x01B8))
#define RC_CU_SHS2_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x01C0))
#define RC_CU_SHS2_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x01C4))
#define RC_CU_SHS2_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x01C8))
#define RC_CU_SHS3_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x01D0))
#define RC_CU_SHS3_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x01D4))
#define RC_CU_SHS3_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x01D8))
#define RC_CU_RHS1_ADDR (REG_ADDR(CAT_RC_REG, 0x01E0))
#define RC_CU_RHS1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x01E4))
#define RC_CU_RHS1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x01E8))
#define RC_CU_RHS2_ADDR (REG_ADDR(CAT_RC_REG, 0x01F0))
#define RC_CU_RHS2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x01F4))
#define RC_CU_RHS2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x01F8))
#define RC_CU_Y_OPB_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x0200))
#define RC_CU_Y_OPB_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0204))
#define RC_CU_Y_OPB_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0208))
#define RC_CD_Y_OPB_RD_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x0210))
#define RC_CD_Y_OPB_RD_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0214))
#define RC_CD_Y_OPB_RD_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0218))
#define RC_CU_Y_PIX_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x0220))
#define RC_CU_Y_PIX_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0224))
#define RC_CU_Y_PIX_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0228))
#define RC_NX_Y_PIX_RD_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x0230))
#define RC_NX_Y_PIX_RD_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0234))
#define RC_NX_Y_PIX_RD_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0238))
#define RC_CU_Y_OPB_EF_OFS_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x0240))
#define RC_CU_Y_OPB_EF_OFS_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0244))
#define RC_CU_Y_OPB_EF_OFS_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0248))
#define RC_CU_Y_PIX_EF_OFS_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x0250))
#define RC_CU_Y_PIX_EF_OFS_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0254))
#define RC_CU_Y_PIX_EF_OFS_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0258))
#define RC_CU_Y_OPB_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x0260))
#define RC_CU_Y_OPB_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0264))
#define RC_CU_Y_OPB_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0268))
#define RC_CD_Y_OPB_RD_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x0270))
#define RC_CD_Y_OPB_RD_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0274))
#define RC_CD_Y_OPB_RD_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0278))
#define RC_CU_Y_PIX_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x0280))
#define RC_CU_Y_PIX_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0284))
#define RC_CU_Y_PIX_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0288))
#define RC_NX_Y_PIX_RD_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x0290))
#define RC_NX_Y_PIX_RD_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0294))
#define RC_NX_Y_PIX_RD_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0298))
#define RC_CU_Y_OPB_EF_OFS_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x02A0))
#define RC_CU_Y_OPB_EF_OFS_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x02A4))
#define RC_CU_Y_OPB_EF_OFS_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x02A8))
#define RC_CU_Y_PIX_EF_OFS_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x02B0))
#define RC_CU_Y_PIX_EF_OFS_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x02B4))
#define RC_CU_Y_PIX_EF_OFS_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x02B8))
#define RC_CU_VNDMY_ADDR (REG_ADDR(CAT_RC_REG, 0x02C0))
#define RC_CU_VNDMY_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x02C4))
#define RC_CU_VNDMY_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x02C8))
#define RC_DU_RC_THRM_DT_ADDR (REG_ADDR(CAT_RC_REG, 0x02D0))
#define RC_CU_VNDMY_DOL_SEL_EN_ADDR (REG_ADDR(CAT_RC_REG, 0x02E0))
#define RC_CU_VNDMY_DOL_SEL_EN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x02E4))
#define RC_CU_VNDMY_DOL_SEL_EN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x02E8))
#define RC_CU_VMAX_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x02F0))
#define RC_CU_VMAX_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x02F4))
#define RC_CU_VMAX_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x02F8))
#define RC_CU_HMAX_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x0300))
#define RC_CU_HMAX_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0304))
#define RC_CU_HMAX_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0308))
#define RC_CU_VMAX_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x0310))
#define RC_CU_VMAX_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0314))
#define RC_CU_VMAX_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0318))
#define RC_CU_HMAX_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x0320))
#define RC_CU_HMAX_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0324))
#define RC_CU_HMAX_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0328))
#define RC_CU_SKIP_PRESH_EN_ADDR (REG_ADDR(CAT_RC_REG, 0x0330))
#define RC_CU_SKIP_PRESH_EN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0334))
#define RC_CU_SKIP_PRESH_EN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0338))
#define RC_DU_TDO_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x0340))
#define RC_DU_TDO_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0344))
#define RC_DU_TDO_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0348))
#define RC_DU_DCLP_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x0350))
#define RC_DU_DCLP_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0354))
#define RC_DU_DCLP_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0358))
#define RC_DU_DCLP_MODE2_ADDR (REG_ADDR(CAT_RC_REG, 0x0360))
#define RC_DU_DCLP_MODE2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0364))
#define RC_DU_DCLP_MODE2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0368))
#define RC_DU_DCLP_MODE2_SEN_ADDR (REG_ADDR(CAT_RC_REG, 0x0370))
#define RC_DU_DCLP_MODE2_SEN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0374))
#define RC_DU_DCLP_MODE2_SEN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0378))
#define RC_DU_DCLP_MODE3_ADDR (REG_ADDR(CAT_RC_REG, 0x0380))
#define RC_DU_DCLP_MODE3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0384))
#define RC_DU_DCLP_MODE3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0388))
#define RC_DU_DCLP_MODE3_SEN_ADDR (REG_ADDR(CAT_RC_REG, 0x0390))
#define RC_DU_DCLP_MODE3_SEN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0394))
#define RC_DU_DCLP_MODE3_SEN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0398))
#define RC_DU_ACLP_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x03A0))
#define RC_DU_ACLP_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x03A4))
#define RC_DU_ACLP_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x03A8))
#define RC_NX_ACLP_DIRV_CIS_ADDR (REG_ADDR(CAT_RC_REG, 0x03B0))
#define RC_NX_ACLP_DIRV_CIS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x03B4))
#define RC_NX_ACLP_DIRV_CIS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x03B8))
#define RC_NX_ACLP_DIRV2_CIS_ADDR (REG_ADDR(CAT_RC_REG, 0x03C0))
#define RC_NX_ACLP_DIRV2_CIS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x03C4))
#define RC_NX_ACLP_DIRV2_CIS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x03C8))
#define RC_NX_ACLP_DIRV_SEN_ADDR (REG_ADDR(CAT_RC_REG, 0x03D0))
#define RC_NX_ACLP_DIRV_SEN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x03D4))
#define RC_NX_ACLP_DIRV_SEN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x03D8))
#define RC_NX_ACLP_DIRV2_SEN_ADDR (REG_ADDR(CAT_RC_REG, 0x03E0))
#define RC_NX_ACLP_DIRV2_SEN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x03E4))
#define RC_NX_ACLP_DIRV2_SEN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x03E8))
#define RC_DU_ACLP_MODE2_ADDR (REG_ADDR(CAT_RC_REG, 0x03F0))
#define RC_DU_ACLP_MODE2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x03F4))
#define RC_DU_ACLP_MODE2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x03F8))
#define RC_DU_ACLP_MODE3_ADDR (REG_ADDR(CAT_RC_REG, 0x0400))
#define RC_DU_ACLP_MODE3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0404))
#define RC_DU_ACLP_MODE3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0408))
#define RC_DU_WRJ_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x0410))
#define RC_DU_WRJ_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0414))
#define RC_DU_WRJ_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0418))
#define RC_NX_THRM_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x0420))
#define RC_NX_THRM_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0424))
#define RC_NX_THRM_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0428))
#define RC_NX_THRM_MODE2_ADDR (REG_ADDR(CAT_RC_REG, 0x0430))
#define RC_NX_THRM_MODE2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0434))
#define RC_NX_THRM_MODE2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0438))
#define RC_NX_THRM_MODE3_ADDR (REG_ADDR(CAT_RC_REG, 0x0440))
#define RC_NX_THRM_MODE3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0444))
#define RC_NX_THRM_MODE3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0448))
#define RC_DU_ACLP_MODE4_ADDR (REG_ADDR(CAT_RC_REG, 0x0450))
#define RC_DU_ACLP_MODE4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0454))
#define RC_DU_ACLP_MODE4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0458))
#define RC_DU_IF_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x0800))
#define RC_DU_IF_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0804))
#define RC_DU_IF_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0808))
#define RC_DU_IF_MODE4_ADDR (REG_ADDR(CAT_RC_REG, 0x0810))
#define RC_DU_IF_MODE4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0814))
#define RC_DU_IF_MODE4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0818))
#define RC_DU_IF_MODE5_ADDR (REG_ADDR(CAT_RC_REG, 0x0820))
#define RC_DU_IF_MODE5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0824))
#define RC_DU_IF_MODE5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0828))
#define RC_DU_IF_MODE6_ADDR (REG_ADDR(CAT_RC_REG, 0x0830))
#define RC_DU_IF_MODE6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0834))
#define RC_DU_IF_MODE6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0838))
#define RC_DU_PG_MODE_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x0840))
#define RC_DU_PG_MODE_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0844))
#define RC_DU_PG_MODE_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0848))
#define RC_DU_PG_MODE2_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x0850))
#define RC_DU_PG_MODE2_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0854))
#define RC_DU_PG_MODE2_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0858))
#define RC_DU_PG_MODE3_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x0860))
#define RC_DU_PG_MODE3_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0864))
#define RC_DU_PG_MODE3_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0868))
#define RC_DU_PG_MODE4_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x0870))
#define RC_DU_PG_MODE4_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0874))
#define RC_DU_PG_MODE4_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0878))
#define RC_DU_PG_MODE5_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x0880))
#define RC_DU_PG_MODE5_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0884))
#define RC_DU_PG_MODE5_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0888))
#define RC_DU_PG_MODE6_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x0890))
#define RC_DU_PG_MODE6_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0894))
#define RC_DU_PG_MODE6_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0898))
#define RC_DU_PG_MODE7_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x08A0))
#define RC_DU_PG_MODE7_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x08A4))
#define RC_DU_PG_MODE7_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x08A8))
#define RC_DU_PG_MODE8_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x08B0))
#define RC_DU_PG_MODE8_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x08B4))
#define RC_DU_PG_MODE8_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x08B8))
#define RC_DU_PG_MODE9_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x08C0))
#define RC_DU_PG_MODE9_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x08C4))
#define RC_DU_PG_MODE9_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x08C8))
#define RC_DU_PG_MODE10_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x08D0))
#define RC_DU_PG_MODE10_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x08D4))
#define RC_DU_PG_MODE10_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x08D8))
#define RC_DU_PG_MODE11_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x08E0))
#define RC_DU_PG_MODE11_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x08E4))
#define RC_DU_PG_MODE11_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x08E8))
#define RC_DU_PG_MODE12_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x08F0))
#define RC_DU_PG_MODE12_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x08F4))
#define RC_DU_PG_MODE12_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x08F8))
#define RC_DU_PG_MODE_HD_ADDR (REG_ADDR(CAT_RC_REG, 0x0900))
#define RC_DU_PG_MODE_HD_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0904))
#define RC_DU_PG_MODE_HD_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0908))
#define RC_DU_PG_MODE2_HD_ADDR (REG_ADDR(CAT_RC_REG, 0x0910))
#define RC_DU_PG_MODE2_HD_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0914))
#define RC_DU_PG_MODE2_HD_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0918))
#define RC_DU_PG_MODE3_HD_ADDR (REG_ADDR(CAT_RC_REG, 0x0920))
#define RC_DU_PG_MODE3_HD_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0924))
#define RC_DU_PG_MODE3_HD_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0928))
#define RC_DU_PG_MODE4_HD_ADDR (REG_ADDR(CAT_RC_REG, 0x0930))
#define RC_DU_PG_MODE4_HD_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0934))
#define RC_DU_PG_MODE4_HD_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0938))
#define RC_DU_PG_MODE5_HD_ADDR (REG_ADDR(CAT_RC_REG, 0x0940))
#define RC_DU_PG_MODE5_HD_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0944))
#define RC_DU_PG_MODE5_HD_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0948))
#define RC_DU_PG_MODE6_HD_ADDR (REG_ADDR(CAT_RC_REG, 0x0950))
#define RC_DU_PG_MODE6_HD_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0954))
#define RC_DU_PG_MODE6_HD_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0958))
#define RC_DU_PG_MODE7_HD_ADDR (REG_ADDR(CAT_RC_REG, 0x0960))
#define RC_DU_PG_MODE7_HD_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0964))
#define RC_DU_PG_MODE7_HD_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0968))
#define RC_DU_PG_MODE8_HD_ADDR (REG_ADDR(CAT_RC_REG, 0x0970))
#define RC_DU_PG_MODE8_HD_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0974))
#define RC_DU_PG_MODE8_HD_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0978))
#define RC_DU_PG_MODE9_HD_ADDR (REG_ADDR(CAT_RC_REG, 0x0980))
#define RC_DU_PG_MODE9_HD_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0984))
#define RC_DU_PG_MODE9_HD_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0988))
#define RC_DU_THRM_PIX_ADDR (REG_ADDR(CAT_RC_REG, 0x0990))
#define RC_DU_THRM_PIX_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0994))
#define RC_DU_THRM_PIX_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0998))
#define RC_DU_THRM_TEMP_ADDR (REG_ADDR(CAT_RC_REG, 0x09A0))
#define RC_DU_THRM_TEMP_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x09A4))
#define RC_DU_THRM_TEMP_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x09A8))
#define RC_DU_POABISTEN_CU_ADDR (REG_ADDR(CAT_RC_REG, 0x09B0))
#define RC_DU_POABISTEN_CU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x09B4))
#define RC_DU_POABISTEN_CU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x09B8))
#define RC_DU_CUR_V_WIDTH_ADDR (REG_ADDR(CAT_RC_REG, 0x09C0))
#define RC_DU_CUR_V_WIDTH_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x09C4))
#define RC_DU_CUR_V_WIDTH_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x09C8))
#define RC_DU_CUR_V_POS_ADDR (REG_ADDR(CAT_RC_REG, 0x09D0))
#define RC_DU_CUR_V_POS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x09D4))
#define RC_DU_CUR_V_POS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x09D8))
#define RC_DU_CUR_H_WIDTH_ADDR (REG_ADDR(CAT_RC_REG, 0x09E0))
#define RC_DU_CUR_H_WIDTH_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x09E4))
#define RC_DU_CUR_H_WIDTH_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x09E8))
#define RC_DU_CUR_H_POS_ADDR (REG_ADDR(CAT_RC_REG, 0x09F0))
#define RC_DU_CUR_H_POS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x09F4))
#define RC_DU_CUR_H_POS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x09F8))
#define RC_DU_CUR_TD_R_ADDR (REG_ADDR(CAT_RC_REG, 0x0A00))
#define RC_DU_CUR_TD_R_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0A04))
#define RC_DU_CUR_TD_R_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0A08))
#define RC_DU_CUR_TD_GR_ADDR (REG_ADDR(CAT_RC_REG, 0x0A10))
#define RC_DU_CUR_TD_GR_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0A14))
#define RC_DU_CUR_TD_GR_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0A18))
#define RC_DU_CUR_TD_B_ADDR (REG_ADDR(CAT_RC_REG, 0x0A20))
#define RC_DU_CUR_TD_B_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0A24))
#define RC_DU_CUR_TD_B_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0A28))
#define RC_DU_CUR_TD_GB_ADDR (REG_ADDR(CAT_RC_REG, 0x0A30))
#define RC_DU_CUR_TD_GB_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0A34))
#define RC_DU_CUR_TD_GB_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0A38))
#define RC_DU_DSP_WIN_ENA_ADDR (REG_ADDR(CAT_RC_REG, 0x0A40))
#define RC_DU_DSP_WIN_ENA_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0A44))
#define RC_DU_DSP_WIN_ENA_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0A48))
#define RC_DU_STR_OFST_Y_ADDR (REG_ADDR(CAT_RC_REG, 0x0A50))
#define RC_DU_STR_OFST_Y_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x0A54))
#define RC_DU_STR_OFST_Y_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x0A58))
#define RC_CU_SIESTA_DA_EN_ADDR (REG_ADDR(CAT_RC_REG, 0x1000))
#define RC_CU_SIESTA_DA_EN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1004))
#define RC_CU_SIESTA_DA_EN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1008))
#define RC_CU_SIESTA_END_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1010))
#define RC_CU_SIESTA_END_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1014))
#define RC_CU_SIESTA_END_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1018))
#define RC_CU_SIESTA_END_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1020))
#define RC_CU_SIESTA_END_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1024))
#define RC_CU_SIESTA_END_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1028))
#define RC_CU_TACLPDIRVVCAN_ADDR (REG_ADDR(CAT_RC_REG, 0x1030))
#define RC_CU_TACLPDIRVVCAN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1034))
#define RC_CU_TACLPDIRVVCAN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1038))
#define RC_CU_Y_DMY_READ_ADDR (REG_ADDR(CAT_RC_REG, 0x1040))
#define RC_CU_Y_DMY_READ_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1044))
#define RC_CU_Y_DMY_READ_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1048))
#define RC_CU_Y_DMY_NR_ADDR (REG_ADDR(CAT_RC_REG, 0x1050))
#define RC_CU_Y_DMY_NR_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1054))
#define RC_CU_Y_DMY_NR_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1058))
#define RC_CU_Y_DMYMAIN_LONG1_ADDR (REG_ADDR(CAT_RC_REG, 0x1060))
#define RC_CU_Y_DMYMAIN_LONG1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1064))
#define RC_CU_Y_DMYMAIN_LONG1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1068))
#define RC_CU_Y_DMYMAIN_LONG0_ADDR (REG_ADDR(CAT_RC_REG, 0x1070))
#define RC_CU_Y_DMYMAIN_LONG0_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1074))
#define RC_CU_Y_DMYMAIN_LONG0_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1078))
#define RC_CU_Y_DMYMAIN_SHORT_ADDR (REG_ADDR(CAT_RC_REG, 0x1080))
#define RC_CU_Y_DMYMAIN_SHORT_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1084))
#define RC_CU_Y_DMYMAIN_SHORT_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1088))
#define RC_CU_Y_DMYMAIN_MDL_ADDR (REG_ADDR(CAT_RC_REG, 0x1090))
#define RC_CU_Y_DMYMAIN_MDL_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1094))
#define RC_CU_Y_DMYMAIN_MDL_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1098))
#define RC_CU_Y_DMYPRE_LONG1_ADDR (REG_ADDR(CAT_RC_REG, 0x10A0))
#define RC_CU_Y_DMYPRE_LONG1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x10A4))
#define RC_CU_Y_DMYPRE_LONG1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x10A8))
#define RC_CU_Y_DMYPRE_LONG0_ADDR (REG_ADDR(CAT_RC_REG, 0x10B0))
#define RC_CU_Y_DMYPRE_LONG0_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x10B4))
#define RC_CU_Y_DMYPRE_LONG0_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x10B8))
#define RC_CU_Y_DMYPRE_SHORT_ADDR (REG_ADDR(CAT_RC_REG, 0x10C0))
#define RC_CU_Y_DMYPRE_SHORT_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x10C4))
#define RC_CU_Y_DMYPRE_SHORT_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x10C8))
#define RC_CU_Y_DMYPRE_MDL_ADDR (REG_ADDR(CAT_RC_REG, 0x10D0))
#define RC_CU_Y_DMYPRE_MDL_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x10D4))
#define RC_CU_Y_DMYPRE_MDL_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x10D8))
#define RC_CU_Y_DMY_FDGS_ADDR (REG_ADDR(CAT_RC_REG, 0x10E0))
#define RC_CU_Y_DMY_FDGS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x10E4))
#define RC_CU_Y_DMY_FDGS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x10E8))
#define RC_CU_ABLMGSH_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1130))
#define RC_CU_ABLMGSH_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1134))
#define RC_CU_ABLMGSH_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1138))
#define RC_CU_ABLMGSH_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1140))
#define RC_CU_ABLMGSH_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1144))
#define RC_CU_ABLMGSH_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1148))
#define RC_CU_INC_POL3_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1150))
#define RC_CU_INC_POL3_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1154))
#define RC_CU_INC_POL3_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1158))
#define RC_CU_INC_POL2_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1160))
#define RC_CU_INC_POL2_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1164))
#define RC_CU_INC_POL2_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1168))
#define RC_CU_INC_POL1_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1170))
#define RC_CU_INC_POL1_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1174))
#define RC_CU_INC_POL1_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1178))
#define RC_CU_INC_POL3_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1180))
#define RC_CU_INC_POL3_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1184))
#define RC_CU_INC_POL3_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1188))
#define RC_CU_INC_POL2_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1190))
#define RC_CU_INC_POL2_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1194))
#define RC_CU_INC_POL2_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1198))
#define RC_CU_INC_POL1_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x11A0))
#define RC_CU_INC_POL1_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x11A4))
#define RC_CU_INC_POL1_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x11A8))
#define RC_CU_VINCDRCT_MAX_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x11B0))
#define RC_CU_VINCDRCT_MAX_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x11B4))
#define RC_CU_VINCDRCT_MAX_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x11B8))
#define RC_CU_VINCDRCT_MAX_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x11C0))
#define RC_CU_VINCDRCT_MAX_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x11C4))
#define RC_CU_VINCDRCT_MAX_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x11C8))
#define RC_CU_VINCDRCT_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x11D0))
#define RC_CU_VINCDRCT_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x11D4))
#define RC_CU_VINCDRCT_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x11D8))
#define RC_CU_VINCDRCT_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x11E0))
#define RC_CU_VINCDRCT_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x11E4))
#define RC_CU_VINCDRCT_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x11E8))
#define RC_CU_INC_INC3_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x11F0))
#define RC_CU_INC_INC3_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x11F4))
#define RC_CU_INC_INC3_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x11F8))
#define RC_CU_INC_INC2_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1200))
#define RC_CU_INC_INC2_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1204))
#define RC_CU_INC_INC2_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1208))
#define RC_CU_INC_INC1_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1210))
#define RC_CU_INC_INC1_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1214))
#define RC_CU_INC_INC1_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1218))
#define RC_CU_INC_INC3_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1220))
#define RC_CU_INC_INC3_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1224))
#define RC_CU_INC_INC3_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1228))
#define RC_CU_INC_INC2_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1230))
#define RC_CU_INC_INC2_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1234))
#define RC_CU_INC_INC2_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1238))
#define RC_CU_INC_INC1_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1240))
#define RC_CU_INC_INC1_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1244))
#define RC_CU_INC_INC1_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1248))
#define RC_CU_INC_WID3_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1250))
#define RC_CU_INC_WID3_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1254))
#define RC_CU_INC_WID3_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1258))
#define RC_CU_INC_WID2_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1260))
#define RC_CU_INC_WID2_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1264))
#define RC_CU_INC_WID2_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1268))
#define RC_CU_INC_WID1_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1270))
#define RC_CU_INC_WID1_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1274))
#define RC_CU_INC_WID1_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1278))
#define RC_CU_INC_WID3_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1280))
#define RC_CU_INC_WID3_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1284))
#define RC_CU_INC_WID3_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1288))
#define RC_CU_INC_WID2_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1290))
#define RC_CU_INC_WID2_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1294))
#define RC_CU_INC_WID2_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1298))
#define RC_CU_INC_WID1_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x12A0))
#define RC_CU_INC_WID1_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x12A4))
#define RC_CU_INC_WID1_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x12A8))
#define RC_CU_V_WD_GAIN_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x12B0))
#define RC_CU_V_WD_GAIN_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x12B4))
#define RC_CU_V_WD_GAIN_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x12B8))
#define RC_CU_HI_12BIT_HCNT_WAITSKIP_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x17C0))
#define RC_CU_HI_12BIT_HCNT_WAITSKIP_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x17C4))
#define RC_CU_HI_12BIT_HCNT_WAITSKIP_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x17C8))
#define RC_CU_HI_12BIT_HCNT_WAITSKIP_EN_ADDR (REG_ADDR(CAT_RC_REG, 0x17D0))
#define RC_CU_HI_12BIT_HCNT_WAITSKIP_EN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x17D4))
#define RC_CU_HI_12BIT_HCNT_WAITSKIP_EN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x17D8))
#define RC_CU_HI_12BIT_MAX_ADJ_EN_ADDR (REG_ADDR(CAT_RC_REG, 0x17E0))
#define RC_CU_HI_12BIT_MAX_ADJ_EN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x17E4))
#define RC_CU_HI_12BIT_MAX_ADJ_EN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x17E8))
#define RC_CU_HI_12BIT_SNGL_MAX_ADDR (REG_ADDR(CAT_RC_REG, 0x17F0))
#define RC_CU_HI_12BIT_SNGL_MAX_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x17F4))
#define RC_CU_HI_12BIT_SNGL_MAX_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x17F8))
#define RC_CU_HI_12BIT_HCNT_STA0_ADDR (REG_ADDR(CAT_RC_REG, 0x1800))
#define RC_CU_HI_12BIT_HCNT_STA0_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1804))
#define RC_CU_HI_12BIT_HCNT_STA0_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1808))
#define RC_CU_HI_12BIT_HCNT_WID0_ADDR (REG_ADDR(CAT_RC_REG, 0x1810))
#define RC_CU_HI_12BIT_HCNT_WID0_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1814))
#define RC_CU_HI_12BIT_HCNT_WID0_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1818))
#define RC_CU_HI_12BIT_HCNT_STA1_ADDR (REG_ADDR(CAT_RC_REG, 0x1820))
#define RC_CU_HI_12BIT_HCNT_STA1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1824))
#define RC_CU_HI_12BIT_HCNT_STA1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1828))
#define RC_CU_HI_12BIT_HCNT_WID1_ADDR (REG_ADDR(CAT_RC_REG, 0x1830))
#define RC_CU_HI_12BIT_HCNT_WID1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1834))
#define RC_CU_HI_12BIT_HCNT_WID1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1838))
#define RC_CU_HI_12BIT_HCNT_STA2_ADDR (REG_ADDR(CAT_RC_REG, 0x1840))
#define RC_CU_HI_12BIT_HCNT_STA2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1844))
#define RC_CU_HI_12BIT_HCNT_STA2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1848))
#define RC_CU_HI_12BIT_HCNT_WID2_ADDR (REG_ADDR(CAT_RC_REG, 0x1850))
#define RC_CU_HI_12BIT_HCNT_WID2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1854))
#define RC_CU_HI_12BIT_HCNT_WID2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1858))
#define RC_CU_HI_12BIT_HCNT_STA3_ADDR (REG_ADDR(CAT_RC_REG, 0x1860))
#define RC_CU_HI_12BIT_HCNT_STA3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1864))
#define RC_CU_HI_12BIT_HCNT_STA3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1868))
#define RC_CU_HI_12BIT_HCNT_WID3_ADDR (REG_ADDR(CAT_RC_REG, 0x1870))
#define RC_CU_HI_12BIT_HCNT_WID3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1874))
#define RC_CU_HI_12BIT_HCNT_WID3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1878))
#define RC_CU_HI_12BIT_HCNT_STA4_ADDR (REG_ADDR(CAT_RC_REG, 0x1880))
#define RC_CU_HI_12BIT_HCNT_STA4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1884))
#define RC_CU_HI_12BIT_HCNT_STA4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1888))
#define RC_CU_HI_12BIT_HCNT_WID4_ADDR (REG_ADDR(CAT_RC_REG, 0x1890))
#define RC_CU_HI_12BIT_HCNT_WID4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1894))
#define RC_CU_HI_12BIT_HCNT_WID4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1898))
#define RC_CU_HI_12BIT_HCNT_STA5_ADDR (REG_ADDR(CAT_RC_REG, 0x18A0))
#define RC_CU_HI_12BIT_HCNT_STA5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x18A4))
#define RC_CU_HI_12BIT_HCNT_STA5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x18A8))
#define RC_CU_HI_12BIT_HCNT_WID5_ADDR (REG_ADDR(CAT_RC_REG, 0x18B0))
#define RC_CU_HI_12BIT_HCNT_WID5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x18B4))
#define RC_CU_HI_12BIT_HCNT_WID5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x18B8))
#define RC_CU_HI_12BIT_HCNT_STA6_ADDR (REG_ADDR(CAT_RC_REG, 0x18C0))
#define RC_CU_HI_12BIT_HCNT_STA6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x18C4))
#define RC_CU_HI_12BIT_HCNT_STA6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x18C8))
#define RC_CU_HI_12BIT_HCNT_WID6_ADDR (REG_ADDR(CAT_RC_REG, 0x18D0))
#define RC_CU_HI_12BIT_HCNT_WID6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x18D4))
#define RC_CU_HI_12BIT_HCNT_WID6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x18D8))
#define RC_CU_HI_12BIT_HCNT_STA7_ADDR (REG_ADDR(CAT_RC_REG, 0x18E0))
#define RC_CU_HI_12BIT_HCNT_STA7_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x18E4))
#define RC_CU_HI_12BIT_HCNT_STA7_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x18E8))
#define RC_CU_HI_12BIT_HCNT_WID7_ADDR (REG_ADDR(CAT_RC_REG, 0x18F0))
#define RC_CU_HI_12BIT_HCNT_WID7_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x18F4))
#define RC_CU_HI_12BIT_HCNT_WID7_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x18F8))
#define RC_CU_HI_10BIT_HCNT_WAITSKIP_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x1900))
#define RC_CU_HI_10BIT_HCNT_WAITSKIP_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1904))
#define RC_CU_HI_10BIT_HCNT_WAITSKIP_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1908))
#define RC_CU_HI_10BIT_HCNT_WAITSKIP_EN_ADDR (REG_ADDR(CAT_RC_REG, 0x1910))
#define RC_CU_HI_10BIT_HCNT_WAITSKIP_EN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1914))
#define RC_CU_HI_10BIT_HCNT_WAITSKIP_EN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1918))
#define RC_CU_HI_10BIT_MAX_ADJ_EN_ADDR (REG_ADDR(CAT_RC_REG, 0x1920))
#define RC_CU_HI_10BIT_MAX_ADJ_EN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1924))
#define RC_CU_HI_10BIT_MAX_ADJ_EN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1928))
#define RC_CU_HI_10BIT_SNGL_MAX_ADDR (REG_ADDR(CAT_RC_REG, 0x1930))
#define RC_CU_HI_10BIT_SNGL_MAX_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1934))
#define RC_CU_HI_10BIT_SNGL_MAX_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1938))
#define RC_CU_HI_10BIT_HCNT_STA0_ADDR (REG_ADDR(CAT_RC_REG, 0x1940))
#define RC_CU_HI_10BIT_HCNT_STA0_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1944))
#define RC_CU_HI_10BIT_HCNT_STA0_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1948))
#define RC_CU_HI_10BIT_HCNT_WID0_ADDR (REG_ADDR(CAT_RC_REG, 0x1950))
#define RC_CU_HI_10BIT_HCNT_WID0_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1954))
#define RC_CU_HI_10BIT_HCNT_WID0_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1958))
#define RC_CU_HI_10BIT_HCNT_STA1_ADDR (REG_ADDR(CAT_RC_REG, 0x1960))
#define RC_CU_HI_10BIT_HCNT_STA1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1964))
#define RC_CU_HI_10BIT_HCNT_STA1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1968))
#define RC_CU_HI_10BIT_HCNT_WID1_ADDR (REG_ADDR(CAT_RC_REG, 0x1970))
#define RC_CU_HI_10BIT_HCNT_WID1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1974))
#define RC_CU_HI_10BIT_HCNT_WID1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1978))
#define RC_CU_HI_10BIT_HCNT_STA2_ADDR (REG_ADDR(CAT_RC_REG, 0x1980))
#define RC_CU_HI_10BIT_HCNT_STA2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1984))
#define RC_CU_HI_10BIT_HCNT_STA2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1988))
#define RC_CU_HI_10BIT_HCNT_WID2_ADDR (REG_ADDR(CAT_RC_REG, 0x1990))
#define RC_CU_HI_10BIT_HCNT_WID2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1994))
#define RC_CU_HI_10BIT_HCNT_WID2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1998))
#define RC_CU_HI_10BIT_HCNT_STA3_ADDR (REG_ADDR(CAT_RC_REG, 0x19A0))
#define RC_CU_HI_10BIT_HCNT_STA3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x19A4))
#define RC_CU_HI_10BIT_HCNT_STA3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x19A8))
#define RC_CU_HI_10BIT_HCNT_WID3_ADDR (REG_ADDR(CAT_RC_REG, 0x19B0))
#define RC_CU_HI_10BIT_HCNT_WID3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x19B4))
#define RC_CU_HI_10BIT_HCNT_WID3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x19B8))
#define RC_CU_HI_10BIT_HCNT_STA4_ADDR (REG_ADDR(CAT_RC_REG, 0x19C0))
#define RC_CU_HI_10BIT_HCNT_STA4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x19C4))
#define RC_CU_HI_10BIT_HCNT_STA4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x19C8))
#define RC_CU_HI_10BIT_HCNT_WID4_ADDR (REG_ADDR(CAT_RC_REG, 0x19D0))
#define RC_CU_HI_10BIT_HCNT_WID4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x19D4))
#define RC_CU_HI_10BIT_HCNT_WID4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x19D8))
#define RC_CU_HI_10BIT_HCNT_STA5_ADDR (REG_ADDR(CAT_RC_REG, 0x19E0))
#define RC_CU_HI_10BIT_HCNT_STA5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x19E4))
#define RC_CU_HI_10BIT_HCNT_STA5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x19E8))
#define RC_CU_HI_10BIT_HCNT_WID5_ADDR (REG_ADDR(CAT_RC_REG, 0x19F0))
#define RC_CU_HI_10BIT_HCNT_WID5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x19F4))
#define RC_CU_HI_10BIT_HCNT_WID5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x19F8))
#define RC_CU_HI_10BIT_HCNT_STA6_ADDR (REG_ADDR(CAT_RC_REG, 0x1A00))
#define RC_CU_HI_10BIT_HCNT_STA6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1A04))
#define RC_CU_HI_10BIT_HCNT_STA6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1A08))
#define RC_CU_HI_10BIT_HCNT_WID6_ADDR (REG_ADDR(CAT_RC_REG, 0x1A10))
#define RC_CU_HI_10BIT_HCNT_WID6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1A14))
#define RC_CU_HI_10BIT_HCNT_WID6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1A18))
#define RC_CU_HI_10BIT_HCNT_STA7_ADDR (REG_ADDR(CAT_RC_REG, 0x1A20))
#define RC_CU_HI_10BIT_HCNT_STA7_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1A24))
#define RC_CU_HI_10BIT_HCNT_STA7_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1A28))
#define RC_CU_HI_10BIT_HCNT_WID7_ADDR (REG_ADDR(CAT_RC_REG, 0x1A30))
#define RC_CU_HI_10BIT_HCNT_WID7_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1A34))
#define RC_CU_HI_10BIT_HCNT_WID7_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1A38))
#define RC_CU_HI_4BIT_HCNT_WAITSKIP_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x1A40))
#define RC_CU_HI_4BIT_HCNT_WAITSKIP_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1A44))
#define RC_CU_HI_4BIT_HCNT_WAITSKIP_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1A48))
#define RC_CU_HI_4BIT_HCNT_WAITSKIP_EN_ADDR (REG_ADDR(CAT_RC_REG, 0x1A50))
#define RC_CU_HI_4BIT_HCNT_WAITSKIP_EN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1A54))
#define RC_CU_HI_4BIT_HCNT_WAITSKIP_EN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1A58))
#define RC_CU_HI_4BIT_MAX_ADJ_EN_ADDR (REG_ADDR(CAT_RC_REG, 0x1A60))
#define RC_CU_HI_4BIT_MAX_ADJ_EN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1A64))
#define RC_CU_HI_4BIT_MAX_ADJ_EN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1A68))
#define RC_CU_HI_4BIT_SNGL_MAX_ADDR (REG_ADDR(CAT_RC_REG, 0x1A70))
#define RC_CU_HI_4BIT_SNGL_MAX_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1A74))
#define RC_CU_HI_4BIT_SNGL_MAX_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1A78))
#define RC_CU_HI_4BIT_HCNT_STA0_ADDR (REG_ADDR(CAT_RC_REG, 0x1A80))
#define RC_CU_HI_4BIT_HCNT_STA0_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1A84))
#define RC_CU_HI_4BIT_HCNT_STA0_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1A88))
#define RC_CU_HI_4BIT_HCNT_WID0_ADDR (REG_ADDR(CAT_RC_REG, 0x1A90))
#define RC_CU_HI_4BIT_HCNT_WID0_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1A94))
#define RC_CU_HI_4BIT_HCNT_WID0_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1A98))
#define RC_CU_HI_4BIT_HCNT_STA1_ADDR (REG_ADDR(CAT_RC_REG, 0x1AA0))
#define RC_CU_HI_4BIT_HCNT_STA1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1AA4))
#define RC_CU_HI_4BIT_HCNT_STA1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1AA8))
#define RC_CU_HI_4BIT_HCNT_WID1_ADDR (REG_ADDR(CAT_RC_REG, 0x1AB0))
#define RC_CU_HI_4BIT_HCNT_WID1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1AB4))
#define RC_CU_HI_4BIT_HCNT_WID1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1AB8))
#define RC_CU_HI_4BIT_HCNT_STA2_ADDR (REG_ADDR(CAT_RC_REG, 0x1AC0))
#define RC_CU_HI_4BIT_HCNT_STA2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1AC4))
#define RC_CU_HI_4BIT_HCNT_STA2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1AC8))
#define RC_CU_HI_4BIT_HCNT_WID2_ADDR (REG_ADDR(CAT_RC_REG, 0x1AD0))
#define RC_CU_HI_4BIT_HCNT_WID2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1AD4))
#define RC_CU_HI_4BIT_HCNT_WID2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1AD8))
#define RC_CU_HI_4BIT_HCNT_STA3_ADDR (REG_ADDR(CAT_RC_REG, 0x1AE0))
#define RC_CU_HI_4BIT_HCNT_STA3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1AE4))
#define RC_CU_HI_4BIT_HCNT_STA3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1AE8))
#define RC_CU_HI_4BIT_HCNT_WID3_ADDR (REG_ADDR(CAT_RC_REG, 0x1AF0))
#define RC_CU_HI_4BIT_HCNT_WID3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1AF4))
#define RC_CU_HI_4BIT_HCNT_WID3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1AF8))
#define RC_CU_HI_4BIT_HCNT_STA4_ADDR (REG_ADDR(CAT_RC_REG, 0x1B00))
#define RC_CU_HI_4BIT_HCNT_STA4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1B04))
#define RC_CU_HI_4BIT_HCNT_STA4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1B08))
#define RC_CU_HI_4BIT_HCNT_WID4_ADDR (REG_ADDR(CAT_RC_REG, 0x1B10))
#define RC_CU_HI_4BIT_HCNT_WID4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1B14))
#define RC_CU_HI_4BIT_HCNT_WID4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1B18))
#define RC_CU_HI_4BIT_HCNT_STA5_ADDR (REG_ADDR(CAT_RC_REG, 0x1B20))
#define RC_CU_HI_4BIT_HCNT_STA5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1B24))
#define RC_CU_HI_4BIT_HCNT_STA5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1B28))
#define RC_CU_HI_4BIT_HCNT_WID5_ADDR (REG_ADDR(CAT_RC_REG, 0x1B30))
#define RC_CU_HI_4BIT_HCNT_WID5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1B34))
#define RC_CU_HI_4BIT_HCNT_WID5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1B38))
#define RC_CU_HI_4BIT_HCNT_STA6_ADDR (REG_ADDR(CAT_RC_REG, 0x1B40))
#define RC_CU_HI_4BIT_HCNT_STA6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1B44))
#define RC_CU_HI_4BIT_HCNT_STA6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1B48))
#define RC_CU_HI_4BIT_HCNT_WID6_ADDR (REG_ADDR(CAT_RC_REG, 0x1B50))
#define RC_CU_HI_4BIT_HCNT_WID6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1B54))
#define RC_CU_HI_4BIT_HCNT_WID6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1B58))
#define RC_CU_HI_4BIT_HCNT_STA7_ADDR (REG_ADDR(CAT_RC_REG, 0x1B60))
#define RC_CU_HI_4BIT_HCNT_STA7_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1B64))
#define RC_CU_HI_4BIT_HCNT_STA7_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1B68))
#define RC_CU_HI_4BIT_HCNT_WID7_ADDR (REG_ADDR(CAT_RC_REG, 0x1B70))
#define RC_CU_HI_4BIT_HCNT_WID7_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1B74))
#define RC_CU_HI_4BIT_HCNT_WID7_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1B78))
#define RC_CU_HI_1BIT_HCNT_WAITSKIP_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x1B80))
#define RC_CU_HI_1BIT_HCNT_WAITSKIP_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1B84))
#define RC_CU_HI_1BIT_HCNT_WAITSKIP_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1B88))
#define RC_CU_HI_1BIT_HCNT_WAITSKIP_EN_ADDR (REG_ADDR(CAT_RC_REG, 0x1B90))
#define RC_CU_HI_1BIT_HCNT_WAITSKIP_EN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1B94))
#define RC_CU_HI_1BIT_HCNT_WAITSKIP_EN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1B98))
#define RC_CU_HI_1BIT_MAX_ADJ_EN_ADDR (REG_ADDR(CAT_RC_REG, 0x1BA0))
#define RC_CU_HI_1BIT_MAX_ADJ_EN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1BA4))
#define RC_CU_HI_1BIT_MAX_ADJ_EN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1BA8))
#define RC_CU_HI_1BIT_SNGL_MAX_ADDR (REG_ADDR(CAT_RC_REG, 0x1BB0))
#define RC_CU_HI_1BIT_SNGL_MAX_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1BB4))
#define RC_CU_HI_1BIT_SNGL_MAX_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1BB8))
#define RC_CU_HI_1BIT_HCNT_STA0_ADDR (REG_ADDR(CAT_RC_REG, 0x1BC0))
#define RC_CU_HI_1BIT_HCNT_STA0_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1BC4))
#define RC_CU_HI_1BIT_HCNT_STA0_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1BC8))
#define RC_CU_HI_1BIT_HCNT_WID0_ADDR (REG_ADDR(CAT_RC_REG, 0x1BD0))
#define RC_CU_HI_1BIT_HCNT_WID0_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1BD4))
#define RC_CU_HI_1BIT_HCNT_WID0_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1BD8))
#define RC_CU_HI_1BIT_HCNT_STA1_ADDR (REG_ADDR(CAT_RC_REG, 0x1BE0))
#define RC_CU_HI_1BIT_HCNT_STA1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1BE4))
#define RC_CU_HI_1BIT_HCNT_STA1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1BE8))
#define RC_CU_HI_1BIT_HCNT_WID1_ADDR (REG_ADDR(CAT_RC_REG, 0x1BF0))
#define RC_CU_HI_1BIT_HCNT_WID1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1BF4))
#define RC_CU_HI_1BIT_HCNT_WID1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1BF8))
#define RC_CU_HI_1BIT_HCNT_STA2_ADDR (REG_ADDR(CAT_RC_REG, 0x1C00))
#define RC_CU_HI_1BIT_HCNT_STA2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1C04))
#define RC_CU_HI_1BIT_HCNT_STA2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1C08))
#define RC_CU_HI_1BIT_HCNT_WID2_ADDR (REG_ADDR(CAT_RC_REG, 0x1C10))
#define RC_CU_HI_1BIT_HCNT_WID2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1C14))
#define RC_CU_HI_1BIT_HCNT_WID2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1C18))
#define RC_CU_HI_1BIT_HCNT_STA3_ADDR (REG_ADDR(CAT_RC_REG, 0x1C20))
#define RC_CU_HI_1BIT_HCNT_STA3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1C24))
#define RC_CU_HI_1BIT_HCNT_STA3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1C28))
#define RC_CU_HI_1BIT_HCNT_WID3_ADDR (REG_ADDR(CAT_RC_REG, 0x1C30))
#define RC_CU_HI_1BIT_HCNT_WID3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1C34))
#define RC_CU_HI_1BIT_HCNT_WID3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1C38))
#define RC_CU_HI_1BIT_HCNT_STA4_ADDR (REG_ADDR(CAT_RC_REG, 0x1C40))
#define RC_CU_HI_1BIT_HCNT_STA4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1C44))
#define RC_CU_HI_1BIT_HCNT_STA4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1C48))
#define RC_CU_HI_1BIT_HCNT_WID4_ADDR (REG_ADDR(CAT_RC_REG, 0x1C50))
#define RC_CU_HI_1BIT_HCNT_WID4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1C54))
#define RC_CU_HI_1BIT_HCNT_WID4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1C58))
#define RC_CU_HI_1BIT_HCNT_STA5_ADDR (REG_ADDR(CAT_RC_REG, 0x1C60))
#define RC_CU_HI_1BIT_HCNT_STA5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1C64))
#define RC_CU_HI_1BIT_HCNT_STA5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1C68))
#define RC_CU_HI_1BIT_HCNT_WID5_ADDR (REG_ADDR(CAT_RC_REG, 0x1C70))
#define RC_CU_HI_1BIT_HCNT_WID5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1C74))
#define RC_CU_HI_1BIT_HCNT_WID5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1C78))
#define RC_CU_HI_1BIT_HCNT_STA6_ADDR (REG_ADDR(CAT_RC_REG, 0x1C80))
#define RC_CU_HI_1BIT_HCNT_STA6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1C84))
#define RC_CU_HI_1BIT_HCNT_STA6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1C88))
#define RC_CU_HI_1BIT_HCNT_WID6_ADDR (REG_ADDR(CAT_RC_REG, 0x1C90))
#define RC_CU_HI_1BIT_HCNT_WID6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1C94))
#define RC_CU_HI_1BIT_HCNT_WID6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1C98))
#define RC_CU_HI_1BIT_HCNT_STA7_ADDR (REG_ADDR(CAT_RC_REG, 0x1CA0))
#define RC_CU_HI_1BIT_HCNT_STA7_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1CA4))
#define RC_CU_HI_1BIT_HCNT_STA7_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1CA8))
#define RC_CU_HI_1BIT_HCNT_WID7_ADDR (REG_ADDR(CAT_RC_REG, 0x1CB0))
#define RC_CU_HI_1BIT_HCNT_WID7_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1CB4))
#define RC_CU_HI_1BIT_HCNT_WID7_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1CB8))
#define RC_CU_RC_V_SFD_MSK_SH3_ADDR (REG_ADDR(CAT_RC_REG, 0x1CC0))
#define RC_CU_RC_V_SFD_MSK_SH3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1CC4))
#define RC_CU_RC_V_SFD_MSK_SH3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1CC8))
#define RC_CU_REF_MSK_SH_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1CD0))
#define RC_CU_REF_MSK_SH_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1CD4))
#define RC_CU_REF_MSK_SH_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1CD8))
#define RC_CU_REF_MSK_RD_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1CE0))
#define RC_CU_REF_MSK_RD_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1CE4))
#define RC_CU_REF_MSK_RD_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1CE8))
#define RC_CU_DMY_MSK_SH_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1CF0))
#define RC_CU_DMY_MSK_SH_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1CF4))
#define RC_CU_DMY_MSK_SH_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1CF8))
#define RC_CU_DMY_MSK_RD_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1D00))
#define RC_CU_DMY_MSK_RD_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1D04))
#define RC_CU_DMY_MSK_RD_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1D08))
#define RC_CU_VLD_MSK_SH_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1D10))
#define RC_CU_VLD_MSK_SH_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1D14))
#define RC_CU_VLD_MSK_SH_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1D18))
#define RC_CU_VLD_MSK_RD_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1D20))
#define RC_CU_VLD_MSK_RD_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1D24))
#define RC_CU_VLD_MSK_RD_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1D28))
#define RC_CU_REF_MSK_SH_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1D30))
#define RC_CU_REF_MSK_SH_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1D34))
#define RC_CU_REF_MSK_SH_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1D38))
#define RC_CU_REF_MSK_RD_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1D40))
#define RC_CU_REF_MSK_RD_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1D44))
#define RC_CU_REF_MSK_RD_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1D48))
#define RC_CU_DMY_MSK_SH_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1D50))
#define RC_CU_DMY_MSK_SH_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1D54))
#define RC_CU_DMY_MSK_SH_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1D58))
#define RC_CU_DMY_MSK_RD_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1D60))
#define RC_CU_DMY_MSK_RD_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1D64))
#define RC_CU_DMY_MSK_RD_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1D68))
#define RC_CU_VLD_MSK_SH_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1D70))
#define RC_CU_VLD_MSK_SH_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1D74))
#define RC_CU_VLD_MSK_SH_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1D78))
#define RC_CU_VLD_MSK_RD_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1D80))
#define RC_CU_VLD_MSK_RD_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1D84))
#define RC_CU_VLD_MSK_RD_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1D88))
#define RC_CU_SH_SEL_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1D90))
#define RC_CU_SH_SEL_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1D94))
#define RC_CU_SH_SEL_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1D98))
#define RC_CU_SHRADD_VLD_SH_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1DA0))
#define RC_CU_SHRADD_VLD_SH_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1DA4))
#define RC_CU_SHRADD_VLD_SH_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1DA8))
#define RC_CU_SH_SEL_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1DB0))
#define RC_CU_SH_SEL_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1DB4))
#define RC_CU_SH_SEL_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1DB8))
#define RC_CU_SHRADD_VLD_SH_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1DC0))
#define RC_CU_SHRADD_VLD_SH_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1DC4))
#define RC_CU_SHRADD_VLD_SH_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1DC8))
#define RC_CU_SHTFRM_LAST_ADDR (REG_ADDR(CAT_RC_REG, 0x1DD0))
#define RC_CU_SHTFRM_LAST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1DD4))
#define RC_CU_SHTFRM_LAST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1DD8))
#define RC_CU_GFDRSTEN_ADDR (REG_ADDR(CAT_RC_REG, 0x1DE0))
#define RC_CU_GFDRSTEN_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1DE4))
#define RC_CU_GFDRSTEN_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1DE8))
#define RC_CU_FDRST_INC_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x1DF0))
#define RC_CU_FDRST_INC_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1DF4))
#define RC_CU_FDRST_INC_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1DF8))
#define RC_CU_V_MINUSDIFF_ADDR (REG_ADDR(CAT_RC_REG, 0x1E00))
#define RC_CU_V_MINUSDIFF_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1E04))
#define RC_CU_V_MINUSDIFF_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1E08))
#define RC_CU_FDRST_IG_ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1E10))
#define RC_CU_FDRST_IG_ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1E14))
#define RC_CU_FDRST_IG_ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1E18))
#define RC_CU_FDGS_FDRST_ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1E20))
#define RC_CU_FDGS_FDRST_ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1E24))
#define RC_CU_FDGS_FDRST_ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1E28))
#define RC_CU_FDGS_GTR_ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1E30))
#define RC_CU_FDGS_GTR_ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1E34))
#define RC_CU_FDGS_GTR_ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1E38))
#define RC_CU_GSH_GSRST_U_ADDR (REG_ADDR(CAT_RC_REG, 0x1E40))
#define RC_CU_GSH_GSRST_U_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1E44))
#define RC_CU_GSH_GSRST_U_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1E48))
#define RC_CU_GSH_GSRST_D_ADDR (REG_ADDR(CAT_RC_REG, 0x1E50))
#define RC_CU_GSH_GSRST_D_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1E54))
#define RC_CU_GSH_GSRST_D_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1E58))
#define RC_CU_GSH_GSFDG_U_ADDR (REG_ADDR(CAT_RC_REG, 0x1E60))
#define RC_CU_GSH_GSFDG_U_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1E64))
#define RC_CU_GSH_GSFDG_U_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1E68))
#define RC_CU_GSH_GSFDG_D_ADDR (REG_ADDR(CAT_RC_REG, 0x1E70))
#define RC_CU_GSH_GSFDG_D_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1E74))
#define RC_CU_GSH_GSFDG_D_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1E78))
#define RC_CU_GSH_GSTR_U_ADDR (REG_ADDR(CAT_RC_REG, 0x1E80))
#define RC_CU_GSH_GSTR_U_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1E84))
#define RC_CU_GSH_GSTR_U_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1E88))
#define RC_CU_GSH_GSTR_D_ADDR (REG_ADDR(CAT_RC_REG, 0x1E90))
#define RC_CU_GSH_GSTR_D_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1E94))
#define RC_CU_GSH_GSTR_D_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1E98))
#define RC_CU_GFR_GSRST_U_ADDR (REG_ADDR(CAT_RC_REG, 0x1EA0))
#define RC_CU_GFR_GSRST_U_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1EA4))
#define RC_CU_GFR_GSRST_U_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1EA8))
#define RC_CU_GFR_GSRST_D_ADDR (REG_ADDR(CAT_RC_REG, 0x1EB0))
#define RC_CU_GFR_GSRST_D_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1EB4))
#define RC_CU_GFR_GSRST_D_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1EB8))
#define RC_CU_GFR_GSFDG_U_ADDR (REG_ADDR(CAT_RC_REG, 0x1EC0))
#define RC_CU_GFR_GSFDG_U_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1EC4))
#define RC_CU_GFR_GSFDG_U_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1EC8))
#define RC_CU_GFR_GSFDG_D_ADDR (REG_ADDR(CAT_RC_REG, 0x1ED0))
#define RC_CU_GFR_GSFDG_D_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1ED4))
#define RC_CU_GFR_GSFDG_D_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1ED8))
#define RC_CU_GFR_GSTR_U_ADDR (REG_ADDR(CAT_RC_REG, 0x1EE0))
#define RC_CU_GFR_GSTR_U_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1EE4))
#define RC_CU_GFR_GSTR_U_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1EE8))
#define RC_CU_GFR_GSTR_D_ADDR (REG_ADDR(CAT_RC_REG, 0x1EF0))
#define RC_CU_GFR_GSTR_D_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1EF4))
#define RC_CU_GFR_GSTR_D_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1EF8))
#define RC_CU_GTR_GSRST_U_ADDR (REG_ADDR(CAT_RC_REG, 0x1F00))
#define RC_CU_GTR_GSRST_U_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1F04))
#define RC_CU_GTR_GSRST_U_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1F08))
#define RC_CU_GTR_GSRST_D_ADDR (REG_ADDR(CAT_RC_REG, 0x1F10))
#define RC_CU_GTR_GSRST_D_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1F14))
#define RC_CU_GTR_GSRST_D_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1F18))
#define RC_CU_GTR_GSFDG_U_ADDR (REG_ADDR(CAT_RC_REG, 0x1F20))
#define RC_CU_GTR_GSFDG_U_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1F24))
#define RC_CU_GTR_GSFDG_U_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1F28))
#define RC_CU_GTR_GSFDG_D_ADDR (REG_ADDR(CAT_RC_REG, 0x1F30))
#define RC_CU_GTR_GSFDG_D_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1F34))
#define RC_CU_GTR_GSFDG_D_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1F38))
#define RC_CU_GTR_GSTR_U_ADDR (REG_ADDR(CAT_RC_REG, 0x1F40))
#define RC_CU_GTR_GSTR_U_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1F44))
#define RC_CU_GTR_GSTR_U_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1F48))
#define RC_CU_GTR_GSTR_D_ADDR (REG_ADDR(CAT_RC_REG, 0x1F50))
#define RC_CU_GTR_GSTR_D_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1F54))
#define RC_CU_GTR_GSTR_D_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1F58))
#define RC_CU_VNR_ADR_OFST0_3_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1F60))
#define RC_CU_VNR_ADR_OFST0_3_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1F64))
#define RC_CU_VNR_ADR_OFST0_3_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1F68))
#define RC_CU_VNR_ADR_OFST4_6_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x1F70))
#define RC_CU_VNR_ADR_OFST4_6_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1F74))
#define RC_CU_VNR_ADR_OFST4_6_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1F78))
#define RC_CU_VNR_ADR_OFST0_3_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1F80))
#define RC_CU_VNR_ADR_OFST0_3_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1F84))
#define RC_CU_VNR_ADR_OFST0_3_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1F88))
#define RC_CU_VNR_ADR_OFST4_6_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x1F90))
#define RC_CU_VNR_ADR_OFST4_6_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1F94))
#define RC_CU_VNR_ADR_OFST4_6_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1F98))
#define RC_CU_SHUT_CNT_MAX_ADDR (REG_ADDR(CAT_RC_REG, 0x1FA0))
#define RC_CU_SHUT_CNT_MAX_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x1FA4))
#define RC_CU_SHUT_CNT_MAX_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x1FA8))
#define RC_DU_OPDMODE_ADDR (REG_ADDR(CAT_RC_REG, 0x2000))
#define RC_DU_OPDMODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2004))
#define RC_DU_OPDMODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2008))
#define RC_DU_OPD_PIX_SIZE_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2010))
#define RC_DU_OPD_PIX_SIZE_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2014))
#define RC_DU_OPD_PIX_SIZE_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2018))
#define RC_DU_OPD_PIX_SIZE_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2020))
#define RC_DU_OPD_PIX_SIZE_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2024))
#define RC_DU_OPD_PIX_SIZE_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2028))
#define RC_DU_MSK_EN_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2030))
#define RC_DU_MSK_EN_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2034))
#define RC_DU_MSK_EN_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2038))
#define RC_DU_MSK_EN_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2040))
#define RC_DU_MSK_EN_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2044))
#define RC_DU_MSK_EN_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2048))
#define RC_DU_MSK_HSTR_00_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2050))
#define RC_DU_MSK_HSTR_00_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2054))
#define RC_DU_MSK_HSTR_00_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2058))
#define RC_DU_MSK_HSTR_01_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2060))
#define RC_DU_MSK_HSTR_01_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2064))
#define RC_DU_MSK_HSTR_01_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2068))
#define RC_DU_MSK_HSTR_02_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2070))
#define RC_DU_MSK_HSTR_02_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2074))
#define RC_DU_MSK_HSTR_02_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2078))
#define RC_DU_MSK_HSTR_03_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2080))
#define RC_DU_MSK_HSTR_03_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2084))
#define RC_DU_MSK_HSTR_03_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2088))
#define RC_DU_MSK_HSTR_04_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2090))
#define RC_DU_MSK_HSTR_04_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2094))
#define RC_DU_MSK_HSTR_04_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2098))
#define RC_DU_MSK_HSTR_05_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x20A0))
#define RC_DU_MSK_HSTR_05_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x20A4))
#define RC_DU_MSK_HSTR_05_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x20A8))
#define RC_DU_MSK_HSTR_06_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x20B0))
#define RC_DU_MSK_HSTR_06_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x20B4))
#define RC_DU_MSK_HSTR_06_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x20B8))
#define RC_DU_MSK_HSTR_07_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x20C0))
#define RC_DU_MSK_HSTR_07_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x20C4))
#define RC_DU_MSK_HSTR_07_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x20C8))
#define RC_DU_MSK_HSTR_08_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x20D0))
#define RC_DU_MSK_HSTR_08_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x20D4))
#define RC_DU_MSK_HSTR_08_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x20D8))
#define RC_DU_MSK_HSTR_09_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x20E0))
#define RC_DU_MSK_HSTR_09_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x20E4))
#define RC_DU_MSK_HSTR_09_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x20E8))
#define RC_DU_MSK_HSTR_10_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x20F0))
#define RC_DU_MSK_HSTR_10_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x20F4))
#define RC_DU_MSK_HSTR_10_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x20F8))
#define RC_DU_MSK_HSTR_11_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2100))
#define RC_DU_MSK_HSTR_11_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2104))
#define RC_DU_MSK_HSTR_11_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2108))
#define RC_DU_MSK_HSTR_12_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2110))
#define RC_DU_MSK_HSTR_12_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2114))
#define RC_DU_MSK_HSTR_12_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2118))
#define RC_DU_MSK_HSTR_13_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2120))
#define RC_DU_MSK_HSTR_13_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2124))
#define RC_DU_MSK_HSTR_13_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2128))
#define RC_DU_MSK_HSTR_14_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2130))
#define RC_DU_MSK_HSTR_14_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2134))
#define RC_DU_MSK_HSTR_14_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2138))
#define RC_DU_MSK_HSTR_15_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2140))
#define RC_DU_MSK_HSTR_15_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2144))
#define RC_DU_MSK_HSTR_15_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2148))
#define RC_DU_MSK_HSTR_00_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2150))
#define RC_DU_MSK_HSTR_00_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2154))
#define RC_DU_MSK_HSTR_00_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2158))
#define RC_DU_MSK_HSTR_01_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2160))
#define RC_DU_MSK_HSTR_01_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2164))
#define RC_DU_MSK_HSTR_01_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2168))
#define RC_DU_MSK_HSTR_02_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2170))
#define RC_DU_MSK_HSTR_02_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2174))
#define RC_DU_MSK_HSTR_02_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2178))
#define RC_DU_MSK_HSTR_03_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2180))
#define RC_DU_MSK_HSTR_03_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2184))
#define RC_DU_MSK_HSTR_03_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2188))
#define RC_DU_MSK_HSTR_04_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2190))
#define RC_DU_MSK_HSTR_04_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2194))
#define RC_DU_MSK_HSTR_04_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2198))
#define RC_DU_MSK_HSTR_05_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x21A0))
#define RC_DU_MSK_HSTR_05_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x21A4))
#define RC_DU_MSK_HSTR_05_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x21A8))
#define RC_DU_MSK_HSTR_06_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x21B0))
#define RC_DU_MSK_HSTR_06_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x21B4))
#define RC_DU_MSK_HSTR_06_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x21B8))
#define RC_DU_MSK_HSTR_07_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x21C0))
#define RC_DU_MSK_HSTR_07_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x21C4))
#define RC_DU_MSK_HSTR_07_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x21C8))
#define RC_DU_MSK_HSTR_08_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x21D0))
#define RC_DU_MSK_HSTR_08_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x21D4))
#define RC_DU_MSK_HSTR_08_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x21D8))
#define RC_DU_MSK_HSTR_09_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x21E0))
#define RC_DU_MSK_HSTR_09_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x21E4))
#define RC_DU_MSK_HSTR_09_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x21E8))
#define RC_DU_MSK_HSTR_10_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x21F0))
#define RC_DU_MSK_HSTR_10_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x21F4))
#define RC_DU_MSK_HSTR_10_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x21F8))
#define RC_DU_MSK_HSTR_11_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2200))
#define RC_DU_MSK_HSTR_11_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2204))
#define RC_DU_MSK_HSTR_11_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2208))
#define RC_DU_MSK_HSTR_12_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2210))
#define RC_DU_MSK_HSTR_12_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2214))
#define RC_DU_MSK_HSTR_12_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2218))
#define RC_DU_MSK_HSTR_13_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2220))
#define RC_DU_MSK_HSTR_13_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2224))
#define RC_DU_MSK_HSTR_13_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2228))
#define RC_DU_MSK_HSTR_14_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2230))
#define RC_DU_MSK_HSTR_14_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2234))
#define RC_DU_MSK_HSTR_14_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2238))
#define RC_DU_MSK_HSTR_15_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2240))
#define RC_DU_MSK_HSTR_15_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2244))
#define RC_DU_MSK_HSTR_15_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2248))
#define RC_DU_MSK_VSTR_00_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2250))
#define RC_DU_MSK_VSTR_00_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2254))
#define RC_DU_MSK_VSTR_00_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2258))
#define RC_DU_MSK_VSTR_01_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2260))
#define RC_DU_MSK_VSTR_01_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2264))
#define RC_DU_MSK_VSTR_01_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2268))
#define RC_DU_MSK_VSTR_02_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2270))
#define RC_DU_MSK_VSTR_02_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2274))
#define RC_DU_MSK_VSTR_02_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2278))
#define RC_DU_MSK_VSTR_03_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2280))
#define RC_DU_MSK_VSTR_03_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2284))
#define RC_DU_MSK_VSTR_03_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2288))
#define RC_DU_MSK_VSTR_04_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2290))
#define RC_DU_MSK_VSTR_04_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2294))
#define RC_DU_MSK_VSTR_04_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2298))
#define RC_DU_MSK_VSTR_05_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x22A0))
#define RC_DU_MSK_VSTR_05_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x22A4))
#define RC_DU_MSK_VSTR_05_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x22A8))
#define RC_DU_MSK_VSTR_06_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x22B0))
#define RC_DU_MSK_VSTR_06_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x22B4))
#define RC_DU_MSK_VSTR_06_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x22B8))
#define RC_DU_MSK_VSTR_07_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x22C0))
#define RC_DU_MSK_VSTR_07_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x22C4))
#define RC_DU_MSK_VSTR_07_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x22C8))
#define RC_DU_MSK_VSTR_08_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x22D0))
#define RC_DU_MSK_VSTR_08_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x22D4))
#define RC_DU_MSK_VSTR_08_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x22D8))
#define RC_DU_MSK_VSTR_09_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x22E0))
#define RC_DU_MSK_VSTR_09_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x22E4))
#define RC_DU_MSK_VSTR_09_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x22E8))
#define RC_DU_MSK_VSTR_10_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x22F0))
#define RC_DU_MSK_VSTR_10_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x22F4))
#define RC_DU_MSK_VSTR_10_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x22F8))
#define RC_DU_MSK_VSTR_11_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2300))
#define RC_DU_MSK_VSTR_11_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2304))
#define RC_DU_MSK_VSTR_11_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2308))
#define RC_DU_MSK_VSTR_12_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2310))
#define RC_DU_MSK_VSTR_12_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2314))
#define RC_DU_MSK_VSTR_12_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2318))
#define RC_DU_MSK_VSTR_13_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2320))
#define RC_DU_MSK_VSTR_13_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2324))
#define RC_DU_MSK_VSTR_13_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2328))
#define RC_DU_MSK_VSTR_14_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2330))
#define RC_DU_MSK_VSTR_14_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2334))
#define RC_DU_MSK_VSTR_14_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2338))
#define RC_DU_MSK_VSTR_15_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2340))
#define RC_DU_MSK_VSTR_15_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2344))
#define RC_DU_MSK_VSTR_15_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2348))
#define RC_DU_MSK_VSTR_00_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2350))
#define RC_DU_MSK_VSTR_00_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2354))
#define RC_DU_MSK_VSTR_00_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2358))
#define RC_DU_MSK_VSTR_01_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2360))
#define RC_DU_MSK_VSTR_01_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2364))
#define RC_DU_MSK_VSTR_01_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2368))
#define RC_DU_MSK_VSTR_02_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2370))
#define RC_DU_MSK_VSTR_02_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2374))
#define RC_DU_MSK_VSTR_02_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2378))
#define RC_DU_MSK_VSTR_03_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2380))
#define RC_DU_MSK_VSTR_03_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2384))
#define RC_DU_MSK_VSTR_03_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2388))
#define RC_DU_MSK_VSTR_04_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2390))
#define RC_DU_MSK_VSTR_04_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2394))
#define RC_DU_MSK_VSTR_04_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2398))
#define RC_DU_MSK_VSTR_05_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x23A0))
#define RC_DU_MSK_VSTR_05_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x23A4))
#define RC_DU_MSK_VSTR_05_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x23A8))
#define RC_DU_MSK_VSTR_06_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x23B0))
#define RC_DU_MSK_VSTR_06_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x23B4))
#define RC_DU_MSK_VSTR_06_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x23B8))
#define RC_DU_MSK_VSTR_07_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x23C0))
#define RC_DU_MSK_VSTR_07_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x23C4))
#define RC_DU_MSK_VSTR_07_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x23C8))
#define RC_DU_MSK_VSTR_08_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x23D0))
#define RC_DU_MSK_VSTR_08_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x23D4))
#define RC_DU_MSK_VSTR_08_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x23D8))
#define RC_DU_MSK_VSTR_09_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x23E0))
#define RC_DU_MSK_VSTR_09_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x23E4))
#define RC_DU_MSK_VSTR_09_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x23E8))
#define RC_DU_MSK_VSTR_10_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x23F0))
#define RC_DU_MSK_VSTR_10_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x23F4))
#define RC_DU_MSK_VSTR_10_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x23F8))
#define RC_DU_MSK_VSTR_11_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2400))
#define RC_DU_MSK_VSTR_11_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2404))
#define RC_DU_MSK_VSTR_11_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2408))
#define RC_DU_MSK_VSTR_12_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2410))
#define RC_DU_MSK_VSTR_12_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2414))
#define RC_DU_MSK_VSTR_12_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2418))
#define RC_DU_MSK_VSTR_13_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2420))
#define RC_DU_MSK_VSTR_13_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2424))
#define RC_DU_MSK_VSTR_13_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2428))
#define RC_DU_MSK_VSTR_14_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2430))
#define RC_DU_MSK_VSTR_14_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2434))
#define RC_DU_MSK_VSTR_14_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2438))
#define RC_DU_MSK_VSTR_15_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2440))
#define RC_DU_MSK_VSTR_15_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2444))
#define RC_DU_MSK_VSTR_15_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2448))
#define RC_DU_AED63_START_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2450))
#define RC_DU_AED63_START_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2454))
#define RC_DU_AED63_START_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2458))
#define RC_DU_AED63_WIN_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2460))
#define RC_DU_AED63_WIN_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2464))
#define RC_DU_AED63_WIN_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2468))
#define RC_DU_AED00_START_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2470))
#define RC_DU_AED00_START_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2474))
#define RC_DU_AED00_START_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2478))
#define RC_DU_AED00_WIN_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2480))
#define RC_DU_AED00_WIN_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2484))
#define RC_DU_AED00_WIN_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2488))
#define RC_DU_AED01_START_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x2490))
#define RC_DU_AED01_START_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2494))
#define RC_DU_AED01_START_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2498))
#define RC_DU_AED01_WIN_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x24A0))
#define RC_DU_AED01_WIN_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x24A4))
#define RC_DU_AED01_WIN_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x24A8))
#define RC_DU_AED63_START_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x24B0))
#define RC_DU_AED63_START_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x24B4))
#define RC_DU_AED63_START_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x24B8))
#define RC_DU_AED63_WIN_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x24C0))
#define RC_DU_AED63_WIN_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x24C4))
#define RC_DU_AED63_WIN_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x24C8))
#define RC_DU_AED00_START_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x24D0))
#define RC_DU_AED00_START_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x24D4))
#define RC_DU_AED00_START_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x24D8))
#define RC_DU_AED00_WIN_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x24E0))
#define RC_DU_AED00_WIN_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x24E4))
#define RC_DU_AED00_WIN_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x24E8))
#define RC_DU_AED01_START_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x24F0))
#define RC_DU_AED01_START_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x24F4))
#define RC_DU_AED01_START_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x24F8))
#define RC_DU_AED01_WIN_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x2500))
#define RC_DU_AED01_WIN_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2504))
#define RC_DU_AED01_WIN_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2508))
#define RC_DU_AED_LLIMIT_ADDR (REG_ADDR(CAT_RC_REG, 0x2510))
#define RC_DU_AED_LLIMIT_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2514))
#define RC_DU_AED_LLIMIT_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2518))
#define RC_DU_AED_YREF_00_01_ADDR (REG_ADDR(CAT_RC_REG, 0x2520))
#define RC_DU_AED_YREF_00_01_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2524))
#define RC_DU_AED_YREF_00_01_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2528))
#define RC_DU_AED_YREF_02_03_ADDR (REG_ADDR(CAT_RC_REG, 0x2530))
#define RC_DU_AED_YREF_02_03_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2534))
#define RC_DU_AED_YREF_02_03_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2538))
#define RC_DU_AED_YREF_04_05_ADDR (REG_ADDR(CAT_RC_REG, 0x2540))
#define RC_DU_AED_YREF_04_05_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2544))
#define RC_DU_AED_YREF_04_05_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2548))
#define RC_DU_AED_YREF_06_07_ADDR (REG_ADDR(CAT_RC_REG, 0x2550))
#define RC_DU_AED_YREF_06_07_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2554))
#define RC_DU_AED_YREF_06_07_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2558))
#define RC_DU_AED_YREF_08_09_ADDR (REG_ADDR(CAT_RC_REG, 0x2560))
#define RC_DU_AED_YREF_08_09_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2564))
#define RC_DU_AED_YREF_08_09_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2568))
#define RC_DU_AED_YREF_10_11_ADDR (REG_ADDR(CAT_RC_REG, 0x2570))
#define RC_DU_AED_YREF_10_11_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2574))
#define RC_DU_AED_YREF_10_11_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2578))
#define RC_DU_AED_YREF_12_13_ADDR (REG_ADDR(CAT_RC_REG, 0x2580))
#define RC_DU_AED_YREF_12_13_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2584))
#define RC_DU_AED_YREF_12_13_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2588))
#define RC_DU_AED_YREF_14_15_ADDR (REG_ADDR(CAT_RC_REG, 0x2590))
#define RC_DU_AED_YREF_14_15_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2594))
#define RC_DU_AED_YREF_14_15_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2598))
#define RC_DU_AED_YREF_16_17_ADDR (REG_ADDR(CAT_RC_REG, 0x25A0))
#define RC_DU_AED_YREF_16_17_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x25A4))
#define RC_DU_AED_YREF_16_17_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x25A8))
#define RC_DU_AED_YREF_18_19_ADDR (REG_ADDR(CAT_RC_REG, 0x25B0))
#define RC_DU_AED_YREF_18_19_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x25B4))
#define RC_DU_AED_YREF_18_19_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x25B8))
#define RC_DU_AED_YREF_20_21_ADDR (REG_ADDR(CAT_RC_REG, 0x25C0))
#define RC_DU_AED_YREF_20_21_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x25C4))
#define RC_DU_AED_YREF_20_21_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x25C8))
#define RC_DU_AED_YREF_22_23_ADDR (REG_ADDR(CAT_RC_REG, 0x25D0))
#define RC_DU_AED_YREF_22_23_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x25D4))
#define RC_DU_AED_YREF_22_23_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x25D8))
#define RC_DU_AED_YREF_24_25_ADDR (REG_ADDR(CAT_RC_REG, 0x25E0))
#define RC_DU_AED_YREF_24_25_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x25E4))
#define RC_DU_AED_YREF_24_25_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x25E8))
#define RC_DU_AED_YREF_26_27_ADDR (REG_ADDR(CAT_RC_REG, 0x25F0))
#define RC_DU_AED_YREF_26_27_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x25F4))
#define RC_DU_AED_YREF_26_27_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x25F8))
#define RC_DU_AED_YREF_28_29_ADDR (REG_ADDR(CAT_RC_REG, 0x2600))
#define RC_DU_AED_YREF_28_29_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2604))
#define RC_DU_AED_YREF_28_29_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2608))
#define RC_DU_AED_YREF_30_31_ADDR (REG_ADDR(CAT_RC_REG, 0x2610))
#define RC_DU_AED_YREF_30_31_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x2614))
#define RC_DU_AED_YREF_30_31_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x2618))
#define RC_DU_AED00_YINT_ADDR (REG_ADDR(CAT_RC_REG, 0x2620))
#define RC_DU_AED00_YCNT_ADDR (REG_ADDR(CAT_RC_REG, 0x2630))
#define RC_DU_AED01_YINT_ADDR (REG_ADDR(CAT_RC_REG, 0x2640))
#define RC_DU_AED01_YCNT_ADDR (REG_ADDR(CAT_RC_REG, 0x2650))
#define RC_DU_AED63_YHISTINT_00_ADDR (REG_ADDR(CAT_RC_REG, 0x2660))
#define RC_DU_AED63_YHISTINT_01_ADDR (REG_ADDR(CAT_RC_REG, 0x2670))
#define RC_DU_AED63_YHISTINT_02_ADDR (REG_ADDR(CAT_RC_REG, 0x2680))
#define RC_DU_AED63_YHISTINT_03_ADDR (REG_ADDR(CAT_RC_REG, 0x2690))
#define RC_DU_AED63_YHISTINT_04_ADDR (REG_ADDR(CAT_RC_REG, 0x26A0))
#define RC_DU_AED63_YHISTINT_05_ADDR (REG_ADDR(CAT_RC_REG, 0x26B0))
#define RC_DU_AED63_YHISTINT_06_ADDR (REG_ADDR(CAT_RC_REG, 0x26C0))
#define RC_DU_AED63_YHISTINT_07_ADDR (REG_ADDR(CAT_RC_REG, 0x26D0))
#define RC_DU_AED63_YHISTINT_08_ADDR (REG_ADDR(CAT_RC_REG, 0x26E0))
#define RC_DU_AED63_YHISTINT_09_ADDR (REG_ADDR(CAT_RC_REG, 0x26F0))
#define RC_DU_AED63_YHISTINT_10_ADDR (REG_ADDR(CAT_RC_REG, 0x2700))
#define RC_DU_AED63_YHISTINT_11_ADDR (REG_ADDR(CAT_RC_REG, 0x2710))
#define RC_DU_AED63_YHISTINT_12_ADDR (REG_ADDR(CAT_RC_REG, 0x2720))
#define RC_DU_AED63_YHISTINT_13_ADDR (REG_ADDR(CAT_RC_REG, 0x2730))
#define RC_DU_AED63_YHISTINT_14_ADDR (REG_ADDR(CAT_RC_REG, 0x2740))
#define RC_DU_AED63_YHISTINT_15_ADDR (REG_ADDR(CAT_RC_REG, 0x2750))
#define RC_DU_AED63_YHISTINT_16_ADDR (REG_ADDR(CAT_RC_REG, 0x2760))
#define RC_DU_AED63_YHISTINT_17_ADDR (REG_ADDR(CAT_RC_REG, 0x2770))
#define RC_DU_AED63_YHISTINT_18_ADDR (REG_ADDR(CAT_RC_REG, 0x2780))
#define RC_DU_AED63_YHISTINT_19_ADDR (REG_ADDR(CAT_RC_REG, 0x2790))
#define RC_DU_AED63_YHISTINT_20_ADDR (REG_ADDR(CAT_RC_REG, 0x27A0))
#define RC_DU_AED63_YHISTINT_21_ADDR (REG_ADDR(CAT_RC_REG, 0x27B0))
#define RC_DU_AED63_YHISTINT_22_ADDR (REG_ADDR(CAT_RC_REG, 0x27C0))
#define RC_DU_AED63_YHISTINT_23_ADDR (REG_ADDR(CAT_RC_REG, 0x27D0))
#define RC_DU_AED63_YHISTINT_24_ADDR (REG_ADDR(CAT_RC_REG, 0x27E0))
#define RC_DU_AED63_YHISTINT_25_ADDR (REG_ADDR(CAT_RC_REG, 0x27F0))
#define RC_DU_AED63_YHISTINT_26_ADDR (REG_ADDR(CAT_RC_REG, 0x2800))
#define RC_DU_AED63_YHISTINT_27_ADDR (REG_ADDR(CAT_RC_REG, 0x2810))
#define RC_DU_AED63_YHISTINT_28_ADDR (REG_ADDR(CAT_RC_REG, 0x2820))
#define RC_DU_AED63_YHISTINT_29_ADDR (REG_ADDR(CAT_RC_REG, 0x2830))
#define RC_DU_AED63_YHISTINT_30_ADDR (REG_ADDR(CAT_RC_REG, 0x2840))
#define RC_DU_AED63_YHISTINT_31_ADDR (REG_ADDR(CAT_RC_REG, 0x2850))
#define RC_DU_AED63_YHISTCNT_00_ADDR (REG_ADDR(CAT_RC_REG, 0x2860))
#define RC_DU_AED63_YHISTCNT_01_ADDR (REG_ADDR(CAT_RC_REG, 0x2870))
#define RC_DU_AED63_YHISTCNT_02_ADDR (REG_ADDR(CAT_RC_REG, 0x2880))
#define RC_DU_AED63_YHISTCNT_03_ADDR (REG_ADDR(CAT_RC_REG, 0x2890))
#define RC_DU_AED63_YHISTCNT_04_ADDR (REG_ADDR(CAT_RC_REG, 0x28A0))
#define RC_DU_AED63_YHISTCNT_05_ADDR (REG_ADDR(CAT_RC_REG, 0x28B0))
#define RC_DU_AED63_YHISTCNT_06_ADDR (REG_ADDR(CAT_RC_REG, 0x28C0))
#define RC_DU_AED63_YHISTCNT_07_ADDR (REG_ADDR(CAT_RC_REG, 0x28D0))
#define RC_DU_AED63_YHISTCNT_08_ADDR (REG_ADDR(CAT_RC_REG, 0x28E0))
#define RC_DU_AED63_YHISTCNT_09_ADDR (REG_ADDR(CAT_RC_REG, 0x28F0))
#define RC_DU_AED63_YHISTCNT_10_ADDR (REG_ADDR(CAT_RC_REG, 0x2900))
#define RC_DU_AED63_YHISTCNT_11_ADDR (REG_ADDR(CAT_RC_REG, 0x2910))
#define RC_DU_AED63_YHISTCNT_12_ADDR (REG_ADDR(CAT_RC_REG, 0x2920))
#define RC_DU_AED63_YHISTCNT_13_ADDR (REG_ADDR(CAT_RC_REG, 0x2930))
#define RC_DU_AED63_YHISTCNT_14_ADDR (REG_ADDR(CAT_RC_REG, 0x2940))
#define RC_DU_AED63_YHISTCNT_15_ADDR (REG_ADDR(CAT_RC_REG, 0x2950))
#define RC_DU_AED63_YHISTCNT_16_ADDR (REG_ADDR(CAT_RC_REG, 0x2960))
#define RC_DU_AED63_YHISTCNT_17_ADDR (REG_ADDR(CAT_RC_REG, 0x2970))
#define RC_DU_AED63_YHISTCNT_18_ADDR (REG_ADDR(CAT_RC_REG, 0x2980))
#define RC_DU_AED63_YHISTCNT_19_ADDR (REG_ADDR(CAT_RC_REG, 0x2990))
#define RC_DU_AED63_YHISTCNT_20_ADDR (REG_ADDR(CAT_RC_REG, 0x29A0))
#define RC_DU_AED63_YHISTCNT_21_ADDR (REG_ADDR(CAT_RC_REG, 0x29B0))
#define RC_DU_AED63_YHISTCNT_22_ADDR (REG_ADDR(CAT_RC_REG, 0x29C0))
#define RC_DU_AED63_YHISTCNT_23_ADDR (REG_ADDR(CAT_RC_REG, 0x29D0))
#define RC_DU_AED63_YHISTCNT_24_ADDR (REG_ADDR(CAT_RC_REG, 0x29E0))
#define RC_DU_AED63_YHISTCNT_25_ADDR (REG_ADDR(CAT_RC_REG, 0x29F0))
#define RC_DU_AED63_YHISTCNT_26_ADDR (REG_ADDR(CAT_RC_REG, 0x2A00))
#define RC_DU_AED63_YHISTCNT_27_ADDR (REG_ADDR(CAT_RC_REG, 0x2A10))
#define RC_DU_AED63_YHISTCNT_28_ADDR (REG_ADDR(CAT_RC_REG, 0x2A20))
#define RC_DU_AED63_YHISTCNT_29_ADDR (REG_ADDR(CAT_RC_REG, 0x2A30))
#define RC_DU_AED63_YHISTCNT_30_ADDR (REG_ADDR(CAT_RC_REG, 0x2A40))
#define RC_DU_AED63_YHISTCNT_31_ADDR (REG_ADDR(CAT_RC_REG, 0x2A50))
#define RC_DU_AED00_YHISTINT_00_ADDR (REG_ADDR(CAT_RC_REG, 0x2A60))
#define RC_DU_AED00_YHISTINT_01_ADDR (REG_ADDR(CAT_RC_REG, 0x2A70))
#define RC_DU_AED00_YHISTINT_02_ADDR (REG_ADDR(CAT_RC_REG, 0x2A80))
#define RC_DU_AED00_YHISTINT_03_ADDR (REG_ADDR(CAT_RC_REG, 0x2A90))
#define RC_DU_AED00_YHISTINT_04_ADDR (REG_ADDR(CAT_RC_REG, 0x2AA0))
#define RC_DU_AED00_YHISTINT_05_ADDR (REG_ADDR(CAT_RC_REG, 0x2AB0))
#define RC_DU_AED00_YHISTINT_06_ADDR (REG_ADDR(CAT_RC_REG, 0x2AC0))
#define RC_DU_AED00_YHISTINT_07_ADDR (REG_ADDR(CAT_RC_REG, 0x2AD0))
#define RC_DU_AED00_YHISTINT_08_ADDR (REG_ADDR(CAT_RC_REG, 0x2AE0))
#define RC_DU_AED00_YHISTINT_09_ADDR (REG_ADDR(CAT_RC_REG, 0x2AF0))
#define RC_DU_AED00_YHISTINT_10_ADDR (REG_ADDR(CAT_RC_REG, 0x2B00))
#define RC_DU_AED00_YHISTINT_11_ADDR (REG_ADDR(CAT_RC_REG, 0x2B10))
#define RC_DU_AED00_YHISTINT_12_ADDR (REG_ADDR(CAT_RC_REG, 0x2B20))
#define RC_DU_AED00_YHISTINT_13_ADDR (REG_ADDR(CAT_RC_REG, 0x2B30))
#define RC_DU_AED00_YHISTINT_14_ADDR (REG_ADDR(CAT_RC_REG, 0x2B40))
#define RC_DU_AED00_YHISTINT_15_ADDR (REG_ADDR(CAT_RC_REG, 0x2B50))
#define RC_DU_AED00_YHISTINT_16_ADDR (REG_ADDR(CAT_RC_REG, 0x2B60))
#define RC_DU_AED00_YHISTINT_17_ADDR (REG_ADDR(CAT_RC_REG, 0x2B70))
#define RC_DU_AED00_YHISTINT_18_ADDR (REG_ADDR(CAT_RC_REG, 0x2B80))
#define RC_DU_AED00_YHISTINT_19_ADDR (REG_ADDR(CAT_RC_REG, 0x2B90))
#define RC_DU_AED00_YHISTINT_20_ADDR (REG_ADDR(CAT_RC_REG, 0x2BA0))
#define RC_DU_AED00_YHISTINT_21_ADDR (REG_ADDR(CAT_RC_REG, 0x2BB0))
#define RC_DU_AED00_YHISTINT_22_ADDR (REG_ADDR(CAT_RC_REG, 0x2BC0))
#define RC_DU_AED00_YHISTINT_23_ADDR (REG_ADDR(CAT_RC_REG, 0x2BD0))
#define RC_DU_AED00_YHISTINT_24_ADDR (REG_ADDR(CAT_RC_REG, 0x2BE0))
#define RC_DU_AED00_YHISTINT_25_ADDR (REG_ADDR(CAT_RC_REG, 0x2BF0))
#define RC_DU_AED00_YHISTINT_26_ADDR (REG_ADDR(CAT_RC_REG, 0x2C00))
#define RC_DU_AED00_YHISTINT_27_ADDR (REG_ADDR(CAT_RC_REG, 0x2C10))
#define RC_DU_AED00_YHISTINT_28_ADDR (REG_ADDR(CAT_RC_REG, 0x2C20))
#define RC_DU_AED00_YHISTINT_29_ADDR (REG_ADDR(CAT_RC_REG, 0x2C30))
#define RC_DU_AED00_YHISTINT_30_ADDR (REG_ADDR(CAT_RC_REG, 0x2C40))
#define RC_DU_AED00_YHISTINT_31_ADDR (REG_ADDR(CAT_RC_REG, 0x2C50))
#define RC_DU_AED00_YHISTCNT_00_ADDR (REG_ADDR(CAT_RC_REG, 0x2C60))
#define RC_DU_AED00_YHISTCNT_01_ADDR (REG_ADDR(CAT_RC_REG, 0x2C70))
#define RC_DU_AED00_YHISTCNT_02_ADDR (REG_ADDR(CAT_RC_REG, 0x2C80))
#define RC_DU_AED00_YHISTCNT_03_ADDR (REG_ADDR(CAT_RC_REG, 0x2C90))
#define RC_DU_AED00_YHISTCNT_04_ADDR (REG_ADDR(CAT_RC_REG, 0x2CA0))
#define RC_DU_AED00_YHISTCNT_05_ADDR (REG_ADDR(CAT_RC_REG, 0x2CB0))
#define RC_DU_AED00_YHISTCNT_06_ADDR (REG_ADDR(CAT_RC_REG, 0x2CC0))
#define RC_DU_AED00_YHISTCNT_07_ADDR (REG_ADDR(CAT_RC_REG, 0x2CD0))
#define RC_DU_AED00_YHISTCNT_08_ADDR (REG_ADDR(CAT_RC_REG, 0x2CE0))
#define RC_DU_AED00_YHISTCNT_09_ADDR (REG_ADDR(CAT_RC_REG, 0x2CF0))
#define RC_DU_AED00_YHISTCNT_10_ADDR (REG_ADDR(CAT_RC_REG, 0x2D00))
#define RC_DU_AED00_YHISTCNT_11_ADDR (REG_ADDR(CAT_RC_REG, 0x2D10))
#define RC_DU_AED00_YHISTCNT_12_ADDR (REG_ADDR(CAT_RC_REG, 0x2D20))
#define RC_DU_AED00_YHISTCNT_13_ADDR (REG_ADDR(CAT_RC_REG, 0x2D30))
#define RC_DU_AED00_YHISTCNT_14_ADDR (REG_ADDR(CAT_RC_REG, 0x2D40))
#define RC_DU_AED00_YHISTCNT_15_ADDR (REG_ADDR(CAT_RC_REG, 0x2D50))
#define RC_DU_AED00_YHISTCNT_16_ADDR (REG_ADDR(CAT_RC_REG, 0x2D60))
#define RC_DU_AED00_YHISTCNT_17_ADDR (REG_ADDR(CAT_RC_REG, 0x2D70))
#define RC_DU_AED00_YHISTCNT_18_ADDR (REG_ADDR(CAT_RC_REG, 0x2D80))
#define RC_DU_AED00_YHISTCNT_19_ADDR (REG_ADDR(CAT_RC_REG, 0x2D90))
#define RC_DU_AED00_YHISTCNT_20_ADDR (REG_ADDR(CAT_RC_REG, 0x2DA0))
#define RC_DU_AED00_YHISTCNT_21_ADDR (REG_ADDR(CAT_RC_REG, 0x2DB0))
#define RC_DU_AED00_YHISTCNT_22_ADDR (REG_ADDR(CAT_RC_REG, 0x2DC0))
#define RC_DU_AED00_YHISTCNT_23_ADDR (REG_ADDR(CAT_RC_REG, 0x2DD0))
#define RC_DU_AED00_YHISTCNT_24_ADDR (REG_ADDR(CAT_RC_REG, 0x2DE0))
#define RC_DU_AED00_YHISTCNT_25_ADDR (REG_ADDR(CAT_RC_REG, 0x2DF0))
#define RC_DU_AED00_YHISTCNT_26_ADDR (REG_ADDR(CAT_RC_REG, 0x2E00))
#define RC_DU_AED00_YHISTCNT_27_ADDR (REG_ADDR(CAT_RC_REG, 0x2E10))
#define RC_DU_AED00_YHISTCNT_28_ADDR (REG_ADDR(CAT_RC_REG, 0x2E20))
#define RC_DU_AED00_YHISTCNT_29_ADDR (REG_ADDR(CAT_RC_REG, 0x2E30))
#define RC_DU_AED00_YHISTCNT_30_ADDR (REG_ADDR(CAT_RC_REG, 0x2E40))
#define RC_DU_AED00_YHISTCNT_31_ADDR (REG_ADDR(CAT_RC_REG, 0x2E50))
#define RC_DU_AED01_YHISTINT_00_ADDR (REG_ADDR(CAT_RC_REG, 0x2E60))
#define RC_DU_AED01_YHISTINT_01_ADDR (REG_ADDR(CAT_RC_REG, 0x2E70))
#define RC_DU_AED01_YHISTINT_02_ADDR (REG_ADDR(CAT_RC_REG, 0x2E80))
#define RC_DU_AED01_YHISTINT_03_ADDR (REG_ADDR(CAT_RC_REG, 0x2E90))
#define RC_DU_AED01_YHISTINT_04_ADDR (REG_ADDR(CAT_RC_REG, 0x2EA0))
#define RC_DU_AED01_YHISTINT_05_ADDR (REG_ADDR(CAT_RC_REG, 0x2EB0))
#define RC_DU_AED01_YHISTINT_06_ADDR (REG_ADDR(CAT_RC_REG, 0x2EC0))
#define RC_DU_AED01_YHISTINT_07_ADDR (REG_ADDR(CAT_RC_REG, 0x2ED0))
#define RC_DU_AED01_YHISTINT_08_ADDR (REG_ADDR(CAT_RC_REG, 0x2EE0))
#define RC_DU_AED01_YHISTINT_09_ADDR (REG_ADDR(CAT_RC_REG, 0x2EF0))
#define RC_DU_AED01_YHISTINT_10_ADDR (REG_ADDR(CAT_RC_REG, 0x2F00))
#define RC_DU_AED01_YHISTINT_11_ADDR (REG_ADDR(CAT_RC_REG, 0x2F10))
#define RC_DU_AED01_YHISTINT_12_ADDR (REG_ADDR(CAT_RC_REG, 0x2F20))
#define RC_DU_AED01_YHISTINT_13_ADDR (REG_ADDR(CAT_RC_REG, 0x2F30))
#define RC_DU_AED01_YHISTINT_14_ADDR (REG_ADDR(CAT_RC_REG, 0x2F40))
#define RC_DU_AED01_YHISTINT_15_ADDR (REG_ADDR(CAT_RC_REG, 0x2F50))
#define RC_DU_AED01_YHISTINT_16_ADDR (REG_ADDR(CAT_RC_REG, 0x2F60))
#define RC_DU_AED01_YHISTINT_17_ADDR (REG_ADDR(CAT_RC_REG, 0x2F70))
#define RC_DU_AED01_YHISTINT_18_ADDR (REG_ADDR(CAT_RC_REG, 0x2F80))
#define RC_DU_AED01_YHISTINT_19_ADDR (REG_ADDR(CAT_RC_REG, 0x2F90))
#define RC_DU_AED01_YHISTINT_20_ADDR (REG_ADDR(CAT_RC_REG, 0x2FA0))
#define RC_DU_AED01_YHISTINT_21_ADDR (REG_ADDR(CAT_RC_REG, 0x2FB0))
#define RC_DU_AED01_YHISTINT_22_ADDR (REG_ADDR(CAT_RC_REG, 0x2FC0))
#define RC_DU_AED01_YHISTINT_23_ADDR (REG_ADDR(CAT_RC_REG, 0x2FD0))
#define RC_DU_AED01_YHISTINT_24_ADDR (REG_ADDR(CAT_RC_REG, 0x2FE0))
#define RC_DU_AED01_YHISTINT_25_ADDR (REG_ADDR(CAT_RC_REG, 0x2FF0))
#define RC_DU_AED01_YHISTINT_26_ADDR (REG_ADDR(CAT_RC_REG, 0x3000))
#define RC_DU_AED01_YHISTINT_27_ADDR (REG_ADDR(CAT_RC_REG, 0x3010))
#define RC_DU_AED01_YHISTINT_28_ADDR (REG_ADDR(CAT_RC_REG, 0x3020))
#define RC_DU_AED01_YHISTINT_29_ADDR (REG_ADDR(CAT_RC_REG, 0x3030))
#define RC_DU_AED01_YHISTINT_30_ADDR (REG_ADDR(CAT_RC_REG, 0x3040))
#define RC_DU_AED01_YHISTINT_31_ADDR (REG_ADDR(CAT_RC_REG, 0x3050))
#define RC_DU_AED01_YHISTCNT_00_ADDR (REG_ADDR(CAT_RC_REG, 0x3060))
#define RC_DU_AED01_YHISTCNT_01_ADDR (REG_ADDR(CAT_RC_REG, 0x3070))
#define RC_DU_AED01_YHISTCNT_02_ADDR (REG_ADDR(CAT_RC_REG, 0x3080))
#define RC_DU_AED01_YHISTCNT_03_ADDR (REG_ADDR(CAT_RC_REG, 0x3090))
#define RC_DU_AED01_YHISTCNT_04_ADDR (REG_ADDR(CAT_RC_REG, 0x30A0))
#define RC_DU_AED01_YHISTCNT_05_ADDR (REG_ADDR(CAT_RC_REG, 0x30B0))
#define RC_DU_AED01_YHISTCNT_06_ADDR (REG_ADDR(CAT_RC_REG, 0x30C0))
#define RC_DU_AED01_YHISTCNT_07_ADDR (REG_ADDR(CAT_RC_REG, 0x30D0))
#define RC_DU_AED01_YHISTCNT_08_ADDR (REG_ADDR(CAT_RC_REG, 0x30E0))
#define RC_DU_AED01_YHISTCNT_09_ADDR (REG_ADDR(CAT_RC_REG, 0x30F0))
#define RC_DU_AED01_YHISTCNT_10_ADDR (REG_ADDR(CAT_RC_REG, 0x3100))
#define RC_DU_AED01_YHISTCNT_11_ADDR (REG_ADDR(CAT_RC_REG, 0x3110))
#define RC_DU_AED01_YHISTCNT_12_ADDR (REG_ADDR(CAT_RC_REG, 0x3120))
#define RC_DU_AED01_YHISTCNT_13_ADDR (REG_ADDR(CAT_RC_REG, 0x3130))
#define RC_DU_AED01_YHISTCNT_14_ADDR (REG_ADDR(CAT_RC_REG, 0x3140))
#define RC_DU_AED01_YHISTCNT_15_ADDR (REG_ADDR(CAT_RC_REG, 0x3150))
#define RC_DU_AED01_YHISTCNT_16_ADDR (REG_ADDR(CAT_RC_REG, 0x3160))
#define RC_DU_AED01_YHISTCNT_17_ADDR (REG_ADDR(CAT_RC_REG, 0x3170))
#define RC_DU_AED01_YHISTCNT_18_ADDR (REG_ADDR(CAT_RC_REG, 0x3180))
#define RC_DU_AED01_YHISTCNT_19_ADDR (REG_ADDR(CAT_RC_REG, 0x3190))
#define RC_DU_AED01_YHISTCNT_20_ADDR (REG_ADDR(CAT_RC_REG, 0x31A0))
#define RC_DU_AED01_YHISTCNT_21_ADDR (REG_ADDR(CAT_RC_REG, 0x31B0))
#define RC_DU_AED01_YHISTCNT_22_ADDR (REG_ADDR(CAT_RC_REG, 0x31C0))
#define RC_DU_AED01_YHISTCNT_23_ADDR (REG_ADDR(CAT_RC_REG, 0x31D0))
#define RC_DU_AED01_YHISTCNT_24_ADDR (REG_ADDR(CAT_RC_REG, 0x31E0))
#define RC_DU_AED01_YHISTCNT_25_ADDR (REG_ADDR(CAT_RC_REG, 0x31F0))
#define RC_DU_AED01_YHISTCNT_26_ADDR (REG_ADDR(CAT_RC_REG, 0x3200))
#define RC_DU_AED01_YHISTCNT_27_ADDR (REG_ADDR(CAT_RC_REG, 0x3210))
#define RC_DU_AED01_YHISTCNT_28_ADDR (REG_ADDR(CAT_RC_REG, 0x3220))
#define RC_DU_AED01_YHISTCNT_29_ADDR (REG_ADDR(CAT_RC_REG, 0x3230))
#define RC_DU_AED01_YHISTCNT_30_ADDR (REG_ADDR(CAT_RC_REG, 0x3240))
#define RC_DU_AED01_YHISTCNT_31_ADDR (REG_ADDR(CAT_RC_REG, 0x3250))
#define RC_DU_FD0_HOFFSET_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x3260))
#define RC_DU_FD0_HOFFSET_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x3264))
#define RC_DU_FD0_HOFFSET_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x3268))
#define RC_DU_FD0_VOFFSET_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x3270))
#define RC_DU_FD0_VOFFSET_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x3274))
#define RC_DU_FD0_VOFFSET_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x3278))
#define RC_DU_FD1_HOFFSET_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x3280))
#define RC_DU_FD1_HOFFSET_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x3284))
#define RC_DU_FD1_HOFFSET_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x3288))
#define RC_DU_FD1_VOFFSET_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x3290))
#define RC_DU_FD1_VOFFSET_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x3294))
#define RC_DU_FD1_VOFFSET_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x3298))
#define RC_DU_FD0_HOFFSET_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x32A0))
#define RC_DU_FD0_HOFFSET_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x32A4))
#define RC_DU_FD0_HOFFSET_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x32A8))
#define RC_DU_FD0_VOFFSET_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x32B0))
#define RC_DU_FD0_VOFFSET_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x32B4))
#define RC_DU_FD0_VOFFSET_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x32B8))
#define RC_DU_FD1_HOFFSET_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x32C0))
#define RC_DU_FD1_HOFFSET_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x32C4))
#define RC_DU_FD1_HOFFSET_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x32C8))
#define RC_DU_FD1_VOFFSET_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x32D0))
#define RC_DU_FD1_VOFFSET_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x32D4))
#define RC_DU_FD1_VOFFSET_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x32D8))
#define RC_DU_FD0_YINT_00_ADDR (REG_ADDR(CAT_RC_REG, 0x32E0))
#define RC_DU_FD0_YINT_01_ADDR (REG_ADDR(CAT_RC_REG, 0x32F0))
#define RC_DU_FD0_YINT_02_ADDR (REG_ADDR(CAT_RC_REG, 0x3300))
#define RC_DU_FD0_YINT_03_ADDR (REG_ADDR(CAT_RC_REG, 0x3310))
#define RC_DU_FD0_YINT_04_ADDR (REG_ADDR(CAT_RC_REG, 0x3320))
#define RC_DU_FD0_YINT_05_ADDR (REG_ADDR(CAT_RC_REG, 0x3330))
#define RC_DU_FD0_YINT_06_ADDR (REG_ADDR(CAT_RC_REG, 0x3340))
#define RC_DU_FD0_YINT_07_ADDR (REG_ADDR(CAT_RC_REG, 0x3350))
#define RC_DU_FD0_YINT_08_ADDR (REG_ADDR(CAT_RC_REG, 0x3360))
#define RC_DU_FD0_YINT_09_ADDR (REG_ADDR(CAT_RC_REG, 0x3370))
#define RC_DU_FD0_YINT_10_ADDR (REG_ADDR(CAT_RC_REG, 0x3380))
#define RC_DU_FD0_YINT_11_ADDR (REG_ADDR(CAT_RC_REG, 0x3390))
#define RC_DU_FD0_YINT_12_ADDR (REG_ADDR(CAT_RC_REG, 0x33A0))
#define RC_DU_FD0_YINT_13_ADDR (REG_ADDR(CAT_RC_REG, 0x33B0))
#define RC_DU_FD0_YINT_14_ADDR (REG_ADDR(CAT_RC_REG, 0x33C0))
#define RC_DU_FD0_YINT_15_ADDR (REG_ADDR(CAT_RC_REG, 0x33D0))
#define RC_DU_FD0_YINT_16_ADDR (REG_ADDR(CAT_RC_REG, 0x33E0))
#define RC_DU_FD0_YINT_17_ADDR (REG_ADDR(CAT_RC_REG, 0x33F0))
#define RC_DU_FD0_YINT_18_ADDR (REG_ADDR(CAT_RC_REG, 0x3400))
#define RC_DU_FD0_YINT_19_ADDR (REG_ADDR(CAT_RC_REG, 0x3410))
#define RC_DU_FD0_YINT_20_ADDR (REG_ADDR(CAT_RC_REG, 0x3420))
#define RC_DU_FD0_YINT_21_ADDR (REG_ADDR(CAT_RC_REG, 0x3430))
#define RC_DU_FD0_YINT_22_ADDR (REG_ADDR(CAT_RC_REG, 0x3440))
#define RC_DU_FD0_YINT_23_ADDR (REG_ADDR(CAT_RC_REG, 0x3450))
#define RC_DU_FD0_YINT_24_ADDR (REG_ADDR(CAT_RC_REG, 0x3460))
#define RC_DU_FD0_YINT_25_ADDR (REG_ADDR(CAT_RC_REG, 0x3470))
#define RC_DU_FD0_YINT_26_ADDR (REG_ADDR(CAT_RC_REG, 0x3480))
#define RC_DU_FD0_YINT_27_ADDR (REG_ADDR(CAT_RC_REG, 0x3490))
#define RC_DU_FD0_YINT_28_ADDR (REG_ADDR(CAT_RC_REG, 0x34A0))
#define RC_DU_FD0_YINT_29_ADDR (REG_ADDR(CAT_RC_REG, 0x34B0))
#define RC_DU_FD0_YINT_30_ADDR (REG_ADDR(CAT_RC_REG, 0x34C0))
#define RC_DU_FD0_YINT_31_ADDR (REG_ADDR(CAT_RC_REG, 0x34D0))
#define RC_DU_FD1_YINT_00_ADDR (REG_ADDR(CAT_RC_REG, 0x34E0))
#define RC_DU_FD1_YINT_01_ADDR (REG_ADDR(CAT_RC_REG, 0x34F0))
#define RC_DU_FD1_YINT_02_ADDR (REG_ADDR(CAT_RC_REG, 0x3500))
#define RC_DU_FD1_YINT_03_ADDR (REG_ADDR(CAT_RC_REG, 0x3510))
#define RC_DU_FD1_YINT_04_ADDR (REG_ADDR(CAT_RC_REG, 0x3520))
#define RC_DU_FD1_YINT_05_ADDR (REG_ADDR(CAT_RC_REG, 0x3530))
#define RC_DU_FD1_YINT_06_ADDR (REG_ADDR(CAT_RC_REG, 0x3540))
#define RC_DU_FD1_YINT_07_ADDR (REG_ADDR(CAT_RC_REG, 0x3550))
#define RC_DU_FD1_YINT_08_ADDR (REG_ADDR(CAT_RC_REG, 0x3560))
#define RC_DU_FD1_YINT_09_ADDR (REG_ADDR(CAT_RC_REG, 0x3570))
#define RC_DU_FD1_YINT_10_ADDR (REG_ADDR(CAT_RC_REG, 0x3580))
#define RC_DU_FD1_YINT_11_ADDR (REG_ADDR(CAT_RC_REG, 0x3590))
#define RC_DU_FD1_YINT_12_ADDR (REG_ADDR(CAT_RC_REG, 0x35A0))
#define RC_DU_FD1_YINT_13_ADDR (REG_ADDR(CAT_RC_REG, 0x35B0))
#define RC_DU_FD1_YINT_14_ADDR (REG_ADDR(CAT_RC_REG, 0x35C0))
#define RC_DU_FD1_YINT_15_ADDR (REG_ADDR(CAT_RC_REG, 0x35D0))
#define RC_DU_FD1_YINT_16_ADDR (REG_ADDR(CAT_RC_REG, 0x35E0))
#define RC_DU_FD1_YINT_17_ADDR (REG_ADDR(CAT_RC_REG, 0x35F0))
#define RC_DU_FD1_YINT_18_ADDR (REG_ADDR(CAT_RC_REG, 0x3600))
#define RC_DU_FD1_YINT_19_ADDR (REG_ADDR(CAT_RC_REG, 0x3610))
#define RC_DU_FD1_YINT_20_ADDR (REG_ADDR(CAT_RC_REG, 0x3620))
#define RC_DU_FD1_YINT_21_ADDR (REG_ADDR(CAT_RC_REG, 0x3630))
#define RC_DU_FD1_YINT_22_ADDR (REG_ADDR(CAT_RC_REG, 0x3640))
#define RC_DU_FD1_YINT_23_ADDR (REG_ADDR(CAT_RC_REG, 0x3650))
#define RC_DU_FD1_YINT_24_ADDR (REG_ADDR(CAT_RC_REG, 0x3660))
#define RC_DU_FD1_YINT_25_ADDR (REG_ADDR(CAT_RC_REG, 0x3670))
#define RC_DU_FD1_YINT_26_ADDR (REG_ADDR(CAT_RC_REG, 0x3680))
#define RC_DU_FD1_YINT_27_ADDR (REG_ADDR(CAT_RC_REG, 0x3690))
#define RC_DU_FD1_YINT_28_ADDR (REG_ADDR(CAT_RC_REG, 0x36A0))
#define RC_DU_FD1_YINT_29_ADDR (REG_ADDR(CAT_RC_REG, 0x36B0))
#define RC_DU_FD1_YINT_30_ADDR (REG_ADDR(CAT_RC_REG, 0x36C0))
#define RC_DU_FD1_YINT_31_ADDR (REG_ADDR(CAT_RC_REG, 0x36D0))
#define RC_DU_AWB_START_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x36E0))
#define RC_DU_AWB_START_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x36E4))
#define RC_DU_AWB_START_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x36E8))
#define RC_DU_AWB_WIN_1ST_ADDR (REG_ADDR(CAT_RC_REG, 0x36F0))
#define RC_DU_AWB_WIN_1ST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x36F4))
#define RC_DU_AWB_WIN_1ST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x36F8))
#define RC_DU_AWB_START_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x3700))
#define RC_DU_AWB_START_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x3704))
#define RC_DU_AWB_START_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x3708))
#define RC_DU_AWB_WIN_2ND_ADDR (REG_ADDR(CAT_RC_REG, 0x3710))
#define RC_DU_AWB_WIN_2ND_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x3714))
#define RC_DU_AWB_WIN_2ND_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x3718))
#define RC_DU_AWB_Y_DARK_ADDR (REG_ADDR(CAT_RC_REG, 0x3720))
#define RC_DU_AWB_Y_DARK_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x3724))
#define RC_DU_AWB_Y_DARK_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x3728))
#define RC_DU_AWB_RG_PEAK_ADDR (REG_ADDR(CAT_RC_REG, 0x3730))
#define RC_DU_AWB_RG_PEAK_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x3734))
#define RC_DU_AWB_RG_PEAK_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x3738))
#define RC_DU_AWB_B_PEAK_ADDR (REG_ADDR(CAT_RC_REG, 0x3740))
#define RC_DU_AWB_B_PEAK_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x3744))
#define RC_DU_AWB_B_PEAK_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x3748))
#define DU_RC_AWB_RHISTINT_ADDR (REG_ADDR(CAT_RC_REG, 0x3750))
#define DU_RC_AWB_GHISTINT_ADDR (REG_ADDR(CAT_RC_REG, 0x3760))
#define DU_RC_AWB_BHISTINT_ADDR (REG_ADDR(CAT_RC_REG, 0x3770))
#define DU_RC_AWB_PHISTCNT_ADDR (REG_ADDR(CAT_RC_REG, 0x3780))
#define DU_RC_FCNT_OPD_ADDR (REG_ADDR(CAT_RC_REG, 0x3790))
#define RC_DU_SDRO_REG_HOLD_ADDR (REG_ADDR(CAT_RC_REG, 0x4800))
#define RC_DU_SDRO_HU_SHUTTER_TIME1_ADDR (REG_ADDR(CAT_RC_REG, 0x4810))
#define RC_DU_SDRO_HU_SHUTTER_TIME2_ADDR (REG_ADDR(CAT_RC_REG, 0x4820))
#define RC_DU_SDRO_HU_SHUTTER_TIME3_ADDR (REG_ADDR(CAT_RC_REG, 0x4830))
#define RC_DU_SDRO_HU_SHUTTER_TIME4_ADDR (REG_ADDR(CAT_RC_REG, 0x4840))
#define RC_DU_SDRO_HU_READ_TIME1_ADDR (REG_ADDR(CAT_RC_REG, 0x4850))
#define RC_DU_SDRO_HU_READ_TIME2_ADDR (REG_ADDR(CAT_RC_REG, 0x4860))
#define RC_DU_SDRO_WD_FRAMESET_ADDR (REG_ADDR(CAT_RC_REG, 0x4870))
#define RC_DU_SDRO_WD_FRAME_ADDR (REG_ADDR(CAT_RC_REG, 0x4880))
#define RC_DU_SDRO_OP_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x4890))
#define RC_DU_SDRO_WD_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x48A0))
#define RC_DU_SDRO_MODEL_ID_ADDR (REG_ADDR(CAT_RC_REG, 0x48B0))
#define RC_DU_SDRO_REV_NUMBER_ADDR (REG_ADDR(CAT_RC_REG, 0x48C0))
#define RC_DU_SDRO_MODE_SETG_ADDR (REG_ADDR(CAT_RC_REG, 0x48D0))
#define RC_DU_SDRO_FRMCNT_ADDR (REG_ADDR(CAT_RC_REG, 0x48E0))
#define RC_DU_SDRO_PX_ORDER_ADDR (REG_ADDR(CAT_RC_REG, 0x48F0))
#define RC_DU_SDRO_DT_PEDESTAL_ADDR (REG_ADDR(CAT_RC_REG, 0x4900))
#define RC_DU_SDRO_CCP_DT_FMT_ADDR (REG_ADDR(CAT_RC_REG, 0x4910))
#define RC_DU_SDRO_ANA_GAIN_CAPA_ADDR (REG_ADDR(CAT_RC_REG, 0x4920))
#define RC_DU_SDRO_ANA_GAIN_MIN_ADDR (REG_ADDR(CAT_RC_REG, 0x4930))
#define RC_DU_SDRO_ANA_GAIN_MAX_ADDR (REG_ADDR(CAT_RC_REG, 0x4940))
#define RC_DU_SDRO_ANA_GAIN_STEP_ADDR (REG_ADDR(CAT_RC_REG, 0x4950))
#define RC_DU_SDRO_DIG_GAIN_CAPA_ADDR (REG_ADDR(CAT_RC_REG, 0x4960))
#define RC_DU_SDRO_DIG_GAIN_MIN_ADDR (REG_ADDR(CAT_RC_REG, 0x4970))
#define RC_DU_SDRO_DIG_GAIN_MAX_ADDR (REG_ADDR(CAT_RC_REG, 0x4980))
#define RC_DU_SDRO_DIG_GAIN_STEP_ADDR (REG_ADDR(CAT_RC_REG, 0x4990))
#define RC_DU_SDRO_ANA_GAIN0_GLOBAL_ADDR (REG_ADDR(CAT_RC_REG, 0x49A0))
#define RC_DU_SDRO_ANA_GAIN1_GLOBAL_ADDR (REG_ADDR(CAT_RC_REG, 0x49B0))
#define RC_DU_SDRO_ANA_GAIN2_GLOBAL_ADDR (REG_ADDR(CAT_RC_REG, 0x49C0))
#define RC_DU_SDRO_DIG_GAIN0_GLOBAL_ADDR (REG_ADDR(CAT_RC_REG, 0x49D0))
#define RC_DU_SDRO_DIG_GAIN1_GLOBAL_ADDR (REG_ADDR(CAT_RC_REG, 0x49E0))
#define RC_DU_SDRO_DIG_GAIN2_GLOBAL_ADDR (REG_ADDR(CAT_RC_REG, 0x49F0))
#define RC_DU_SDRO_THRM_DATA_ADDR (REG_ADDR(CAT_RC_REG, 0x4A00))
#define RC_DU_SDRO_FRM_LENGTH_ADDR (REG_ADDR(CAT_RC_REG, 0x4A10))
#define RC_DU_SDRO_LINE_LENGTH_ADDR (REG_ADDR(CAT_RC_REG, 0x4A20))
#define RC_DU_SDRO_X_ADD_STA_ADDR (REG_ADDR(CAT_RC_REG, 0x4A30))
#define RC_DU_SDRO_Y_ADD_STA_ADDR (REG_ADDR(CAT_RC_REG, 0x4A40))
#define RC_DU_SDRO_X_ADD_END_ADDR (REG_ADDR(CAT_RC_REG, 0x4A50))
#define RC_DU_SDRO_Y_ADD_END_ADDR (REG_ADDR(CAT_RC_REG, 0x4A60))
#define RC_DU_SDRO_X_OUT_SIZE_ADDR (REG_ADDR(CAT_RC_REG, 0x4A70))
#define RC_DU_SDRO_Y_OUT_SIZE_ADDR (REG_ADDR(CAT_RC_REG, 0x4A80))
#define RC_DU_SDRO_SCALE_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x4A90))
#define RC_DU_SDRO_SPATIAL_SAMPLE_ADDR (REG_ADDR(CAT_RC_REG, 0x4AA0))
#define RC_DU_SDRO_X_ADDR_MIN_ADDR (REG_ADDR(CAT_RC_REG, 0x4AB0))
#define RC_DU_SDRO_Y_ADDR_MIN_ADDR (REG_ADDR(CAT_RC_REG, 0x4AC0))
#define RC_DU_SDRO_X_ADDR_MAX_ADDR (REG_ADDR(CAT_RC_REG, 0x4AD0))
#define RC_DU_SDRO_Y_ADDR_MAX_ADDR (REG_ADDR(CAT_RC_REG, 0x4AE0))
#define RC_DU_SDRO_X_SIZE_MIN_ADDR (REG_ADDR(CAT_RC_REG, 0x4AF0))
#define RC_DU_SDRO_Y_SIZE_MIN_ADDR (REG_ADDR(CAT_RC_REG, 0x4B00))
#define RC_DU_SDRO_X_SIZE_MAX_ADDR (REG_ADDR(CAT_RC_REG, 0x4B10))
#define RC_DU_SDRO_Y_SIZE_MAX_ADDR (REG_ADDR(CAT_RC_REG, 0x4B20))
#define RC_DU_SDRO_COMP_MODE_OUT_ADDR (REG_ADDR(CAT_RC_REG, 0x4B30))
#define RC_DU_SDRO_LANE_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x4B40))
#define RC_DU_SDRO_Y_OPB_ADD_STA_ADDR (REG_ADDR(CAT_RC_REG, 0x4B50))
#define RC_DU_SDRO_Y_OPB_ADD_END_ADDR (REG_ADDR(CAT_RC_REG, 0x4B60))
#define RC_DU_SDRO_Y_OPB_OUT_SIZE_ADDR (REG_ADDR(CAT_RC_REG, 0x4B70))
#define RC_DU_SDRO_Y_OPB_ADDR_MIN_ADDR (REG_ADDR(CAT_RC_REG, 0x4B80))
#define RC_DU_SDRO_Y_OPB_ADDR_MAX_ADDR (REG_ADDR(CAT_RC_REG, 0x4B90))
#define RC_DU_SDRO_Y_OPB_SIZE_MIN_ADDR (REG_ADDR(CAT_RC_REG, 0x4BA0))
#define RC_DU_SDRO_Y_OPB_SIZE_MAX_ADDR (REG_ADDR(CAT_RC_REG, 0x4BB0))
#define RC_DU_SDRO_REG_HOLD_PRE_ADDR (REG_ADDR(CAT_RC_REG, 0x4BC0))
#define RC_NX_LOGIC_RESERVED_1_ADDR (REG_ADDR(CAT_RC_REG, 0x4F00))
#define RC_NX_LOGIC_RESERVED_1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x4F04))
#define RC_NX_LOGIC_RESERVED_1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x4F08))
#define RC_NX_LOGIC_RESERVED_0_ADDR (REG_ADDR(CAT_RC_REG, 0x4F10))
#define RC_NX_LOGIC_RESERVED_0_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x4F14))
#define RC_NX_LOGIC_RESERVED_0_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x4F18))
#define RC_DU_LOGIC_RESERVED_3_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x4F20))
#define RC_DU_LOGIC_RESERVED_3_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x4F24))
#define RC_DU_LOGIC_RESERVED_3_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x4F28))
#define RC_DU_LOGIC_RESERVED_2_DU_ADDR (REG_ADDR(CAT_RC_REG, 0x4F30))
#define RC_DU_LOGIC_RESERVED_2_DU_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x4F34))
#define RC_DU_LOGIC_RESERVED_2_DU_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x4F38))
#define RC_DU_MC_PIX_WIDTH_ADDR (REG_ADDR(CAT_RC_REG, 0x5000))
#define RC_DU_MC_PIX_WIDTH_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5004))
#define RC_DU_MC_PIX_WIDTH_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5008))
#define RC_DU_MC_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x5010))
#define RC_DU_MC_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5014))
#define RC_DU_MC_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5018))
#define RC_DU_TT_WIN_POS_XY_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5020))
#define RC_DU_TT_WIN_POS_XY_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5024))
#define RC_DU_TT_WIN_POS_XY_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5028))
#define RC_DU_TT_WIN_POS_XY_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5030))
#define RC_DU_TT_WIN_POS_XY_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5034))
#define RC_DU_TT_WIN_POS_XY_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5038))
#define RC_DU_TT_WIN_POS_XY_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5040))
#define RC_DU_TT_WIN_POS_XY_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5044))
#define RC_DU_TT_WIN_POS_XY_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5048))
#define RC_DU_TT_WIN_POS_XY_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x5050))
#define RC_DU_TT_WIN_POS_XY_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5054))
#define RC_DU_TT_WIN_POS_XY_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5058))
#define RC_DU_TT_WIN_POS_XY_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5060))
#define RC_DU_TT_WIN_POS_XY_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5064))
#define RC_DU_TT_WIN_POS_XY_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5068))
#define RC_DU_TT_WIN_POS_XY_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x5070))
#define RC_DU_TT_WIN_POS_XY_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5074))
#define RC_DU_TT_WIN_POS_XY_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5078))
#define RC_DU_TT_WIN_WH_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5080))
#define RC_DU_TT_WIN_WH_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5084))
#define RC_DU_TT_WIN_WH_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5088))
#define RC_DU_TT_WIN_WH_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5090))
#define RC_DU_TT_WIN_WH_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5094))
#define RC_DU_TT_WIN_WH_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5098))
#define RC_DU_TT_WIN_WH_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x50A0))
#define RC_DU_TT_WIN_WH_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x50A4))
#define RC_DU_TT_WIN_WH_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x50A8))
#define RC_DU_TT_WIN_WH_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x50B0))
#define RC_DU_TT_WIN_WH_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x50B4))
#define RC_DU_TT_WIN_WH_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x50B8))
#define RC_DU_TT_WIN_WH_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x50C0))
#define RC_DU_TT_WIN_WH_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x50C4))
#define RC_DU_TT_WIN_WH_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x50C8))
#define RC_DU_TT_WIN_WH_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x50D0))
#define RC_DU_TT_WIN_WH_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x50D4))
#define RC_DU_TT_WIN_WH_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x50D8))
#define RC_DU_TT_WIN_AREA_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x50E0))
#define RC_DU_TT_WIN_AREA_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x50E4))
#define RC_DU_TT_WIN_AREA_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x50E8))
#define RC_DU_TT_WIN_COLOR_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x50F0))
#define RC_DU_TT_WIN_COLOR_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x50F4))
#define RC_DU_TT_WIN_COLOR_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x50F8))
#define RC_DU_TT_WIN_DSP_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5100))
#define RC_DU_TT_WIN_DSP_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5104))
#define RC_DU_TT_WIN_DSP_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5108))
#define RC_DU_TT_WIN_POS_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5110))
#define RC_DU_TT_WIN_POS_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5114))
#define RC_DU_TT_WIN_POS_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5118))
#define RC_DU_TT_MSK_IMG_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5120))
#define RC_DU_TT_MSK_IMG_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5124))
#define RC_DU_TT_MSK_IMG_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5128))
#define RC_DU_TT_WIN_AREA_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5130))
#define RC_DU_TT_WIN_AREA_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5134))
#define RC_DU_TT_WIN_AREA_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5138))
#define RC_DU_TT_WIN_COLOR_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5140))
#define RC_DU_TT_WIN_COLOR_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5144))
#define RC_DU_TT_WIN_COLOR_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5148))
#define RC_DU_TT_WIN_DSP_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5150))
#define RC_DU_TT_WIN_DSP_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5154))
#define RC_DU_TT_WIN_DSP_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5158))
#define RC_DU_TT_WIN_POS_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5160))
#define RC_DU_TT_WIN_POS_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5164))
#define RC_DU_TT_WIN_POS_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5168))
#define RC_DU_TT_MSK_IMG_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5170))
#define RC_DU_TT_MSK_IMG_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5174))
#define RC_DU_TT_MSK_IMG_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5178))
#define RC_DU_TT_WIN_AREA_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5180))
#define RC_DU_TT_WIN_AREA_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5184))
#define RC_DU_TT_WIN_AREA_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5188))
#define RC_DU_TT_WIN_COLOR_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5190))
#define RC_DU_TT_WIN_COLOR_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5194))
#define RC_DU_TT_WIN_COLOR_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5198))
#define RC_DU_TT_WIN_DSP_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x51A0))
#define RC_DU_TT_WIN_DSP_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x51A4))
#define RC_DU_TT_WIN_DSP_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x51A8))
#define RC_DU_TT_WIN_POS_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x51B0))
#define RC_DU_TT_WIN_POS_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x51B4))
#define RC_DU_TT_WIN_POS_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x51B8))
#define RC_DU_TT_MSK_IMG_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x51C0))
#define RC_DU_TT_MSK_IMG_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x51C4))
#define RC_DU_TT_MSK_IMG_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x51C8))
#define RC_DU_TT_WIN_AREA_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x51D0))
#define RC_DU_TT_WIN_AREA_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x51D4))
#define RC_DU_TT_WIN_AREA_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x51D8))
#define RC_DU_TT_WIN_COLOR_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x51E0))
#define RC_DU_TT_WIN_COLOR_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x51E4))
#define RC_DU_TT_WIN_COLOR_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x51E8))
#define RC_DU_TT_WIN_DSP_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x51F0))
#define RC_DU_TT_WIN_DSP_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x51F4))
#define RC_DU_TT_WIN_DSP_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x51F8))
#define RC_DU_TT_WIN_POS_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x5200))
#define RC_DU_TT_WIN_POS_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5204))
#define RC_DU_TT_WIN_POS_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5208))
#define RC_DU_TT_MSK_IMG_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x5210))
#define RC_DU_TT_MSK_IMG_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5214))
#define RC_DU_TT_MSK_IMG_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5218))
#define RC_DU_TT_WIN_AREA_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5220))
#define RC_DU_TT_WIN_AREA_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5224))
#define RC_DU_TT_WIN_AREA_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5228))
#define RC_DU_TT_WIN_COLOR_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5230))
#define RC_DU_TT_WIN_COLOR_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5234))
#define RC_DU_TT_WIN_COLOR_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5238))
#define RC_DU_TT_WIN_DSP_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5240))
#define RC_DU_TT_WIN_DSP_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5244))
#define RC_DU_TT_WIN_DSP_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5248))
#define RC_DU_TT_WIN_POS_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5250))
#define RC_DU_TT_WIN_POS_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5254))
#define RC_DU_TT_WIN_POS_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5258))
#define RC_DU_TT_MSK_IMG_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5260))
#define RC_DU_TT_MSK_IMG_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5264))
#define RC_DU_TT_MSK_IMG_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5268))
#define RC_DU_TT_WIN_AREA_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x5270))
#define RC_DU_TT_WIN_AREA_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5274))
#define RC_DU_TT_WIN_AREA_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5278))
#define RC_DU_TT_WIN_COLOR_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x5280))
#define RC_DU_TT_WIN_COLOR_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5284))
#define RC_DU_TT_WIN_COLOR_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5288))
#define RC_DU_TT_WIN_DSP_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x5290))
#define RC_DU_TT_WIN_DSP_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5294))
#define RC_DU_TT_WIN_DSP_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5298))
#define RC_DU_TT_WIN_POS_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x52A0))
#define RC_DU_TT_WIN_POS_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x52A4))
#define RC_DU_TT_WIN_POS_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x52A8))
#define RC_DU_TT_MSK_IMG_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x52B0))
#define RC_DU_TT_MSK_IMG_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x52B4))
#define RC_DU_TT_MSK_IMG_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x52B8))
#define RC_DU_TT_MSK_OUTIMG_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x52C0))
#define RC_DU_TT_MSK_OUTIMG_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x52C4))
#define RC_DU_TT_MSK_OUTIMG_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x52C8))
#define RC_DU_TT_MSK_OUTIMG_NUM_ADDR (REG_ADDR(CAT_RC_REG, 0x52D0))
#define RC_DU_TT_MSK_OUTIMG_NUM_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x52D4))
#define RC_DU_TT_MSK_OUTIMG_NUM_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x52D8))
#define RC_DU_IN_COSYS_ADDR (REG_ADDR(CAT_RC_REG, 0x52E0))
#define RC_DU_IN_COSYS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x52E4))
#define RC_DU_IN_COSYS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x52E8))
#define RC_DU_OUT_COSYS_ADDR (REG_ADDR(CAT_RC_REG, 0x52F0))
#define RC_DU_OUT_COSYS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x52F4))
#define RC_DU_OUT_COSYS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x52F8))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5300))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5304))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5308))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5310))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5314))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5318))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5320))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5324))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5328))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x5330))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5334))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5338))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5340))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5344))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5348))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x5350))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5354))
#define RC_DU_TT_GRV_BLD_ALFA_SET_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5358))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5360))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5364))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5368))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5370))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5374))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5378))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5380))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5384))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5388))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x5390))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5394))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5398))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x53A0))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x53A4))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x53A8))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x53B0))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x53B4))
#define RC_DU_TT_GRV_BLD_ALFA_WEIGHT_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x53B8))
#define RC_DU_TT_GRV_INITPOS_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x53C0))
#define RC_DU_TT_GRV_INITPOS_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x53C4))
#define RC_DU_TT_GRV_INITPOS_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x53C8))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x53D0))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x53D4))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x53D8))
#define RC_DU_TT_GRV_INITPOS_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x53E0))
#define RC_DU_TT_GRV_INITPOS_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x53E4))
#define RC_DU_TT_GRV_INITPOS_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x53E8))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x53F0))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x53F4))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x53F8))
#define RC_DU_TT_GRV_INITPOS_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5400))
#define RC_DU_TT_GRV_INITPOS_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5404))
#define RC_DU_TT_GRV_INITPOS_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5408))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5410))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5414))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5418))
#define RC_DU_TT_GRV_INITPOS_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x5420))
#define RC_DU_TT_GRV_INITPOS_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5424))
#define RC_DU_TT_GRV_INITPOS_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5428))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x5430))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5434))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5438))
#define RC_DU_TT_GRV_INITPOS_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5440))
#define RC_DU_TT_GRV_INITPOS_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5444))
#define RC_DU_TT_GRV_INITPOS_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5448))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5450))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5454))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5458))
#define RC_DU_TT_GRV_INITPOS_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x5460))
#define RC_DU_TT_GRV_INITPOS_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5464))
#define RC_DU_TT_GRV_INITPOS_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5468))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x5470))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5474))
#define RC_DU_TT_GRV_LPF_WEIGHT_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5478))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5480))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5484))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5488))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5490))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5494))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5498))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x54A0))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x54A4))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x54A8))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x54B0))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x54B4))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x54B8))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x54C0))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x54C4))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x54C8))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x54D0))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x54D4))
#define RC_DU_TT_MV_SEL_GRVPOS_P_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x54D8))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x54E0))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x54E4))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x54E8))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x54F0))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x54F4))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x54F8))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5500))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5504))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5508))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x5510))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5514))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5518))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5520))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5524))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5528))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x5530))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5534))
#define RC_DU_TT_DTC_THRS_SIZE_MIN_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5538))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5540))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5544))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5548))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5550))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5554))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5558))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5560))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5564))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5568))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x5570))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5574))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5578))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5580))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5584))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5588))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x5590))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5594))
#define RC_DU_TT_DTC_THRS_MV_MIN_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5598))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x55A0))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x55A4))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x55A8))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x55B0))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x55B4))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x55B8))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x55C0))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x55C4))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x55C8))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x55D0))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x55D4))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x55D8))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x55E0))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x55E4))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x55E8))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x55F0))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x55F4))
#define RC_DU_TT_DTC_THRS_MV_MAX_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x55F8))
#define RC_DU_TT_DTC_AND3_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5600))
#define RC_DU_TT_DTC_AND3_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5604))
#define RC_DU_TT_DTC_AND3_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5608))
#define RC_DU_TT_DTC_AND3_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5610))
#define RC_DU_TT_DTC_AND3_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5614))
#define RC_DU_TT_DTC_AND3_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5618))
#define RC_DU_TT_DTC_AND3_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5620))
#define RC_DU_TT_DTC_AND3_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5624))
#define RC_DU_TT_DTC_AND3_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5628))
#define RC_DU_TT_DTC_AND3_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x5630))
#define RC_DU_TT_DTC_AND3_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5634))
#define RC_DU_TT_DTC_AND3_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5638))
#define RC_DU_TT_DTC_AND3_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5640))
#define RC_DU_TT_DTC_AND3_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5644))
#define RC_DU_TT_DTC_AND3_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5648))
#define RC_DU_TT_DTC_AND3_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x5650))
#define RC_DU_TT_DTC_AND3_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5654))
#define RC_DU_TT_DTC_AND3_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5658))
#define RC_DU_TT_DTC_OR3_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5660))
#define RC_DU_TT_DTC_OR3_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5664))
#define RC_DU_TT_DTC_OR3_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5668))
#define RC_DU_TT_DTC_OR3_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5670))
#define RC_DU_TT_DTC_OR3_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5674))
#define RC_DU_TT_DTC_OR3_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5678))
#define RC_DU_TT_DTC_OR3_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5680))
#define RC_DU_TT_DTC_OR3_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5684))
#define RC_DU_TT_DTC_OR3_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5688))
#define RC_DU_TT_DTC_OR3_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x5690))
#define RC_DU_TT_DTC_OR3_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5694))
#define RC_DU_TT_DTC_OR3_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5698))
#define RC_DU_TT_DTC_OR3_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x56A0))
#define RC_DU_TT_DTC_OR3_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x56A4))
#define RC_DU_TT_DTC_OR3_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x56A8))
#define RC_DU_TT_DTC_OR3_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x56B0))
#define RC_DU_TT_DTC_OR3_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x56B4))
#define RC_DU_TT_DTC_OR3_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x56B8))
#define RC_DU_TT_DTC_LOGIC_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x56C0))
#define RC_DU_TT_DTC_LOGIC_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x56C4))
#define RC_DU_TT_DTC_LOGIC_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x56C8))
#define RC_DU_TT_DTC_LOGIC_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x56D0))
#define RC_DU_TT_DTC_LOGIC_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x56D4))
#define RC_DU_TT_DTC_LOGIC_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x56D8))
#define RC_DU_TT_DTC_LOGIC_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x56E0))
#define RC_DU_TT_DTC_LOGIC_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x56E4))
#define RC_DU_TT_DTC_LOGIC_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x56E8))
#define RC_DU_TT_DTC_LOGIC_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x56F0))
#define RC_DU_TT_DTC_LOGIC_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x56F4))
#define RC_DU_TT_DTC_LOGIC_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x56F8))
#define RC_DU_TT_DTC_LOGIC_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5700))
#define RC_DU_TT_DTC_LOGIC_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5704))
#define RC_DU_TT_DTC_LOGIC_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5708))
#define RC_DU_TT_DTC_LOGIC_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x5710))
#define RC_DU_TT_DTC_LOGIC_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5714))
#define RC_DU_TT_DTC_LOGIC_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5718))
#define RC_DU_TT_DTC_CNT_MAX_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5720))
#define RC_DU_TT_DTC_CNT_MAX_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5724))
#define RC_DU_TT_DTC_CNT_MAX_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5728))
#define RC_DU_TT_DTC_CNT_MAX_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5730))
#define RC_DU_TT_DTC_CNT_MAX_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5734))
#define RC_DU_TT_DTC_CNT_MAX_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5738))
#define RC_DU_TT_DTC_CNT_MAX_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5740))
#define RC_DU_TT_DTC_CNT_MAX_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5744))
#define RC_DU_TT_DTC_CNT_MAX_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5748))
#define RC_DU_TT_DTC_CNT_MAX_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x5750))
#define RC_DU_TT_DTC_CNT_MAX_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5754))
#define RC_DU_TT_DTC_CNT_MAX_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5758))
#define RC_DU_TT_DTC_CNT_MAX_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5760))
#define RC_DU_TT_DTC_CNT_MAX_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5764))
#define RC_DU_TT_DTC_CNT_MAX_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5768))
#define RC_DU_TT_DTC_CNT_MAX_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x5770))
#define RC_DU_TT_DTC_CNT_MAX_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5774))
#define RC_DU_TT_DTC_CNT_MAX_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5778))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5780))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5784))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5788))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5790))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5794))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5798))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x57A0))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x57A4))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x57A8))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x57B0))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x57B4))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x57B8))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x57C0))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x57C4))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x57C8))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x57D0))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x57D4))
#define RC_DU_TT_DTC_THRS_SUM_MIN_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x57D8))
#define RC_DU_TT_DTC_RESULT_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x57E0))
#define RC_DU_TT_DTC_RESULT_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x57E4))
#define RC_DU_TT_DTC_RESULT_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x57E8))
#define RC_DU_TT_DTC_RESULT_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x57F0))
#define RC_DU_TT_DTC_RESULT_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x57F4))
#define RC_DU_TT_DTC_RESULT_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x57F8))
#define RC_DU_TT_DTC_RESULT_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5800))
#define RC_DU_TT_DTC_RESULT_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5804))
#define RC_DU_TT_DTC_RESULT_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5808))
#define RC_DU_TT_DTC_RESULT_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x5810))
#define RC_DU_TT_DTC_RESULT_WIN4_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5814))
#define RC_DU_TT_DTC_RESULT_WIN4_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5818))
#define RC_DU_TT_DTC_RESULT_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x5820))
#define RC_DU_TT_DTC_RESULT_WIN5_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5824))
#define RC_DU_TT_DTC_RESULT_WIN5_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5828))
#define RC_DU_TT_DTC_RESULT_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x5830))
#define RC_DU_TT_DTC_RESULT_WIN6_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5834))
#define RC_DU_TT_DTC_RESULT_WIN6_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5838))
#define RC_DU_TT_SI_OUT_ADDR (REG_ADDR(CAT_RC_REG, 0x5840))
#define RC_DU_TT_SI_OUT_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5844))
#define RC_DU_TT_SI_OUT_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5848))
#define RC_DU_TM_FUNC_ADDR (REG_ADDR(CAT_RC_REG, 0x5850))
#define RC_DU_TM_FUNC_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5854))
#define RC_DU_TM_FUNC_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5858))
#define RC_DU_TM_RST_ADDR (REG_ADDR(CAT_RC_REG, 0x5860))
#define RC_DU_TM_RST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5864))
#define RC_DU_TM_RST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5868))
#define RC_DU_TA_FUNC_ADDR (REG_ADDR(CAT_RC_REG, 0x5870))
#define RC_DU_TA_FUNC_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5874))
#define RC_DU_TA_FUNC_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5878))
#define RC_DU_TA_RST_ADDR (REG_ADDR(CAT_RC_REG, 0x5880))
#define RC_DU_TA_RST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5884))
#define RC_DU_TA_RST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5888))
#define RC_DU_TA_SEL_MSK_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5890))
#define RC_DU_TA_SEL_MSK_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5894))
#define RC_DU_TA_SEL_MSK_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5898))
#define RC_DU_TA_SEL_MSK_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x58A0))
#define RC_DU_TA_SEL_MSK_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x58A4))
#define RC_DU_TA_SEL_MSK_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x58A8))
#define RC_DU_TA_SEL_MSK_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x58B0))
#define RC_DU_TA_SEL_MSK_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x58B4))
#define RC_DU_TA_SEL_MSK_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x58B8))
#define RC_DU_TA_SEL_COLOR_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x58C0))
#define RC_DU_TA_SEL_COLOR_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x58C4))
#define RC_DU_TA_SEL_COLOR_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x58C8))
#define RC_DU_TA_SEL_COLOR_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x58D0))
#define RC_DU_TA_SEL_COLOR_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x58D4))
#define RC_DU_TA_SEL_COLOR_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x58D8))
#define RC_DU_TA_SEL_COLOR_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x58E0))
#define RC_DU_TA_SEL_COLOR_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x58E4))
#define RC_DU_TA_SEL_COLOR_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x58E8))
#define RC_DU_TA_THRS_MAX_QNT_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x58F0))
#define RC_DU_TA_THRS_MAX_QNT_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x58F4))
#define RC_DU_TA_THRS_MAX_QNT_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x58F8))
#define RC_DU_TA_THRS_MAX_QNT_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5900))
#define RC_DU_TA_THRS_MAX_QNT_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5904))
#define RC_DU_TA_THRS_MAX_QNT_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5908))
#define RC_DU_TA_THRS_MAX_QNT_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5910))
#define RC_DU_TA_THRS_MAX_QNT_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5914))
#define RC_DU_TA_THRS_MAX_QNT_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5918))
#define RC_DU_TA_THRS_DIST_QNT_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5920))
#define RC_DU_TA_THRS_DIST_QNT_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5924))
#define RC_DU_TA_THRS_DIST_QNT_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5928))
#define RC_DU_TA_THRS_DIST_QNT_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5930))
#define RC_DU_TA_THRS_DIST_QNT_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5934))
#define RC_DU_TA_THRS_DIST_QNT_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5938))
#define RC_DU_TA_THRS_DIST_QNT_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5940))
#define RC_DU_TA_THRS_DIST_QNT_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5944))
#define RC_DU_TA_THRS_DIST_QNT_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5948))
#define RC_DU_TA_THRS_MODE_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5950))
#define RC_DU_TA_THRS_MODE_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5954))
#define RC_DU_TA_THRS_MODE_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5958))
#define RC_DU_TA_THRS_MODE_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5960))
#define RC_DU_TA_THRS_MODE_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5964))
#define RC_DU_TA_THRS_MODE_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5968))
#define RC_DU_TA_THRS_MODE_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5970))
#define RC_DU_TA_THRS_MODE_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5974))
#define RC_DU_TA_THRS_MODE_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5978))
#define RC_DU_TA_THRS_MARGIN_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5980))
#define RC_DU_TA_THRS_MARGIN_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5984))
#define RC_DU_TA_THRS_MARGIN_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5988))
#define RC_DU_TA_THRS_MARGIN_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5990))
#define RC_DU_TA_THRS_MARGIN_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5994))
#define RC_DU_TA_THRS_MARGIN_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5998))
#define RC_DU_TA_THRS_MARGIN_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x59A0))
#define RC_DU_TA_THRS_MARGIN_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x59A4))
#define RC_DU_TA_THRS_MARGIN_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x59A8))
#define RC_DU_TA_SEL_THRS_MIN_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x59B0))
#define RC_DU_TA_SEL_THRS_MIN_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x59B4))
#define RC_DU_TA_SEL_THRS_MIN_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x59B8))
#define RC_DU_TA_SEL_THRS_MIN_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x59C0))
#define RC_DU_TA_SEL_THRS_MIN_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x59C4))
#define RC_DU_TA_SEL_THRS_MIN_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x59C8))
#define RC_DU_TA_SEL_THRS_MIN_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x59D0))
#define RC_DU_TA_SEL_THRS_MIN_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x59D4))
#define RC_DU_TA_SEL_THRS_MIN_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x59D8))
#define RC_DU_TA_SEL_THRS_MAX_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x59E0))
#define RC_DU_TA_SEL_THRS_MAX_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x59E4))
#define RC_DU_TA_SEL_THRS_MAX_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x59E8))
#define RC_DU_TA_SEL_THRS_MAX_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x59F0))
#define RC_DU_TA_SEL_THRS_MAX_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x59F4))
#define RC_DU_TA_SEL_THRS_MAX_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x59F8))
#define RC_DU_TA_SEL_THRS_MAX_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5A00))
#define RC_DU_TA_SEL_THRS_MAX_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5A04))
#define RC_DU_TA_SEL_THRS_MAX_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5A08))
#define RC_DU_TA_THRS_BAYER_ADDR (REG_ADDR(CAT_RC_REG, 0x5A10))
#define RC_DU_TA_THRS_BAYER_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5A14))
#define RC_DU_TA_THRS_BAYER_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5A18))
#define RC_DU_TA_THRS_MONO_ADDR (REG_ADDR(CAT_RC_REG, 0x5A20))
#define RC_DU_TA_THRS_MONO_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5A24))
#define RC_DU_TA_THRS_MONO_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5A28))
#define RC_DU_TA_SEL_OUT_THRS_ADDR (REG_ADDR(CAT_RC_REG, 0x5A30))
#define RC_DU_TA_SEL_OUT_THRS_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5A34))
#define RC_DU_TA_SEL_OUT_THRS_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5A38))
#define RC_DU_TA_CDTC_ADDR (REG_ADDR(CAT_RC_REG, 0x5A40))
#define RC_DU_TA_CDTC_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5A44))
#define RC_DU_TA_CDTC_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5A48))
#define RC_DU_LFD_FUNC_ADDR (REG_ADDR(CAT_RC_REG, 0x5A50))
#define RC_DU_LFD_FUNC_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5A54))
#define RC_DU_LFD_FUNC_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5A58))
#define RC_DU_LFD_RST_ADDR (REG_ADDR(CAT_RC_REG, 0x5A60))
#define RC_DU_LFD_RST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5A64))
#define RC_DU_LFD_RST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5A68))
#define RC_DU_LFD_WIN_EN_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5A70))
#define RC_DU_LFD_WIN_EN_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5A74))
#define RC_DU_LFD_WIN_EN_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5A78))
#define RC_DU_LFD_WIN_EN_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5A80))
#define RC_DU_LFD_WIN_EN_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5A84))
#define RC_DU_LFD_WIN_EN_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5A88))
#define RC_DU_LFD_WIN_EN_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5A90))
#define RC_DU_LFD_WIN_EN_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5A94))
#define RC_DU_LFD_WIN_EN_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5A98))
#define RC_DU_LFD_THRS_DTC_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x5AA0))
#define RC_DU_LFD_THRS_DTC_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5AA4))
#define RC_DU_LFD_THRS_DTC_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5AA8))
#define RC_DU_LFD_THRS_DTC_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x5AB0))
#define RC_DU_LFD_THRS_DTC_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5AB4))
#define RC_DU_LFD_THRS_DTC_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5AB8))
#define RC_DU_LFD_THRS_DTC_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x5AC0))
#define RC_DU_LFD_THRS_DTC_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5AC4))
#define RC_DU_LFD_THRS_DTC_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5AC8))
#define RC_DU_V_CROP_LINE_OFFSET_ADDR (REG_ADDR(CAT_RC_REG, 0x5AD0))
#define RC_DU_V_CROP_LINE_OFFSET_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x5AD4))
#define RC_DU_V_CROP_LINE_OFFSET_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x5AD8))
#define DU_RC_SI_CTRL_ADDR (REG_ADDR(CAT_RC_REG, 0x6000))
#define DU_RC_THRS_BAYER_ADDR (REG_ADDR(CAT_RC_REG, 0x6010))
#define DU_RC_THRS_MONO_ADDR (REG_ADDR(CAT_RC_REG, 0x6020))
#define DU_RC_CDTC_ADDR (REG_ADDR(CAT_RC_REG, 0x6030))
#define DU_RC_SI_DTC_RESULT_ADDR (REG_ADDR(CAT_RC_REG, 0x6040))
#define DU_RC_SI_MOMENT0_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6050))
#define DU_RC_SI_MOMENT1_X_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6060))
#define DU_RC_SI_MOMENT1_Y_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6070))
#define DU_RC_SI_MOMENT0_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6080))
#define DU_RC_SI_MOMENT1_X_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6090))
#define DU_RC_SI_MOMENT1_Y_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x60A0))
#define DU_RC_SI_MOMENT0_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x60B0))
#define DU_RC_SI_MOMENT1_X_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x60C0))
#define DU_RC_SI_MOMENT1_Y_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x60D0))
#define DU_RC_SI_MOMENT0_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x60E0))
#define DU_RC_SI_MOMENT1_X_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x60F0))
#define DU_RC_SI_MOMENT1_Y_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x6100))
#define DU_RC_SI_MOMENT0_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6110))
#define DU_RC_SI_MOMENT1_X_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6120))
#define DU_RC_SI_MOMENT1_Y_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6130))
#define DU_RC_SI_MOMENT0_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6140))
#define DU_RC_SI_MOMENT1_X_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6150))
#define DU_RC_SI_MOMENT1_Y_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6160))
#define DU_RC_SI_GRVPOS_X_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6170))
#define DU_RC_SI_GRVPOS_Y_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6180))
#define DU_RC_SI_GRVPOS_X_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6190))
#define DU_RC_SI_GRVPOS_Y_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x61A0))
#define DU_RC_SI_GRVPOS_X_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x61B0))
#define DU_RC_SI_GRVPOS_Y_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x61C0))
#define DU_RC_SI_GRVPOS_X_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x61D0))
#define DU_RC_SI_GRVPOS_Y_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x61E0))
#define DU_RC_SI_GRVPOS_X_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x61F0))
#define DU_RC_SI_GRVPOS_Y_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6200))
#define DU_RC_SI_GRVPOS_X_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6210))
#define DU_RC_SI_GRVPOS_Y_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6220))
#define DU_RC_SI_AVE_GRVPOS_X_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6230))
#define DU_RC_SI_AVE_GRVPOS_Y_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6240))
#define DU_RC_SI_AVE_GRVPOS_X_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6250))
#define DU_RC_SI_AVE_GRVPOS_Y_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6260))
#define DU_RC_SI_AVE_GRVPOS_X_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6270))
#define DU_RC_SI_AVE_GRVPOS_Y_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6280))
#define DU_RC_SI_AVE_GRVPOS_X_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x6290))
#define DU_RC_SI_AVE_GRVPOS_Y_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x62A0))
#define DU_RC_SI_AVE_GRVPOS_X_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x62B0))
#define DU_RC_SI_AVE_GRVPOS_Y_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x62C0))
#define DU_RC_SI_AVE_GRVPOS_X_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x62D0))
#define DU_RC_SI_AVE_GRVPOS_Y_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x62E0))
#define DU_RC_SI_MVPOS_X_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x62F0))
#define DU_RC_SI_MVPOS_Y_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6300))
#define DU_RC_SI_MVPOS_X_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6310))
#define DU_RC_SI_MVPOS_Y_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6320))
#define DU_RC_SI_MVPOS_X_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6330))
#define DU_RC_SI_MVPOS_Y_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6340))
#define DU_RC_SI_MVPOS_X_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x6350))
#define DU_RC_SI_MVPOS_Y_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x6360))
#define DU_RC_SI_MVPOS_X_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6370))
#define DU_RC_SI_MVPOS_Y_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6380))
#define DU_RC_SI_MVPOS_X_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6390))
#define DU_RC_SI_MVPOS_Y_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x63A0))
#define DU_RC_SI_MVMGN_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x63B0))
#define DU_RC_SI_MVMGN_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x63C0))
#define DU_RC_SI_MVMGN_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x63D0))
#define DU_RC_SI_MVMGN_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x63E0))
#define DU_RC_SI_MVMGN_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x63F0))
#define DU_RC_SI_MVMGN_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6400))
#define DU_RC_SI_MVDIR_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6410))
#define DU_RC_SI_MVDIR_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6420))
#define DU_RC_SI_MVDIR_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6430))
#define DU_RC_SI_MVDIR_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x6440))
#define DU_RC_SI_MVDIR_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6450))
#define DU_RC_SI_MVDIR_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6460))
#define DU_RC_SI_HIST_R1_ADDR (REG_ADDR(CAT_RC_REG, 0x6470))
#define DU_RC_SI_HIST_R2_ADDR (REG_ADDR(CAT_RC_REG, 0x6480))
#define DU_RC_SI_HIST_R3_ADDR (REG_ADDR(CAT_RC_REG, 0x6490))
#define DU_RC_SI_HIST_R4_ADDR (REG_ADDR(CAT_RC_REG, 0x64A0))
#define DU_RC_SI_HIST_R5_ADDR (REG_ADDR(CAT_RC_REG, 0x64B0))
#define DU_RC_SI_HIST_R6_ADDR (REG_ADDR(CAT_RC_REG, 0x64C0))
#define DU_RC_SI_HIST_R7_ADDR (REG_ADDR(CAT_RC_REG, 0x64D0))
#define DU_RC_SI_HIST_R8_ADDR (REG_ADDR(CAT_RC_REG, 0x64E0))
#define DU_RC_SI_HIST_R9_ADDR (REG_ADDR(CAT_RC_REG, 0x64F0))
#define DU_RC_SI_HIST_R10_ADDR (REG_ADDR(CAT_RC_REG, 0x6500))
#define DU_RC_SI_HIST_R11_ADDR (REG_ADDR(CAT_RC_REG, 0x6510))
#define DU_RC_SI_HIST_R12_ADDR (REG_ADDR(CAT_RC_REG, 0x6520))
#define DU_RC_SI_HIST_R13_ADDR (REG_ADDR(CAT_RC_REG, 0x6530))
#define DU_RC_SI_HIST_R14_ADDR (REG_ADDR(CAT_RC_REG, 0x6540))
#define DU_RC_SI_HIST_R15_ADDR (REG_ADDR(CAT_RC_REG, 0x6550))
#define DU_RC_SI_HIST_R16_ADDR (REG_ADDR(CAT_RC_REG, 0x6560))
#define DU_RC_SI_HIST_GM1_ADDR (REG_ADDR(CAT_RC_REG, 0x6570))
#define DU_RC_SI_HIST_GM2_ADDR (REG_ADDR(CAT_RC_REG, 0x6580))
#define DU_RC_SI_HIST_GM3_ADDR (REG_ADDR(CAT_RC_REG, 0x6590))
#define DU_RC_SI_HIST_GM4_ADDR (REG_ADDR(CAT_RC_REG, 0x65A0))
#define DU_RC_SI_HIST_GM5_ADDR (REG_ADDR(CAT_RC_REG, 0x65B0))
#define DU_RC_SI_HIST_GM6_ADDR (REG_ADDR(CAT_RC_REG, 0x65C0))
#define DU_RC_SI_HIST_GM7_ADDR (REG_ADDR(CAT_RC_REG, 0x65D0))
#define DU_RC_SI_HIST_GM8_ADDR (REG_ADDR(CAT_RC_REG, 0x65E0))
#define DU_RC_SI_HIST_GM9_ADDR (REG_ADDR(CAT_RC_REG, 0x65F0))
#define DU_RC_SI_HIST_GM10_ADDR (REG_ADDR(CAT_RC_REG, 0x6600))
#define DU_RC_SI_HIST_GM11_ADDR (REG_ADDR(CAT_RC_REG, 0x6610))
#define DU_RC_SI_HIST_GM12_ADDR (REG_ADDR(CAT_RC_REG, 0x6620))
#define DU_RC_SI_HIST_GM13_ADDR (REG_ADDR(CAT_RC_REG, 0x6630))
#define DU_RC_SI_HIST_GM14_ADDR (REG_ADDR(CAT_RC_REG, 0x6640))
#define DU_RC_SI_HIST_GM15_ADDR (REG_ADDR(CAT_RC_REG, 0x6650))
#define DU_RC_SI_HIST_GM16_ADDR (REG_ADDR(CAT_RC_REG, 0x6660))
#define DU_RC_SI_HIST_B1_ADDR (REG_ADDR(CAT_RC_REG, 0x6670))
#define DU_RC_SI_HIST_B2_ADDR (REG_ADDR(CAT_RC_REG, 0x6680))
#define DU_RC_SI_HIST_B3_ADDR (REG_ADDR(CAT_RC_REG, 0x6690))
#define DU_RC_SI_HIST_B4_ADDR (REG_ADDR(CAT_RC_REG, 0x66A0))
#define DU_RC_SI_HIST_B5_ADDR (REG_ADDR(CAT_RC_REG, 0x66B0))
#define DU_RC_SI_HIST_B6_ADDR (REG_ADDR(CAT_RC_REG, 0x66C0))
#define DU_RC_SI_HIST_B7_ADDR (REG_ADDR(CAT_RC_REG, 0x66D0))
#define DU_RC_SI_HIST_B8_ADDR (REG_ADDR(CAT_RC_REG, 0x66E0))
#define DU_RC_SI_HIST_B9_ADDR (REG_ADDR(CAT_RC_REG, 0x66F0))
#define DU_RC_SI_HIST_B10_ADDR (REG_ADDR(CAT_RC_REG, 0x6700))
#define DU_RC_SI_HIST_B11_ADDR (REG_ADDR(CAT_RC_REG, 0x6710))
#define DU_RC_SI_HIST_B12_ADDR (REG_ADDR(CAT_RC_REG, 0x6720))
#define DU_RC_SI_HIST_B13_ADDR (REG_ADDR(CAT_RC_REG, 0x6730))
#define DU_RC_SI_HIST_B14_ADDR (REG_ADDR(CAT_RC_REG, 0x6740))
#define DU_RC_SI_HIST_B15_ADDR (REG_ADDR(CAT_RC_REG, 0x6750))
#define DU_RC_SI_HIST_B16_ADDR (REG_ADDR(CAT_RC_REG, 0x6760))
#define DU_RC_SI_PERIOD_CNT_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6770))
#define DU_RC_SI_BRIGHTNESS_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6780))
#define DU_RC_SI_PERIOD_CNT_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6790))
#define DU_RC_SI_BRIGHTNESS_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x67A0))
#define DU_RC_SI_PERIOD_CNT_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x67B0))
#define DU_RC_SI_BRIGHTNESS_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x67C0))
#define DU_RC_SI_STRPOS_XY_FIRST_ADDR (REG_ADDR(CAT_RC_REG, 0x67D0))
#define DU_RC_SI_SIMILARITY_FIRST_ADDR (REG_ADDR(CAT_RC_REG, 0x67E0))
#define DU_RC_SI_STRPOS_XY_SECOND_ADDR (REG_ADDR(CAT_RC_REG, 0x67F0))
#define DU_RC_SI_SIMILARITY_SECOND_ADDR (REG_ADDR(CAT_RC_REG, 0x6800))
#define DU_RC_SI_STRPOS_XY_THIRD_ADDR (REG_ADDR(CAT_RC_REG, 0x6810))
#define DU_RC_SI_SIMILARITY_THIRD_ADDR (REG_ADDR(CAT_RC_REG, 0x6820))
#define DU_RC_SI_MGN_ADDR (REG_ADDR(CAT_RC_REG, 0x6830))
#define DU_RC_SI_MOMENT0_PSEL_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6840))
#define DU_RC_SI_X_MOMENT1_PSEL_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6850))
#define DU_RC_SI_Y_MOMENT1_PSEL_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6860))
#define DU_RC_SI_MOMENT0_PSEL_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6870))
#define DU_RC_SI_X_MOMENT1_PSEL_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6880))
#define DU_RC_SI_Y_MOMENT1_PSEL_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6890))
#define DU_RC_SI_MOMENT0_PSEL_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x68A0))
#define DU_RC_SI_X_MOMENT1_PSEL_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x68B0))
#define DU_RC_SI_Y_MOMENT1_PSEL_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x68C0))
#define DU_RC_SI_MOMENT0_PSEL_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x68D0))
#define DU_RC_SI_X_MOMENT1_PSEL_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x68E0))
#define DU_RC_SI_Y_MOMENT1_PSEL_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x68F0))
#define DU_RC_SI_MOMENT0_PSEL_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6900))
#define DU_RC_SI_X_MOMENT1_PSEL_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6910))
#define DU_RC_SI_Y_MOMENT1_PSEL_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6920))
#define DU_RC_SI_MOMENT0_PSEL_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6930))
#define DU_RC_SI_X_MOMENT1_PSEL_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6940))
#define DU_RC_SI_Y_MOMENT1_PSEL_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6950))
#define DU_RC_SI_GRVPOS_X_PSEL_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6960))
#define DU_RC_SI_GRVPOS_Y_PSEL_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6970))
#define DU_RC_SI_GRVPOS_X_PSEL_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6980))
#define DU_RC_SI_GRVPOS_Y_PSEL_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6990))
#define DU_RC_SI_GRVPOS_X_PSEL_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x69A0))
#define DU_RC_SI_GRVPOS_Y_PSEL_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x69B0))
#define DU_RC_SI_GRVPOS_X_PSEL_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x69C0))
#define DU_RC_SI_GRVPOS_Y_PSEL_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x69D0))
#define DU_RC_SI_GRVPOS_X_PSEL_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x69E0))
#define DU_RC_SI_GRVPOS_Y_PSEL_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x69F0))
#define DU_RC_SI_GRVPOS_X_PSEL_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6A00))
#define DU_RC_SI_GRVPOS_Y_PSEL_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6A10))
#define DU_RC_SI_AVE_GRVPOS_X_PSEL_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6A20))
#define DU_RC_SI_AVE_GRVPOS_Y_PSEL_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6A30))
#define DU_RC_SI_AVE_GRVPOS_X_PSEL_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6A40))
#define DU_RC_SI_AVE_GRVPOS_Y_PSEL_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6A50))
#define DU_RC_SI_AVE_GRVPOS_X_PSEL_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6A60))
#define DU_RC_SI_AVE_GRVPOS_Y_PSEL_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6A70))
#define DU_RC_SI_AVE_GRVPOS_X_PSEL_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x6A80))
#define DU_RC_SI_AVE_GRVPOS_Y_PSEL_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x6A90))
#define DU_RC_SI_AVE_GRVPOS_X_PSEL_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6AA0))
#define DU_RC_SI_AVE_GRVPOS_Y_PSEL_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6AB0))
#define DU_RC_SI_AVE_GRVPOS_X_PSEL_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6AC0))
#define DU_RC_SI_AVE_GRVPOS_Y_PSEL_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6AD0))
#define DU_RC_SI_MVPOS_X_PSEL_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6AE0))
#define DU_RC_SI_MVPOS_Y_PSEL_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6AF0))
#define DU_RC_SI_MVPOS_X_PSEL_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6B00))
#define DU_RC_SI_MVPOS_Y_PSEL_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6B10))
#define DU_RC_SI_MVPOS_X_PSEL_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6B20))
#define DU_RC_SI_MVPOS_Y_PSEL_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6B30))
#define DU_RC_SI_MVPOS_X_PSEL_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x6B40))
#define DU_RC_SI_MVPOS_Y_PSEL_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x6B50))
#define DU_RC_SI_MVPOS_X_PSEL_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6B60))
#define DU_RC_SI_MVPOS_Y_PSEL_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6B70))
#define DU_RC_SI_MVPOS_X_PSEL_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6B80))
#define DU_RC_SI_MVPOS_Y_PSEL_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6B90))
#define DU_RC_SI_MVMGN_PSEL_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6BA0))
#define DU_RC_SI_MVMGN_PSEL_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6BB0))
#define DU_RC_SI_MVMGN_PSEL_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6BC0))
#define DU_RC_SI_MVMGN_PSEL_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x6BD0))
#define DU_RC_SI_MVMGN_PSEL_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6BE0))
#define DU_RC_SI_MVMGN_PSEL_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6BF0))
#define DU_RC_SI_MVDIR_PSEL_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6C00))
#define DU_RC_SI_MVDIR_PSEL_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6C10))
#define DU_RC_SI_MVDIR_PSEL_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6C20))
#define DU_RC_SI_MVDIR_PSEL_WIN4_ADDR (REG_ADDR(CAT_RC_REG, 0x6C30))
#define DU_RC_SI_MVDIR_PSEL_WIN5_ADDR (REG_ADDR(CAT_RC_REG, 0x6C40))
#define DU_RC_SI_MVDIR_PSEL_WIN6_ADDR (REG_ADDR(CAT_RC_REG, 0x6C50))
#define DU_RC_SI_DTC_RESULT_PSEL_ADDR (REG_ADDR(CAT_RC_REG, 0x6C60))
#define RC_DU_PG_FUNC_ADDR (REG_ADDR(CAT_RC_REG, 0x6C70))
#define RC_DU_PG_FUNC_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6C74))
#define RC_DU_PG_FUNC_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6C78))
#define RC_DU_PG_RST_ADDR (REG_ADDR(CAT_RC_REG, 0x6C80))
#define RC_DU_PG_RST_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6C84))
#define RC_DU_PG_RST_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6C88))
#define RC_DU_PG_EN_1BIT_ADDR (REG_ADDR(CAT_RC_REG, 0x6C90))
#define RC_DU_PG_EN_1BIT_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6C94))
#define RC_DU_PG_EN_1BIT_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6C98))
#define RC_DU_PG_EN_4BIT_ADDR (REG_ADDR(CAT_RC_REG, 0x6CA0))
#define RC_DU_PG_EN_4BIT_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6CA4))
#define RC_DU_PG_EN_4BIT_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6CA8))
#define RC_DU_PG_WIN_POS_X_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6CB0))
#define RC_DU_PG_WIN_POS_X_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6CB4))
#define RC_DU_PG_WIN_POS_X_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6CB8))
#define RC_DU_PG_WIN_POS_Y_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6CC0))
#define RC_DU_PG_WIN_POS_Y_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6CC4))
#define RC_DU_PG_WIN_POS_Y_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6CC8))
#define RC_DU_PG_WIN_WIDTH_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6CD0))
#define RC_DU_PG_WIN_WIDTH_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6CD4))
#define RC_DU_PG_WIN_WIDTH_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6CD8))
#define RC_DU_PG_WIN_HEIGHT_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6CE0))
#define RC_DU_PG_WIN_HEIGHT_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6CE4))
#define RC_DU_PG_WIN_HEIGHT_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6CE8))
#define RC_DU_PG_WIN_AREA_WIN1_ADDR (REG_ADDR(CAT_RC_REG, 0x6CF0))
#define RC_DU_PG_WIN_AREA_WIN1_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6CF4))
#define RC_DU_PG_WIN_AREA_WIN1_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6CF8))
#define RC_DU_PG_WIN_POS_X_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6D00))
#define RC_DU_PG_WIN_POS_X_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6D04))
#define RC_DU_PG_WIN_POS_X_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6D08))
#define RC_DU_PG_WIN_POS_Y_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6D10))
#define RC_DU_PG_WIN_POS_Y_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6D14))
#define RC_DU_PG_WIN_POS_Y_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6D18))
#define RC_DU_PG_WIN_WIDTH_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6D20))
#define RC_DU_PG_WIN_WIDTH_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6D24))
#define RC_DU_PG_WIN_WIDTH_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6D28))
#define RC_DU_PG_WIN_HEIGHT_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6D30))
#define RC_DU_PG_WIN_HEIGHT_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6D34))
#define RC_DU_PG_WIN_HEIGHT_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6D38))
#define RC_DU_PG_WIN_AREA_WIN2_ADDR (REG_ADDR(CAT_RC_REG, 0x6D40))
#define RC_DU_PG_WIN_AREA_WIN2_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6D44))
#define RC_DU_PG_WIN_AREA_WIN2_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6D48))
#define RC_DU_PG_WIN_POS_X_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6D50))
#define RC_DU_PG_WIN_POS_X_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6D54))
#define RC_DU_PG_WIN_POS_X_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6D58))
#define RC_DU_PG_WIN_POS_Y_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6D60))
#define RC_DU_PG_WIN_POS_Y_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6D64))
#define RC_DU_PG_WIN_POS_Y_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6D68))
#define RC_DU_PG_WIN_WIDTH_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6D70))
#define RC_DU_PG_WIN_WIDTH_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6D74))
#define RC_DU_PG_WIN_WIDTH_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6D78))
#define RC_DU_PG_WIN_HEIGHT_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6D80))
#define RC_DU_PG_WIN_HEIGHT_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6D84))
#define RC_DU_PG_WIN_HEIGHT_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6D88))
#define RC_DU_PG_WIN_AREA_WIN3_ADDR (REG_ADDR(CAT_RC_REG, 0x6D90))
#define RC_DU_PG_WIN_AREA_WIN3_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6D94))
#define RC_DU_PG_WIN_AREA_WIN3_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6D98))
#define RC_DU_PG_PAT_MODE_ADDR (REG_ADDR(CAT_RC_REG, 0x6DA0))
#define RC_DU_PG_PAT_MODE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6DA4))
#define RC_DU_PG_PAT_MODE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6DA8))
#define RC_DU_PG_PAT_VALUE_ADDR (REG_ADDR(CAT_RC_REG, 0x6DB0))
#define RC_DU_PG_PAT_VALUE_SET_ADDR (REG_ADDR(CAT_RC_REG, 0x6DB4))
#define RC_DU_PG_PAT_VALUE_CLR_ADDR (REG_ADDR(CAT_RC_REG, 0x6DB8))

//CAT_RG_REGIF_REG
#define RG_NX_OUTSEL_1ST_ADDR (REG_ADDR(CAT_RG_REGIF_REG, 0x0040))
#define RG_CISMODE (REG_ADDR(CAT_RG_REGIF_REG, 0x0010))

//CAT_RG_MIF_REG
#define RG_IFD_X_OUT_SIZE_ADDR  (REG_ADDR(CAT_RG_MIF_REG, 0x0030))
#define RG_IFD_WRITE_HSIZE_ADDR (REG_ADDR(CAT_RG_MIF_REG, 0x0050))

#define PA_REG_DIN_PCNT_ADDR (REG_ADDR(CAT_RP_REG, 0x0030))

// CAT_SG_REG
#define SG_RESOLUTION_ADDR (REG_ADDR(CAT_SG_REG, 0x0010))
#define O_SW_RESET_ADDR (REG_ADDR(CAT_SG_REG, 0x0400))

// VERSION
#define ROM_VER_ADDR (REG_ADDR(CAT_VERSION, 0x0000))
#define PARAM_VER_ADDR (REG_ADDR(CAT_VERSION, 0x0002))

// SYS_COM
#define DEVSTS_ADDR (REG_ADDR(CAT_SYS_COM, 0x0001))
#define INCK_ADDR (REG_ADDR(CAT_SYS_COM, 0x0004))
#define SENSORSIZE_H_OUT_ADDR (REG_ADDR(CAT_SYS_COM, 0x0008))
#define SENSORSIZE_V_OUT_ADDR (REG_ADDR(CAT_SYS_COM, 0x000A))
#define CROP_START_ADR_H_OUT_ADDR (REG_ADDR(CAT_SYS_COM, 0x000C))
#define CROP_START_ADR_V_OUT_ADDR (REG_ADDR(CAT_SYS_COM, 0x000E))
#define VIDEOSIZE_H_OUT_ADDR (REG_ADDR(CAT_SYS_COM, 0x0010))
#define VIDEOSIZE_V_OUT_ADDR (REG_ADDR(CAT_SYS_COM, 0x0012))
#define RCB_MAG_H_OUT_ADDR (REG_ADDR(CAT_SYS_COM, 0x0014))
#define RCB_MAG_V_OUT_ADDR (REG_ADDR(CAT_SYS_COM, 0x0016))
#define SENSING_SIZE_H_OUT_ADDR (REG_ADDR(CAT_SYS_COM, 0x0018))
#define SENSING_SIZE_V_OUT_ADDR (REG_ADDR(CAT_SYS_COM, 0x001A))
#define PIXEL_FULL_CLK_ADDR (REG_ADDR(CAT_SYS_COM, 0x0020))
#define FRAME_RATE_ADDR (REG_ADDR(CAT_SYS_COM, 0x0024))
