Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue Apr  3 23:47:13 2018
| Host         : salil running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file /home/salil/HDD/Work/ProgrammingModel/AES/timing_report_aes_gcm_128_input_impl.txt
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

sw[0]
sw[10]
sw[11]
sw[12]
sw[13]
sw[14]
sw[15]
sw[1]
sw[2]
sw[3]
sw[4]
sw[5]
sw[6]
sw[7]
sw[8]
sw[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

an[0]
an[1]
an[2]
an[3]
seg[0]
seg[1]
seg[2]
seg[3]
seg[4]
seg[5]
seg[6]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.638        0.000                      0                  228        0.122        0.000                      0                  228        3.000        0.000                       0                   250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 21.739}     43.478          23.000          
  w_clkfbout_clk_wiz_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         1.638        0.000                      0                  228        0.122        0.000                      0                  228       21.239        0.000                       0                   246  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  w_clk_out_clk_wiz_gen                           
(none)                  w_clkfbout_clk_wiz_gen                          
(none)                                          w_clk_out_clk_wiz_gen   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.606ns  (logic 5.175ns (12.438%)  route 36.431ns (87.562%))
  Logic Levels:           36  (LUT3=5 LUT4=1 LUT5=8 LUT6=20 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 41.911 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.634    -0.878    gcm_aes_instance/clk
    SLICE_X3Y37          FDRE                                         r  gcm_aes_instance/r_J_0_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  gcm_aes_instance/r_J_0_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.636     1.214    gcm_aes_instance/r_J_0_reg[1]_rep__0_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g1_b0__261/I0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  gcm_aes_instance/g1_b0__261/O
                         net (fo=1, routed)           0.000     1.338    gcm_aes_instance/g1_b0__261_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_36/I1
    SLICE_X1Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  gcm_aes_instance/g0_b0__125_i_36/O
                         net (fo=1, routed)           0.000     1.555    gcm_aes_instance/g0_b0__125_i_36_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_12/I1
    SLICE_X1Y43          MUXF8 (Prop_muxf8_I1_O)      0.094     1.649 r  gcm_aes_instance/g0_b0__125_i_12/O
                         net (fo=5, routed)           0.973     2.622    gcm_aes_instance/g0_b0__125_i_12_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g0_b0__134_i_1/I1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.316     2.938 r  gcm_aes_instance/g0_b0__134_i_1/O
                         net (fo=32, routed)          0.895     3.833    gcm_aes_instance/g0_b0__134_i_1_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g2_b7__134/I0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.957 r  gcm_aes_instance/g2_b7__134/O
                         net (fo=1, routed)           0.797     4.754    gcm_aes_instance/g2_b7__134_n_0
    SLICE_X5Y39                                                       r  gcm_aes_instance/g0_b0__109_i_8/I1
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.878 r  gcm_aes_instance/g0_b0__109_i_8/O
                         net (fo=11, routed)          1.795     6.673    gcm_aes_instance/p_2_in629_in[7]
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_12/I1
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.797 r  gcm_aes_instance/g0_b0__109_i_12/O
                         net (fo=1, routed)           0.670     7.468    gcm_aes_instance/g0_b0__109_i_12_n_0
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_2/I0
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.592 r  gcm_aes_instance/g0_b0__109_i_2/O
                         net (fo=32, routed)          1.132     8.724    gcm_aes_instance/g0_b0__109_i_2_n_0
    SLICE_X36Y40                                                      r  gcm_aes_instance/g1_b5__109/I1
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.848 r  gcm_aes_instance/g1_b5__109/O
                         net (fo=2, routed)           0.658     9.506    gcm_aes_instance/g1_b5__109_n_0
    SLICE_X36Y41                                                      r  gcm_aes_instance/g0_b0__90_i_23/I1
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.630 r  gcm_aes_instance/g0_b0__90_i_23/O
                         net (fo=5, routed)           1.866    11.496    gcm_aes_instance/p_45_in745_in[5]
    SLICE_X14Y53                                                      r  gcm_aes_instance/g0_b0__103_i_6/I1
    SLICE_X14Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.620 r  gcm_aes_instance/g0_b0__103_i_6/O
                         net (fo=32, routed)          0.906    12.526    gcm_aes_instance/g0_b0__103_i_6_n_0
    SLICE_X10Y52                                                      r  gcm_aes_instance/g3_b7__103/I5
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.650 r  gcm_aes_instance/g3_b7__103/O
                         net (fo=1, routed)           0.994    13.643    gcm_aes_instance/g3_b7__103_n_0
    SLICE_X10Y54                                                      r  gcm_aes_instance/g0_b0__83_i_7/I0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  gcm_aes_instance/g0_b0__83_i_7/O
                         net (fo=11, routed)          1.551    15.319    gcm_aes_instance/p_0_in750_in[7]
    SLICE_X5Y64                                                       r  gcm_aes_instance/g0_b0__86_i_1/I4
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.124    15.443 r  gcm_aes_instance/g0_b0__86_i_1/O
                         net (fo=32, routed)          1.360    16.802    gcm_aes_instance/g0_b0__86_i_1_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g2_b7__86/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    16.926 r  gcm_aes_instance/g2_b7__86/O
                         net (fo=1, routed)           0.846    17.772    gcm_aes_instance/g2_b7__86_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__61_i_8/I1
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    17.896 r  gcm_aes_instance/g0_b0__61_i_8/O
                         net (fo=11, routed)          2.027    19.923    gcm_aes_instance/p_2_in821_in[7]
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_12/I1
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.124    20.047 r  gcm_aes_instance/g0_b0__61_i_12/O
                         net (fo=1, routed)           0.669    20.716    gcm_aes_instance/g0_b0__61_i_12_n_0
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_2/I0
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.124    20.840 r  gcm_aes_instance/g0_b0__61_i_2/O
                         net (fo=32, routed)          1.268    22.108    gcm_aes_instance/g0_b0__61_i_2_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g2_b7__61/I1
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    22.232 r  gcm_aes_instance/g2_b7__61/O
                         net (fo=1, routed)           0.850    23.082    gcm_aes_instance/g2_b7__61_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g0_b0__49_i_7/I0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.206 r  gcm_aes_instance/g0_b0__49_i_7/O
                         net (fo=11, routed)          1.331    24.537    gcm_aes_instance/p_45_in937_in[7]
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_8/I3
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.661 r  gcm_aes_instance/g0_b0__49_i_8/O
                         net (fo=1, routed)           0.669    25.330    gcm_aes_instance/g0_b0__49_i_8_n_0
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_2/I0
    SLICE_X48Y50         LUT3 (Prop_lut3_I0_O)        0.124    25.454 r  gcm_aes_instance/g0_b0__49_i_2/O
                         net (fo=32, routed)          0.755    26.209    gcm_aes_instance/g0_b0__49_i_2_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g3_b7__49/I1
    SLICE_X53Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.333 r  gcm_aes_instance/g3_b7__49/O
                         net (fo=1, routed)           0.665    26.998    gcm_aes_instance/g3_b7__49_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g0_b0__37_i_7/I0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.122 r  gcm_aes_instance/g0_b0__37_i_7/O
                         net (fo=11, routed)          1.364    28.487    gcm_aes_instance/p_42_in985_in[7]
    SLICE_X60Y52                                                      r  gcm_aes_instance/g0_b0__37_i_8/I3
    SLICE_X60Y52         LUT5 (Prop_lut5_I3_O)        0.124    28.611 r  gcm_aes_instance/g0_b0__37_i_8/O
                         net (fo=1, routed)           0.622    29.233    gcm_aes_instance/g0_b0__37_i_8_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__37_i_2/I0
    SLICE_X61Y52         LUT3 (Prop_lut3_I0_O)        0.124    29.357 r  gcm_aes_instance/g0_b0__37_i_2/O
                         net (fo=32, routed)          0.823    30.180    gcm_aes_instance/g0_b0__37_i_2_n_0
    SLICE_X62Y52                                                      r  gcm_aes_instance/g3_b7__37/I1
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.304 r  gcm_aes_instance/g3_b7__37/O
                         net (fo=1, routed)           0.814    31.117    gcm_aes_instance/g3_b7__37_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__12_i_7/I3
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.241 r  gcm_aes_instance/g0_b0__12_i_7/O
                         net (fo=11, routed)          1.890    33.132    gcm_aes_instance/p_39_in1033_in[7]
    SLICE_X51Y69                                                      r  gcm_aes_instance/g0_b0__25_i_8/I3
    SLICE_X51Y69         LUT5 (Prop_lut5_I3_O)        0.124    33.256 r  gcm_aes_instance/g0_b0__25_i_8/O
                         net (fo=1, routed)           0.582    33.838    gcm_aes_instance/g0_b0__25_i_8_n_0
    SLICE_X49Y69                                                      r  gcm_aes_instance/g0_b0__25_i_4/I0
    SLICE_X49Y69         LUT3 (Prop_lut3_I0_O)        0.124    33.962 r  gcm_aes_instance/g0_b0__25_i_4/O
                         net (fo=32, routed)          1.064    35.026    gcm_aes_instance/g0_b0__25_i_4_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g2_b7__25/I3
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.124    35.150 r  gcm_aes_instance/g2_b7__25/O
                         net (fo=1, routed)           0.680    35.830    gcm_aes_instance/g2_b7__25_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g0_b0__257_i_7/I0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.954 r  gcm_aes_instance/g0_b0__257_i_7/O
                         net (fo=11, routed)          1.436    37.390    gcm_aes_instance/g0_b0__257_i_7_n_0
    SLICE_X33Y78                                                      r  gcm_aes_instance/g0_b0__258_i_1/I0
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.124    37.514 r  gcm_aes_instance/g0_b0__258_i_1/O
                         net (fo=32, routed)          1.585    39.099    gcm_aes_instance/g0_b0__258_i_1_n_0
    SLICE_X14Y78                                                      r  gcm_aes_instance/g2_b3__258/I0
    SLICE_X14Y78         LUT6 (Prop_lut6_I0_O)        0.124    39.223 r  gcm_aes_instance/g2_b3__258/O
                         net (fo=1, routed)           0.689    39.912    gcm_aes_instance/g2_b3__258_n_0
    SLICE_X14Y78                                                      r  gcm_aes_instance/r_cipher_text[28]_i_2/I0
    SLICE_X14Y78         LUT6 (Prop_lut6_I0_O)        0.124    40.036 r  gcm_aes_instance/r_cipher_text[28]_i_2/O
                         net (fo=1, routed)           0.568    40.604    gcm_aes_instance/r_cipher_text[28]_i_2_n_0
    SLICE_X14Y80                                                      r  gcm_aes_instance/r_cipher_text[28]_i_1/I1
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.124    40.728 r  gcm_aes_instance/r_cipher_text[28]_i_1/O
                         net (fo=1, routed)           0.000    40.728    gcm_aes_instance/r_cipher_text[28]_i_1_n_0
    SLICE_X14Y80         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.429    41.911    gcm_aes_instance/clk
    SLICE_X14Y80         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[28]/C
                         clock pessimism              0.484    42.395    
                         clock uncertainty           -0.106    42.289    
    SLICE_X14Y80         FDRE (Setup_fdre_C_D)        0.077    42.366    gcm_aes_instance/r_cipher_text_reg[28]
  -------------------------------------------------------------------
                         required time                         42.366    
                         arrival time                         -40.728    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.439ns  (logic 5.175ns (12.488%)  route 36.264ns (87.512%))
  Logic Levels:           36  (LUT3=5 LUT4=1 LUT5=7 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 41.912 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.634    -0.878    gcm_aes_instance/clk
    SLICE_X3Y37          FDRE                                         r  gcm_aes_instance/r_J_0_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  gcm_aes_instance/r_J_0_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.636     1.214    gcm_aes_instance/r_J_0_reg[1]_rep__0_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g1_b0__261/I0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  gcm_aes_instance/g1_b0__261/O
                         net (fo=1, routed)           0.000     1.338    gcm_aes_instance/g1_b0__261_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_36/I1
    SLICE_X1Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  gcm_aes_instance/g0_b0__125_i_36/O
                         net (fo=1, routed)           0.000     1.555    gcm_aes_instance/g0_b0__125_i_36_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_12/I1
    SLICE_X1Y43          MUXF8 (Prop_muxf8_I1_O)      0.094     1.649 r  gcm_aes_instance/g0_b0__125_i_12/O
                         net (fo=5, routed)           0.973     2.622    gcm_aes_instance/g0_b0__125_i_12_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g0_b0__134_i_1/I1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.316     2.938 r  gcm_aes_instance/g0_b0__134_i_1/O
                         net (fo=32, routed)          0.895     3.833    gcm_aes_instance/g0_b0__134_i_1_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g2_b7__134/I0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.957 r  gcm_aes_instance/g2_b7__134/O
                         net (fo=1, routed)           0.797     4.754    gcm_aes_instance/g2_b7__134_n_0
    SLICE_X5Y39                                                       r  gcm_aes_instance/g0_b0__109_i_8/I1
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.878 r  gcm_aes_instance/g0_b0__109_i_8/O
                         net (fo=11, routed)          1.795     6.673    gcm_aes_instance/p_2_in629_in[7]
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_12/I1
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.797 r  gcm_aes_instance/g0_b0__109_i_12/O
                         net (fo=1, routed)           0.670     7.468    gcm_aes_instance/g0_b0__109_i_12_n_0
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_2/I0
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.592 r  gcm_aes_instance/g0_b0__109_i_2/O
                         net (fo=32, routed)          1.132     8.724    gcm_aes_instance/g0_b0__109_i_2_n_0
    SLICE_X36Y40                                                      r  gcm_aes_instance/g1_b5__109/I1
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.848 r  gcm_aes_instance/g1_b5__109/O
                         net (fo=2, routed)           0.658     9.506    gcm_aes_instance/g1_b5__109_n_0
    SLICE_X36Y41                                                      r  gcm_aes_instance/g0_b0__90_i_23/I1
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.630 r  gcm_aes_instance/g0_b0__90_i_23/O
                         net (fo=5, routed)           1.866    11.496    gcm_aes_instance/p_45_in745_in[5]
    SLICE_X14Y53                                                      r  gcm_aes_instance/g0_b0__103_i_6/I1
    SLICE_X14Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.620 r  gcm_aes_instance/g0_b0__103_i_6/O
                         net (fo=32, routed)          0.906    12.526    gcm_aes_instance/g0_b0__103_i_6_n_0
    SLICE_X10Y52                                                      r  gcm_aes_instance/g3_b7__103/I5
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.650 r  gcm_aes_instance/g3_b7__103/O
                         net (fo=1, routed)           0.994    13.643    gcm_aes_instance/g3_b7__103_n_0
    SLICE_X10Y54                                                      r  gcm_aes_instance/g0_b0__83_i_7/I0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  gcm_aes_instance/g0_b0__83_i_7/O
                         net (fo=11, routed)          1.551    15.319    gcm_aes_instance/p_0_in750_in[7]
    SLICE_X5Y64                                                       r  gcm_aes_instance/g0_b0__86_i_1/I4
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.124    15.443 r  gcm_aes_instance/g0_b0__86_i_1/O
                         net (fo=32, routed)          1.360    16.802    gcm_aes_instance/g0_b0__86_i_1_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g2_b7__86/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    16.926 r  gcm_aes_instance/g2_b7__86/O
                         net (fo=1, routed)           0.846    17.772    gcm_aes_instance/g2_b7__86_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__61_i_8/I1
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    17.896 r  gcm_aes_instance/g0_b0__61_i_8/O
                         net (fo=11, routed)          2.027    19.923    gcm_aes_instance/p_2_in821_in[7]
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_12/I1
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.124    20.047 r  gcm_aes_instance/g0_b0__61_i_12/O
                         net (fo=1, routed)           0.669    20.716    gcm_aes_instance/g0_b0__61_i_12_n_0
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_2/I0
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.124    20.840 r  gcm_aes_instance/g0_b0__61_i_2/O
                         net (fo=32, routed)          1.268    22.108    gcm_aes_instance/g0_b0__61_i_2_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g2_b7__61/I1
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    22.232 r  gcm_aes_instance/g2_b7__61/O
                         net (fo=1, routed)           0.850    23.082    gcm_aes_instance/g2_b7__61_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g0_b0__49_i_7/I0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.206 r  gcm_aes_instance/g0_b0__49_i_7/O
                         net (fo=11, routed)          1.331    24.537    gcm_aes_instance/p_45_in937_in[7]
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_8/I3
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.661 r  gcm_aes_instance/g0_b0__49_i_8/O
                         net (fo=1, routed)           0.669    25.330    gcm_aes_instance/g0_b0__49_i_8_n_0
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_2/I0
    SLICE_X48Y50         LUT3 (Prop_lut3_I0_O)        0.124    25.454 r  gcm_aes_instance/g0_b0__49_i_2/O
                         net (fo=32, routed)          0.755    26.209    gcm_aes_instance/g0_b0__49_i_2_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g3_b7__49/I1
    SLICE_X53Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.333 r  gcm_aes_instance/g3_b7__49/O
                         net (fo=1, routed)           0.665    26.998    gcm_aes_instance/g3_b7__49_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g0_b0__37_i_7/I0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.122 r  gcm_aes_instance/g0_b0__37_i_7/O
                         net (fo=11, routed)          1.364    28.487    gcm_aes_instance/p_42_in985_in[7]
    SLICE_X60Y52                                                      r  gcm_aes_instance/g0_b0__37_i_8/I3
    SLICE_X60Y52         LUT5 (Prop_lut5_I3_O)        0.124    28.611 r  gcm_aes_instance/g0_b0__37_i_8/O
                         net (fo=1, routed)           0.622    29.233    gcm_aes_instance/g0_b0__37_i_8_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__37_i_2/I0
    SLICE_X61Y52         LUT3 (Prop_lut3_I0_O)        0.124    29.357 r  gcm_aes_instance/g0_b0__37_i_2/O
                         net (fo=32, routed)          0.823    30.180    gcm_aes_instance/g0_b0__37_i_2_n_0
    SLICE_X62Y52                                                      r  gcm_aes_instance/g3_b7__37/I1
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.304 r  gcm_aes_instance/g3_b7__37/O
                         net (fo=1, routed)           0.814    31.117    gcm_aes_instance/g3_b7__37_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__12_i_7/I3
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.241 r  gcm_aes_instance/g0_b0__12_i_7/O
                         net (fo=11, routed)          1.890    33.132    gcm_aes_instance/p_39_in1033_in[7]
    SLICE_X51Y69                                                      r  gcm_aes_instance/g0_b0__25_i_8/I3
    SLICE_X51Y69         LUT5 (Prop_lut5_I3_O)        0.124    33.256 r  gcm_aes_instance/g0_b0__25_i_8/O
                         net (fo=1, routed)           0.582    33.838    gcm_aes_instance/g0_b0__25_i_8_n_0
    SLICE_X49Y69                                                      r  gcm_aes_instance/g0_b0__25_i_4/I0
    SLICE_X49Y69         LUT3 (Prop_lut3_I0_O)        0.124    33.962 r  gcm_aes_instance/g0_b0__25_i_4/O
                         net (fo=32, routed)          1.064    35.026    gcm_aes_instance/g0_b0__25_i_4_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g2_b7__25/I3
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.124    35.150 r  gcm_aes_instance/g2_b7__25/O
                         net (fo=1, routed)           0.680    35.830    gcm_aes_instance/g2_b7__25_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g0_b0__257_i_7/I0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.954 r  gcm_aes_instance/g0_b0__257_i_7/O
                         net (fo=11, routed)          1.419    37.373    gcm_aes_instance/g0_b0__257_i_7_n_0
    SLICE_X34Y78                                                      r  gcm_aes_instance/g0_b0__258_i_2/I1
    SLICE_X34Y78         LUT6 (Prop_lut6_I1_O)        0.124    37.497 r  gcm_aes_instance/g0_b0__258_i_2/O
                         net (fo=32, routed)          1.507    39.004    gcm_aes_instance/g0_b0__258_i_2_n_0
    SLICE_X15Y79                                                      r  gcm_aes_instance/g2_b0__258/I1
    SLICE_X15Y79         LUT6 (Prop_lut6_I1_O)        0.124    39.128 r  gcm_aes_instance/g2_b0__258/O
                         net (fo=1, routed)           0.688    39.815    gcm_aes_instance/g2_b0__258_n_0
    SLICE_X14Y79                                                      r  gcm_aes_instance/r_cipher_text[31]_i_2/I0
    SLICE_X14Y79         LUT6 (Prop_lut6_I0_O)        0.124    39.939 r  gcm_aes_instance/r_cipher_text[31]_i_2/O
                         net (fo=1, routed)           0.498    40.437    gcm_aes_instance/r_cipher_text[31]_i_2_n_0
    SLICE_X14Y81                                                      r  gcm_aes_instance/r_cipher_text[31]_i_1/I1
    SLICE_X14Y81         LUT6 (Prop_lut6_I1_O)        0.124    40.561 r  gcm_aes_instance/r_cipher_text[31]_i_1/O
                         net (fo=1, routed)           0.000    40.561    gcm_aes_instance/r_cipher_text[31]_i_1_n_0
    SLICE_X14Y81         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.430    41.912    gcm_aes_instance/clk
    SLICE_X14Y81         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[31]/C
                         clock pessimism              0.484    42.396    
                         clock uncertainty           -0.106    42.290    
    SLICE_X14Y81         FDRE (Setup_fdre_C_D)        0.077    42.367    gcm_aes_instance/r_cipher_text_reg[31]
  -------------------------------------------------------------------
                         required time                         42.367    
                         arrival time                         -40.561    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.232ns  (logic 5.175ns (12.551%)  route 36.057ns (87.449%))
  Logic Levels:           36  (LUT3=5 LUT4=1 LUT5=7 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 41.911 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.634    -0.878    gcm_aes_instance/clk
    SLICE_X3Y37          FDRE                                         r  gcm_aes_instance/r_J_0_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  gcm_aes_instance/r_J_0_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.636     1.214    gcm_aes_instance/r_J_0_reg[1]_rep__0_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g1_b0__261/I0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  gcm_aes_instance/g1_b0__261/O
                         net (fo=1, routed)           0.000     1.338    gcm_aes_instance/g1_b0__261_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_36/I1
    SLICE_X1Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  gcm_aes_instance/g0_b0__125_i_36/O
                         net (fo=1, routed)           0.000     1.555    gcm_aes_instance/g0_b0__125_i_36_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_12/I1
    SLICE_X1Y43          MUXF8 (Prop_muxf8_I1_O)      0.094     1.649 r  gcm_aes_instance/g0_b0__125_i_12/O
                         net (fo=5, routed)           0.973     2.622    gcm_aes_instance/g0_b0__125_i_12_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g0_b0__134_i_1/I1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.316     2.938 r  gcm_aes_instance/g0_b0__134_i_1/O
                         net (fo=32, routed)          0.895     3.833    gcm_aes_instance/g0_b0__134_i_1_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g2_b7__134/I0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.957 r  gcm_aes_instance/g2_b7__134/O
                         net (fo=1, routed)           0.797     4.754    gcm_aes_instance/g2_b7__134_n_0
    SLICE_X5Y39                                                       r  gcm_aes_instance/g0_b0__109_i_8/I1
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.878 r  gcm_aes_instance/g0_b0__109_i_8/O
                         net (fo=11, routed)          1.795     6.673    gcm_aes_instance/p_2_in629_in[7]
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_12/I1
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.797 r  gcm_aes_instance/g0_b0__109_i_12/O
                         net (fo=1, routed)           0.670     7.468    gcm_aes_instance/g0_b0__109_i_12_n_0
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_2/I0
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.592 r  gcm_aes_instance/g0_b0__109_i_2/O
                         net (fo=32, routed)          1.132     8.724    gcm_aes_instance/g0_b0__109_i_2_n_0
    SLICE_X36Y40                                                      r  gcm_aes_instance/g1_b5__109/I1
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.848 r  gcm_aes_instance/g1_b5__109/O
                         net (fo=2, routed)           0.658     9.506    gcm_aes_instance/g1_b5__109_n_0
    SLICE_X36Y41                                                      r  gcm_aes_instance/g0_b0__90_i_23/I1
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.630 r  gcm_aes_instance/g0_b0__90_i_23/O
                         net (fo=5, routed)           1.866    11.496    gcm_aes_instance/p_45_in745_in[5]
    SLICE_X14Y53                                                      r  gcm_aes_instance/g0_b0__103_i_6/I1
    SLICE_X14Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.620 r  gcm_aes_instance/g0_b0__103_i_6/O
                         net (fo=32, routed)          0.906    12.526    gcm_aes_instance/g0_b0__103_i_6_n_0
    SLICE_X10Y52                                                      r  gcm_aes_instance/g3_b7__103/I5
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.650 r  gcm_aes_instance/g3_b7__103/O
                         net (fo=1, routed)           0.994    13.643    gcm_aes_instance/g3_b7__103_n_0
    SLICE_X10Y54                                                      r  gcm_aes_instance/g0_b0__83_i_7/I0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  gcm_aes_instance/g0_b0__83_i_7/O
                         net (fo=11, routed)          1.551    15.319    gcm_aes_instance/p_0_in750_in[7]
    SLICE_X5Y64                                                       r  gcm_aes_instance/g0_b0__86_i_1/I4
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.124    15.443 r  gcm_aes_instance/g0_b0__86_i_1/O
                         net (fo=32, routed)          1.360    16.802    gcm_aes_instance/g0_b0__86_i_1_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g2_b7__86/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    16.926 r  gcm_aes_instance/g2_b7__86/O
                         net (fo=1, routed)           0.846    17.772    gcm_aes_instance/g2_b7__86_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__61_i_8/I1
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    17.896 r  gcm_aes_instance/g0_b0__61_i_8/O
                         net (fo=11, routed)          2.027    19.923    gcm_aes_instance/p_2_in821_in[7]
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_12/I1
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.124    20.047 r  gcm_aes_instance/g0_b0__61_i_12/O
                         net (fo=1, routed)           0.669    20.716    gcm_aes_instance/g0_b0__61_i_12_n_0
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_2/I0
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.124    20.840 r  gcm_aes_instance/g0_b0__61_i_2/O
                         net (fo=32, routed)          1.268    22.108    gcm_aes_instance/g0_b0__61_i_2_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g2_b7__61/I1
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    22.232 r  gcm_aes_instance/g2_b7__61/O
                         net (fo=1, routed)           0.850    23.082    gcm_aes_instance/g2_b7__61_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g0_b0__49_i_7/I0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.206 r  gcm_aes_instance/g0_b0__49_i_7/O
                         net (fo=11, routed)          1.331    24.537    gcm_aes_instance/p_45_in937_in[7]
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_8/I3
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.661 r  gcm_aes_instance/g0_b0__49_i_8/O
                         net (fo=1, routed)           0.669    25.330    gcm_aes_instance/g0_b0__49_i_8_n_0
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_2/I0
    SLICE_X48Y50         LUT3 (Prop_lut3_I0_O)        0.124    25.454 r  gcm_aes_instance/g0_b0__49_i_2/O
                         net (fo=32, routed)          0.755    26.209    gcm_aes_instance/g0_b0__49_i_2_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g3_b7__49/I1
    SLICE_X53Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.333 r  gcm_aes_instance/g3_b7__49/O
                         net (fo=1, routed)           0.665    26.998    gcm_aes_instance/g3_b7__49_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g0_b0__37_i_7/I0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.122 r  gcm_aes_instance/g0_b0__37_i_7/O
                         net (fo=11, routed)          1.364    28.487    gcm_aes_instance/p_42_in985_in[7]
    SLICE_X60Y52                                                      r  gcm_aes_instance/g0_b0__37_i_8/I3
    SLICE_X60Y52         LUT5 (Prop_lut5_I3_O)        0.124    28.611 r  gcm_aes_instance/g0_b0__37_i_8/O
                         net (fo=1, routed)           0.622    29.233    gcm_aes_instance/g0_b0__37_i_8_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__37_i_2/I0
    SLICE_X61Y52         LUT3 (Prop_lut3_I0_O)        0.124    29.357 r  gcm_aes_instance/g0_b0__37_i_2/O
                         net (fo=32, routed)          0.823    30.180    gcm_aes_instance/g0_b0__37_i_2_n_0
    SLICE_X62Y52                                                      r  gcm_aes_instance/g3_b7__37/I1
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.304 r  gcm_aes_instance/g3_b7__37/O
                         net (fo=1, routed)           0.814    31.117    gcm_aes_instance/g3_b7__37_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__12_i_7/I3
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.241 r  gcm_aes_instance/g0_b0__12_i_7/O
                         net (fo=11, routed)          1.890    33.132    gcm_aes_instance/p_39_in1033_in[7]
    SLICE_X51Y69                                                      r  gcm_aes_instance/g0_b0__25_i_8/I3
    SLICE_X51Y69         LUT5 (Prop_lut5_I3_O)        0.124    33.256 r  gcm_aes_instance/g0_b0__25_i_8/O
                         net (fo=1, routed)           0.582    33.838    gcm_aes_instance/g0_b0__25_i_8_n_0
    SLICE_X49Y69                                                      r  gcm_aes_instance/g0_b0__25_i_4/I0
    SLICE_X49Y69         LUT3 (Prop_lut3_I0_O)        0.124    33.962 r  gcm_aes_instance/g0_b0__25_i_4/O
                         net (fo=32, routed)          1.064    35.026    gcm_aes_instance/g0_b0__25_i_4_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g2_b7__25/I3
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.124    35.150 r  gcm_aes_instance/g2_b7__25/O
                         net (fo=1, routed)           0.680    35.830    gcm_aes_instance/g2_b7__25_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g0_b0__257_i_7/I0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.954 r  gcm_aes_instance/g0_b0__257_i_7/O
                         net (fo=11, routed)          1.419    37.373    gcm_aes_instance/g0_b0__257_i_7_n_0
    SLICE_X34Y78                                                      r  gcm_aes_instance/g0_b0__258_i_2/I1
    SLICE_X34Y78         LUT6 (Prop_lut6_I1_O)        0.124    37.497 r  gcm_aes_instance/g0_b0__258_i_2/O
                         net (fo=32, routed)          1.387    38.883    gcm_aes_instance/g0_b0__258_i_2_n_0
    SLICE_X14Y77                                                      r  gcm_aes_instance/g2_b6__258/I1
    SLICE_X14Y77         LUT6 (Prop_lut6_I1_O)        0.124    39.007 r  gcm_aes_instance/g2_b6__258/O
                         net (fo=1, routed)           0.658    39.665    gcm_aes_instance/g2_b6__258_n_0
    SLICE_X14Y77                                                      r  gcm_aes_instance/r_cipher_text[25]_i_2/I0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.124    39.789 r  gcm_aes_instance/r_cipher_text[25]_i_2/O
                         net (fo=1, routed)           0.441    40.231    gcm_aes_instance/r_cipher_text[25]_i_2_n_0
    SLICE_X12Y79                                                      r  gcm_aes_instance/r_cipher_text[25]_i_1/I1
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124    40.355 r  gcm_aes_instance/r_cipher_text[25]_i_1/O
                         net (fo=1, routed)           0.000    40.355    gcm_aes_instance/r_cipher_text[25]_i_1_n_0
    SLICE_X12Y79         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.429    41.911    gcm_aes_instance/clk
    SLICE_X12Y79         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[25]/C
                         clock pessimism              0.484    42.395    
                         clock uncertainty           -0.106    42.289    
    SLICE_X12Y79         FDRE (Setup_fdre_C_D)        0.077    42.366    gcm_aes_instance/r_cipher_text_reg[25]
  -------------------------------------------------------------------
                         required time                         42.366    
                         arrival time                         -40.355    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.172ns  (logic 5.175ns (12.569%)  route 35.997ns (87.431%))
  Logic Levels:           36  (LUT3=5 LUT4=1 LUT5=8 LUT6=20 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 41.911 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.634    -0.878    gcm_aes_instance/clk
    SLICE_X3Y37          FDRE                                         r  gcm_aes_instance/r_J_0_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  gcm_aes_instance/r_J_0_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.636     1.214    gcm_aes_instance/r_J_0_reg[1]_rep__0_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g1_b0__261/I0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  gcm_aes_instance/g1_b0__261/O
                         net (fo=1, routed)           0.000     1.338    gcm_aes_instance/g1_b0__261_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_36/I1
    SLICE_X1Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  gcm_aes_instance/g0_b0__125_i_36/O
                         net (fo=1, routed)           0.000     1.555    gcm_aes_instance/g0_b0__125_i_36_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_12/I1
    SLICE_X1Y43          MUXF8 (Prop_muxf8_I1_O)      0.094     1.649 r  gcm_aes_instance/g0_b0__125_i_12/O
                         net (fo=5, routed)           0.973     2.622    gcm_aes_instance/g0_b0__125_i_12_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g0_b0__134_i_1/I1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.316     2.938 r  gcm_aes_instance/g0_b0__134_i_1/O
                         net (fo=32, routed)          0.895     3.833    gcm_aes_instance/g0_b0__134_i_1_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g2_b7__134/I0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.957 r  gcm_aes_instance/g2_b7__134/O
                         net (fo=1, routed)           0.797     4.754    gcm_aes_instance/g2_b7__134_n_0
    SLICE_X5Y39                                                       r  gcm_aes_instance/g0_b0__109_i_8/I1
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.878 r  gcm_aes_instance/g0_b0__109_i_8/O
                         net (fo=11, routed)          1.795     6.673    gcm_aes_instance/p_2_in629_in[7]
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_12/I1
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.797 r  gcm_aes_instance/g0_b0__109_i_12/O
                         net (fo=1, routed)           0.670     7.468    gcm_aes_instance/g0_b0__109_i_12_n_0
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_2/I0
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.592 r  gcm_aes_instance/g0_b0__109_i_2/O
                         net (fo=32, routed)          1.132     8.724    gcm_aes_instance/g0_b0__109_i_2_n_0
    SLICE_X36Y40                                                      r  gcm_aes_instance/g1_b5__109/I1
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.848 r  gcm_aes_instance/g1_b5__109/O
                         net (fo=2, routed)           0.658     9.506    gcm_aes_instance/g1_b5__109_n_0
    SLICE_X36Y41                                                      r  gcm_aes_instance/g0_b0__90_i_23/I1
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.630 r  gcm_aes_instance/g0_b0__90_i_23/O
                         net (fo=5, routed)           1.866    11.496    gcm_aes_instance/p_45_in745_in[5]
    SLICE_X14Y53                                                      r  gcm_aes_instance/g0_b0__103_i_6/I1
    SLICE_X14Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.620 r  gcm_aes_instance/g0_b0__103_i_6/O
                         net (fo=32, routed)          0.906    12.526    gcm_aes_instance/g0_b0__103_i_6_n_0
    SLICE_X10Y52                                                      r  gcm_aes_instance/g3_b7__103/I5
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.650 r  gcm_aes_instance/g3_b7__103/O
                         net (fo=1, routed)           0.994    13.643    gcm_aes_instance/g3_b7__103_n_0
    SLICE_X10Y54                                                      r  gcm_aes_instance/g0_b0__83_i_7/I0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  gcm_aes_instance/g0_b0__83_i_7/O
                         net (fo=11, routed)          1.551    15.319    gcm_aes_instance/p_0_in750_in[7]
    SLICE_X5Y64                                                       r  gcm_aes_instance/g0_b0__86_i_1/I4
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.124    15.443 r  gcm_aes_instance/g0_b0__86_i_1/O
                         net (fo=32, routed)          1.360    16.802    gcm_aes_instance/g0_b0__86_i_1_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g2_b7__86/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    16.926 r  gcm_aes_instance/g2_b7__86/O
                         net (fo=1, routed)           0.846    17.772    gcm_aes_instance/g2_b7__86_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__61_i_8/I1
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    17.896 r  gcm_aes_instance/g0_b0__61_i_8/O
                         net (fo=11, routed)          2.027    19.923    gcm_aes_instance/p_2_in821_in[7]
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_12/I1
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.124    20.047 r  gcm_aes_instance/g0_b0__61_i_12/O
                         net (fo=1, routed)           0.669    20.716    gcm_aes_instance/g0_b0__61_i_12_n_0
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_2/I0
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.124    20.840 r  gcm_aes_instance/g0_b0__61_i_2/O
                         net (fo=32, routed)          1.268    22.108    gcm_aes_instance/g0_b0__61_i_2_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g2_b7__61/I1
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    22.232 r  gcm_aes_instance/g2_b7__61/O
                         net (fo=1, routed)           0.850    23.082    gcm_aes_instance/g2_b7__61_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g0_b0__49_i_7/I0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.206 r  gcm_aes_instance/g0_b0__49_i_7/O
                         net (fo=11, routed)          1.331    24.537    gcm_aes_instance/p_45_in937_in[7]
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_8/I3
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.661 r  gcm_aes_instance/g0_b0__49_i_8/O
                         net (fo=1, routed)           0.669    25.330    gcm_aes_instance/g0_b0__49_i_8_n_0
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_2/I0
    SLICE_X48Y50         LUT3 (Prop_lut3_I0_O)        0.124    25.454 r  gcm_aes_instance/g0_b0__49_i_2/O
                         net (fo=32, routed)          0.755    26.209    gcm_aes_instance/g0_b0__49_i_2_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g3_b7__49/I1
    SLICE_X53Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.333 r  gcm_aes_instance/g3_b7__49/O
                         net (fo=1, routed)           0.665    26.998    gcm_aes_instance/g3_b7__49_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g0_b0__37_i_7/I0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.122 r  gcm_aes_instance/g0_b0__37_i_7/O
                         net (fo=11, routed)          1.364    28.487    gcm_aes_instance/p_42_in985_in[7]
    SLICE_X60Y52                                                      r  gcm_aes_instance/g0_b0__37_i_8/I3
    SLICE_X60Y52         LUT5 (Prop_lut5_I3_O)        0.124    28.611 r  gcm_aes_instance/g0_b0__37_i_8/O
                         net (fo=1, routed)           0.622    29.233    gcm_aes_instance/g0_b0__37_i_8_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__37_i_2/I0
    SLICE_X61Y52         LUT3 (Prop_lut3_I0_O)        0.124    29.357 r  gcm_aes_instance/g0_b0__37_i_2/O
                         net (fo=32, routed)          0.823    30.180    gcm_aes_instance/g0_b0__37_i_2_n_0
    SLICE_X62Y52                                                      r  gcm_aes_instance/g3_b7__37/I1
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.304 r  gcm_aes_instance/g3_b7__37/O
                         net (fo=1, routed)           0.814    31.117    gcm_aes_instance/g3_b7__37_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__12_i_7/I3
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.241 r  gcm_aes_instance/g0_b0__12_i_7/O
                         net (fo=11, routed)          1.890    33.132    gcm_aes_instance/p_39_in1033_in[7]
    SLICE_X51Y69                                                      r  gcm_aes_instance/g0_b0__25_i_8/I3
    SLICE_X51Y69         LUT5 (Prop_lut5_I3_O)        0.124    33.256 r  gcm_aes_instance/g0_b0__25_i_8/O
                         net (fo=1, routed)           0.582    33.838    gcm_aes_instance/g0_b0__25_i_8_n_0
    SLICE_X49Y69                                                      r  gcm_aes_instance/g0_b0__25_i_4/I0
    SLICE_X49Y69         LUT3 (Prop_lut3_I0_O)        0.124    33.962 r  gcm_aes_instance/g0_b0__25_i_4/O
                         net (fo=32, routed)          1.064    35.026    gcm_aes_instance/g0_b0__25_i_4_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g2_b7__25/I3
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.124    35.150 r  gcm_aes_instance/g2_b7__25/O
                         net (fo=1, routed)           0.680    35.830    gcm_aes_instance/g2_b7__25_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g0_b0__257_i_7/I0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.954 r  gcm_aes_instance/g0_b0__257_i_7/O
                         net (fo=11, routed)          1.436    37.390    gcm_aes_instance/g0_b0__257_i_7_n_0
    SLICE_X33Y78                                                      r  gcm_aes_instance/g0_b0__258_i_1/I0
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.124    37.514 r  gcm_aes_instance/g0_b0__258_i_1/O
                         net (fo=32, routed)          1.578    39.092    gcm_aes_instance/g0_b0__258_i_1_n_0
    SLICE_X15Y78                                                      r  gcm_aes_instance/g2_b2__258/I0
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.124    39.216 r  gcm_aes_instance/g2_b2__258/O
                         net (fo=1, routed)           0.403    39.619    gcm_aes_instance/g2_b2__258_n_0
    SLICE_X15Y78                                                      r  gcm_aes_instance/r_cipher_text[29]_i_2/I0
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.124    39.743 r  gcm_aes_instance/r_cipher_text[29]_i_2/O
                         net (fo=1, routed)           0.427    40.171    gcm_aes_instance/r_cipher_text[29]_i_2_n_0
    SLICE_X13Y79                                                      r  gcm_aes_instance/r_cipher_text[29]_i_1/I1
    SLICE_X13Y79         LUT6 (Prop_lut6_I1_O)        0.124    40.295 r  gcm_aes_instance/r_cipher_text[29]_i_1/O
                         net (fo=1, routed)           0.000    40.295    gcm_aes_instance/r_cipher_text[29]_i_1_n_0
    SLICE_X13Y79         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.429    41.911    gcm_aes_instance/clk
    SLICE_X13Y79         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[29]/C
                         clock pessimism              0.484    42.395    
                         clock uncertainty           -0.106    42.289    
    SLICE_X13Y79         FDRE (Setup_fdre_C_D)        0.029    42.318    gcm_aes_instance/r_cipher_text_reg[29]
  -------------------------------------------------------------------
                         required time                         42.318    
                         arrival time                         -40.295    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.151ns  (logic 5.430ns (13.195%)  route 35.721ns (86.805%))
  Logic Levels:           36  (LUT3=3 LUT4=1 LUT5=7 LUT6=21 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 41.909 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.634    -0.878    gcm_aes_instance/clk
    SLICE_X3Y37          FDRE                                         r  gcm_aes_instance/r_J_0_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  gcm_aes_instance/r_J_0_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.636     1.214    gcm_aes_instance/r_J_0_reg[1]_rep__0_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g1_b0__261/I0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  gcm_aes_instance/g1_b0__261/O
                         net (fo=1, routed)           0.000     1.338    gcm_aes_instance/g1_b0__261_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_36/I1
    SLICE_X1Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  gcm_aes_instance/g0_b0__125_i_36/O
                         net (fo=1, routed)           0.000     1.555    gcm_aes_instance/g0_b0__125_i_36_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_12/I1
    SLICE_X1Y43          MUXF8 (Prop_muxf8_I1_O)      0.094     1.649 r  gcm_aes_instance/g0_b0__125_i_12/O
                         net (fo=5, routed)           0.973     2.622    gcm_aes_instance/g0_b0__125_i_12_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g0_b0__134_i_1/I1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.316     2.938 r  gcm_aes_instance/g0_b0__134_i_1/O
                         net (fo=32, routed)          0.895     3.833    gcm_aes_instance/g0_b0__134_i_1_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g2_b7__134/I0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.957 r  gcm_aes_instance/g2_b7__134/O
                         net (fo=1, routed)           0.797     4.754    gcm_aes_instance/g2_b7__134_n_0
    SLICE_X5Y39                                                       r  gcm_aes_instance/g0_b0__109_i_8/I1
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.878 r  gcm_aes_instance/g0_b0__109_i_8/O
                         net (fo=11, routed)          1.795     6.673    gcm_aes_instance/p_2_in629_in[7]
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_12/I1
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.797 r  gcm_aes_instance/g0_b0__109_i_12/O
                         net (fo=1, routed)           0.670     7.468    gcm_aes_instance/g0_b0__109_i_12_n_0
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_2/I0
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.592 r  gcm_aes_instance/g0_b0__109_i_2/O
                         net (fo=32, routed)          1.132     8.724    gcm_aes_instance/g0_b0__109_i_2_n_0
    SLICE_X36Y40                                                      r  gcm_aes_instance/g1_b5__109/I1
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.848 r  gcm_aes_instance/g1_b5__109/O
                         net (fo=2, routed)           0.658     9.506    gcm_aes_instance/g1_b5__109_n_0
    SLICE_X36Y41                                                      r  gcm_aes_instance/g0_b0__90_i_23/I1
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.630 r  gcm_aes_instance/g0_b0__90_i_23/O
                         net (fo=5, routed)           1.866    11.496    gcm_aes_instance/p_45_in745_in[5]
    SLICE_X14Y53                                                      r  gcm_aes_instance/g0_b0__103_i_6/I1
    SLICE_X14Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.620 r  gcm_aes_instance/g0_b0__103_i_6/O
                         net (fo=32, routed)          0.906    12.526    gcm_aes_instance/g0_b0__103_i_6_n_0
    SLICE_X10Y52                                                      r  gcm_aes_instance/g3_b7__103/I5
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.650 r  gcm_aes_instance/g3_b7__103/O
                         net (fo=1, routed)           0.994    13.643    gcm_aes_instance/g3_b7__103_n_0
    SLICE_X10Y54                                                      r  gcm_aes_instance/g0_b0__83_i_7/I0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  gcm_aes_instance/g0_b0__83_i_7/O
                         net (fo=11, routed)          1.551    15.319    gcm_aes_instance/p_0_in750_in[7]
    SLICE_X5Y64                                                       r  gcm_aes_instance/g0_b0__86_i_1/I4
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.124    15.443 r  gcm_aes_instance/g0_b0__86_i_1/O
                         net (fo=32, routed)          1.360    16.802    gcm_aes_instance/g0_b0__86_i_1_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g2_b7__86/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    16.926 r  gcm_aes_instance/g2_b7__86/O
                         net (fo=1, routed)           0.846    17.772    gcm_aes_instance/g2_b7__86_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__61_i_8/I1
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    17.896 r  gcm_aes_instance/g0_b0__61_i_8/O
                         net (fo=11, routed)          2.027    19.923    gcm_aes_instance/p_2_in821_in[7]
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_12/I1
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.124    20.047 r  gcm_aes_instance/g0_b0__61_i_12/O
                         net (fo=1, routed)           0.669    20.716    gcm_aes_instance/g0_b0__61_i_12_n_0
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_2/I0
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.124    20.840 r  gcm_aes_instance/g0_b0__61_i_2/O
                         net (fo=32, routed)          1.354    22.193    gcm_aes_instance/g0_b0__61_i_2_n_0
    SLICE_X39Y57                                                      r  gcm_aes_instance/g2_b2__61/I1
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.317 r  gcm_aes_instance/g2_b2__61/O
                         net (fo=1, routed)           0.000    22.317    gcm_aes_instance/g2_b2__61_n_0
    SLICE_X39Y57                                                      r  gcm_aes_instance/g0_b0__42_i_48/I1
    SLICE_X39Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    22.534 r  gcm_aes_instance/g0_b0__42_i_48/O
                         net (fo=1, routed)           0.000    22.534    gcm_aes_instance/g0_b0__42_i_48_n_0
    SLICE_X39Y57                                                      r  gcm_aes_instance/g0_b0__42_i_15/I1
    SLICE_X39Y57         MUXF8 (Prop_muxf8_I1_O)      0.094    22.628 r  gcm_aes_instance/g0_b0__42_i_15/O
                         net (fo=5, routed)           1.572    24.200    gcm_aes_instance/p_45_in937_in[2]
    SLICE_X48Y52                                                      r  gcm_aes_instance/g0_b0__42_i_3/I0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.316    24.516 r  gcm_aes_instance/g0_b0__42_i_3/O
                         net (fo=32, routed)          1.256    25.772    gcm_aes_instance/g0_b0__42_i_3_n_0
    SLICE_X52Y53                                                      r  gcm_aes_instance/g3_b7__42/I2
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.896 r  gcm_aes_instance/g3_b7__42/O
                         net (fo=1, routed)           0.791    26.688    gcm_aes_instance/g3_b7__42_n_0
    SLICE_X52Y53                                                      r  gcm_aes_instance/g0_b0__26_i_8/I0
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    26.812 r  gcm_aes_instance/g0_b0__26_i_8/O
                         net (fo=11, routed)          1.442    28.254    gcm_aes_instance/p_28_in997_in[7]
    SLICE_X59Y61                                                      r  gcm_aes_instance/g0_b0__26_i_1/I1
    SLICE_X59Y61         LUT5 (Prop_lut5_I1_O)        0.124    28.378 r  gcm_aes_instance/g0_b0__26_i_1/O
                         net (fo=32, routed)          1.410    29.788    gcm_aes_instance/g0_b0__26_i_1_n_0
    SLICE_X64Y61                                                      r  gcm_aes_instance/g3_b7__26/I0
    SLICE_X64Y61         LUT6 (Prop_lut6_I0_O)        0.124    29.912 r  gcm_aes_instance/g3_b7__26/O
                         net (fo=1, routed)           0.680    30.592    gcm_aes_instance/g3_b7__26_n_0
    SLICE_X64Y61                                                      r  gcm_aes_instance/g0_b0__10_i_8/I1
    SLICE_X64Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.716 r  gcm_aes_instance/g0_b0__10_i_8/O
                         net (fo=11, routed)          1.777    32.493    gcm_aes_instance/p_28_in1061_in[7]
    SLICE_X50Y75                                                      r  gcm_aes_instance/g0_b0__17_i_8/I1
    SLICE_X50Y75         LUT5 (Prop_lut5_I1_O)        0.124    32.617 r  gcm_aes_instance/g0_b0__17_i_8/O
                         net (fo=1, routed)           0.689    33.306    gcm_aes_instance/g0_b0__17_i_8_n_0
    SLICE_X50Y75                                                      r  gcm_aes_instance/g0_b0__17_i_2/I0
    SLICE_X50Y75         LUT3 (Prop_lut3_I0_O)        0.124    33.430 r  gcm_aes_instance/g0_b0__17_i_2/O
                         net (fo=32, routed)          1.164    34.594    gcm_aes_instance/g0_b0__17_i_2_n_0
    SLICE_X41Y79                                                      r  gcm_aes_instance/g3_b7__17/I1
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124    34.718 r  gcm_aes_instance/g3_b7__17/O
                         net (fo=1, routed)           0.665    35.383    gcm_aes_instance/g3_b7__17_n_0
    SLICE_X41Y79                                                      r  gcm_aes_instance/g0_b0__0_i_7/I0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    35.507 r  gcm_aes_instance/g0_b0__0_i_7/O
                         net (fo=11, routed)          0.589    36.096    gcm_aes_instance/p_42_in1113_in[7]
    SLICE_X40Y81                                                      r  gcm_aes_instance/g0_b0__2_i_9/I5
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    36.220 r  gcm_aes_instance/g0_b0__2_i_9/O
                         net (fo=1, routed)           1.126    37.346    gcm_aes_instance/g0_b0__2_i_9_n_0
    SLICE_X39Y81                                                      r  gcm_aes_instance/g0_b0__2_i_2/I0
    SLICE_X39Y81         LUT6 (Prop_lut6_I0_O)        0.124    37.470 r  gcm_aes_instance/g0_b0__2_i_2/O
                         net (fo=32, routed)          1.272    38.743    gcm_aes_instance/g0_b0__2_i_2_n_0
    SLICE_X39Y83                                                      r  gcm_aes_instance/g0_b0__2/I1
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    38.867 r  gcm_aes_instance/g0_b0__2/O
                         net (fo=1, routed)           0.525    39.392    gcm_aes_instance/g0_b0__2_n_0
    SLICE_X39Y83                                                      r  gcm_aes_instance/r_cipher_text[95]_i_2/I5
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.516 r  gcm_aes_instance/r_cipher_text[95]_i_2/O
                         net (fo=1, routed)           0.634    40.150    gcm_aes_instance/r_cipher_text[95]_i_2_n_0
    SLICE_X39Y82                                                      r  gcm_aes_instance/r_cipher_text[95]_i_1/I1
    SLICE_X39Y82         LUT6 (Prop_lut6_I1_O)        0.124    40.274 r  gcm_aes_instance/r_cipher_text[95]_i_1/O
                         net (fo=1, routed)           0.000    40.274    gcm_aes_instance/r_cipher_text[95]_i_1_n_0
    SLICE_X39Y82         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.427    41.909    gcm_aes_instance/clk
    SLICE_X39Y82         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[95]/C
                         clock pessimism              0.484    42.393    
                         clock uncertainty           -0.106    42.287    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)        0.029    42.316    gcm_aes_instance/r_cipher_text_reg[95]
  -------------------------------------------------------------------
                         required time                         42.316    
                         arrival time                         -40.274    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.147ns  (logic 5.175ns (12.577%)  route 35.972ns (87.423%))
  Logic Levels:           36  (LUT3=5 LUT4=1 LUT5=8 LUT6=20 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 41.911 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.634    -0.878    gcm_aes_instance/clk
    SLICE_X3Y37          FDRE                                         r  gcm_aes_instance/r_J_0_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  gcm_aes_instance/r_J_0_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.636     1.214    gcm_aes_instance/r_J_0_reg[1]_rep__0_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g1_b0__261/I0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  gcm_aes_instance/g1_b0__261/O
                         net (fo=1, routed)           0.000     1.338    gcm_aes_instance/g1_b0__261_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_36/I1
    SLICE_X1Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  gcm_aes_instance/g0_b0__125_i_36/O
                         net (fo=1, routed)           0.000     1.555    gcm_aes_instance/g0_b0__125_i_36_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_12/I1
    SLICE_X1Y43          MUXF8 (Prop_muxf8_I1_O)      0.094     1.649 r  gcm_aes_instance/g0_b0__125_i_12/O
                         net (fo=5, routed)           0.973     2.622    gcm_aes_instance/g0_b0__125_i_12_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g0_b0__134_i_1/I1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.316     2.938 r  gcm_aes_instance/g0_b0__134_i_1/O
                         net (fo=32, routed)          0.895     3.833    gcm_aes_instance/g0_b0__134_i_1_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g2_b7__134/I0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.957 r  gcm_aes_instance/g2_b7__134/O
                         net (fo=1, routed)           0.797     4.754    gcm_aes_instance/g2_b7__134_n_0
    SLICE_X5Y39                                                       r  gcm_aes_instance/g0_b0__109_i_8/I1
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.878 r  gcm_aes_instance/g0_b0__109_i_8/O
                         net (fo=11, routed)          1.795     6.673    gcm_aes_instance/p_2_in629_in[7]
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_12/I1
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.797 r  gcm_aes_instance/g0_b0__109_i_12/O
                         net (fo=1, routed)           0.670     7.468    gcm_aes_instance/g0_b0__109_i_12_n_0
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_2/I0
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.592 r  gcm_aes_instance/g0_b0__109_i_2/O
                         net (fo=32, routed)          1.132     8.724    gcm_aes_instance/g0_b0__109_i_2_n_0
    SLICE_X36Y40                                                      r  gcm_aes_instance/g1_b5__109/I1
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.848 r  gcm_aes_instance/g1_b5__109/O
                         net (fo=2, routed)           0.658     9.506    gcm_aes_instance/g1_b5__109_n_0
    SLICE_X36Y41                                                      r  gcm_aes_instance/g0_b0__90_i_23/I1
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.630 r  gcm_aes_instance/g0_b0__90_i_23/O
                         net (fo=5, routed)           1.866    11.496    gcm_aes_instance/p_45_in745_in[5]
    SLICE_X14Y53                                                      r  gcm_aes_instance/g0_b0__103_i_6/I1
    SLICE_X14Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.620 r  gcm_aes_instance/g0_b0__103_i_6/O
                         net (fo=32, routed)          0.906    12.526    gcm_aes_instance/g0_b0__103_i_6_n_0
    SLICE_X10Y52                                                      r  gcm_aes_instance/g3_b7__103/I5
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.650 r  gcm_aes_instance/g3_b7__103/O
                         net (fo=1, routed)           0.994    13.643    gcm_aes_instance/g3_b7__103_n_0
    SLICE_X10Y54                                                      r  gcm_aes_instance/g0_b0__83_i_7/I0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  gcm_aes_instance/g0_b0__83_i_7/O
                         net (fo=11, routed)          1.551    15.319    gcm_aes_instance/p_0_in750_in[7]
    SLICE_X5Y64                                                       r  gcm_aes_instance/g0_b0__86_i_1/I4
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.124    15.443 r  gcm_aes_instance/g0_b0__86_i_1/O
                         net (fo=32, routed)          1.360    16.802    gcm_aes_instance/g0_b0__86_i_1_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g2_b7__86/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    16.926 r  gcm_aes_instance/g2_b7__86/O
                         net (fo=1, routed)           0.846    17.772    gcm_aes_instance/g2_b7__86_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__61_i_8/I1
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    17.896 r  gcm_aes_instance/g0_b0__61_i_8/O
                         net (fo=11, routed)          2.027    19.923    gcm_aes_instance/p_2_in821_in[7]
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_12/I1
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.124    20.047 r  gcm_aes_instance/g0_b0__61_i_12/O
                         net (fo=1, routed)           0.669    20.716    gcm_aes_instance/g0_b0__61_i_12_n_0
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_2/I0
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.124    20.840 r  gcm_aes_instance/g0_b0__61_i_2/O
                         net (fo=32, routed)          1.268    22.108    gcm_aes_instance/g0_b0__61_i_2_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g2_b7__61/I1
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    22.232 r  gcm_aes_instance/g2_b7__61/O
                         net (fo=1, routed)           0.850    23.082    gcm_aes_instance/g2_b7__61_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g0_b0__49_i_7/I0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.206 r  gcm_aes_instance/g0_b0__49_i_7/O
                         net (fo=11, routed)          1.331    24.537    gcm_aes_instance/p_45_in937_in[7]
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_8/I3
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.661 r  gcm_aes_instance/g0_b0__49_i_8/O
                         net (fo=1, routed)           0.669    25.330    gcm_aes_instance/g0_b0__49_i_8_n_0
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_2/I0
    SLICE_X48Y50         LUT3 (Prop_lut3_I0_O)        0.124    25.454 r  gcm_aes_instance/g0_b0__49_i_2/O
                         net (fo=32, routed)          0.755    26.209    gcm_aes_instance/g0_b0__49_i_2_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g3_b7__49/I1
    SLICE_X53Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.333 r  gcm_aes_instance/g3_b7__49/O
                         net (fo=1, routed)           0.665    26.998    gcm_aes_instance/g3_b7__49_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g0_b0__37_i_7/I0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.122 r  gcm_aes_instance/g0_b0__37_i_7/O
                         net (fo=11, routed)          1.364    28.487    gcm_aes_instance/p_42_in985_in[7]
    SLICE_X60Y52                                                      r  gcm_aes_instance/g0_b0__37_i_8/I3
    SLICE_X60Y52         LUT5 (Prop_lut5_I3_O)        0.124    28.611 r  gcm_aes_instance/g0_b0__37_i_8/O
                         net (fo=1, routed)           0.622    29.233    gcm_aes_instance/g0_b0__37_i_8_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__37_i_2/I0
    SLICE_X61Y52         LUT3 (Prop_lut3_I0_O)        0.124    29.357 r  gcm_aes_instance/g0_b0__37_i_2/O
                         net (fo=32, routed)          0.823    30.180    gcm_aes_instance/g0_b0__37_i_2_n_0
    SLICE_X62Y52                                                      r  gcm_aes_instance/g3_b7__37/I1
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.304 r  gcm_aes_instance/g3_b7__37/O
                         net (fo=1, routed)           0.814    31.117    gcm_aes_instance/g3_b7__37_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__12_i_7/I3
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.241 r  gcm_aes_instance/g0_b0__12_i_7/O
                         net (fo=11, routed)          1.890    33.132    gcm_aes_instance/p_39_in1033_in[7]
    SLICE_X51Y69                                                      r  gcm_aes_instance/g0_b0__25_i_8/I3
    SLICE_X51Y69         LUT5 (Prop_lut5_I3_O)        0.124    33.256 r  gcm_aes_instance/g0_b0__25_i_8/O
                         net (fo=1, routed)           0.582    33.838    gcm_aes_instance/g0_b0__25_i_8_n_0
    SLICE_X49Y69                                                      r  gcm_aes_instance/g0_b0__25_i_4/I0
    SLICE_X49Y69         LUT3 (Prop_lut3_I0_O)        0.124    33.962 r  gcm_aes_instance/g0_b0__25_i_4/O
                         net (fo=32, routed)          1.064    35.026    gcm_aes_instance/g0_b0__25_i_4_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g2_b7__25/I3
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.124    35.150 r  gcm_aes_instance/g2_b7__25/O
                         net (fo=1, routed)           0.680    35.830    gcm_aes_instance/g2_b7__25_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g0_b0__257_i_7/I0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.954 r  gcm_aes_instance/g0_b0__257_i_7/O
                         net (fo=11, routed)          1.436    37.390    gcm_aes_instance/g0_b0__257_i_7_n_0
    SLICE_X33Y78                                                      r  gcm_aes_instance/g0_b0__258_i_1/I0
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.124    37.514 r  gcm_aes_instance/g0_b0__258_i_1/O
                         net (fo=32, routed)          1.433    38.947    gcm_aes_instance/g0_b0__258_i_1_n_0
    SLICE_X14Y79                                                      r  gcm_aes_instance/g2_b4__258/I0
    SLICE_X14Y79         LUT6 (Prop_lut6_I0_O)        0.124    39.071 r  gcm_aes_instance/g2_b4__258/O
                         net (fo=1, routed)           0.658    39.729    gcm_aes_instance/g2_b4__258_n_0
    SLICE_X14Y79                                                      r  gcm_aes_instance/r_cipher_text[27]_i_2/I0
    SLICE_X14Y79         LUT6 (Prop_lut6_I0_O)        0.124    39.853 r  gcm_aes_instance/r_cipher_text[27]_i_2/O
                         net (fo=1, routed)           0.292    40.145    gcm_aes_instance/r_cipher_text[27]_i_2_n_0
    SLICE_X15Y80                                                      r  gcm_aes_instance/r_cipher_text[27]_i_1/I1
    SLICE_X15Y80         LUT6 (Prop_lut6_I1_O)        0.124    40.269 r  gcm_aes_instance/r_cipher_text[27]_i_1/O
                         net (fo=1, routed)           0.000    40.269    gcm_aes_instance/r_cipher_text[27]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.429    41.911    gcm_aes_instance/clk
    SLICE_X15Y80         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[27]/C
                         clock pessimism              0.484    42.395    
                         clock uncertainty           -0.106    42.289    
    SLICE_X15Y80         FDRE (Setup_fdre_C_D)        0.031    42.320    gcm_aes_instance/r_cipher_text_reg[27]
  -------------------------------------------------------------------
                         required time                         42.320    
                         arrival time                         -40.269    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.126ns  (logic 5.175ns (12.583%)  route 35.951ns (87.417%))
  Logic Levels:           36  (LUT3=5 LUT4=1 LUT5=7 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 41.911 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.634    -0.878    gcm_aes_instance/clk
    SLICE_X3Y37          FDRE                                         r  gcm_aes_instance/r_J_0_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  gcm_aes_instance/r_J_0_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.636     1.214    gcm_aes_instance/r_J_0_reg[1]_rep__0_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g1_b0__261/I0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  gcm_aes_instance/g1_b0__261/O
                         net (fo=1, routed)           0.000     1.338    gcm_aes_instance/g1_b0__261_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_36/I1
    SLICE_X1Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  gcm_aes_instance/g0_b0__125_i_36/O
                         net (fo=1, routed)           0.000     1.555    gcm_aes_instance/g0_b0__125_i_36_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_12/I1
    SLICE_X1Y43          MUXF8 (Prop_muxf8_I1_O)      0.094     1.649 r  gcm_aes_instance/g0_b0__125_i_12/O
                         net (fo=5, routed)           0.973     2.622    gcm_aes_instance/g0_b0__125_i_12_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g0_b0__134_i_1/I1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.316     2.938 r  gcm_aes_instance/g0_b0__134_i_1/O
                         net (fo=32, routed)          0.895     3.833    gcm_aes_instance/g0_b0__134_i_1_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g2_b7__134/I0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.957 r  gcm_aes_instance/g2_b7__134/O
                         net (fo=1, routed)           0.797     4.754    gcm_aes_instance/g2_b7__134_n_0
    SLICE_X5Y39                                                       r  gcm_aes_instance/g0_b0__109_i_8/I1
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.878 r  gcm_aes_instance/g0_b0__109_i_8/O
                         net (fo=11, routed)          1.795     6.673    gcm_aes_instance/p_2_in629_in[7]
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_12/I1
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.797 r  gcm_aes_instance/g0_b0__109_i_12/O
                         net (fo=1, routed)           0.670     7.468    gcm_aes_instance/g0_b0__109_i_12_n_0
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_2/I0
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.592 r  gcm_aes_instance/g0_b0__109_i_2/O
                         net (fo=32, routed)          1.132     8.724    gcm_aes_instance/g0_b0__109_i_2_n_0
    SLICE_X36Y40                                                      r  gcm_aes_instance/g1_b5__109/I1
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.848 r  gcm_aes_instance/g1_b5__109/O
                         net (fo=2, routed)           0.658     9.506    gcm_aes_instance/g1_b5__109_n_0
    SLICE_X36Y41                                                      r  gcm_aes_instance/g0_b0__90_i_23/I1
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.630 r  gcm_aes_instance/g0_b0__90_i_23/O
                         net (fo=5, routed)           1.866    11.496    gcm_aes_instance/p_45_in745_in[5]
    SLICE_X14Y53                                                      r  gcm_aes_instance/g0_b0__103_i_6/I1
    SLICE_X14Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.620 r  gcm_aes_instance/g0_b0__103_i_6/O
                         net (fo=32, routed)          0.906    12.526    gcm_aes_instance/g0_b0__103_i_6_n_0
    SLICE_X10Y52                                                      r  gcm_aes_instance/g3_b7__103/I5
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.650 r  gcm_aes_instance/g3_b7__103/O
                         net (fo=1, routed)           0.994    13.643    gcm_aes_instance/g3_b7__103_n_0
    SLICE_X10Y54                                                      r  gcm_aes_instance/g0_b0__83_i_7/I0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  gcm_aes_instance/g0_b0__83_i_7/O
                         net (fo=11, routed)          1.551    15.319    gcm_aes_instance/p_0_in750_in[7]
    SLICE_X5Y64                                                       r  gcm_aes_instance/g0_b0__86_i_1/I4
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.124    15.443 r  gcm_aes_instance/g0_b0__86_i_1/O
                         net (fo=32, routed)          1.360    16.802    gcm_aes_instance/g0_b0__86_i_1_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g2_b7__86/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    16.926 r  gcm_aes_instance/g2_b7__86/O
                         net (fo=1, routed)           0.846    17.772    gcm_aes_instance/g2_b7__86_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__61_i_8/I1
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    17.896 r  gcm_aes_instance/g0_b0__61_i_8/O
                         net (fo=11, routed)          2.027    19.923    gcm_aes_instance/p_2_in821_in[7]
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_12/I1
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.124    20.047 r  gcm_aes_instance/g0_b0__61_i_12/O
                         net (fo=1, routed)           0.669    20.716    gcm_aes_instance/g0_b0__61_i_12_n_0
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_2/I0
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.124    20.840 r  gcm_aes_instance/g0_b0__61_i_2/O
                         net (fo=32, routed)          1.268    22.108    gcm_aes_instance/g0_b0__61_i_2_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g2_b7__61/I1
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    22.232 r  gcm_aes_instance/g2_b7__61/O
                         net (fo=1, routed)           0.850    23.082    gcm_aes_instance/g2_b7__61_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g0_b0__49_i_7/I0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.206 r  gcm_aes_instance/g0_b0__49_i_7/O
                         net (fo=11, routed)          1.331    24.537    gcm_aes_instance/p_45_in937_in[7]
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_8/I3
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.661 r  gcm_aes_instance/g0_b0__49_i_8/O
                         net (fo=1, routed)           0.669    25.330    gcm_aes_instance/g0_b0__49_i_8_n_0
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_2/I0
    SLICE_X48Y50         LUT3 (Prop_lut3_I0_O)        0.124    25.454 r  gcm_aes_instance/g0_b0__49_i_2/O
                         net (fo=32, routed)          0.755    26.209    gcm_aes_instance/g0_b0__49_i_2_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g3_b7__49/I1
    SLICE_X53Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.333 r  gcm_aes_instance/g3_b7__49/O
                         net (fo=1, routed)           0.665    26.998    gcm_aes_instance/g3_b7__49_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g0_b0__37_i_7/I0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.122 r  gcm_aes_instance/g0_b0__37_i_7/O
                         net (fo=11, routed)          1.364    28.487    gcm_aes_instance/p_42_in985_in[7]
    SLICE_X60Y52                                                      r  gcm_aes_instance/g0_b0__37_i_8/I3
    SLICE_X60Y52         LUT5 (Prop_lut5_I3_O)        0.124    28.611 r  gcm_aes_instance/g0_b0__37_i_8/O
                         net (fo=1, routed)           0.622    29.233    gcm_aes_instance/g0_b0__37_i_8_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__37_i_2/I0
    SLICE_X61Y52         LUT3 (Prop_lut3_I0_O)        0.124    29.357 r  gcm_aes_instance/g0_b0__37_i_2/O
                         net (fo=32, routed)          0.823    30.180    gcm_aes_instance/g0_b0__37_i_2_n_0
    SLICE_X62Y52                                                      r  gcm_aes_instance/g3_b7__37/I1
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.304 r  gcm_aes_instance/g3_b7__37/O
                         net (fo=1, routed)           0.814    31.117    gcm_aes_instance/g3_b7__37_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__12_i_7/I3
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.241 r  gcm_aes_instance/g0_b0__12_i_7/O
                         net (fo=11, routed)          1.890    33.132    gcm_aes_instance/p_39_in1033_in[7]
    SLICE_X51Y69                                                      r  gcm_aes_instance/g0_b0__25_i_8/I3
    SLICE_X51Y69         LUT5 (Prop_lut5_I3_O)        0.124    33.256 r  gcm_aes_instance/g0_b0__25_i_8/O
                         net (fo=1, routed)           0.582    33.838    gcm_aes_instance/g0_b0__25_i_8_n_0
    SLICE_X49Y69                                                      r  gcm_aes_instance/g0_b0__25_i_4/I0
    SLICE_X49Y69         LUT3 (Prop_lut3_I0_O)        0.124    33.962 r  gcm_aes_instance/g0_b0__25_i_4/O
                         net (fo=32, routed)          1.064    35.026    gcm_aes_instance/g0_b0__25_i_4_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g2_b7__25/I3
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.124    35.150 r  gcm_aes_instance/g2_b7__25/O
                         net (fo=1, routed)           0.680    35.830    gcm_aes_instance/g2_b7__25_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g0_b0__257_i_7/I0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.954 r  gcm_aes_instance/g0_b0__257_i_7/O
                         net (fo=11, routed)          1.391    37.345    gcm_aes_instance/g0_b0__257_i_7_n_0
    SLICE_X34Y78                                                      r  gcm_aes_instance/g0_b0__257_i_2/I1
    SLICE_X34Y78         LUT6 (Prop_lut6_I1_O)        0.124    37.469 r  gcm_aes_instance/g0_b0__257_i_2/O
                         net (fo=32, routed)          1.096    38.564    gcm_aes_instance/g0_b0__257_i_2_n_0
    SLICE_X28Y82                                                      r  gcm_aes_instance/g0_b6__257/I1
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.124    38.688 r  gcm_aes_instance/g0_b6__257/O
                         net (fo=1, routed)           0.669    39.357    gcm_aes_instance/g0_b6__257_n_0
    SLICE_X28Y82                                                      r  gcm_aes_instance/r_cipher_text[49]_i_2/I5
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124    39.481 r  gcm_aes_instance/r_cipher_text[49]_i_2/O
                         net (fo=1, routed)           0.643    40.125    gcm_aes_instance/r_cipher_text[49]_i_2_n_0
    SLICE_X29Y82                                                      r  gcm_aes_instance/r_cipher_text[49]_i_1/I1
    SLICE_X29Y82         LUT6 (Prop_lut6_I1_O)        0.124    40.249 r  gcm_aes_instance/r_cipher_text[49]_i_1/O
                         net (fo=1, routed)           0.000    40.249    gcm_aes_instance/r_cipher_text[49]_i_1_n_0
    SLICE_X29Y82         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.429    41.911    gcm_aes_instance/clk
    SLICE_X29Y82         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[49]/C
                         clock pessimism              0.484    42.395    
                         clock uncertainty           -0.106    42.289    
    SLICE_X29Y82         FDRE (Setup_fdre_C_D)        0.029    42.318    gcm_aes_instance/r_cipher_text_reg[49]
  -------------------------------------------------------------------
                         required time                         42.318    
                         arrival time                         -40.249    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.096ns  (logic 5.725ns (13.931%)  route 35.371ns (86.069%))
  Logic Levels:           36  (LUT3=3 LUT4=1 LUT5=7 LUT6=20 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 41.916 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.634    -0.878    gcm_aes_instance/clk
    SLICE_X3Y37          FDRE                                         r  gcm_aes_instance/r_J_0_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  gcm_aes_instance/r_J_0_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.636     1.214    gcm_aes_instance/r_J_0_reg[1]_rep__0_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g1_b0__261/I0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  gcm_aes_instance/g1_b0__261/O
                         net (fo=1, routed)           0.000     1.338    gcm_aes_instance/g1_b0__261_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_36/I1
    SLICE_X1Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  gcm_aes_instance/g0_b0__125_i_36/O
                         net (fo=1, routed)           0.000     1.555    gcm_aes_instance/g0_b0__125_i_36_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_12/I1
    SLICE_X1Y43          MUXF8 (Prop_muxf8_I1_O)      0.094     1.649 r  gcm_aes_instance/g0_b0__125_i_12/O
                         net (fo=5, routed)           0.973     2.622    gcm_aes_instance/g0_b0__125_i_12_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g0_b0__134_i_1/I1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.316     2.938 r  gcm_aes_instance/g0_b0__134_i_1/O
                         net (fo=32, routed)          0.895     3.833    gcm_aes_instance/g0_b0__134_i_1_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g2_b7__134/I0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.957 r  gcm_aes_instance/g2_b7__134/O
                         net (fo=1, routed)           0.797     4.754    gcm_aes_instance/g2_b7__134_n_0
    SLICE_X5Y39                                                       r  gcm_aes_instance/g0_b0__109_i_8/I1
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.878 r  gcm_aes_instance/g0_b0__109_i_8/O
                         net (fo=11, routed)          1.795     6.673    gcm_aes_instance/p_2_in629_in[7]
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_12/I1
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.797 r  gcm_aes_instance/g0_b0__109_i_12/O
                         net (fo=1, routed)           0.670     7.468    gcm_aes_instance/g0_b0__109_i_12_n_0
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_2/I0
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.592 r  gcm_aes_instance/g0_b0__109_i_2/O
                         net (fo=32, routed)          1.132     8.724    gcm_aes_instance/g0_b0__109_i_2_n_0
    SLICE_X36Y40                                                      r  gcm_aes_instance/g1_b5__109/I1
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.848 r  gcm_aes_instance/g1_b5__109/O
                         net (fo=2, routed)           0.658     9.506    gcm_aes_instance/g1_b5__109_n_0
    SLICE_X36Y41                                                      r  gcm_aes_instance/g0_b0__90_i_23/I1
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.630 r  gcm_aes_instance/g0_b0__90_i_23/O
                         net (fo=5, routed)           1.866    11.496    gcm_aes_instance/p_45_in745_in[5]
    SLICE_X14Y53                                                      r  gcm_aes_instance/g0_b0__103_i_6/I1
    SLICE_X14Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.620 r  gcm_aes_instance/g0_b0__103_i_6/O
                         net (fo=32, routed)          0.906    12.526    gcm_aes_instance/g0_b0__103_i_6_n_0
    SLICE_X10Y52                                                      r  gcm_aes_instance/g3_b7__103/I5
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.650 r  gcm_aes_instance/g3_b7__103/O
                         net (fo=1, routed)           0.994    13.643    gcm_aes_instance/g3_b7__103_n_0
    SLICE_X10Y54                                                      r  gcm_aes_instance/g0_b0__83_i_7/I0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  gcm_aes_instance/g0_b0__83_i_7/O
                         net (fo=11, routed)          1.551    15.319    gcm_aes_instance/p_0_in750_in[7]
    SLICE_X5Y64                                                       r  gcm_aes_instance/g0_b0__86_i_1/I4
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.124    15.443 r  gcm_aes_instance/g0_b0__86_i_1/O
                         net (fo=32, routed)          1.360    16.802    gcm_aes_instance/g0_b0__86_i_1_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g2_b7__86/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    16.926 r  gcm_aes_instance/g2_b7__86/O
                         net (fo=1, routed)           0.846    17.772    gcm_aes_instance/g2_b7__86_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__61_i_8/I1
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    17.896 r  gcm_aes_instance/g0_b0__61_i_8/O
                         net (fo=11, routed)          2.027    19.923    gcm_aes_instance/p_2_in821_in[7]
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_12/I1
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.124    20.047 r  gcm_aes_instance/g0_b0__61_i_12/O
                         net (fo=1, routed)           0.669    20.716    gcm_aes_instance/g0_b0__61_i_12_n_0
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_2/I0
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.124    20.840 r  gcm_aes_instance/g0_b0__61_i_2/O
                         net (fo=32, routed)          1.354    22.193    gcm_aes_instance/g0_b0__61_i_2_n_0
    SLICE_X39Y57                                                      r  gcm_aes_instance/g2_b2__61/I1
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.317 r  gcm_aes_instance/g2_b2__61/O
                         net (fo=1, routed)           0.000    22.317    gcm_aes_instance/g2_b2__61_n_0
    SLICE_X39Y57                                                      r  gcm_aes_instance/g0_b0__42_i_48/I1
    SLICE_X39Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    22.534 r  gcm_aes_instance/g0_b0__42_i_48/O
                         net (fo=1, routed)           0.000    22.534    gcm_aes_instance/g0_b0__42_i_48_n_0
    SLICE_X39Y57                                                      r  gcm_aes_instance/g0_b0__42_i_15/I1
    SLICE_X39Y57         MUXF8 (Prop_muxf8_I1_O)      0.094    22.628 r  gcm_aes_instance/g0_b0__42_i_15/O
                         net (fo=5, routed)           1.572    24.200    gcm_aes_instance/p_45_in937_in[2]
    SLICE_X48Y52                                                      r  gcm_aes_instance/g0_b0__42_i_3/I0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.316    24.516 r  gcm_aes_instance/g0_b0__42_i_3/O
                         net (fo=32, routed)          1.256    25.772    gcm_aes_instance/g0_b0__42_i_3_n_0
    SLICE_X52Y53                                                      r  gcm_aes_instance/g3_b7__42/I2
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.896 r  gcm_aes_instance/g3_b7__42/O
                         net (fo=1, routed)           0.791    26.688    gcm_aes_instance/g3_b7__42_n_0
    SLICE_X52Y53                                                      r  gcm_aes_instance/g0_b0__26_i_8/I0
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    26.812 r  gcm_aes_instance/g0_b0__26_i_8/O
                         net (fo=11, routed)          1.442    28.254    gcm_aes_instance/p_28_in997_in[7]
    SLICE_X59Y61                                                      r  gcm_aes_instance/g0_b0__26_i_1/I1
    SLICE_X59Y61         LUT5 (Prop_lut5_I1_O)        0.124    28.378 r  gcm_aes_instance/g0_b0__26_i_1/O
                         net (fo=32, routed)          1.410    29.788    gcm_aes_instance/g0_b0__26_i_1_n_0
    SLICE_X64Y61                                                      r  gcm_aes_instance/g3_b7__26/I0
    SLICE_X64Y61         LUT6 (Prop_lut6_I0_O)        0.124    29.912 r  gcm_aes_instance/g3_b7__26/O
                         net (fo=1, routed)           0.680    30.592    gcm_aes_instance/g3_b7__26_n_0
    SLICE_X64Y61                                                      r  gcm_aes_instance/g0_b0__10_i_8/I1
    SLICE_X64Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.716 r  gcm_aes_instance/g0_b0__10_i_8/O
                         net (fo=11, routed)          1.777    32.493    gcm_aes_instance/p_28_in1061_in[7]
    SLICE_X50Y75                                                      r  gcm_aes_instance/g0_b0__17_i_8/I1
    SLICE_X50Y75         LUT5 (Prop_lut5_I1_O)        0.124    32.617 r  gcm_aes_instance/g0_b0__17_i_8/O
                         net (fo=1, routed)           0.689    33.306    gcm_aes_instance/g0_b0__17_i_8_n_0
    SLICE_X50Y75                                                      r  gcm_aes_instance/g0_b0__17_i_2/I0
    SLICE_X50Y75         LUT3 (Prop_lut3_I0_O)        0.124    33.430 r  gcm_aes_instance/g0_b0__17_i_2/O
                         net (fo=32, routed)          1.233    34.663    gcm_aes_instance/g0_b0__17_i_2_n_0
    SLICE_X40Y79                                                      r  gcm_aes_instance/g1_b1__17/I1
    SLICE_X40Y79         LUT6 (Prop_lut6_I1_O)        0.124    34.787 r  gcm_aes_instance/g1_b1__17/O
                         net (fo=1, routed)           0.000    34.787    gcm_aes_instance/g1_b1__17_n_0
    SLICE_X40Y79                                                      r  gcm_aes_instance/g0_b0__0_i_44/I1
    SLICE_X40Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    35.032 r  gcm_aes_instance/g0_b0__0_i_44/O
                         net (fo=2, routed)           0.648    35.680    gcm_aes_instance/g0_b0__0_i_44_n_0
    SLICE_X39Y79                                                      r  gcm_aes_instance/g0_b0__259_i_7/I3
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.298    35.978 r  gcm_aes_instance/g0_b0__259_i_7/O
                         net (fo=1, routed)           0.742    36.720    gcm_aes_instance/g0_b0__259_i_7_n_0
    SLICE_X36Y79                                                      r  gcm_aes_instance/g0_b0__259_i_2/I0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    36.844 r  gcm_aes_instance/g0_b0__259_i_2/O
                         net (fo=32, routed)          1.904    38.748    gcm_aes_instance/g0_b0__259_i_2_n_0
    SLICE_X15Y84                                                      r  gcm_aes_instance/g3_b4__259/I1
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    38.872 r  gcm_aes_instance/g3_b4__259/O
                         net (fo=1, routed)           0.433    39.305    gcm_aes_instance/g3_b4__259_n_0
    SLICE_X15Y84                                                      r  gcm_aes_instance/r_cipher_text[11]_i_2/I5
    SLICE_X15Y84         LUT6 (Prop_lut6_I5_O)        0.124    39.429 r  gcm_aes_instance/r_cipher_text[11]_i_2/O
                         net (fo=1, routed)           0.665    40.094    gcm_aes_instance/r_cipher_text[11]_i_2_n_0
    SLICE_X15Y84                                                      r  gcm_aes_instance/r_cipher_text[11]_i_1/I1
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    40.218 r  gcm_aes_instance/r_cipher_text[11]_i_1/O
                         net (fo=1, routed)           0.000    40.218    gcm_aes_instance/r_cipher_text[11]_i_1_n_0
    SLICE_X15Y84         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.434    41.916    gcm_aes_instance/clk
    SLICE_X15Y84         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[11]/C
                         clock pessimism              0.484    42.400    
                         clock uncertainty           -0.106    42.294    
    SLICE_X15Y84         FDRE (Setup_fdre_C_D)        0.029    42.323    gcm_aes_instance/r_cipher_text_reg[11]
  -------------------------------------------------------------------
                         required time                         42.323    
                         arrival time                         -40.218    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.073ns  (logic 5.175ns (12.599%)  route 35.898ns (87.400%))
  Logic Levels:           36  (LUT3=5 LUT4=1 LUT5=7 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 41.908 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.634    -0.878    gcm_aes_instance/clk
    SLICE_X3Y37          FDRE                                         r  gcm_aes_instance/r_J_0_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  gcm_aes_instance/r_J_0_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.636     1.214    gcm_aes_instance/r_J_0_reg[1]_rep__0_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g1_b0__261/I0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  gcm_aes_instance/g1_b0__261/O
                         net (fo=1, routed)           0.000     1.338    gcm_aes_instance/g1_b0__261_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_36/I1
    SLICE_X1Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  gcm_aes_instance/g0_b0__125_i_36/O
                         net (fo=1, routed)           0.000     1.555    gcm_aes_instance/g0_b0__125_i_36_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_12/I1
    SLICE_X1Y43          MUXF8 (Prop_muxf8_I1_O)      0.094     1.649 r  gcm_aes_instance/g0_b0__125_i_12/O
                         net (fo=5, routed)           0.973     2.622    gcm_aes_instance/g0_b0__125_i_12_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g0_b0__134_i_1/I1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.316     2.938 r  gcm_aes_instance/g0_b0__134_i_1/O
                         net (fo=32, routed)          0.895     3.833    gcm_aes_instance/g0_b0__134_i_1_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g2_b7__134/I0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.957 r  gcm_aes_instance/g2_b7__134/O
                         net (fo=1, routed)           0.797     4.754    gcm_aes_instance/g2_b7__134_n_0
    SLICE_X5Y39                                                       r  gcm_aes_instance/g0_b0__109_i_8/I1
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.878 r  gcm_aes_instance/g0_b0__109_i_8/O
                         net (fo=11, routed)          1.795     6.673    gcm_aes_instance/p_2_in629_in[7]
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_12/I1
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.797 r  gcm_aes_instance/g0_b0__109_i_12/O
                         net (fo=1, routed)           0.670     7.468    gcm_aes_instance/g0_b0__109_i_12_n_0
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_2/I0
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.592 r  gcm_aes_instance/g0_b0__109_i_2/O
                         net (fo=32, routed)          1.132     8.724    gcm_aes_instance/g0_b0__109_i_2_n_0
    SLICE_X36Y40                                                      r  gcm_aes_instance/g1_b5__109/I1
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.848 r  gcm_aes_instance/g1_b5__109/O
                         net (fo=2, routed)           0.658     9.506    gcm_aes_instance/g1_b5__109_n_0
    SLICE_X36Y41                                                      r  gcm_aes_instance/g0_b0__90_i_23/I1
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.630 r  gcm_aes_instance/g0_b0__90_i_23/O
                         net (fo=5, routed)           1.866    11.496    gcm_aes_instance/p_45_in745_in[5]
    SLICE_X14Y53                                                      r  gcm_aes_instance/g0_b0__103_i_6/I1
    SLICE_X14Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.620 r  gcm_aes_instance/g0_b0__103_i_6/O
                         net (fo=32, routed)          0.906    12.526    gcm_aes_instance/g0_b0__103_i_6_n_0
    SLICE_X10Y52                                                      r  gcm_aes_instance/g3_b7__103/I5
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.650 r  gcm_aes_instance/g3_b7__103/O
                         net (fo=1, routed)           0.994    13.643    gcm_aes_instance/g3_b7__103_n_0
    SLICE_X10Y54                                                      r  gcm_aes_instance/g0_b0__83_i_7/I0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  gcm_aes_instance/g0_b0__83_i_7/O
                         net (fo=11, routed)          1.551    15.319    gcm_aes_instance/p_0_in750_in[7]
    SLICE_X5Y64                                                       r  gcm_aes_instance/g0_b0__86_i_1/I4
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.124    15.443 r  gcm_aes_instance/g0_b0__86_i_1/O
                         net (fo=32, routed)          1.360    16.802    gcm_aes_instance/g0_b0__86_i_1_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g2_b7__86/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    16.926 r  gcm_aes_instance/g2_b7__86/O
                         net (fo=1, routed)           0.846    17.772    gcm_aes_instance/g2_b7__86_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__61_i_8/I1
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    17.896 r  gcm_aes_instance/g0_b0__61_i_8/O
                         net (fo=11, routed)          2.027    19.923    gcm_aes_instance/p_2_in821_in[7]
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_12/I1
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.124    20.047 r  gcm_aes_instance/g0_b0__61_i_12/O
                         net (fo=1, routed)           0.669    20.716    gcm_aes_instance/g0_b0__61_i_12_n_0
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_2/I0
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.124    20.840 r  gcm_aes_instance/g0_b0__61_i_2/O
                         net (fo=32, routed)          1.268    22.108    gcm_aes_instance/g0_b0__61_i_2_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g2_b7__61/I1
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    22.232 r  gcm_aes_instance/g2_b7__61/O
                         net (fo=1, routed)           0.850    23.082    gcm_aes_instance/g2_b7__61_n_0
    SLICE_X38Y58                                                      r  gcm_aes_instance/g0_b0__49_i_7/I0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.206 r  gcm_aes_instance/g0_b0__49_i_7/O
                         net (fo=11, routed)          1.331    24.537    gcm_aes_instance/p_45_in937_in[7]
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_8/I3
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.661 r  gcm_aes_instance/g0_b0__49_i_8/O
                         net (fo=1, routed)           0.669    25.330    gcm_aes_instance/g0_b0__49_i_8_n_0
    SLICE_X48Y50                                                      r  gcm_aes_instance/g0_b0__49_i_2/I0
    SLICE_X48Y50         LUT3 (Prop_lut3_I0_O)        0.124    25.454 r  gcm_aes_instance/g0_b0__49_i_2/O
                         net (fo=32, routed)          0.755    26.209    gcm_aes_instance/g0_b0__49_i_2_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g3_b7__49/I1
    SLICE_X53Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.333 r  gcm_aes_instance/g3_b7__49/O
                         net (fo=1, routed)           0.665    26.998    gcm_aes_instance/g3_b7__49_n_0
    SLICE_X53Y50                                                      r  gcm_aes_instance/g0_b0__37_i_7/I0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.122 r  gcm_aes_instance/g0_b0__37_i_7/O
                         net (fo=11, routed)          1.364    28.487    gcm_aes_instance/p_42_in985_in[7]
    SLICE_X60Y52                                                      r  gcm_aes_instance/g0_b0__37_i_8/I3
    SLICE_X60Y52         LUT5 (Prop_lut5_I3_O)        0.124    28.611 r  gcm_aes_instance/g0_b0__37_i_8/O
                         net (fo=1, routed)           0.622    29.233    gcm_aes_instance/g0_b0__37_i_8_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__37_i_2/I0
    SLICE_X61Y52         LUT3 (Prop_lut3_I0_O)        0.124    29.357 r  gcm_aes_instance/g0_b0__37_i_2/O
                         net (fo=32, routed)          0.823    30.180    gcm_aes_instance/g0_b0__37_i_2_n_0
    SLICE_X62Y52                                                      r  gcm_aes_instance/g3_b7__37/I1
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.304 r  gcm_aes_instance/g3_b7__37/O
                         net (fo=1, routed)           0.814    31.117    gcm_aes_instance/g3_b7__37_n_0
    SLICE_X61Y52                                                      r  gcm_aes_instance/g0_b0__12_i_7/I3
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.241 r  gcm_aes_instance/g0_b0__12_i_7/O
                         net (fo=11, routed)          1.890    33.132    gcm_aes_instance/p_39_in1033_in[7]
    SLICE_X51Y69                                                      r  gcm_aes_instance/g0_b0__25_i_8/I3
    SLICE_X51Y69         LUT5 (Prop_lut5_I3_O)        0.124    33.256 r  gcm_aes_instance/g0_b0__25_i_8/O
                         net (fo=1, routed)           0.582    33.838    gcm_aes_instance/g0_b0__25_i_8_n_0
    SLICE_X49Y69                                                      r  gcm_aes_instance/g0_b0__25_i_4/I0
    SLICE_X49Y69         LUT3 (Prop_lut3_I0_O)        0.124    33.962 r  gcm_aes_instance/g0_b0__25_i_4/O
                         net (fo=32, routed)          1.064    35.026    gcm_aes_instance/g0_b0__25_i_4_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g2_b7__25/I3
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.124    35.150 r  gcm_aes_instance/g2_b7__25/O
                         net (fo=1, routed)           0.680    35.830    gcm_aes_instance/g2_b7__25_n_0
    SLICE_X38Y72                                                      r  gcm_aes_instance/g0_b0__257_i_7/I0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.954 r  gcm_aes_instance/g0_b0__257_i_7/O
                         net (fo=11, routed)          1.419    37.373    gcm_aes_instance/g0_b0__257_i_7_n_0
    SLICE_X34Y78                                                      r  gcm_aes_instance/g0_b0__258_i_2/I1
    SLICE_X34Y78         LUT6 (Prop_lut6_I1_O)        0.124    37.497 r  gcm_aes_instance/g0_b0__258_i_2/O
                         net (fo=32, routed)          1.219    38.716    gcm_aes_instance/g0_b0__258_i_2_n_0
    SLICE_X28Y80                                                      r  gcm_aes_instance/g3_b1__258/I1
    SLICE_X28Y80         LUT6 (Prop_lut6_I1_O)        0.124    38.840 r  gcm_aes_instance/g3_b1__258/O
                         net (fo=1, routed)           0.433    39.273    gcm_aes_instance/g3_b1__258_n_0
    SLICE_X28Y80                                                      r  gcm_aes_instance/r_cipher_text[30]_i_2/I5
    SLICE_X28Y80         LUT6 (Prop_lut6_I5_O)        0.124    39.397 r  gcm_aes_instance/r_cipher_text[30]_i_2/O
                         net (fo=1, routed)           0.674    40.072    gcm_aes_instance/r_cipher_text[30]_i_2_n_0
    SLICE_X28Y80                                                      r  gcm_aes_instance/r_cipher_text[30]_i_1/I1
    SLICE_X28Y80         LUT6 (Prop_lut6_I1_O)        0.124    40.196 r  gcm_aes_instance/r_cipher_text[30]_i_1/O
                         net (fo=1, routed)           0.000    40.196    gcm_aes_instance/r_cipher_text[30]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.426    41.908    gcm_aes_instance/clk
    SLICE_X28Y80         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[30]/C
                         clock pessimism              0.484    42.392    
                         clock uncertainty           -0.106    42.286    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.029    42.315    gcm_aes_instance/r_cipher_text_reg[30]
  -------------------------------------------------------------------
                         required time                         42.315    
                         arrival time                         -40.196    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.058ns  (logic 5.430ns (13.225%)  route 35.628ns (86.775%))
  Logic Levels:           36  (LUT3=3 LUT4=3 LUT5=6 LUT6=20 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 41.906 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.634    -0.878    gcm_aes_instance/clk
    SLICE_X3Y37          FDRE                                         r  gcm_aes_instance/r_J_0_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  gcm_aes_instance/r_J_0_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.636     1.214    gcm_aes_instance/r_J_0_reg[1]_rep__0_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g1_b0__261/I0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  gcm_aes_instance/g1_b0__261/O
                         net (fo=1, routed)           0.000     1.338    gcm_aes_instance/g1_b0__261_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_36/I1
    SLICE_X1Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  gcm_aes_instance/g0_b0__125_i_36/O
                         net (fo=1, routed)           0.000     1.555    gcm_aes_instance/g0_b0__125_i_36_n_0
    SLICE_X1Y43                                                       r  gcm_aes_instance/g0_b0__125_i_12/I1
    SLICE_X1Y43          MUXF8 (Prop_muxf8_I1_O)      0.094     1.649 r  gcm_aes_instance/g0_b0__125_i_12/O
                         net (fo=5, routed)           0.973     2.622    gcm_aes_instance/g0_b0__125_i_12_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g0_b0__134_i_1/I1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.316     2.938 r  gcm_aes_instance/g0_b0__134_i_1/O
                         net (fo=32, routed)          0.895     3.833    gcm_aes_instance/g0_b0__134_i_1_n_0
    SLICE_X4Y40                                                       r  gcm_aes_instance/g2_b7__134/I0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.957 r  gcm_aes_instance/g2_b7__134/O
                         net (fo=1, routed)           0.797     4.754    gcm_aes_instance/g2_b7__134_n_0
    SLICE_X5Y39                                                       r  gcm_aes_instance/g0_b0__109_i_8/I1
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.878 r  gcm_aes_instance/g0_b0__109_i_8/O
                         net (fo=11, routed)          1.795     6.673    gcm_aes_instance/p_2_in629_in[7]
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_12/I1
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.797 r  gcm_aes_instance/g0_b0__109_i_12/O
                         net (fo=1, routed)           0.670     7.468    gcm_aes_instance/g0_b0__109_i_12_n_0
    SLICE_X30Y39                                                      r  gcm_aes_instance/g0_b0__109_i_2/I0
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.592 r  gcm_aes_instance/g0_b0__109_i_2/O
                         net (fo=32, routed)          1.132     8.724    gcm_aes_instance/g0_b0__109_i_2_n_0
    SLICE_X36Y40                                                      r  gcm_aes_instance/g1_b5__109/I1
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.848 r  gcm_aes_instance/g1_b5__109/O
                         net (fo=2, routed)           0.658     9.506    gcm_aes_instance/g1_b5__109_n_0
    SLICE_X36Y41                                                      r  gcm_aes_instance/g0_b0__90_i_23/I1
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.630 r  gcm_aes_instance/g0_b0__90_i_23/O
                         net (fo=5, routed)           1.866    11.496    gcm_aes_instance/p_45_in745_in[5]
    SLICE_X14Y53                                                      r  gcm_aes_instance/g0_b0__103_i_6/I1
    SLICE_X14Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.620 r  gcm_aes_instance/g0_b0__103_i_6/O
                         net (fo=32, routed)          0.906    12.526    gcm_aes_instance/g0_b0__103_i_6_n_0
    SLICE_X10Y52                                                      r  gcm_aes_instance/g3_b7__103/I5
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.650 r  gcm_aes_instance/g3_b7__103/O
                         net (fo=1, routed)           0.994    13.643    gcm_aes_instance/g3_b7__103_n_0
    SLICE_X10Y54                                                      r  gcm_aes_instance/g0_b0__83_i_7/I0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  gcm_aes_instance/g0_b0__83_i_7/O
                         net (fo=11, routed)          1.551    15.319    gcm_aes_instance/p_0_in750_in[7]
    SLICE_X5Y64                                                       r  gcm_aes_instance/g0_b0__86_i_1/I4
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.124    15.443 r  gcm_aes_instance/g0_b0__86_i_1/O
                         net (fo=32, routed)          1.360    16.802    gcm_aes_instance/g0_b0__86_i_1_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g2_b7__86/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    16.926 r  gcm_aes_instance/g2_b7__86/O
                         net (fo=1, routed)           0.846    17.772    gcm_aes_instance/g2_b7__86_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__61_i_8/I1
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    17.896 r  gcm_aes_instance/g0_b0__61_i_8/O
                         net (fo=11, routed)          2.027    19.923    gcm_aes_instance/p_2_in821_in[7]
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_12/I1
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.124    20.047 r  gcm_aes_instance/g0_b0__61_i_12/O
                         net (fo=1, routed)           0.669    20.716    gcm_aes_instance/g0_b0__61_i_12_n_0
    SLICE_X36Y68                                                      r  gcm_aes_instance/g0_b0__61_i_2/I0
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.124    20.840 r  gcm_aes_instance/g0_b0__61_i_2/O
                         net (fo=32, routed)          1.354    22.193    gcm_aes_instance/g0_b0__61_i_2_n_0
    SLICE_X39Y57                                                      r  gcm_aes_instance/g2_b2__61/I1
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.317 r  gcm_aes_instance/g2_b2__61/O
                         net (fo=1, routed)           0.000    22.317    gcm_aes_instance/g2_b2__61_n_0
    SLICE_X39Y57                                                      r  gcm_aes_instance/g0_b0__42_i_48/I1
    SLICE_X39Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    22.534 r  gcm_aes_instance/g0_b0__42_i_48/O
                         net (fo=1, routed)           0.000    22.534    gcm_aes_instance/g0_b0__42_i_48_n_0
    SLICE_X39Y57                                                      r  gcm_aes_instance/g0_b0__42_i_15/I1
    SLICE_X39Y57         MUXF8 (Prop_muxf8_I1_O)      0.094    22.628 r  gcm_aes_instance/g0_b0__42_i_15/O
                         net (fo=5, routed)           1.572    24.200    gcm_aes_instance/p_45_in937_in[2]
    SLICE_X48Y52                                                      r  gcm_aes_instance/g0_b0__42_i_3/I0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.316    24.516 r  gcm_aes_instance/g0_b0__42_i_3/O
                         net (fo=32, routed)          1.256    25.772    gcm_aes_instance/g0_b0__42_i_3_n_0
    SLICE_X52Y53                                                      r  gcm_aes_instance/g3_b7__42/I2
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.896 r  gcm_aes_instance/g3_b7__42/O
                         net (fo=1, routed)           0.791    26.688    gcm_aes_instance/g3_b7__42_n_0
    SLICE_X52Y53                                                      r  gcm_aes_instance/g0_b0__26_i_8/I0
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    26.812 r  gcm_aes_instance/g0_b0__26_i_8/O
                         net (fo=11, routed)          1.665    28.477    gcm_aes_instance/p_28_in997_in[7]
    SLICE_X58Y61                                                      r  gcm_aes_instance/g0_b0__33_i_10/I1
    SLICE_X58Y61         LUT5 (Prop_lut5_I1_O)        0.124    28.601 r  gcm_aes_instance/g0_b0__33_i_10/O
                         net (fo=1, routed)           0.670    29.271    gcm_aes_instance/g0_b0__33_i_10_n_0
    SLICE_X58Y61                                                      r  gcm_aes_instance/g0_b0__33_i_4/I0
    SLICE_X58Y61         LUT3 (Prop_lut3_I0_O)        0.124    29.395 r  gcm_aes_instance/g0_b0__33_i_4/O
                         net (fo=32, routed)          0.789    30.184    gcm_aes_instance/g0_b0__33_i_4_n_0
    SLICE_X58Y63                                                      r  gcm_aes_instance/g3_b7__33/I3
    SLICE_X58Y63         LUT6 (Prop_lut6_I3_O)        0.124    30.308 r  gcm_aes_instance/g3_b7__33/O
                         net (fo=1, routed)           0.674    30.982    gcm_aes_instance/g3_b7__33_n_0
    SLICE_X58Y63                                                      r  gcm_aes_instance/g0_b0__21_i_7/I0
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.106 r  gcm_aes_instance/g0_b0__21_i_7/O
                         net (fo=11, routed)          1.932    33.038    gcm_aes_instance/p_42_in1049_in[7]
    SLICE_X41Y73                                                      r  gcm_aes_instance/g0_b0__24_i_7/I2
    SLICE_X41Y73         LUT4 (Prop_lut4_I2_O)        0.124    33.162 r  gcm_aes_instance/g0_b0__24_i_7/O
                         net (fo=1, routed)           0.502    33.663    gcm_aes_instance/g0_b0__24_i_7_n_0
    SLICE_X40Y73                                                      r  gcm_aes_instance/g0_b0__24_i_2/I0
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.124    33.787 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=32, routed)          1.269    35.056    gcm_aes_instance/g0_b0__24_i_2_n_0
    SLICE_X33Y76                                                      r  gcm_aes_instance/g3_b7__24/I1
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.124    35.180 r  gcm_aes_instance/g3_b7__24/O
                         net (fo=1, routed)           0.665    35.845    gcm_aes_instance/g3_b7__24_n_0
    SLICE_X33Y76                                                      r  gcm_aes_instance/g0_b0__256_i_8/I0
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124    35.969 r  gcm_aes_instance/g0_b0__256_i_8/O
                         net (fo=11, routed)          1.329    37.298    gcm_aes_instance/p_1_in1071_in[7]
    SLICE_X35Y78                                                      r  gcm_aes_instance/g0_b0__256_i_2/I4
    SLICE_X35Y78         LUT6 (Prop_lut6_I4_O)        0.124    37.422 r  gcm_aes_instance/g0_b0__256_i_2/O
                         net (fo=32, routed)          1.236    38.658    gcm_aes_instance/g0_b0__256_i_2_n_0
    SLICE_X30Y79                                                      r  gcm_aes_instance/g1_b5__257/I1
    SLICE_X30Y79         LUT6 (Prop_lut6_I1_O)        0.124    38.782 r  gcm_aes_instance/g1_b5__257/O
                         net (fo=1, routed)           0.715    39.497    gcm_aes_instance/g1_b5__257_n_0
    SLICE_X30Y79                                                      r  gcm_aes_instance/r_cipher_text[74]_i_2/I5
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.124    39.621 r  gcm_aes_instance/r_cipher_text[74]_i_2/O
                         net (fo=1, routed)           0.435    40.057    gcm_aes_instance/r_cipher_text[74]_i_2_n_0
    SLICE_X32Y80                                                      r  gcm_aes_instance/r_cipher_text[74]_i_1/I1
    SLICE_X32Y80         LUT6 (Prop_lut6_I1_O)        0.124    40.181 r  gcm_aes_instance/r_cipher_text[74]_i_1/O
                         net (fo=1, routed)           0.000    40.181    gcm_aes_instance/r_cipher_text[74]_i_1_n_0
    SLICE_X32Y80         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.424    41.906    gcm_aes_instance/clk
    SLICE_X32Y80         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[74]/C
                         clock pessimism              0.484    42.390    
                         clock uncertainty           -0.106    42.284    
    SLICE_X32Y80         FDRE (Setup_fdre_C_D)        0.029    42.313    gcm_aes_instance/r_cipher_text_reg[74]
  -------------------------------------------------------------------
                         required time                         42.313    
                         arrival time                         -40.181    
  -------------------------------------------------------------------
                         slack                                  2.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_tag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.596    -0.585    gcm_aes_instance/clk
    SLICE_X63Y47         FDRE                                         r  gcm_aes_instance/o_tag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gcm_aes_instance/o_tag_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.388    u/i_x[0]
    SLICE_X63Y47         FDRE                                         r  u/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.867    -0.823    u/clk
    SLICE_X63Y47         FDRE                                         r  u/x_reg[0]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.075    -0.510    u/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_tag_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.596    -0.585    gcm_aes_instance/clk
    SLICE_X63Y48         FDRE                                         r  gcm_aes_instance/o_tag_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gcm_aes_instance/o_tag_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.388    u/i_x[3]
    SLICE_X63Y48         FDRE                                         r  u/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.867    -0.823    u/clk
    SLICE_X63Y48         FDRE                                         r  u/x_reg[3]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.075    -0.510    u/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_J_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_J_0_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.662%)  route 0.127ns (47.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.561    -0.620    gcm_aes_instance/clk
    SLICE_X31Y10         FDRE                                         r  gcm_aes_instance/r_J_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gcm_aes_instance/r_J_0_reg[0]/Q
                         net (fo=4, routed)           0.127    -0.353    gcm_aes_instance/in_state[0]
    SLICE_X33Y9          FDRE                                         r  gcm_aes_instance/r_s3_J_0_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.831    -0.859    gcm_aes_instance/clk
    SLICE_X33Y9          FDRE                                         r  gcm_aes_instance/r_s3_J_0_reg[6]_rep/C
                         clock pessimism              0.255    -0.603    
    SLICE_X33Y9          FDRE (Hold_fdre_C_D)         0.072    -0.531    gcm_aes_instance/r_s3_J_0_reg[6]_rep
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_J_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_J_0_reg[11]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.684%)  route 0.137ns (49.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.562    -0.619    gcm_aes_instance/clk
    SLICE_X29Y7          FDRE                                         r  gcm_aes_instance/r_J_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gcm_aes_instance/r_J_0_reg[5]/Q
                         net (fo=4, routed)           0.137    -0.341    gcm_aes_instance/in_state[5]
    SLICE_X30Y6          FDRE                                         r  gcm_aes_instance/r_s3_J_0_reg[11]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.832    -0.858    gcm_aes_instance/clk
    SLICE_X30Y6          FDRE                                         r  gcm_aes_instance/r_s3_J_0_reg[11]_rep__0/C
                         clock pessimism              0.274    -0.583    
    SLICE_X30Y6          FDRE (Hold_fdre_C_D)         0.063    -0.520    gcm_aes_instance/r_s3_J_0_reg[11]_rep__0
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_J_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_J_0_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.798%)  route 0.137ns (49.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.561    -0.620    gcm_aes_instance/clk
    SLICE_X31Y10         FDRE                                         r  gcm_aes_instance/r_J_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gcm_aes_instance/r_J_0_reg[0]/Q
                         net (fo=4, routed)           0.137    -0.343    gcm_aes_instance/in_state[0]
    SLICE_X31Y9          FDRE                                         r  gcm_aes_instance/r_s3_J_0_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.831    -0.859    gcm_aes_instance/clk
    SLICE_X31Y9          FDRE                                         r  gcm_aes_instance/r_s3_J_0_reg[6]_rep__0/C
                         clock pessimism              0.255    -0.603    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.072    -0.531    gcm_aes_instance/r_s3_J_0_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s2_plain_text_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.580    -0.601    gcm_aes_instance/clk
    SLICE_X2Y75          FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  gcm_aes_instance/r_s1_plain_text_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.327    gcm_aes_instance/r_s1_plain_text[2]
    SLICE_X2Y75          FDRE                                         r  gcm_aes_instance/r_s2_plain_text_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.847    -0.842    gcm_aes_instance/clk
    SLICE_X2Y75          FDRE                                         r  gcm_aes_instance/r_s2_plain_text_reg[2]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.063    -0.538    gcm_aes_instance/r_s2_plain_text_reg[2]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_J_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_J_0_reg[10]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.857%)  route 0.130ns (44.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.562    -0.619    gcm_aes_instance/clk
    SLICE_X30Y7          FDRE                                         r  gcm_aes_instance/r_J_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  gcm_aes_instance/r_J_0_reg[4]/Q
                         net (fo=4, routed)           0.130    -0.326    gcm_aes_instance/in_state[4]
    SLICE_X30Y5          FDRE                                         r  gcm_aes_instance/r_s3_J_0_reg[10]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.832    -0.858    gcm_aes_instance/clk
    SLICE_X30Y5          FDRE                                         r  gcm_aes_instance/r_s3_J_0_reg[10]_rep__1/C
                         clock pessimism              0.255    -0.602    
    SLICE_X30Y5          FDRE (Hold_fdre_C_D)         0.063    -0.539    gcm_aes_instance/r_s3_J_0_reg[10]_rep__1
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_aad_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_aad_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.596    -0.585    gcm_aes_instance/clk
    SLICE_X62Y49         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  gcm_aes_instance/r_s1_aad_reg[2]/Q
                         net (fo=1, routed)           0.119    -0.338    gcm_aes_instance/r_s1_aad[2]
    SLICE_X62Y49         FDRE                                         r  gcm_aes_instance/r_s3_aad_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.867    -0.823    gcm_aes_instance/clk
    SLICE_X62Y49         FDRE                                         r  gcm_aes_instance/r_s3_aad_reg[2]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.012    -0.573    gcm_aes_instance/r_s3_aad_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_J_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_J_0_reg[11]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.935%)  route 0.195ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.562    -0.619    gcm_aes_instance/clk
    SLICE_X29Y7          FDRE                                         r  gcm_aes_instance/r_J_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gcm_aes_instance/r_J_0_reg[5]/Q
                         net (fo=4, routed)           0.195    -0.283    gcm_aes_instance/in_state[5]
    SLICE_X30Y4          FDRE                                         r  gcm_aes_instance/r_s3_J_0_reg[11]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.832    -0.858    gcm_aes_instance/clk
    SLICE_X30Y4          FDRE                                         r  gcm_aes_instance/r_s3_J_0_reg[11]_rep__1/C
                         clock pessimism              0.274    -0.583    
    SLICE_X30Y4          FDRE (Hold_fdre_C_D)         0.063    -0.520    gcm_aes_instance/r_s3_J_0_reg[11]_rep__1
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_J_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_J_0_reg[7]_rep/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.331%)  route 0.184ns (56.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.561    -0.620    gcm_aes_instance/clk
    SLICE_X31Y11         FDRE                                         r  gcm_aes_instance/r_J_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gcm_aes_instance/r_J_0_reg[1]/Q
                         net (fo=4, routed)           0.184    -0.295    gcm_aes_instance/in_state[1]
    SLICE_X33Y11         FDRE                                         r  gcm_aes_instance/r_s3_J_0_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.830    -0.860    gcm_aes_instance/clk
    SLICE_X33Y11         FDRE                                         r  gcm_aes_instance/r_s3_J_0_reg[7]_rep/C
                         clock pessimism              0.255    -0.604    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.072    -0.532    gcm_aes_instance/r_s3_J_0_reg[7]_rep
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         43.478      41.323     BUFGCTRL_X0Y0    clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         43.478      42.229     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X63Y47     gcm_aes_instance/o_tag_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X64Y49     gcm_aes_instance/o_tag_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X64Y47     gcm_aes_instance/o_tag_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X63Y48     gcm_aes_instance/o_tag_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X63Y46     gcm_aes_instance/o_tag_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X62Y47     gcm_aes_instance/o_tag_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X61Y48     gcm_aes_instance/o_tag_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X62Y49     gcm_aes_instance/o_tag_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y10     gcm_aes_instance/r_J_0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X1Y37      gcm_aes_instance/r_J_0_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y11     gcm_aes_instance/r_J_0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X7Y37      gcm_aes_instance/r_J_0_reg[1]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X3Y37      gcm_aes_instance/r_J_0_reg[1]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X6Y29      gcm_aes_instance/r_J_0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X6Y37      gcm_aes_instance/r_J_0_reg[2]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X2Y37      gcm_aes_instance/r_J_0_reg[2]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y10     gcm_aes_instance/r_J_0_reg[2]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X7Y29      gcm_aes_instance/r_J_0_reg[3]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X63Y47     gcm_aes_instance/o_tag_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X64Y49     gcm_aes_instance/o_tag_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X64Y47     gcm_aes_instance/o_tag_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X63Y48     gcm_aes_instance/o_tag_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X63Y46     gcm_aes_instance/o_tag_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X62Y47     gcm_aes_instance/o_tag_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X61Y48     gcm_aes_instance/o_tag_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X62Y49     gcm_aes_instance/o_tag_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y10     gcm_aes_instance/r_J_0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X1Y37      gcm_aes_instance/r_J_0_reg[0]_rep__0/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.063ns  (logic 4.574ns (50.475%)  route 4.488ns (49.525%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.639    -0.873    u/clk
    SLICE_X63Y48         FDRE                                         r  u/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  u/x_reg[3]/Q
                         net (fo=1, routed)           1.771     1.317    u/x_reg_n_0_[3]
    SLICE_X64Y29                                                      r  u/a_to_g[6]_INST_0_i_3/I2
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.299     1.616 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.604     2.220    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X65Y28                                                      r  u/a_to_g[5]_INST_0/I3
    SLICE_X65Y28         LUT4 (Prop_lut4_I3_O)        0.150     2.370 r  u/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           2.113     4.484    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.706     8.190 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.190    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.026ns  (logic 4.612ns (51.092%)  route 4.414ns (48.908%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.639    -0.873    u/clk
    SLICE_X63Y48         FDRE                                         r  u/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  u/x_reg[3]/Q
                         net (fo=1, routed)           1.771     1.317    u/x_reg_n_0_[3]
    SLICE_X64Y29                                                      r  u/a_to_g[6]_INST_0_i_3/I2
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.299     1.616 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.602     2.218    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X65Y28                                                      r  u/a_to_g[3]_INST_0/I2
    SLICE_X65Y28         LUT4 (Prop_lut4_I2_O)        0.150     2.368 r  u/a_to_g[3]_INST_0/O
                         net (fo=1, routed)           2.041     4.410    seg_OBUF[3]
    V8                                                                r  seg_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.153 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.153    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.916ns  (logic 4.594ns (51.527%)  route 4.322ns (48.473%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.639    -0.873    u/clk
    SLICE_X63Y48         FDRE                                         r  u/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  u/x_reg[3]/Q
                         net (fo=1, routed)           1.771     1.317    u/x_reg_n_0_[3]
    SLICE_X64Y29                                                      r  u/a_to_g[6]_INST_0_i_3/I2
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.299     1.616 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.592     2.208    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X65Y28                                                      r  u/a_to_g[4]_INST_0/I3
    SLICE_X65Y28         LUT4 (Prop_lut4_I3_O)        0.153     2.361 r  u/a_to_g[4]_INST_0/O
                         net (fo=1, routed)           1.959     4.320    seg_OBUF[4]
    U5                                                                r  seg_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         3.723     8.043 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.043    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 4.377ns (50.408%)  route 4.306ns (49.592%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.639    -0.873    u/clk
    SLICE_X63Y48         FDRE                                         r  u/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.454 f  u/x_reg[3]/Q
                         net (fo=1, routed)           1.771     1.317    u/x_reg_n_0_[3]
    SLICE_X64Y29                                                      f  u/a_to_g[6]_INST_0_i_3/I2
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.299     1.616 f  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.592     2.208    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X65Y28                                                      f  u/a_to_g[2]_INST_0/I1
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.124     2.332 r  u/a_to_g[2]_INST_0/O
                         net (fo=1, routed)           1.943     4.276    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.811 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.811    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.633ns  (logic 4.373ns (50.657%)  route 4.260ns (49.343%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.639    -0.873    u/clk
    SLICE_X63Y48         FDRE                                         r  u/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  u/x_reg[3]/Q
                         net (fo=1, routed)           1.771     1.317    u/x_reg_n_0_[3]
    SLICE_X64Y29                                                      r  u/a_to_g[6]_INST_0_i_3/I2
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.299     1.616 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.325     1.941    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X65Y28                                                      r  u/a_to_g[6]_INST_0/I2
    SLICE_X65Y28         LUT4 (Prop_lut4_I2_O)        0.124     2.065 r  u/a_to_g[6]_INST_0/O
                         net (fo=1, routed)           2.164     4.229    seg_OBUF[6]
    U7                                                                r  seg_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.761 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.761    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.617ns  (logic 4.353ns (50.515%)  route 4.264ns (49.485%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.639    -0.873    u/clk
    SLICE_X63Y48         FDRE                                         r  u/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  u/x_reg[3]/Q
                         net (fo=1, routed)           1.771     1.317    u/x_reg_n_0_[3]
    SLICE_X64Y29                                                      r  u/a_to_g[6]_INST_0_i_3/I2
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.299     1.616 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.604     2.220    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X65Y28                                                      r  u/a_to_g[0]_INST_0/I2
    SLICE_X65Y28         LUT4 (Prop_lut4_I2_O)        0.124     2.344 r  u/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           1.889     4.233    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.744 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.744    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 4.371ns (51.460%)  route 4.123ns (48.540%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.639    -0.873    u/clk
    SLICE_X63Y48         FDRE                                         r  u/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  u/x_reg[3]/Q
                         net (fo=1, routed)           1.771     1.317    u/x_reg_n_0_[3]
    SLICE_X64Y29                                                      r  u/a_to_g[6]_INST_0_i_3/I2
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.299     1.616 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.602     2.218    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X65Y28                                                      r  u/a_to_g[1]_INST_0/I3
    SLICE_X65Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.342 r  u/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           1.750     4.093    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.622 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.622    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.045ns  (logic 4.395ns (62.387%)  route 2.650ns (37.613%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.624    -0.888    u/clk
    SLICE_X64Y28         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.836     0.467    u/s[1]
    SLICE_X65Y29                                                      f  u/an[2]_INST_0/I1
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.152     0.619 r  u/an[2]_INST_0/O
                         net (fo=1, routed)           1.813     2.432    an_OBUF[2]
    V4                                                                r  an_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         3.725     6.157 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.157    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 4.388ns (63.380%)  route 2.535ns (36.620%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.624    -0.888    u/clk
    SLICE_X64Y28         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.819     0.450    u/s[0]
    SLICE_X64Y29                                                      f  u/an[3]_INST_0/I1
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.153     0.603 r  u/an[3]_INST_0/O
                         net (fo=1, routed)           1.716     2.319    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         3.717     6.036 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.036    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 4.395ns (63.659%)  route 2.509ns (36.341%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.624    -0.888    u/clk
    SLICE_X64Y28         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.700     0.331    u/s[0]
    SLICE_X64Y29                                                      r  u/an[0]_INST_0/I1
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.150     0.481 r  u/an[0]_INST_0/O
                         net (fo=1, routed)           1.809     2.289    an_OBUF[0]
    U2                                                                r  an_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         3.727     6.016 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.016    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.476ns (72.460%)  route 0.561ns (27.540%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.585    -0.596    u/clk
    SLICE_X64Y28         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.233    -0.199    u/s[1]
    SLICE_X64Y29                                                      r  u/an[1]_INST_0/I0
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.046    -0.153 r  u/an[1]_INST_0/O
                         net (fo=1, routed)           0.328     0.175    an_OBUF[1]
    U4                                                                r  an_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         1.266     1.441 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.441    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.498ns (72.982%)  route 0.555ns (27.018%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.585    -0.596    u/clk
    SLICE_X64Y28         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.177    -0.255    u/s[0]
    SLICE_X65Y29                                                      r  u/an[2]_INST_0/I0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.048    -0.207 r  u/an[2]_INST_0/O
                         net (fo=1, routed)           0.377     0.170    an_OBUF[2]
    V4                                                                r  an_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         1.286     1.456 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.456    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.492ns (71.679%)  route 0.590ns (28.321%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.585    -0.596    u/clk
    SLICE_X64Y28         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.231    -0.201    u/s[1]
    SLICE_X64Y29                                                      f  u/an[3]_INST_0/I0
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.049    -0.152 r  u/an[3]_INST_0/O
                         net (fo=1, routed)           0.358     0.206    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         1.279     1.486 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.486    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.488ns (70.486%)  route 0.623ns (29.514%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.585    -0.596    u/clk
    SLICE_X64Y28         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.232    -0.200    u/s[1]
    SLICE_X64Y29                                                      r  u/an[0]_INST_0/I0
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.047    -0.153 r  u/an[0]_INST_0/O
                         net (fo=1, routed)           0.391     0.238    an_OBUF[0]
    U2                                                                r  an_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         1.277     1.515 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.515    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.466ns (63.779%)  route 0.832ns (36.221%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.591    -0.590    u/clk
    SLICE_X64Y36         FDRE                                         r  u/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  u/x_reg[2]/Q
                         net (fo=1, routed)           0.227    -0.200    u/x_reg_n_0_[2]
    SLICE_X64Y29                                                      r  u/a_to_g[6]_INST_0_i_1/I2
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.045    -0.155 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.164     0.009    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X65Y28                                                      r  u/a_to_g[0]_INST_0/I3
    SLICE_X65Y28         LUT4 (Prop_lut4_I3_O)        0.045     0.054 r  u/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           0.442     0.496    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         1.212     1.708 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.708    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.484ns (63.730%)  route 0.845ns (36.270%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.585    -0.596    u/clk
    SLICE_X64Y28         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.232    -0.200    u/s[1]
    SLICE_X64Y29                                                      f  u/a_to_g[6]_INST_0_i_3/I3
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.155 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.219     0.064    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X65Y28                                                      r  u/a_to_g[1]_INST_0/I3
    SLICE_X65Y28         LUT4 (Prop_lut4_I3_O)        0.045     0.109 r  u/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           0.393     0.502    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.732 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.732    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.490ns (62.507%)  route 0.894ns (37.493%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.585    -0.596    u/clk
    SLICE_X64Y28         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.232    -0.200    u/s[1]
    SLICE_X64Y29                                                      r  u/a_to_g[6]_INST_0_i_3/I3
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.155 f  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.205     0.050    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X65Y28                                                      f  u/a_to_g[2]_INST_0/I1
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.095 r  u/a_to_g[2]_INST_0/O
                         net (fo=1, routed)           0.456     0.551    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.787 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.787    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.486ns (61.274%)  route 0.939ns (38.726%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.585    -0.596    u/clk
    SLICE_X64Y28         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.232    -0.200    u/s[1]
    SLICE_X64Y29                                                      f  u/a_to_g[6]_INST_0_i_3/I3
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.155 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.136    -0.019    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X65Y28                                                      r  u/a_to_g[6]_INST_0/I2
    SLICE_X65Y28         LUT4 (Prop_lut4_I2_O)        0.045     0.026 r  u/a_to_g[6]_INST_0/O
                         net (fo=1, routed)           0.571     0.597    seg_OBUF[6]
    U7                                                                r  seg_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.829 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.829    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.540ns (62.622%)  route 0.919ns (37.378%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.585    -0.596    u/clk
    SLICE_X64Y28         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.232    -0.200    u/s[1]
    SLICE_X64Y29                                                      f  u/a_to_g[6]_INST_0_i_3/I3
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.155 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.205     0.050    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X65Y28                                                      r  u/a_to_g[4]_INST_0/I3
    SLICE_X65Y28         LUT4 (Prop_lut4_I3_O)        0.045     0.095 r  u/a_to_g[4]_INST_0/O
                         net (fo=1, routed)           0.482     0.577    seg_OBUF[4]
    U5                                                                r  seg_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         1.286     1.863 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.863    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.525ns (61.965%)  route 0.936ns (38.035%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.591    -0.590    u/clk
    SLICE_X64Y36         FDRE                                         r  u/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  u/x_reg[2]/Q
                         net (fo=1, routed)           0.227    -0.200    u/x_reg_n_0_[2]
    SLICE_X64Y29                                                      r  u/a_to_g[6]_INST_0_i_1/I2
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.045    -0.155 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.164     0.009    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X65Y28                                                      r  u/a_to_g[5]_INST_0/I2
    SLICE_X65Y28         LUT4 (Prop_lut4_I2_O)        0.048     0.057 r  u/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           0.545     0.602    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         1.268     1.870 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.870    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                            (clock source 'w_clkfbout_clk_wiz_gen'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_instance/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clkfbout_clk_wiz_gen fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_instance/i_clk_in
    W5                                                                f  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   f  clk_gen_instance/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.752 f  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.282    clk_gen_instance/w_clkfbout_clk_wiz_gen
    BUFGCTRL_X0Y1                                                     f  clk_gen_instance/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen_instance/clkf_buf/O
                         net (fo=1, routed)           0.817     9.127    clk_gen_instance/w_clkfbout_buf_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_gen_instance/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                            (clock source 'w_clkfbout_clk_wiz_gen'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_instance/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clkfbout_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clkfbout_clk_wiz_gen
    BUFGCTRL_X0Y1                                                     r  clk_gen_instance/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_gen_instance/w_clkfbout_buf_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_gen_instance/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  w_clk_out_clk_wiz_gen

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.376ns  (logic 1.459ns (33.335%)  route 2.918ns (66.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                                                               r  sw_IBUF[7]_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           2.918     4.376    gcm_aes_instance/i_plain_text[1]
    SLICE_X2Y75          FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.492    -1.504    gcm_aes_instance/clk
    SLICE_X2Y75          FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.450ns (35.406%)  route 2.645ns (64.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                                                               r  sw_IBUF[6]_inst/I
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           2.645     4.095    gcm_aes_instance/i_plain_text[0]
    SLICE_X2Y75          FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.492    -1.504    gcm_aes_instance/clk
    SLICE_X2Y75          FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.905ns  (logic 1.454ns (50.071%)  route 1.450ns (49.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                                                                r  sw_IBUF[8]_inst/I
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           1.450     2.905    gcm_aes_instance/i_plain_text[2]
    SLICE_X63Y55         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.509    -1.487    gcm_aes_instance/clk
    SLICE_X63Y55         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.753ns  (logic 1.469ns (53.343%)  route 1.285ns (46.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                                                                r  sw_IBUF[12]_inst/I
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.285     2.753    gcm_aes_instance/i_aad[1]
    SLICE_X63Y51         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.510    -1.486    gcm_aes_instance/clk
    SLICE_X63Y51         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[3]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.591ns  (logic 1.453ns (56.065%)  route 1.139ns (43.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                                                                r  sw_IBUF[13]_inst/I
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           1.139     2.591    gcm_aes_instance/i_aad[2]
    SLICE_X64Y52         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.510    -1.486    gcm_aes_instance/clk
    SLICE_X64Y52         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[4]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.544ns  (logic 1.455ns (57.193%)  route 1.089ns (42.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                                                                r  sw_IBUF[14]_inst/I
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           1.089     2.544    gcm_aes_instance/i_aad[3]
    SLICE_X63Y51         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.510    -1.486    gcm_aes_instance/clk
    SLICE_X63Y51         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[0]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 1.456ns (57.496%)  route 1.076ns (42.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                                                                r  sw_IBUF[15]_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           1.076     2.533    gcm_aes_instance/i_aad[4]
    SLICE_X63Y51         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.510    -1.486    gcm_aes_instance/clk
    SLICE_X63Y51         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[1]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.517ns  (logic 1.464ns (58.156%)  route 1.053ns (41.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                                                                r  sw_IBUF[11]_inst/I
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           1.053     2.517    gcm_aes_instance/i_aad[0]
    SLICE_X62Y49         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.520    -1.475    gcm_aes_instance/clk
    SLICE_X62Y49         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[2]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.393ns  (logic 1.452ns (60.686%)  route 0.941ns (39.314%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                                                                r  sw_IBUF[9]_inst/I
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.941     2.393    gcm_aes_instance/i_plain_text[3]
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.520    -1.475    gcm_aes_instance/clk
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.362ns  (logic 1.458ns (61.735%)  route 0.904ns (38.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                                                                r  sw_IBUF[10]_inst/I
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.904     2.362    gcm_aes_instance/i_plain_text[4]
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         1.520    -1.475    gcm_aes_instance/clk
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.219ns (42.218%)  route 0.300ns (57.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                                                               r  sw_IBUF[4]_inst/I
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.300     0.518    gcm_aes_instance/i_iv[4]
    SLICE_X0Y7           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.865    -0.825    gcm_aes_instance/clk
    SLICE_X0Y7           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.221ns (42.448%)  route 0.300ns (57.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                                                               r  sw_IBUF[0]_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.300     0.521    gcm_aes_instance/i_iv[0]
    SLICE_X0Y11          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.864    -0.826    gcm_aes_instance/clk
    SLICE_X0Y11          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.229ns (43.362%)  route 0.300ns (56.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                                                               r  sw_IBUF[1]_inst/I
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.300     0.529    gcm_aes_instance/i_iv[1]
    SLICE_X0Y12          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.862    -0.828    gcm_aes_instance/clk
    SLICE_X0Y12          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.232ns (43.623%)  route 0.300ns (56.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                                                               r  sw_IBUF[2]_inst/I
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.300     0.531    gcm_aes_instance/i_iv[2]
    SLICE_X0Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.864    -0.826    gcm_aes_instance/clk
    SLICE_X0Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[2]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.234ns (43.859%)  route 0.300ns (56.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.300     0.534    gcm_aes_instance/i_iv[5]
    SLICE_X0Y8           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.865    -0.825    gcm_aes_instance/clk
    SLICE_X0Y8           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[5]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.217ns (39.439%)  route 0.333ns (60.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                                                               r  sw_IBUF[3]_inst/I
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.333     0.549    gcm_aes_instance/i_iv[3]
    SLICE_X0Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.864    -0.826    gcm_aes_instance/clk
    SLICE_X0Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[3]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.226ns (39.950%)  route 0.340ns (60.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                                                                r  sw_IBUF[10]_inst/I
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.340     0.566    gcm_aes_instance/i_plain_text[4]
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.867    -0.823    gcm_aes_instance/clk
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.220ns (37.272%)  route 0.371ns (62.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                                                                r  sw_IBUF[9]_inst/I
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.371     0.591    gcm_aes_instance/i_plain_text[3]
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.867    -0.823    gcm_aes_instance/clk
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.232ns (36.389%)  route 0.405ns (63.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                                                                r  sw_IBUF[11]_inst/I
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.405     0.637    gcm_aes_instance/i_aad[0]
    SLICE_X62Y49         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.867    -0.823    gcm_aes_instance/clk
    SLICE_X62Y49         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[2]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.224ns (34.945%)  route 0.417ns (65.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                                                                r  sw_IBUF[15]_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.417     0.642    gcm_aes_instance/i_aad[4]
    SLICE_X63Y51         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, routed)         0.864    -0.825    gcm_aes_instance/clk
    SLICE_X63Y51         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[1]/C





