
ubuntu-preinstalled/gdbus:     file format elf32-littlearm


Disassembly of section .init:

000019f8 <.init>:
    19f8:	push	{r3, lr}
    19fc:	bl	4090 <g_option_context_set_help_enabled@plt+0x2168>
    1a00:	pop	{r3, pc}

Disassembly of section .plt:

00001a04 <g_free@plt-0x14>:
    1a04:	push	{lr}		; (str lr, [sp, #-4]!)
    1a08:	ldr	lr, [pc, #4]	; 1a14 <g_free@plt-0x4>
    1a0c:	add	lr, pc, lr
    1a10:	ldr	pc, [lr, #8]!
    1a14:	strdeq	r5, [r1], -r4

00001a18 <g_free@plt>:
    1a18:			; <UNDEFINED> instruction: 0xe7fd4778
    1a1c:	add	ip, pc, #0, 12
    1a20:	add	ip, ip, #86016	; 0x15000
    1a24:	ldr	pc, [ip, #1008]!	; 0x3f0

00001a28 <fileno@plt>:
    1a28:	add	ip, pc, #0, 12
    1a2c:	add	ip, ip, #86016	; 0x15000
    1a30:	ldr	pc, [ip, #1000]!	; 0x3e8

00001a34 <abort@plt>:
    1a34:	add	ip, pc, #0, 12
    1a38:	add	ip, ip, #86016	; 0x15000
    1a3c:	ldr	pc, [ip, #992]!	; 0x3e0

00001a40 <g_variant_is_of_type@plt>:
    1a40:	add	ip, pc, #0, 12
    1a44:	add	ip, ip, #86016	; 0x15000
    1a48:	ldr	pc, [ip, #984]!	; 0x3d8

00001a4c <g_shell_parse_argv@plt>:
    1a4c:	add	ip, pc, #0, 12
    1a50:	add	ip, ip, #86016	; 0x15000
    1a54:	ldr	pc, [ip, #976]!	; 0x3d0

00001a58 <g_option_context_set_ignore_unknown_options@plt>:
    1a58:	add	ip, pc, #0, 12
    1a5c:	add	ip, ip, #86016	; 0x15000
    1a60:	ldr	pc, [ip, #968]!	; 0x3c8

00001a64 <g_dbus_connection_flush_sync@plt>:
    1a64:	add	ip, pc, #0, 12
    1a68:	add	ip, ip, #86016	; 0x15000
    1a6c:	ldr	pc, [ip, #960]!	; 0x3c0

00001a70 <g_hash_table_add@plt>:
    1a70:	add	ip, pc, #0, 12
    1a74:	add	ip, ip, #86016	; 0x15000
    1a78:	ldr	pc, [ip, #952]!	; 0x3b8

00001a7c <g_variant_ref_sink@plt>:
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #86016	; 0x15000
    1a84:	ldr	pc, [ip, #944]!	; 0x3b0

00001a88 <__libc_start_main@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #86016	; 0x15000
    1a90:	ldr	pc, [ip, #936]!	; 0x3a8

00001a94 <g_path_get_basename@plt>:
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #86016	; 0x15000
    1a9c:	ldr	pc, [ip, #928]!	; 0x3a0

00001aa0 <g_variant_type_dup_string@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #86016	; 0x15000
    1aa8:	ldr	pc, [ip, #920]!	; 0x398

00001aac <g_ptr_array_new_with_free_func@plt>:
    1aac:	add	ip, pc, #0, 12
    1ab0:	add	ip, ip, #86016	; 0x15000
    1ab4:	ldr	pc, [ip, #912]!	; 0x390

00001ab8 <g_print@plt>:
    1ab8:			; <UNDEFINED> instruction: 0xe7fd4778
    1abc:	add	ip, pc, #0, 12
    1ac0:	add	ip, ip, #86016	; 0x15000
    1ac4:	ldr	pc, [ip, #900]!	; 0x384

00001ac8 <g_option_context_free@plt>:
    1ac8:			; <UNDEFINED> instruction: 0xe7fd4778
    1acc:	add	ip, pc, #0, 12
    1ad0:	add	ip, ip, #86016	; 0x15000
    1ad4:	ldr	pc, [ip, #888]!	; 0x378

00001ad8 <g_variant_builder_init@plt>:
    1ad8:	add	ip, pc, #0, 12
    1adc:	add	ip, ip, #86016	; 0x15000
    1ae0:	ldr	pc, [ip, #880]!	; 0x370

00001ae4 <g_variant_builder_add_value@plt>:
    1ae4:	add	ip, pc, #0, 12
    1ae8:	add	ip, ip, #86016	; 0x15000
    1aec:	ldr	pc, [ip, #872]!	; 0x368

00001af0 <__gmon_start__@plt>:
    1af0:	add	ip, pc, #0, 12
    1af4:	add	ip, ip, #86016	; 0x15000
    1af8:	ldr	pc, [ip, #864]!	; 0x360

00001afc <g_object_unref@plt>:
    1afc:	add	ip, pc, #0, 12
    1b00:	add	ip, ip, #86016	; 0x15000
    1b04:	ldr	pc, [ip, #856]!	; 0x358

00001b08 <g_strcmp0@plt>:
    1b08:	add	ip, pc, #0, 12
    1b0c:	add	ip, ip, #86016	; 0x15000
    1b10:	ldr	pc, [ip, #848]!	; 0x350

00001b14 <g_strdup@plt>:
    1b14:			; <UNDEFINED> instruction: 0xe7fd4778
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #86016	; 0x15000
    1b20:	ldr	pc, [ip, #836]!	; 0x344

00001b24 <g_dbus_node_info_new_for_xml@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #86016	; 0x15000
    1b2c:	ldr	pc, [ip, #828]!	; 0x33c

00001b30 <g_hash_table_get_keys@plt>:
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #86016	; 0x15000
    1b38:	ldr	pc, [ip, #820]!	; 0x334

00001b3c <g_hash_table_insert@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #86016	; 0x15000
    1b44:	ldr	pc, [ip, #812]!	; 0x32c

00001b48 <g_list_free@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #86016	; 0x15000
    1b50:	ldr	pc, [ip, #804]!	; 0x324

00001b54 <g_printerr@plt>:
    1b54:	add	ip, pc, #0, 12
    1b58:	add	ip, ip, #86016	; 0x15000
    1b5c:	ldr	pc, [ip, #796]!	; 0x31c

00001b60 <g_variant_print@plt>:
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #86016	; 0x15000
    1b68:	ldr	pc, [ip, #788]!	; 0x314

00001b6c <strrchr@plt>:
    1b6c:	add	ip, pc, #0, 12
    1b70:	add	ip, ip, #86016	; 0x15000
    1b74:	ldr	pc, [ip, #780]!	; 0x30c

00001b78 <g_dbus_connection_call_sync@plt>:
    1b78:	add	ip, pc, #0, 12
    1b7c:	add	ip, ip, #86016	; 0x15000
    1b80:	ldr	pc, [ip, #772]!	; 0x304

00001b84 <g_option_context_add_main_entries@plt>:
    1b84:	add	ip, pc, #0, 12
    1b88:	add	ip, ip, #86016	; 0x15000
    1b8c:	ldr	pc, [ip, #764]!	; 0x2fc

00001b90 <g_string_new@plt>:
    1b90:	add	ip, pc, #0, 12
    1b94:	add	ip, ip, #86016	; 0x15000
    1b98:	ldr	pc, [ip, #756]!	; 0x2f4

00001b9c <bindtextdomain@plt>:
    1b9c:	add	ip, pc, #0, 12
    1ba0:	add	ip, ip, #86016	; 0x15000
    1ba4:	ldr	pc, [ip, #748]!	; 0x2ec

00001ba8 <g_main_loop_new@plt>:
    1ba8:	add	ip, pc, #0, 12
    1bac:	add	ip, ip, #86016	; 0x15000
    1bb0:	ldr	pc, [ip, #740]!	; 0x2e4

00001bb4 <g_strndup@plt>:
    1bb4:			; <UNDEFINED> instruction: 0xe7fd4778
    1bb8:	add	ip, pc, #0, 12
    1bbc:	add	ip, ip, #86016	; 0x15000
    1bc0:	ldr	pc, [ip, #728]!	; 0x2d8

00001bc4 <g_dbus_connection_emit_signal@plt>:
    1bc4:	add	ip, pc, #0, 12
    1bc8:	add	ip, ip, #86016	; 0x15000
    1bcc:	ldr	pc, [ip, #720]!	; 0x2d0

00001bd0 <g_dbus_is_unique_name@plt>:
    1bd0:	add	ip, pc, #0, 12
    1bd4:	add	ip, ip, #86016	; 0x15000
    1bd8:	ldr	pc, [ip, #712]!	; 0x2c8

00001bdc <g_ptr_array_add@plt>:
    1bdc:	add	ip, pc, #0, 12
    1be0:	add	ip, ip, #86016	; 0x15000
    1be4:	ldr	pc, [ip, #704]!	; 0x2c0

00001be8 <g_assertion_message_expr@plt>:
    1be8:	add	ip, pc, #0, 12
    1bec:	add	ip, ip, #86016	; 0x15000
    1bf0:	ldr	pc, [ip, #696]!	; 0x2b8

00001bf4 <g_dbus_connection_get_unique_name@plt>:
    1bf4:	add	ip, pc, #0, 12
    1bf8:	add	ip, ip, #86016	; 0x15000
    1bfc:	ldr	pc, [ip, #688]!	; 0x2b0

00001c00 <bind_textdomain_codeset@plt>:
    1c00:	add	ip, pc, #0, 12
    1c04:	add	ip, ip, #86016	; 0x15000
    1c08:	ldr	pc, [ip, #680]!	; 0x2a8

00001c0c <dcgettext@plt>:
    1c0c:	add	ip, pc, #0, 12
    1c10:	add	ip, ip, #86016	; 0x15000
    1c14:	ldr	pc, [ip, #672]!	; 0x2a0

00001c18 <g_string_append_len@plt>:
    1c18:	add	ip, pc, #0, 12
    1c1c:	add	ip, ip, #86016	; 0x15000
    1c20:	ldr	pc, [ip, #664]!	; 0x298

00001c24 <g_timeout_add_seconds@plt>:
    1c24:	add	ip, pc, #0, 12
    1c28:	add	ip, ip, #86016	; 0x15000
    1c2c:	ldr	pc, [ip, #656]!	; 0x290

00001c30 <g_variant_parse_error_print_context@plt>:
    1c30:	add	ip, pc, #0, 12
    1c34:	add	ip, ip, #86016	; 0x15000
    1c38:	ldr	pc, [ip, #648]!	; 0x288

00001c3c <g_strdup_printf@plt>:
    1c3c:	add	ip, pc, #0, 12
    1c40:	add	ip, ip, #86016	; 0x15000
    1c44:	ldr	pc, [ip, #640]!	; 0x280

00001c48 <g_string_free@plt>:
    1c48:	add	ip, pc, #0, 12
    1c4c:	add	ip, ip, #86016	; 0x15000
    1c50:	ldr	pc, [ip, #632]!	; 0x278

00001c54 <g_variant_type_checked_@plt>:
    1c54:	add	ip, pc, #0, 12
    1c58:	add	ip, ip, #86016	; 0x15000
    1c5c:	ldr	pc, [ip, #624]!	; 0x270

00001c60 <g_main_context_iteration@plt>:
    1c60:	add	ip, pc, #0, 12
    1c64:	add	ip, ip, #86016	; 0x15000
    1c68:	ldr	pc, [ip, #616]!	; 0x268

00001c6c <g_option_context_set_summary@plt>:
    1c6c:	add	ip, pc, #0, 12
    1c70:	add	ip, ip, #86016	; 0x15000
    1c74:	ldr	pc, [ip, #608]!	; 0x260

00001c78 <g_hash_table_new_full@plt>:
    1c78:	add	ip, pc, #0, 12
    1c7c:	add	ip, ip, #86016	; 0x15000
    1c80:	ldr	pc, [ip, #600]!	; 0x258

00001c84 <g_dbus_connection_signal_unsubscribe@plt>:
    1c84:	add	ip, pc, #0, 12
    1c88:	add	ip, ip, #86016	; 0x15000
    1c8c:	ldr	pc, [ip, #592]!	; 0x250

00001c90 <strlen@plt>:
    1c90:	add	ip, pc, #0, 12
    1c94:	add	ip, ip, #86016	; 0x15000
    1c98:	ldr	pc, [ip, #584]!	; 0x248

00001c9c <g_variant_iter_loop@plt>:
    1c9c:	add	ip, pc, #0, 12
    1ca0:	add	ip, ip, #86016	; 0x15000
    1ca4:	ldr	pc, [ip, #576]!	; 0x240

00001ca8 <g_variant_iter_free@plt>:
    1ca8:	add	ip, pc, #0, 12
    1cac:	add	ip, ip, #86016	; 0x15000
    1cb0:	ldr	pc, [ip, #568]!	; 0x238

00001cb4 <g_option_context_parse@plt>:
    1cb4:	add	ip, pc, #0, 12
    1cb8:	add	ip, ip, #86016	; 0x15000
    1cbc:	ldr	pc, [ip, #560]!	; 0x230

00001cc0 <g_variant_ref@plt>:
    1cc0:	add	ip, pc, #0, 12
    1cc4:	add	ip, ip, #86016	; 0x15000
    1cc8:	ldr	pc, [ip, #552]!	; 0x228

00001ccc <setlocale@plt>:
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #86016	; 0x15000
    1cd4:	ldr	pc, [ip, #544]!	; 0x220

00001cd8 <g_dbus_connection_new_for_address_sync@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #86016	; 0x15000
    1ce0:	ldr	pc, [ip, #536]!	; 0x218

00001ce4 <g_variant_builder_end@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #86016	; 0x15000
    1cec:	ldr	pc, [ip, #528]!	; 0x210

00001cf0 <g_dbus_node_info_lookup_interface@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #86016	; 0x15000
    1cf8:	ldr	pc, [ip, #520]!	; 0x208

00001cfc <g_variant_get@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #86016	; 0x15000
    1d04:	ldr	pc, [ip, #512]!	; 0x200

00001d08 <g_variant_is_object_path@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #86016	; 0x15000
    1d10:	ldr	pc, [ip, #504]!	; 0x1f8

00001d14 <strtol@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #86016	; 0x15000
    1d1c:	ldr	pc, [ip, #496]!	; 0x1f0

00001d20 <g_set_error@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #86016	; 0x15000
    1d28:	ldr	pc, [ip, #488]!	; 0x1e8

00001d2c <g_option_context_add_group@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #86016	; 0x15000
    1d34:	ldr	pc, [ip, #480]!	; 0x1e0

00001d38 <g_error_matches@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #86016	; 0x15000
    1d40:	ldr	pc, [ip, #472]!	; 0x1d8

00001d44 <g_variant_parse@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #86016	; 0x15000
    1d4c:	ldr	pc, [ip, #464]!	; 0x1d0

00001d50 <g_variant_builder_clear@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #86016	; 0x15000
    1d58:	ldr	pc, [ip, #456]!	; 0x1c8

00001d5c <g_list_sort@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #86016	; 0x15000
    1d64:	ldr	pc, [ip, #448]!	; 0x1c0

00001d68 <g_str_has_prefix@plt>:
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #86016	; 0x15000
    1d70:	ldr	pc, [ip, #440]!	; 0x1b8

00001d74 <g_bus_unwatch_name@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #86016	; 0x15000
    1d7c:	ldr	pc, [ip, #432]!	; 0x1b0

00001d80 <g_source_remove@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #86016	; 0x15000
    1d88:	ldr	pc, [ip, #424]!	; 0x1a8

00001d8c <g_io_error_quark@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #86016	; 0x15000
    1d94:	ldr	pc, [ip, #416]!	; 0x1a0

00001d98 <g_dbus_interface_info_lookup_method@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #86016	; 0x15000
    1da0:	ldr	pc, [ip, #408]!	; 0x198

00001da4 <__stack_chk_fail@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #86016	; 0x15000
    1dac:	ldr	pc, [ip, #400]!	; 0x190

00001db0 <g_variant_type_peek_string@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #86016	; 0x15000
    1db8:	ldr	pc, [ip, #392]!	; 0x188

00001dbc <g_variant_unref@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #86016	; 0x15000
    1dc4:	ldr	pc, [ip, #384]!	; 0x180

00001dc8 <g_dbus_error_quark@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #86016	; 0x15000
    1dd0:	ldr	pc, [ip, #376]!	; 0x178

00001dd4 <g_hash_table_lookup@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #86016	; 0x15000
    1ddc:	ldr	pc, [ip, #368]!	; 0x170

00001de0 <g_bus_watch_name_on_connection@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #86016	; 0x15000
    1de8:	ldr	pc, [ip, #360]!	; 0x168

00001dec <g_dbus_is_interface_name@plt>:
    1dec:	add	ip, pc, #0, 12
    1df0:	add	ip, ip, #86016	; 0x15000
    1df4:	ldr	pc, [ip, #352]!	; 0x160

00001df8 <g_dbus_is_member_name@plt>:
    1df8:	add	ip, pc, #0, 12
    1dfc:	add	ip, ip, #86016	; 0x15000
    1e00:	ldr	pc, [ip, #344]!	; 0x158

00001e04 <g_option_group_new@plt>:
    1e04:	add	ip, pc, #0, 12
    1e08:	add	ip, ip, #86016	; 0x15000
    1e0c:	ldr	pc, [ip, #336]!	; 0x150

00001e10 <g_string_insert_c@plt>:
    1e10:	add	ip, pc, #0, 12
    1e14:	add	ip, ip, #86016	; 0x15000
    1e18:	ldr	pc, [ip, #328]!	; 0x148

00001e1c <g_variant_type_get_string_length@plt>:
    1e1c:	add	ip, pc, #0, 12
    1e20:	add	ip, ip, #86016	; 0x15000
    1e24:	ldr	pc, [ip, #320]!	; 0x140

00001e28 <g_main_loop_unref@plt>:
    1e28:	add	ip, pc, #0, 12
    1e2c:	add	ip, ip, #86016	; 0x15000
    1e30:	ldr	pc, [ip, #312]!	; 0x138

00001e34 <g_dbus_is_name@plt>:
    1e34:	add	ip, pc, #0, 12
    1e38:	add	ip, ip, #86016	; 0x15000
    1e3c:	ldr	pc, [ip, #304]!	; 0x130

00001e40 <g_bus_get_sync@plt>:
    1e40:			; <UNDEFINED> instruction: 0xe7fd4778
    1e44:	add	ip, pc, #0, 12
    1e48:	add	ip, ip, #86016	; 0x15000
    1e4c:	ldr	pc, [ip, #292]!	; 0x124

00001e50 <textdomain@plt>:
    1e50:	add	ip, pc, #0, 12
    1e54:	add	ip, ip, #86016	; 0x15000
    1e58:	ldr	pc, [ip, #284]!	; 0x11c

00001e5c <g_log_writer_supports_color@plt>:
    1e5c:	add	ip, pc, #0, 12
    1e60:	add	ip, ip, #86016	; 0x15000
    1e64:	ldr	pc, [ip, #276]!	; 0x114

00001e68 <g_option_group_set_translation_domain@plt>:
    1e68:	add	ip, pc, #0, 12
    1e6c:	add	ip, ip, #86016	; 0x15000
    1e70:	ldr	pc, [ip, #268]!	; 0x10c

00001e74 <g_option_context_new@plt>:
    1e74:	add	ip, pc, #0, 12
    1e78:	add	ip, ip, #86016	; 0x15000
    1e7c:	ldr	pc, [ip, #260]!	; 0x104

00001e80 <g_hash_table_unref@plt>:
    1e80:	add	ip, pc, #0, 12
    1e84:	add	ip, ip, #86016	; 0x15000
    1e88:	ldr	pc, [ip, #252]!	; 0xfc

00001e8c <g_error_free@plt>:
    1e8c:	add	ip, pc, #0, 12
    1e90:	add	ip, ip, #86016	; 0x15000
    1e94:	ldr	pc, [ip, #244]!	; 0xf4

00001e98 <g_ptr_array_unref@plt>:
    1e98:	add	ip, pc, #0, 12
    1e9c:	add	ip, ip, #86016	; 0x15000
    1ea0:	ldr	pc, [ip, #236]!	; 0xec

00001ea4 <g_option_context_set_description@plt>:
    1ea4:	add	ip, pc, #0, 12
    1ea8:	add	ip, ip, #86016	; 0x15000
    1eac:	ldr	pc, [ip, #228]!	; 0xe4

00001eb0 <g_variant_type_new@plt>:
    1eb0:	add	ip, pc, #0, 12
    1eb4:	add	ip, ip, #86016	; 0x15000
    1eb8:	ldr	pc, [ip, #220]!	; 0xdc

00001ebc <g_variant_iter_next_value@plt>:
    1ebc:	add	ip, pc, #0, 12
    1ec0:	add	ip, ip, #86016	; 0x15000
    1ec4:	ldr	pc, [ip, #212]!	; 0xd4

00001ec8 <g_option_context_get_help@plt>:
    1ec8:	add	ip, pc, #0, 12
    1ecc:	add	ip, ip, #86016	; 0x15000
    1ed0:	ldr	pc, [ip, #204]!	; 0xcc

00001ed4 <g_option_group_add_entries@plt>:
    1ed4:	add	ip, pc, #0, 12
    1ed8:	add	ip, ip, #86016	; 0x15000
    1edc:	ldr	pc, [ip, #196]!	; 0xc4

00001ee0 <g_main_loop_run@plt>:
    1ee0:	add	ip, pc, #0, 12
    1ee4:	add	ip, ip, #86016	; 0x15000
    1ee8:	ldr	pc, [ip, #188]!	; 0xbc

00001eec <g_dbus_connection_signal_subscribe@plt>:
    1eec:	add	ip, pc, #0, 12
    1ef0:	add	ip, ip, #86016	; 0x15000
    1ef4:	ldr	pc, [ip, #180]!	; 0xb4

00001ef8 <g_string_append@plt>:
    1ef8:	add	ip, pc, #0, 12
    1efc:	add	ip, ip, #86016	; 0x15000
    1f00:	ldr	pc, [ip, #172]!	; 0xac

00001f04 <g_variant_new@plt>:
    1f04:	add	ip, pc, #0, 12
    1f08:	add	ip, ip, #86016	; 0x15000
    1f0c:	ldr	pc, [ip, #164]!	; 0xa4

00001f10 <g_dbus_node_info_unref@plt>:
    1f10:	add	ip, pc, #0, 12
    1f14:	add	ip, ip, #86016	; 0x15000
    1f18:	ldr	pc, [ip, #156]!	; 0x9c

00001f1c <__cxa_finalize@plt>:
    1f1c:	add	ip, pc, #0, 12
    1f20:	add	ip, ip, #86016	; 0x15000
    1f24:	ldr	pc, [ip, #148]!	; 0x94

00001f28 <g_option_context_set_help_enabled@plt>:
    1f28:	add	ip, pc, #0, 12
    1f2c:	add	ip, ip, #86016	; 0x15000
    1f30:	ldr	pc, [ip, #140]!	; 0x8c

Disassembly of section .text:

00001f34 <.text>:
    1f34:	svcmi	0x00f0e92d
    1f38:	ldclcs	8, cr15, [r8, #-892]!	; 0xfffffc84
    1f3c:	blhi	1bd3f8 <g_option_context_set_help_enabled@plt+0x1bb4d0>
    1f40:	ldclcc	8, cr15, [r4, #-892]!	; 0xfffffc84
    1f44:			; <UNDEFINED> instruction: 0xf8df447a
    1f48:			; <UNDEFINED> instruction: 0xf8df4d74
    1f4c:	ldmpl	r3, {r2, r4, r5, r6, r8, sl, fp, ip, sp, lr}^
    1f50:	ldrbtmi	fp, [ip], #-171	; 0xffffff55
    1f54:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    1f58:			; <UNDEFINED> instruction: 0xf04f9329
    1f5c:	tstls	r2, r0, lsl #6
    1f60:	stclne	8, cr15, [r0, #-892]!	; 0xfffffc84
    1f64:	andcs	r9, r6, r3, lsl r0
    1f68:			; <UNDEFINED> instruction: 0xf7ff4479
    1f6c:			; <UNDEFINED> instruction: 0x4620eeb0
    1f70:	svc	0x006ef7ff
    1f74:	ldclne	8, cr15, [r0, #-892]	; 0xfffffc84
    1f78:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1f7c:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1f80:	stclne	8, cr15, [r8, #-892]	; 0xfffffc84
    1f84:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1f88:	mrc	7, 1, APSR_nzcv, cr10, cr15, {7}
    1f8c:	blcs	68be0 <g_option_context_set_help_enabled@plt+0x66cb8>
    1f90:	tsthi	r7, r0, asr #6	; <UNPREDICTABLE>
    1f94:			; <UNDEFINED> instruction: 0xf8df9b12
    1f98:	ldmdavs	sp, {r3, r4, r5, r8, sl, fp, ip}^
    1f9c:			; <UNDEFINED> instruction: 0x46284479
    1fa0:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
    1fa4:	stmdacs	r0, {r2, r9, sl, lr}
    1fa8:	ldrbthi	pc, [fp], -r0	; <UNPREDICTABLE>
    1fac:	stcmi	8, cr15, [r4, #-892]!	; 0xfffffc84
    1fb0:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    1fb4:			; <UNDEFINED> instruction: 0xf7ff4621
    1fb8:	strmi	lr, [r6], -r8, lsr #27
    1fbc:			; <UNDEFINED> instruction: 0xf0002800
    1fc0:			; <UNDEFINED> instruction: 0xf8df8243
    1fc4:			; <UNDEFINED> instruction: 0x46284d14
    1fc8:			; <UNDEFINED> instruction: 0x4621447c
    1fcc:	ldc	7, cr15, [ip, #1020]	; 0x3fc
    1fd0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    1fd4:	ldrbthi	pc, [fp], #-0	; <UNPREDICTABLE>
    1fd8:	stcvs	8, cr15, [r0, #-892]	; 0xfffffc84
    1fdc:	ldrbtmi	r4, [lr], #-1576	; 0xfffff9d8
    1fe0:			; <UNDEFINED> instruction: 0xf7ff4631
    1fe4:			; <UNDEFINED> instruction: 0x4604ed92
    1fe8:			; <UNDEFINED> instruction: 0xf0002800
    1fec:			; <UNDEFINED> instruction: 0xf8df84c5
    1ff0:			; <UNDEFINED> instruction: 0x46286cf0
    1ff4:			; <UNDEFINED> instruction: 0x4631447e
    1ff8:	stc	7, cr15, [r6, #1020]	; 0x3fc
    1ffc:	stmdacs	r0, {r2, r9, sl, lr}
    2000:	strbhi	pc, [fp]	; <UNPREDICTABLE>
    2004:	ldclvs	8, cr15, [ip], {223}	; 0xdf
    2008:	ldrbtmi	r4, [lr], #-1576	; 0xfffff9d8
    200c:			; <UNDEFINED> instruction: 0xf7ff4631
    2010:			; <UNDEFINED> instruction: 0x4604ed7c
    2014:			; <UNDEFINED> instruction: 0xf0002800
    2018:			; <UNDEFINED> instruction: 0xf8df80d1
    201c:	strtmi	r1, [r8], -ip, asr #25
    2020:			; <UNDEFINED> instruction: 0xf7ff4479
    2024:	stmdacs	r0, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    2028:	adchi	pc, r7, r0, asr #32
    202c:	blcs	128c80 <g_option_context_set_help_enabled@plt+0x126d58>
    2030:	adchi	pc, r3, r0, asr #32
    2034:			; <UNDEFINED> instruction: 0xf10d9b12
    2038:	andcs	r0, sl, #92, 22	; 0x17000
    203c:	ldmib	r3, {r0, r3, r4, r6, r9, sl, lr}^
    2040:			; <UNDEFINED> instruction: 0xf7ff4002
    2044:	bls	4bd9ec <g_option_context_set_help_enabled@plt+0x4bbac4>
    2048:	ldmvs	r2, {r0, r1, r2, r4, r8, r9, fp, ip, pc}^
    204c:			; <UNDEFINED> instruction: 0x4606429a
    2050:	adcshi	pc, r0, r0
    2054:	stccs	8, cr7, [r0, #-116]	; 0xffffff8c
    2058:	adchi	pc, ip, r0, asr #32
    205c:	ldmdbge	r6, {r0, r2, r4, r9, fp, sp, pc}
    2060:	strtmi	r4, [r0], -fp, lsr #12
    2064:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    2068:			; <UNDEFINED> instruction: 0xf0002800
    206c:			; <UNDEFINED> instruction: 0xf10d80a3
    2070:	ldrtmi	r0, [r1], -r0, ror #16
    2074:	strbmi	r4, [r2], -r0, lsr #12
    2078:			; <UNDEFINED> instruction: 0xf90ef002
    207c:	blcs	28ce4 <g_option_context_set_help_enabled@plt+0x26dbc>
    2080:	stcle	6, cr4, [pc, #-520]	; 1e80 <g_hash_table_unref@plt>
    2084:	stcleq	8, cr15, [r4], #-892	; 0xfffffc84
    2088:	strtmi	r1, [r3], #-3673	; 0xfffff1a7
    208c:	ldmdavs	r0, {r1, r3, r4, r5, fp, ip, lr}
    2090:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    2094:	andscs	pc, r2, r0, lsr r8	; <UNPREDICTABLE>
    2098:	addvc	pc, r0, #301989888	; 0x12000000
    209c:	stmdbcc	r1, {r2, r3, r4, r5, r6, ip, lr, pc}
    20a0:	strcs	sp, [r0, #-758]	; 0xfffffd0a
    20a4:	andscc	lr, r5, #3620864	; 0x374000
    20a8:	mcrrne	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    20ac:	ldrdls	pc, [r4], -r3
    20b0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    20b4:			; <UNDEFINED> instruction: 0x46483212
    20b8:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    20bc:	stmdacs	r0, {r2, r9, sl, lr}
    20c0:			; <UNDEFINED> instruction: 0xf8dfd042
    20c4:			; <UNDEFINED> instruction: 0x46486c30
    20c8:			; <UNDEFINED> instruction: 0x4631447e
    20cc:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
    20d0:	stmdacs	r0, {r2, r9, sl, lr}
    20d4:	sbchi	pc, pc, r0
    20d8:	ldcvs	8, cr15, [ip], {223}	; 0xdf
    20dc:	ldrbtmi	r4, [lr], #-1608	; 0xfffff9b8
    20e0:			; <UNDEFINED> instruction: 0xf7ff4631
    20e4:			; <UNDEFINED> instruction: 0x4604ed12
    20e8:			; <UNDEFINED> instruction: 0xf0002800
    20ec:			; <UNDEFINED> instruction: 0xf8df81f7
    20f0:	strbmi	r6, [r8], -ip, lsl #24
    20f4:			; <UNDEFINED> instruction: 0x4631447e
    20f8:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
    20fc:	stmdacs	r0, {r2, r9, sl, lr}
    2100:	cmphi	r8, #0	; <UNPREDICTABLE>
    2104:	blmi	ffe40488 <g_option_context_set_help_enabled@plt+0xffe3e560>
    2108:	ldrbtmi	r4, [ip], #-1608	; 0xfffff9b8
    210c:			; <UNDEFINED> instruction: 0xf7ff4621
    2110:			; <UNDEFINED> instruction: 0x4606ecfc
    2114:			; <UNDEFINED> instruction: 0xf0002800
    2118:			; <UNDEFINED> instruction: 0xf8df8495
    211c:	strbmi	r4, [r8], -r8, ror #23
    2120:			; <UNDEFINED> instruction: 0x4621447c
    2124:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    2128:	stmdacs	r0, {r1, r2, r9, sl, lr}
    212c:	strbhi	pc, [pc, #-0]!	; 2134 <g_option_context_set_help_enabled@plt+0x20c>	; <UNPREDICTABLE>
    2130:	blne	ff5404b4 <g_option_context_set_help_enabled@plt+0xff53e58c>
    2134:	strcs	r4, [r0], #-1608	; 0xfffff9b8
    2138:			; <UNDEFINED> instruction: 0xf7ff4479
    213c:			; <UNDEFINED> instruction: 0xf8dfece6
    2140:	ldrbtmi	r0, [r8], #-3020	; 0xfffff434
    2144:	ldc	7, cr15, [sl], #1020	; 0x3fc
    2148:			; <UNDEFINED> instruction: 0xf7ff4650
    214c:	strtmi	lr, [r8], -r8, ror #24
    2150:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    2154:	blcs	fee404d8 <g_option_context_set_help_enabled@plt+0xfee3e5b0>
    2158:	blcc	17404dc <g_option_context_set_help_enabled@plt+0x173e5b4>
    215c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2160:	blls	a5c1d0 <g_option_context_set_help_enabled@plt+0xa5a2a8>
    2164:			; <UNDEFINED> instruction: 0xf04f405a
    2168:			; <UNDEFINED> instruction: 0xf0410300
    216c:			; <UNDEFINED> instruction: 0x46208659
    2170:	ldc	0, cr11, [sp], #172	; 0xac
    2174:	pop	{r1, r2, r8, r9, fp, pc}
    2178:			; <UNDEFINED> instruction: 0xf8df8ff0
    217c:			; <UNDEFINED> instruction: 0x46290b98
    2180:	strcs	r2, [r1], #-1280	; 0xfffffb00
    2184:	sxtabmi	r4, sl, r8, ror #8
    2188:	stcl	7, cr15, [r4], #1020	; 0x3fc
    218c:	ldmdage	r3, {r1, r4, r8, fp, sp, pc}
    2190:			; <UNDEFINED> instruction: 0xf0022200
    2194:	ldrb	pc, [r7, r3, lsr #22]	; <UNPREDICTABLE>
    2198:			; <UNDEFINED> instruction: 0xf0024620
    219c:			; <UNDEFINED> instruction: 0x4605f87d
    21a0:	andcs	lr, r0, #128, 14	; 0x2000000
    21a4:			; <UNDEFINED> instruction: 0x4615a912
    21a8:			; <UNDEFINED> instruction: 0xf002a813
    21ac:	ssatmi	pc, #11, r7, lsl #22	; <UNPREDICTABLE>
    21b0:	strb	r2, [r9, r1, lsl #8]
    21b4:	strcs	r2, [r1], #-1280	; 0xfffffb00
    21b8:	strb	r4, [r5, sl, lsr #13]
    21bc:	ldcge	6, cr4, [r3, #-200]	; 0xffffff38
    21c0:	andsls	sl, r8, r2, lsl lr
    21c4:	ldrtmi	r4, [r1], -r8, lsr #12
    21c8:	blx	fe23e1da <g_option_context_set_help_enabled@plt+0xfe23c2b2>
    21cc:	blne	1240550 <g_option_context_set_help_enabled@plt+0x123e628>
    21d0:	strtmi	r2, [r0], -r5, lsl #4
    21d4:			; <UNDEFINED> instruction: 0xf7ff4479
    21d8:			; <UNDEFINED> instruction: 0xf8dfed1a
    21dc:	andcs	r1, r5, #64, 22	; 0x10000
    21e0:			; <UNDEFINED> instruction: 0x46074479
    21e4:			; <UNDEFINED> instruction: 0xf7ff4620
    21e8:			; <UNDEFINED> instruction: 0xf8dfed12
    21ec:			; <UNDEFINED> instruction: 0x46232b34
    21f0:			; <UNDEFINED> instruction: 0xf502447a
    21f4:			; <UNDEFINED> instruction: 0x4601721a
    21f8:			; <UNDEFINED> instruction: 0xf0024638
    21fc:	strmi	pc, [r7], -r3, asr #17
    2200:			; <UNDEFINED> instruction: 0xf8def002
    2204:	ldrtmi	r4, [r8], -r1, lsl #12
    2208:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    220c:			; <UNDEFINED> instruction: 0x46234632
    2210:	ldrtmi	r4, [r8], -r9, lsr #12
    2214:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    2218:	stmdacs	r0, {r1, r2, r9, sl, lr}
    221c:	eorhi	pc, r8, r1
    2220:	andcs	sl, r1, r7, lsl r9
    2224:			; <UNDEFINED> instruction: 0xf0029417
    2228:	pkhbtmi	pc, r0, r1, lsl #25	; <UNPREDICTABLE>
    222c:			; <UNDEFINED> instruction: 0xf0012800
    2230:	blls	4e268c <g_option_context_set_help_enabled@plt+0x4e0764>
    2234:	strtmi	r4, [r5], -r2, lsr #13
    2238:	blcs	8b244 <g_option_context_set_help_enabled@plt+0x8931c>
    223c:	strhi	pc, [fp, -r0]!
    2240:			; <UNDEFINED> instruction: 0xf0012b01
    2244:			; <UNDEFINED> instruction: 0xf8df8063
    2248:	andcs	r1, r5, #220, 20	; 0xdc000
    224c:	ldrbtmi	r2, [r9], #-0
    2250:	ldcl	7, cr15, [ip], {255}	; 0xff
    2254:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    2258:	bvs	ff3405dc <g_option_context_set_help_enabled@plt+0xff33e6b4>
    225c:	ldrbtmi	r4, [lr], #-1600	; 0xfffff9c0
    2260:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    2264:			; <UNDEFINED> instruction: 0xf7ff4638
    2268:	ldmdavs	r0!, {r1, r4, r5, sl, fp, sp, lr, pc}^
    226c:	bl	ff5c0270 <g_option_context_set_help_enabled@plt+0xff5be348>
    2270:	rsbsvs	r2, r3, r0, lsl #6
    2274:	blge	4fc01c <g_option_context_set_help_enabled@plt+0x4fa0f4>
    2278:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    227c:			; <UNDEFINED> instruction: 0x46184632
    2280:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx9
    2284:			; <UNDEFINED> instruction: 0xf0023a10
    2288:			; <UNDEFINED> instruction: 0xf8dffb29
    228c:	andcs	r1, r5, #160, 20	; 0xa0000
    2290:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2294:	ldc	7, cr15, [sl], #1020	; 0x3fc
    2298:	bcs	fe54061c <g_option_context_set_help_enabled@plt+0xfe53e6f4>
    229c:	ldrbtmi	r2, [sl], #-769	; 0xfffffcff
    22a0:			; <UNDEFINED> instruction: 0x46013270
    22a4:			; <UNDEFINED> instruction: 0xf0024620
    22a8:	strmi	pc, [r3], sp, ror #16
    22ac:			; <UNDEFINED> instruction: 0xf888f002
    22b0:	ldrbmi	r4, [r8], -r1, lsl #12
    22b4:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    22b8:	blcs	68f0c <g_option_context_set_help_enabled@plt+0x66fe4>
    22bc:	ldrhi	pc, [r5], -r0, lsl #6
    22c0:	movwcs	r4, #1575	; 0x627
    22c4:	ldrmi	r9, [lr], -r9, lsl #6
    22c8:	bne	43db30 <g_option_context_set_help_enabled@plt+0x43bc08>
    22cc:	movwcs	r4, #1610	; 0x64a
    22d0:			; <UNDEFINED> instruction: 0xf7ff4658
    22d4:	stmdacs	r0, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
    22d8:	addhi	pc, sp, r0, asr #32
    22dc:	bcc	1540660 <g_option_context_set_help_enabled@plt+0x153e738>
    22e0:	andsls	r4, r8, r1, asr #12
    22e4:	blvs	6134d8 <g_option_context_set_help_enabled@plt+0x6115b0>
    22e8:	svclt	0x00183800
    22ec:			; <UNDEFINED> instruction: 0xf0022001
    22f0:	strmi	pc, [r1], sp, lsr #24
    22f4:			; <UNDEFINED> instruction: 0xf0002800
    22f8:	svccs	0x0000808e
    22fc:	strthi	pc, [pc], r0, asr #32
    2300:	bvc	d40684 <g_option_context_set_help_enabled@plt+0xd3e75c>
    2304:	blvs	ed3508 <g_option_context_set_help_enabled@plt+0xed15e0>
    2308:			; <UNDEFINED> instruction: 0xf0012b00
    230c:			; <UNDEFINED> instruction: 0xf8df83b9
    2310:	strtmi	r0, [r9], -ip, lsr #20
    2314:			; <UNDEFINED> instruction: 0xf7ff4478
    2318:			; <UNDEFINED> instruction: 0x4603ebf8
    231c:			; <UNDEFINED> instruction: 0xf0012800
    2320:	blvs	ee3250 <g_option_context_set_help_enabled@plt+0xee1328>
    2324:			; <UNDEFINED> instruction: 0xf0012b00
    2328:			; <UNDEFINED> instruction: 0xf8df83ab
    232c:	ldrbtmi	r3, [fp], #-2580	; 0xfffff5ec
    2330:	tstlt	r9, r9, lsl fp
    2334:	blcs	28f60 <g_option_context_set_help_enabled@plt+0x27038>
    2338:	rsbshi	pc, r4, r1, asr #32
    233c:	movwls	r2, #37633	; 0x9301
    2340:	bcc	406c4 <g_option_context_set_help_enabled@plt+0x3e79c>
    2344:	ldrbtmi	r9, [fp], #-2569	; 0xfffff5f7
    2348:	blcs	1d0bc <g_option_context_set_help_enabled@plt+0x1b194>
    234c:	andhi	pc, fp, #1
    2350:			; <UNDEFINED> instruction: 0xf0402a00
    2354:	strtmi	r8, [pc], -lr, lsr #15
    2358:			; <UNDEFINED> instruction: 0x4628461d
    235c:	ldcl	7, cr15, [r4], {255}	; 0xff
    2360:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2364:	bicshi	pc, pc, #1
    2368:			; <UNDEFINED> instruction: 0xf8df463d
    236c:	ldrbtmi	r7, [pc], #-2524	; 2374 <g_option_context_set_help_enabled@plt+0x44c>
    2370:	stmdbcs	r0, {r0, r3, r4, r5, r8, r9, fp, sp, lr}
    2374:	ldrbhi	pc, [r0], -r0	; <UNPREDICTABLE>
    2378:			; <UNDEFINED> instruction: 0xf0066b7a
    237c:	ldrtmi	r0, [r3], -r1, lsl #12
    2380:	svclt	0x00082a00
    2384:	movwls	r2, #41728	; 0xa300
    2388:			; <UNDEFINED> instruction: 0xf0412b00
    238c:	blvs	feee3248 <g_option_context_set_help_enabled@plt+0xfeee1320>
    2390:			; <UNDEFINED> instruction: 0xf0012b00
    2394:	blls	262cb0 <g_option_context_set_help_enabled@plt+0x260d88>
    2398:			; <UNDEFINED> instruction: 0xf0002b00
    239c:	cmplt	sl, r3, asr #12
    23a0:	stmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    23a4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    23a8:	bl	febc03ac <g_option_context_set_help_enabled@plt+0xfebbe484>
    23ac:	stmdacs	r0, {r0, r1, r9, sl, lr}
    23b0:	ldrbhi	pc, [r7, #-1]	; <UNPREDICTABLE>
    23b4:	ldmibhi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    23b8:	ldrbtmi	r2, [r8], #302	; 0x12e
    23bc:	ldrsbteq	pc, [r8], -r8	; <UNPREDICTABLE>
    23c0:	bl	ff5403c4 <g_option_context_set_help_enabled@plt+0xff53e49c>
    23c4:	andcc	r4, r1, r7, lsl #12
    23c8:	bl	fe9c03cc <g_option_context_set_help_enabled@plt+0xfe9be4a4>
    23cc:	ldrsbtcc	pc, [r8], -r8	; <UNPREDICTABLE>
    23d0:			; <UNDEFINED> instruction: 0x46061af9
    23d4:			; <UNDEFINED> instruction: 0xf7ff4618
    23d8:			; <UNDEFINED> instruction: 0x4607ebf0
    23dc:			; <UNDEFINED> instruction: 0xf7ff4648
    23e0:	ldrtmi	lr, [r8], -lr, lsl #23
    23e4:	bl	6c03e8 <g_option_context_set_help_enabled@plt+0x6be4c0>
    23e8:			; <UNDEFINED> instruction: 0xf7ff4630
    23ec:			; <UNDEFINED> instruction: 0x4658eb18
    23f0:	bl	1b403f4 <g_option_context_set_help_enabled@plt+0x1b3e4cc>
    23f4:			; <UNDEFINED> instruction: 0xf8dfe6a8
    23f8:	andcs	r3, r0, #92, 18	; 0x170000
    23fc:	andsls	r4, r8, #68157440	; 0x4100000
    2400:	blvs	6135f4 <g_option_context_set_help_enabled@plt+0x6116cc>
    2404:	svclt	0x00181a80
    2408:			; <UNDEFINED> instruction: 0xf0022001
    240c:	pkhbtmi	pc, r1, pc, lsl #23	; <UNPREDICTABLE>
    2410:			; <UNDEFINED> instruction: 0xf47f2800
    2414:			; <UNDEFINED> instruction: 0xf8dfaf72
    2418:	strtmi	r1, [r8], -r0, asr #18
    241c:			; <UNDEFINED> instruction: 0xf7ff4479
    2420:			; <UNDEFINED> instruction: 0x4604eb74
    2424:			; <UNDEFINED> instruction: 0xf0412800
    2428:			; <UNDEFINED> instruction: 0xf8df82ab
    242c:	ldrbtmi	r0, [r8], #-2352	; 0xfffff6d0
    2430:	bl	1140434 <g_option_context_set_help_enabled@plt+0x113e50c>
    2434:			; <UNDEFINED> instruction: 0xf7ff2000
    2438:	strdcs	lr, [r0], -r2
    243c:	b	ffbc0440 <g_option_context_set_help_enabled@plt+0xffbbe518>
    2440:			; <UNDEFINED> instruction: 0xf7ff4658
    2444:	ldrbt	lr, [pc], -r4, asr #22
    2448:	ldcge	6, cr4, [r2, #-136]	; 0xffffff78
    244c:			; <UNDEFINED> instruction: 0x4629ac13
    2450:			; <UNDEFINED> instruction: 0xf0024620
    2454:			; <UNDEFINED> instruction: 0xf8dffa43
    2458:	andcs	r1, r5, #8, 18	; 0x20000
    245c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2460:	bl	ff540464 <g_option_context_set_help_enabled@plt+0xff53e53c>
    2464:	ldmcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2468:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    246c:			; <UNDEFINED> instruction: 0x46013270
    2470:			; <UNDEFINED> instruction: 0xf0014630
    2474:	strmi	pc, [r3], r7, lsl #31
    2478:			; <UNDEFINED> instruction: 0xffa2f001
    247c:	ldrbmi	r4, [r8], -r1, lsl #12
    2480:	mrrc	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    2484:			; <UNDEFINED> instruction: 0x462a4633
    2488:	ldrbmi	r4, [r8], -r1, lsr #12
    248c:	ldc	7, cr15, [r2], {255}	; 0xff
    2490:			; <UNDEFINED> instruction: 0xf0002800
    2494:			; <UNDEFINED> instruction: 0xf8df85ec
    2498:			; <UNDEFINED> instruction: 0xf10d48d0
    249c:	ldrls	r0, [r8], -r0, ror #16
    24a0:			; <UNDEFINED> instruction: 0x4641447c
    24a4:	stmdacc	r0, {r5, r8, r9, fp, sp, lr}
    24a8:	andcs	fp, r1, r8, lsl pc
    24ac:	blx	13be4be <g_option_context_set_help_enabled@plt+0x13bc596>
    24b0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    24b4:	strbhi	pc, [r0, r0]	; <UNPREDICTABLE>
    24b8:	stmdacs	r0, {r5, r8, r9, fp, sp, lr}
    24bc:	ldrbthi	pc, [fp], -r0	; <UNPREDICTABLE>
    24c0:	bl	fe1c04c4 <g_option_context_set_help_enabled@plt+0xfe1be59c>
    24c4:			; <UNDEFINED> instruction: 0xf0012800
    24c8:	blvs	8e306c <g_option_context_set_help_enabled@plt+0x8e1144>
    24cc:			; <UNDEFINED> instruction: 0xf0002b00
    24d0:	strcs	r8, [r1], #-1650	; 0xfffff98e
    24d4:			; <UNDEFINED> instruction: 0x463546b2
    24d8:	ldr	r9, [r1, -r9, lsl #12]!
    24dc:			; <UNDEFINED> instruction: 0xf10dab13
    24e0:	ldrtmi	r0, [r2], -r8, asr #18
    24e4:			; <UNDEFINED> instruction: 0x46494618
    24e8:	bcc	43dd10 <g_option_context_set_help_enabled@plt+0x43bde8>
    24ec:			; <UNDEFINED> instruction: 0xf9f6f002
    24f0:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    24f4:	strtmi	r2, [r0], -r5, lsl #4
    24f8:			; <UNDEFINED> instruction: 0xf7ff4479
    24fc:			; <UNDEFINED> instruction: 0xf8dfeb88
    2500:	movwcs	r2, #6256	; 0x1870
    2504:	rsccc	r4, r0, #2046820352	; 0x7a000000
    2508:	strtmi	r4, [r0], -r1, lsl #12
    250c:			; <UNDEFINED> instruction: 0xff3af001
    2510:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx6
    2514:			; <UNDEFINED> instruction: 0xf0010a90
    2518:			; <UNDEFINED> instruction: 0x4601ff53
    251c:			; <UNDEFINED> instruction: 0xf7ff4630
    2520:	blls	4fd540 <g_option_context_set_help_enabled@plt+0x4fb618>
    2524:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    2528:			; <UNDEFINED> instruction: 0xf04f8481
    252c:	strbmi	r0, [r6], -r0, lsl #16
    2530:	cdp	3, 1, cr2, cr8, cr0, {0}
    2534:	vmov	r1, s16
    2538:			; <UNDEFINED> instruction: 0x464a0a90
    253c:	bl	feec0540 <g_option_context_set_help_enabled@plt+0xfeebe618>
    2540:	stmdacs	r0, {r0, r1, r9, sl, lr}
    2544:	strbhi	pc, [lr], #65	; 0x41	; <UNPREDICTABLE>
    2548:	andcs	r4, r1, r9, asr r6
    254c:			; <UNDEFINED> instruction: 0xf0029317
    2550:	strdls	pc, [fp], -sp
    2554:			; <UNDEFINED> instruction: 0xf0002800
    2558:	stccs	7, cr8, [r0], {157}	; 0x9d
    255c:	ldrbhi	pc, [r3, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    2560:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2564:	blvs	ff693758 <g_option_context_set_help_enabled@plt+0xff691830>
    2568:	movwcs	lr, #39373	; 0x99cd
    256c:			; <UNDEFINED> instruction: 0xf0012a00
    2570:			; <UNDEFINED> instruction: 0xf8df80e4
    2574:	strtmi	r0, [r9], -r4, lsl #16
    2578:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    257c:			; <UNDEFINED> instruction: 0xf7ff4478
    2580:	blls	2bd098 <g_option_context_set_help_enabled@plt+0x2bb170>
    2584:			; <UNDEFINED> instruction: 0xf0012800
    2588:			; <UNDEFINED> instruction: 0xf1b8826e
    258c:			; <UNDEFINED> instruction: 0xf0400f00
    2590:			; <UNDEFINED> instruction: 0xf8df8776
    2594:	ldrbtmi	r8, [r8], #2024	; 0x7e8
    2598:	ldrdcc	pc, [r0], #-136	; 0xffffff78
    259c:	blcs	271c8 <g_option_context_set_help_enabled@plt+0x252a0>
    25a0:	rschi	pc, sp, r1
    25a4:	svceq	0x0000f1b9
    25a8:	strbthi	pc, [r8], r0, asr #32	; <UNPREDICTABLE>
    25ac:			; <UNDEFINED> instruction: 0xf7ff9809
    25b0:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    25b4:	sbcshi	pc, r7, r0
    25b8:			; <UNDEFINED> instruction: 0xf0412e00
    25bc:			; <UNDEFINED> instruction: 0xf8df80ae
    25c0:	ldrbtmi	r8, [r8], #1984	; 0x7c0
    25c4:	ldrdcc	pc, [r4], #-136	; 0xffffff78
    25c8:	blcs	271f4 <g_option_context_set_help_enabled@plt+0x252cc>
    25cc:	bichi	pc, sp, r1
    25d0:	svceq	0x0000f1b9
    25d4:	rschi	pc, fp, r1, asr #32
    25d8:			; <UNDEFINED> instruction: 0x212e9809
    25dc:	b	ff1c05e0 <g_option_context_set_help_enabled@plt+0xff1be6b8>
    25e0:	stmdacs	r0, {r0, r3, ip, pc}
    25e4:	adcshi	pc, r1, r1
    25e8:	ldclne	14, cr9, [r0], #-36	; 0xffffffdc
    25ec:	b	fe5405f0 <g_option_context_set_help_enabled@plt+0xfe53e6c8>
    25f0:	ldrdcc	pc, [r4], #-136	; 0xffffff78
    25f4:			; <UNDEFINED> instruction: 0xf6401af1
    25f8:			; <UNDEFINED> instruction: 0x900a36b8
    25fc:			; <UNDEFINED> instruction: 0xf7ff4618
    2600:			; <UNDEFINED> instruction: 0xf8d8eadc
    2604:			; <UNDEFINED> instruction: 0xf8d8103c
    2608:	tstls	sp, r0, asr #32
    260c:	strmi	r9, [r3], -ip, lsl #4
    2610:			; <UNDEFINED> instruction: 0x0770f8df
    2614:	ldrbtmi	r9, [r8], #-777	; 0xfffffcf7
    2618:	bl	74061c <g_option_context_set_help_enabled@plt+0x73e6f4>
    261c:			; <UNDEFINED> instruction: 0x3768f8df
    2620:	ldrbtmi	r9, [fp], #-1540	; 0xfffff9fc
    2624:	stmdbcc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2628:			; <UNDEFINED> instruction: 0x3760f8df
    262c:	bls	328a68 <g_option_context_set_help_enabled@plt+0x326b40>
    2630:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2634:			; <UNDEFINED> instruction: 0xf8cd9b05
    2638:	andls	r9, r2, ip
    263c:			; <UNDEFINED> instruction: 0xf7ff980b
    2640:			; <UNDEFINED> instruction: 0x4606ea9c
    2644:			; <UNDEFINED> instruction: 0xf0012800
    2648:			; <UNDEFINED> instruction: 0xf8df8404
    264c:	bge	608364 <g_option_context_set_help_enabled@plt+0x60643c>
    2650:			; <UNDEFINED> instruction: 0xf7ff4479
    2654:	ldmdals	r8, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    2658:			; <UNDEFINED> instruction: 0xf7ff4659
    265c:	strmi	lr, [r0], r4, ror #20
    2660:			; <UNDEFINED> instruction: 0xf0012800
    2664:	stmdbls	r9, {r0, r1, r4, r5, r6, r7, r8, r9, pc}
    2668:	bl	10c066c <g_option_context_set_help_enabled@plt+0x10be744>
    266c:			; <UNDEFINED> instruction: 0xf0012800
    2670:	stmdbls	sl, {r0, r3, r4, r6, r7, r8, r9, pc}
    2674:	bl	fe440678 <g_option_context_set_help_enabled@plt+0xfe43e750>
    2678:	stmdacs	r0, {r0, r2, r3, ip, pc}
    267c:	ldrhi	pc, [r7], #1
    2680:			; <UNDEFINED> instruction: 0x3710f8df
    2684:	eorsls	pc, r8, sp, asr #17
    2688:			; <UNDEFINED> instruction: 0xf7ff58f8
    268c:	bls	3bced4 <g_option_context_set_help_enabled@plt+0x3bafac>
    2690:	andls	r4, ip, r7, lsl r6
    2694:	ldmibpl	fp, {r0, r3, sp, lr, pc}^
    2698:	cmplt	r3, r4, lsl #14
    269c:			; <UNDEFINED> instruction: 0xf7ff6898
    26a0:	strmi	lr, [r1], -r8, lsl #24
    26a4:			; <UNDEFINED> instruction: 0xf7ff980c
    26a8:	blls	37d118 <g_option_context_set_help_enabled@plt+0x37b1f0>
    26ac:	blcs	1c920 <g_option_context_set_help_enabled@plt+0x1a9f8>
    26b0:			; <UNDEFINED> instruction: 0x4640d1f1
    26b4:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    26b8:			; <UNDEFINED> instruction: 0xf7ff4630
    26bc:	blls	33d4c4 <g_option_context_set_help_enabled@plt+0x33b59c>
    26c0:			; <UNDEFINED> instruction: 0xf0012b00
    26c4:	blge	6635e4 <g_option_context_set_help_enabled@plt+0x6616bc>
    26c8:			; <UNDEFINED> instruction: 0x16ccf8df
    26cc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    26d0:	cdp	7, 0, cr2, cr8, cr0, {0}
    26d4:			; <UNDEFINED> instruction: 0x46183a10
    26d8:			; <UNDEFINED> instruction: 0xf7ff4479
    26dc:	stmib	sp, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    26e0:	vnmls.f16	s20, s16, s28
    26e4:			; <UNDEFINED> instruction: 0xf8dfaa10
    26e8:	ldrls	r3, [r0], #-1716	; 0xfffff94c
    26ec:	cfstrsls	mvf4, [ip], {123}	; 0x7b
    26f0:	strbmi	r9, [r5], -sp, lsl #10
    26f4:	bcc	fe43df20 <g_option_context_set_help_enabled@plt+0xfe43bff8>
    26f8:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    26fc:	mcr	4, 0, r4, cr10, cr11, {3}
    2700:	blls	4d0f48 <g_option_context_set_help_enabled@plt+0x4cf020>
    2704:			; <UNDEFINED> instruction: 0xf0814598
    2708:	b	13e2a40 <g_option_context_set_help_enabled@plt+0x13e0b18>
    270c:	bllt	144d34 <g_option_context_set_help_enabled@plt+0x142e0c>
    2710:	stmdavs	r3!, {r2, r3, r5, r8, ip, sp, pc}^
    2714:	vqsub.s8	d4, d16, d27
    2718:			; <UNDEFINED> instruction: 0xf001844a
    271c:			; <UNDEFINED> instruction: 0x260080ba
    2720:	movwcs	r9, #2322	; 0x912
    2724:	tstls	r7, #27262976	; 0x1a00000
    2728:	andlt	pc, r0, sp, asr #17
    272c:			; <UNDEFINED> instruction: 0xf8514630
    2730:			; <UNDEFINED> instruction: 0xf7ff1009
    2734:	strmi	lr, [r3], -r8, lsl #22
    2738:			; <UNDEFINED> instruction: 0xf0002800
    273c:			; <UNDEFINED> instruction: 0x4650843d
    2740:	smladcc	r1, r9, r6, r4
    2744:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2748:			; <UNDEFINED> instruction: 0xf1084628
    274c:	strmi	r0, [r5], -r1, lsl #16
    2750:	blls	4bc6b4 <g_option_context_set_help_enabled@plt+0x4ba78c>
    2754:	bne	fe43dfc0 <g_option_context_set_help_enabled@plt+0xfe43c098>
    2758:	eoreq	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    275c:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2760:	bicsle	r2, r5, r0, lsl #16
    2764:			; <UNDEFINED> instruction: 0xf8dfe7f1
    2768:	andcs	r1, r5, #60, 12	; 0x3c00000
    276c:	eorls	pc, r8, sp, asr #17
    2770:			; <UNDEFINED> instruction: 0xf7ff4479
    2774:			; <UNDEFINED> instruction: 0xf8d8ea4c
    2778:			; <UNDEFINED> instruction: 0xf8cd1040
    277c:			; <UNDEFINED> instruction: 0xf7ff9024
    2780:			; <UNDEFINED> instruction: 0xf04fe9ea
    2784:	strbmi	r0, [lr], -r0, lsl #18
    2788:			; <UNDEFINED> instruction: 0xf7ff980b
    278c:			; <UNDEFINED> instruction: 0xb116e9b8
    2790:			; <UNDEFINED> instruction: 0xf7ff4630
    2794:	stmdals	r9, {r2, r4, r8, r9, fp, sp, lr, pc}
    2798:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    279c:			; <UNDEFINED> instruction: 0xf7ff980a
    27a0:			; <UNDEFINED> instruction: 0xee18e93e
    27a4:			; <UNDEFINED> instruction: 0xf7ff0a90
    27a8:			; <UNDEFINED> instruction: 0xf1b9e992
    27ac:	svclt	0x00180f00
    27b0:	strb	r2, [r9], #1024	; 0x400
    27b4:			; <UNDEFINED> instruction: 0xf10dab13
    27b8:	ldrtmi	r0, [r2], -r8, asr #18
    27bc:			; <UNDEFINED> instruction: 0x46494618
    27c0:	bcc	43dfe8 <g_option_context_set_help_enabled@plt+0x43c0c0>
    27c4:			; <UNDEFINED> instruction: 0xf88af002
    27c8:	ldrbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    27cc:	strtmi	r2, [r0], -r5, lsl #4
    27d0:			; <UNDEFINED> instruction: 0xf7ff4479
    27d4:			; <UNDEFINED> instruction: 0xf8dfea1c
    27d8:	movwcs	r2, #5588	; 0x15d4
    27dc:			; <UNDEFINED> instruction: 0xf502447a
    27e0:			; <UNDEFINED> instruction: 0x460172b6
    27e4:			; <UNDEFINED> instruction: 0xf0014620
    27e8:	strmi	pc, [r6], -sp, asr #27
    27ec:	stc2l	0, cr15, [r8, #4]!
    27f0:	ldrtmi	r4, [r0], -r1, lsl #12
    27f4:	b	fe6c07f8 <g_option_context_set_help_enabled@plt+0xfe6be8d0>
    27f8:	blcs	6944c <g_option_context_set_help_enabled@plt+0x67524>
    27fc:	movthi	pc, #49920	; 0xc300	; <UNPREDICTABLE>
    2800:	movwcs	r2, #1792	; 0x700
    2804:	bne	43e06c <g_option_context_set_help_enabled@plt+0x43c144>
    2808:	ldrtmi	r4, [r0], -sl, asr #12
    280c:	b	14c0810 <g_option_context_set_help_enabled@plt+0x14be8e8>
    2810:	stmdacs	r0, {r0, r1, r9, sl, lr}
    2814:	strbmi	sp, [r1], -r2, asr #2
    2818:	tstls	r8, #1
    281c:			; <UNDEFINED> instruction: 0xf996f002
    2820:	stmdacs	r0, {r7, r9, sl, lr}
    2824:	stccs	0, cr13, [r0], {67}	; 0x43
    2828:	mvnhi	pc, #64	; 0x40
    282c:	strls	pc, [r0, #2271]	; 0x8df
    2830:			; <UNDEFINED> instruction: 0xf8d944f9
    2834:	stmdacs	r0, {r2, r5}
    2838:	andhi	pc, r9, r1
    283c:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2840:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    2844:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2848:			; <UNDEFINED> instruction: 0xf0012800
    284c:	svccs	0x0000817b
    2850:			; <UNDEFINED> instruction: 0x83a4f040
    2854:	ldrdcc	pc, [r8], #-137	; 0xffffff77
    2858:			; <UNDEFINED> instruction: 0xf0012b00
    285c:			; <UNDEFINED> instruction: 0xf8df80e3
    2860:			; <UNDEFINED> instruction: 0x46290558
    2864:			; <UNDEFINED> instruction: 0xf7ff4478
    2868:	stmdacs	r0, {r4, r6, r8, fp, sp, lr, pc}
    286c:	addhi	pc, r5, #1
    2870:	ldrdcc	pc, [r8], #-137	; 0xffffff77
    2874:			; <UNDEFINED> instruction: 0xf8d9b15b
    2878:	blcs	e930 <g_option_context_set_help_enabled@plt+0xca08>
    287c:	sbcshi	pc, lr, r1
    2880:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
    2884:	bvs	6d3a78 <g_option_context_set_help_enabled@plt+0x6d1b50>
    2888:			; <UNDEFINED> instruction: 0xf0012b00
    288c:			; <UNDEFINED> instruction: 0x464080d1
    2890:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2894:			; <UNDEFINED> instruction: 0xf7ff4630
    2898:	ldrb	lr, [r5], #-2330	; 0xfffff6e6
    289c:	andcs	r4, r1, r1, asr #12
    28a0:	tstls	r8, #0, 6
    28a4:			; <UNDEFINED> instruction: 0xf952f002
    28a8:	stmdacs	r0, {r7, r9, sl, lr}
    28ac:			; <UNDEFINED> instruction: 0xf8dfd1bb
    28b0:			; <UNDEFINED> instruction: 0x46281510
    28b4:			; <UNDEFINED> instruction: 0xf7ff4479
    28b8:	strmi	lr, [r4], -r8, lsr #18
    28bc:			; <UNDEFINED> instruction: 0xf0412800
    28c0:			; <UNDEFINED> instruction: 0xf8df804d
    28c4:	ldrbtmi	r0, [r8], #-1280	; 0xfffffb00
    28c8:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28cc:	strtmi	lr, [r2], -r2, ror #15
    28d0:	ldcge	13, cr10, [r3], {18}
    28d4:	strtmi	r4, [r0], -r9, lsr #12
    28d8:			; <UNDEFINED> instruction: 0xf800f002
    28dc:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    28e0:	strbmi	r2, [r8], -r5, lsl #4
    28e4:			; <UNDEFINED> instruction: 0xf7ff4479
    28e8:			; <UNDEFINED> instruction: 0xf8dfe992
    28ec:	strbmi	r2, [fp], -r0, ror #9
    28f0:	rsccc	r4, r0, #2046820352	; 0x7a000000
    28f4:	strbmi	r4, [r8], -r1, lsl #12
    28f8:	stc2l	0, cr15, [r4, #-4]
    28fc:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx6
    2900:			; <UNDEFINED> instruction: 0xf0010a90
    2904:			; <UNDEFINED> instruction: 0x4601fd5d
    2908:			; <UNDEFINED> instruction: 0xf7ff4630
    290c:			; <UNDEFINED> instruction: 0x464bea10
    2910:	strtmi	r4, [r1], -sl, lsr #12
    2914:			; <UNDEFINED> instruction: 0xf7ff4630
    2918:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    291c:	strthi	pc, [ip], #-0
    2920:	bleq	173ed5c <g_option_context_set_help_enabled@plt+0x173ce34>
    2924:			; <UNDEFINED> instruction: 0xf8cd2001
    2928:			; <UNDEFINED> instruction: 0x4659905c
    292c:			; <UNDEFINED> instruction: 0xf90ef002
    2930:	stmdacs	r0, {r0, r1, r3, ip, pc}
    2934:	strbhi	pc, [r4, #-0]!	; <UNPREDICTABLE>
    2938:	ldrhi	pc, [r4], #2271	; 0x8df
    293c:			; <UNDEFINED> instruction: 0xf8d844f8
    2940:	movwls	r3, #36924	; 0x903c
    2944:			; <UNDEFINED> instruction: 0xf0002b00
    2948:	ldrmi	r8, [r8], -lr, asr #14
    294c:			; <UNDEFINED> instruction: 0xf7ff46ca
    2950:			; <UNDEFINED> instruction: 0x464dea72
    2954:	strcs	r4, [r1], #-1614	; 0xfffff9b2
    2958:			; <UNDEFINED> instruction: 0xf47f2800
    295c:			; <UNDEFINED> instruction: 0xf8dfae1a
    2960:	andcs	r1, r5, #116, 8	; 0x74000000
    2964:			; <UNDEFINED> instruction: 0xf7ff4479
    2968:			; <UNDEFINED> instruction: 0xf8d8e952
    296c:			; <UNDEFINED> instruction: 0xf7ff103c
    2970:	stmib	sp, {r1, r4, r5, r6, r7, fp, sp, lr, pc}^
    2974:	str	r5, [r4, -r9, lsl #10]
    2978:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    297c:			; <UNDEFINED> instruction: 0x4632ad13
    2980:	strtmi	r4, [r8], -r1, asr #12
    2984:			; <UNDEFINED> instruction: 0xffaaf001
    2988:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    298c:	strtmi	r2, [r0], -r5, lsl #4
    2990:			; <UNDEFINED> instruction: 0xf7ff4479
    2994:			; <UNDEFINED> instruction: 0xf8dfe93c
    2998:	strtmi	r2, [r3], -r4, asr #8
    299c:			; <UNDEFINED> instruction: 0xf502447a
    29a0:			; <UNDEFINED> instruction: 0x460172b6
    29a4:			; <UNDEFINED> instruction: 0xf0014620
    29a8:	strmi	pc, [r6], -sp, ror #25
    29ac:	stc2	0, cr15, [r8, #-4]
    29b0:	ldrtmi	r4, [r0], -r1, lsl #12
    29b4:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29b8:	strbmi	r4, [r2], -r3, lsr #12
    29bc:	ldrtmi	r4, [r0], -r9, lsr #12
    29c0:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29c4:			; <UNDEFINED> instruction: 0xf0002800
    29c8:	ldmdbge	r8, {r2, r3, r4, r5, sl, pc}
    29cc:	ldrls	r2, [r8], #-1
    29d0:			; <UNDEFINED> instruction: 0xf8bcf002
    29d4:	stmdacs	r0, {r7, r9, sl, lr}
    29d8:	strbhi	pc, [ip, #-0]!	; <UNPREDICTABLE>
    29dc:	strls	pc, [r0], #-2271	; 0xfffff721
    29e0:			; <UNDEFINED> instruction: 0xf8d944f9
    29e4:	stmdacs	r0, {r2, r5}
    29e8:	strhi	pc, [sp, -r0]
    29ec:	b	8c09f0 <g_option_context_set_help_enabled@plt+0x8beac8>
    29f0:	strtmi	r4, [r5], -r2, lsr #13
    29f4:	stmdacs	r0, {r0, sl, sp}
    29f8:	rsbhi	pc, fp, r1
    29fc:	ldrdeq	pc, [r8], #-137	; 0xffffff77
    2a00:			; <UNDEFINED> instruction: 0xf0002800
    2a04:			; <UNDEFINED> instruction: 0xf7ff87c4
    2a08:	stmdacs	r0, {r7, r8, fp, sp, lr, pc}
    2a0c:	mvnshi	pc, r1
    2a10:	ldmpl	fp!, {r2, r4, r5, r6, r7, r8, r9, fp, lr}^
    2a14:			; <UNDEFINED> instruction: 0xf7ff6818
    2a18:			; <UNDEFINED> instruction: 0xf7ffe808
    2a1c:			; <UNDEFINED> instruction: 0xf8d9ea20
    2a20:	andcs	r1, r0, #72	; 0x48
    2a24:	strbmi	r4, [r0], -r3, lsl #12
    2a28:	cdp2	0, 2, cr15, cr0, cr2, {0}
    2a2c:	strbmi	r4, [r0], -r7, lsl #12
    2a30:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a34:			; <UNDEFINED> instruction: 0xf7ff4630
    2a38:	svccs	0x0000e84a
    2a3c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    2a40:	bllt	fe0c0a44 <g_option_context_set_help_enabled@plt+0xfe0beb1c>
    2a44:			; <UNDEFINED> instruction: 0xf10dab13
    2a48:	strtmi	r0, [r2], -r8, asr #18
    2a4c:			; <UNDEFINED> instruction: 0x46494618
    2a50:	bcc	43e278 <g_option_context_set_help_enabled@plt+0x43c350>
    2a54:			; <UNDEFINED> instruction: 0xff42f001
    2a58:	andcs	r4, r5, #3719168	; 0x38c000
    2a5c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2a60:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a64:	movwcs	r4, #6881	; 0x1ae1
    2a68:			; <UNDEFINED> instruction: 0xf502447a
    2a6c:	strmi	r7, [r1], -r5, lsl #4
    2a70:			; <UNDEFINED> instruction: 0xf0014630
    2a74:	strmi	pc, [r7], -r7, lsl #25
    2a78:	stc2	0, cr15, [r2], #4
    2a7c:	ldrtmi	r4, [r8], -r1, lsl #12
    2a80:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a84:	blcs	696d8 <g_option_context_set_help_enabled@plt+0x677b0>
    2a88:	rsbhi	pc, r6, #0, 6
    2a8c:			; <UNDEFINED> instruction: 0x463446b3
    2a90:	cdp	3, 1, cr2, cr8, cr0, {0}
    2a94:			; <UNDEFINED> instruction: 0x464a1a10
    2a98:			; <UNDEFINED> instruction: 0xf7ff4638
    2a9c:	strmi	lr, [r3], -ip, lsl #18
    2aa0:			; <UNDEFINED> instruction: 0xf0412800
    2aa4:			; <UNDEFINED> instruction: 0x4641829c
    2aa8:	tstls	r8, #1
    2aac:			; <UNDEFINED> instruction: 0xf84ef002
    2ab0:	stmdacs	r0, {r7, r9, sl, lr}
    2ab4:			; <UNDEFINED> instruction: 0x83b5f000
    2ab8:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2abc:	subsle	r2, r8, r0, lsl #16
    2ac0:	svceq	0x0000f1bb
    2ac4:	strhi	pc, [r2], #64	; 0x40
    2ac8:			; <UNDEFINED> instruction: 0xf04f465e
    2acc:			; <UNDEFINED> instruction: 0xf8df0901
    2ad0:	ldrbtmi	fp, [fp], #800	; 0x320
    2ad4:	ldrdeq	pc, [ip], #-139	; 0xffffff75
    2ad8:			; <UNDEFINED> instruction: 0xf0002800
    2adc:			; <UNDEFINED> instruction: 0xf1b985b7
    2ae0:			; <UNDEFINED> instruction: 0xf0400f00
    2ae4:			; <UNDEFINED> instruction: 0xf7ff8435
    2ae8:	stmdacs	r0, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    2aec:	stccs	0, cr13, [r0], {75}	; 0x4b
    2af0:	ldrbhi	pc, [r1], -r0, asr #32	; <UNPREDICTABLE>
    2af4:	rscslt	pc, ip, #14614528	; 0xdf0000
    2af8:			; <UNDEFINED> instruction: 0xf8db44fb
    2afc:	stmdacs	r0, {r4}
    2b00:	strbhi	pc, [r8, #0]!	; <UNPREDICTABLE>
    2b04:	svceq	0x0000f1b9
    2b08:	ldrhi	pc, [pc, #64]!	; 2b50 <g_option_context_set_help_enabled@plt+0xc28>
    2b0c:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b10:			; <UNDEFINED> instruction: 0xf0012800
    2b14:			; <UNDEFINED> instruction: 0xf8db8127
    2b18:			; <UNDEFINED> instruction: 0xf8db1010
    2b1c:	stmdbcs	r0, {r2, r3, r6, sp}
    2b20:	ldrbhi	pc, [ip]	; <UNPREDICTABLE>
    2b24:	ldrbtmi	r4, [r8], #-2228	; 0xfffff74c
    2b28:	svc	0x00c8f7fe
    2b2c:	strmi	r2, [r8], -r0, lsl #2
    2b30:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b34:	blmi	fec95200 <g_option_context_set_help_enabled@plt+0xfec932d8>
    2b38:	stceq	0, cr15, [r0], {79}	; 0x4f
    2b3c:	andcs	r4, r1, #2030043136	; 0x79000000
    2b40:	cfstrdvs	mvd4, [r9], {123}	; 0x7b
    2b44:			; <UNDEFINED> instruction: 0xcc01e9cd
    2b48:	stmiami	lr!, {r1, r2, r9, sl, lr}
    2b4c:	andls	r4, r0, r8, ror r4
    2b50:			; <UNDEFINED> instruction: 0xf7ff4640
    2b54:	ldrtmi	lr, [r0], -r6, asr #18
    2b58:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b5c:			; <UNDEFINED> instruction: 0xf7ff4630
    2b60:	strbmi	lr, [r0], -r4, ror #18
    2b64:	svc	0x00caf7fe
    2b68:			; <UNDEFINED> instruction: 0xf7fe4638
    2b6c:			; <UNDEFINED> instruction: 0xf7ffefb0
    2b70:	strmi	fp, [r6], -fp, ror #21
    2b74:	ldrtmi	r4, [r4], -r0, asr #12
    2b78:	svc	0x00c0f7fe
    2b7c:			; <UNDEFINED> instruction: 0xf7fe4638
    2b80:			; <UNDEFINED> instruction: 0xf7ffefa6
    2b84:	stmibmi	r0!, {r0, r5, r6, r7, r9, fp, ip, sp, pc}
    2b88:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2b8c:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b90:	ldrdne	pc, [ip], #-139	; 0xffffff75
    2b94:	svc	0x00def7fe
    2b98:	ldrtmi	lr, [r2], -ip, ror #15
    2b9c:	mrcge	13, 0, sl, cr2, cr3, {0}
    2ba0:	ldrtmi	r4, [r1], -r8, lsr #12
    2ba4:	cdp2	0, 9, cr15, cr10, cr1, {0}
    2ba8:	andcs	r4, r5, #152, 18	; 0x260000
    2bac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2bb0:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bb4:			; <UNDEFINED> instruction: 0x46234a96
    2bb8:			; <UNDEFINED> instruction: 0xf502447a
    2bbc:	strmi	r7, [r1], -r5, lsl #4
    2bc0:			; <UNDEFINED> instruction: 0xf0014620
    2bc4:			; <UNDEFINED> instruction: 0x4607fbdf
    2bc8:	blx	ffebebd6 <g_option_context_set_help_enabled@plt+0xffebccae>
    2bcc:	ldrtmi	r4, [r8], -r1, lsl #12
    2bd0:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bd4:	ldrtmi	r4, [r2], -r3, lsr #12
    2bd8:	ldrtmi	r4, [r8], -r9, lsr #12
    2bdc:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2be0:			; <UNDEFINED> instruction: 0xf0002800
    2be4:	ldmdbge	r8, {r0, r1, r2, r8, r9, pc}
    2be8:	ldrls	r2, [r8], #-1
    2bec:			; <UNDEFINED> instruction: 0xffaef001
    2bf0:	stmdacs	r0, {r7, r9, sl, lr}
    2bf4:	rschi	pc, sp, #0
    2bf8:	svc	0x00fcf7fe
    2bfc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2c00:	strthi	pc, [ip], -r0
    2c04:	strcs	r4, [r1], -r1, lsr #13
    2c08:	strtmi	r4, [r5], -r2, lsr #13
    2c0c:			; <UNDEFINED> instruction: 0x4622e75f
    2c10:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    2c14:	andsls	sl, r8, r3, lsl ip
    2c18:	strtmi	r4, [r0], -r1, asr #12
    2c1c:	cdp2	0, 5, cr15, cr14, cr1, {0}
    2c20:	andcs	r4, r5, #124, 18	; 0x1f0000
    2c24:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2c28:	svc	0x00f0f7fe
    2c2c:	andcs	r4, r5, #1998848	; 0x1e8000
    2c30:			; <UNDEFINED> instruction: 0x46074479
    2c34:			; <UNDEFINED> instruction: 0xf7fe4630
    2c38:	bmi	1e3ebe8 <g_option_context_set_help_enabled@plt+0x1e3ccc0>
    2c3c:	ldrbtmi	r2, [sl], #-769	; 0xfffffcff
    2c40:	andsvc	pc, sl, #8388608	; 0x800000
    2c44:	ldrtmi	r4, [r8], -r1, lsl #12
    2c48:	blx	fe73ec56 <g_option_context_set_help_enabled@plt+0xfe73cd2e>
    2c4c:			; <UNDEFINED> instruction: 0xf0014607
    2c50:			; <UNDEFINED> instruction: 0x4601fbb7
    2c54:			; <UNDEFINED> instruction: 0xf7ff4638
    2c58:	strtmi	lr, [r1], -sl, ror #16
    2c5c:			; <UNDEFINED> instruction: 0x46424633
    2c60:			; <UNDEFINED> instruction: 0xf7ff4638
    2c64:	strmi	lr, [r4], -r8, lsr #16
    2c68:			; <UNDEFINED> instruction: 0xf0412800
    2c6c:			; <UNDEFINED> instruction: 0x46598194
    2c70:	ldrls	r2, [r7], #-1
    2c74:			; <UNDEFINED> instruction: 0xff6af001
    2c78:	stmdacs	r0, {r7, r9, sl, lr}
    2c7c:	bge	ffb3fe80 <g_option_context_set_help_enabled@plt+0xffb3df58>
    2c80:	strtmi	r4, [r8], -r7, ror #18
    2c84:			; <UNDEFINED> instruction: 0xf7fe4479
    2c88:	strmi	lr, [r4], -r0, asr #30
    2c8c:			; <UNDEFINED> instruction: 0xf0402800
    2c90:	stmdami	r4!, {r1, r2, r3, r4, r6, r9, sl, pc}^
    2c94:			; <UNDEFINED> instruction: 0xf7fe4478
    2c98:	mcrmi	15, 3, lr, cr3, cr2, {0}
    2c9c:			; <UNDEFINED> instruction: 0xf7ff447e
    2ca0:	ldmdbge	r2, {r0, r5, r6, r7, r9, fp, ip, sp, pc}
    2ca4:	andcs	sl, r1, #1245184	; 0x130000
    2ca8:			; <UNDEFINED> instruction: 0xf0014625
    2cac:	ssatmi	pc, #3, r7, lsl #27	; <UNPREDICTABLE>
    2cb0:	blt	12c0cb4 <g_option_context_set_help_enabled@plt+0x12bed8c>
    2cb4:	andeq	r4, r1, r0, asr #29
    2cb8:	ldrdeq	r0, [r0], -ip
    2cbc:	andeq	r3, r0, r6, ror #17
    2cc0:			; <UNDEFINED> instruction: 0x00014eb0
    2cc4:	muleq	r0, ip, r9
    2cc8:	andeq	r3, r0, lr, lsl lr
    2ccc:	andeq	r3, r0, r6, lsr #28
    2cd0:	andeq	r3, r0, r8, lsl lr
    2cd4:	andeq	r3, r0, sl, lsl #28
    2cd8:	strdeq	r3, [r0], -ip
    2cdc:	strdeq	r4, [r0], -sl
    2ce0:	andeq	r4, r0, r4, lsr #11
    2ce4:	andeq	r3, r0, r2, asr #27
    2ce8:			; <UNDEFINED> instruction: 0x00003db4
    2cec:	andeq	r0, r0, r0, ror #3
    2cf0:	andeq	r3, r0, r4, lsl #26
    2cf4:	strdeq	r3, [r0], -r4
    2cf8:	andeq	r3, r0, r6, ror #25
    2cfc:	andeq	r4, r0, r4, ror #9
    2d00:	andeq	r4, r0, lr, lsl #9
    2d04:	andeq	r3, r0, ip, lsr #25
    2d08:	muleq	r0, ip, ip
    2d0c:	andeq	r4, r0, r6, asr r2
    2d10:	andeq	r4, r1, r8, lsr #25
    2d14:	andeq	r4, r0, r4, asr #4
    2d18:	andeq	r4, r0, ip, lsr #5
    2d1c:			; <UNDEFINED> instruction: 0x000042b8
    2d20:	andeq	r4, r1, r8, lsr #16
    2d24:	strdeq	r4, [r0], -lr
    2d28:			; <UNDEFINED> instruction: 0x00014db6
    2d2c:	andeq	r4, r0, r2, lsl #3
    2d30:	andeq	r4, r1, sl, ror r7
    2d34:	andeq	r4, r1, r0, lsr sp
    2d38:	andeq	r4, r1, r0, lsl sp
    2d3c:	andeq	r3, r0, ip, asr #21
    2d40:	andeq	r4, r1, r6, ror #25
    2d44:	andeq	r4, r1, lr, asr #25
    2d48:	andeq	r4, r1, r6, lsr #25
    2d4c:	andeq	r3, r0, r2, asr sl
    2d50:	andeq	r4, r1, sl, asr ip
    2d54:	andeq	r4, r1, r4, lsl ip
    2d58:	andeq	r3, r0, r8, ror #19
    2d5c:	andeq	r3, r0, r2, ror #19
    2d60:			; <UNDEFINED> instruction: 0x00003fb6
    2d64:	andeq	r4, r1, lr, lsr #11
    2d68:	andeq	r4, r1, r4, ror fp
    2d6c:	andeq	r3, r0, ip, lsr #30
    2d70:	andeq	r4, r1, r4, lsl r5
    2d74:			; <UNDEFINED> instruction: 0x00014ab0
    2d78:	andeq	r3, r0, r4, ror #16
    2d7c:	andeq	r4, r1, lr, ror sl
    2d80:	andeq	r4, r1, r2, asr sl
    2d84:	strdeq	r3, [r0], -r6
    2d88:	andeq	r3, r0, r2, lsl r3
    2d8c:	andeq	r3, r0, r0, ror #5
    2d90:	strdeq	r3, [r0], -r0
    2d94:	ldrdeq	r0, [r0], -r4
    2d98:	ldrdeq	r3, [r0], -r4
    2d9c:	andeq	r3, r0, r4, asr #17
    2da0:	andeq	r3, r0, ip, asr sl
    2da4:	andeq	r3, r0, r4, ror #14
    2da8:	andeq	r3, r0, r8, ror ip
    2dac:	andeq	r4, r1, ip, lsr r2
    2db0:	andeq	r4, r1, r4, ror #15
    2db4:	muleq	r0, lr, r5
    2db8:	andeq	r3, r0, r4, lsl #11
    2dbc:	muleq	r1, r0, r7
    2dc0:	andeq	r3, r0, r0, asr r5
    2dc4:	andeq	r3, r0, sl, asr #10
    2dc8:	andeq	r3, r0, r0, asr #22
    2dcc:	andeq	r4, r1, r8, lsr #2
    2dd0:	ldrdeq	r4, [r1], -r8
    2dd4:	andeq	r3, r0, r4, asr #13
    2dd8:			; <UNDEFINED> instruction: 0x00003ab8
    2ddc:	andeq	r4, r1, ip, ror r0
    2de0:	andeq	r4, r1, r4, lsr r6
    2de4:	andeq	r0, r0, r8, ror #3
    2de8:	andeq	r3, r0, r6, lsl #20
    2dec:			; <UNDEFINED> instruction: 0x00013fb0
    2df0:	andeq	r4, r1, r2, asr #10
    2df4:	andeq	r4, r1, ip, lsl r5
    2df8:	andeq	r3, r0, sl, lsl #15
    2dfc:	ldrdeq	r4, [r1], -r8
    2e00:	muleq	r0, r5, pc	; <UNPREDICTABLE>
    2e04:	andeq	r1, r0, r1, ror #24
    2e08:	muleq	r0, lr, r4
    2e0c:			; <UNDEFINED> instruction: 0x000038b6
    2e10:	andeq	r3, r1, r0, ror #28
    2e14:	andeq	r3, r0, sl, asr r8
    2e18:	andeq	r3, r0, r8, ror #16
    2e1c:	ldrdeq	r3, [r1], -sl
    2e20:	andeq	r3, r0, r0, lsl #3
    2e24:	andeq	r3, r0, ip, ror r1
    2e28:	andeq	r4, r1, r8, ror r3
    2e2c:			; <UNDEFINED> instruction: 0xf1039a12
    2e30:			; <UNDEFINED> instruction: 0xf8df4380
    2e34:	blcc	4a4ac <g_option_context_set_help_enabled@plt+0x48584>
    2e38:			; <UNDEFINED> instruction: 0xf8524479
    2e3c:			; <UNDEFINED> instruction: 0xf7fe0023
    2e40:	stmdacs	r0, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
    2e44:	bicshi	pc, sp, #0
    2e48:	blcs	69a9c <g_option_context_set_help_enabled@plt+0x67b74>
    2e4c:	blge	1b80c50 <g_option_context_set_help_enabled@plt+0x1b7ed28>
    2e50:			; <UNDEFINED> instruction: 0xf1039a12
    2e54:			; <UNDEFINED> instruction: 0xf8df4380
    2e58:	blcc	4a450 <g_option_context_set_help_enabled@plt+0x48528>
    2e5c:			; <UNDEFINED> instruction: 0xf8524479
    2e60:			; <UNDEFINED> instruction: 0xf7fe0023
    2e64:	stmdacs	r0, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    2e68:	bicshi	pc, lr, #0
    2e6c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2e70:	blcs	69ac4 <g_option_context_set_help_enabled@plt+0x67b9c>
    2e74:	bls	4ba2b0 <g_option_context_set_help_enabled@plt+0x4b8388>
    2e78:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    2e7c:	ldclne	8, cr15, [r8, #-892]	; 0xfffffc84
    2e80:	ldrbtmi	r3, [r9], #-2817	; 0xfffff4ff
    2e84:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    2e88:	mrc	7, 1, APSR_nzcv, cr14, cr14, {7}
    2e8c:			; <UNDEFINED> instruction: 0xf0002800
    2e90:	strcs	r8, [r0], -r1, asr #7
    2e94:	bllt	1340e98 <g_option_context_set_help_enabled@plt+0x133ef70>
    2e98:			; <UNDEFINED> instruction: 0xf1039a12
    2e9c:			; <UNDEFINED> instruction: 0xf8df4380
    2ea0:	blcc	4a398 <g_option_context_set_help_enabled@plt+0x48470>
    2ea4:			; <UNDEFINED> instruction: 0xf8524479
    2ea8:			; <UNDEFINED> instruction: 0xf7fe0023
    2eac:	stmdacs	r0, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}
    2eb0:	orrhi	pc, fp, #0
    2eb4:	blcs	69b08 <g_option_context_set_help_enabled@plt+0x67be0>
    2eb8:	stcge	7, cr15, [r2], #508	; 0x1fc
    2ebc:			; <UNDEFINED> instruction: 0xf1039a12
    2ec0:			; <UNDEFINED> instruction: 0xf8df4380
    2ec4:	blcc	4a33c <g_option_context_set_help_enabled@plt+0x48414>
    2ec8:			; <UNDEFINED> instruction: 0xf8524479
    2ecc:			; <UNDEFINED> instruction: 0xf7fe0023
    2ed0:	stmdacs	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    2ed4:	cfldrsge	mvf15, [r4], {127}	; 0x7f
    2ed8:			; <UNDEFINED> instruction: 0x464a9813
    2edc:	bne	43e744 <g_option_context_set_help_enabled@plt+0x43c81c>
    2ee0:	stmdacc	r1, {r0, r8, r9, sl, sp}
    2ee4:	stc2l	0, cr15, [sl], {1}
    2ee8:	bls	4bc11c <g_option_context_set_help_enabled@plt+0x4ba1f4>
    2eec:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    2ef0:	ldclne	8, cr15, [r0], #892	; 0x37c
    2ef4:	ldrbtmi	r3, [r9], #-2817	; 0xfffff4ff
    2ef8:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    2efc:	mcr	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2f00:			; <UNDEFINED> instruction: 0xf0002800
    2f04:	strtmi	r8, [r7], -fp, ror #6
    2f08:	blcs	69b5c <g_option_context_set_help_enabled@plt+0x67c34>
    2f0c:	ldmibge	r9, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    2f10:			; <UNDEFINED> instruction: 0xf1039a12
    2f14:			; <UNDEFINED> instruction: 0xf8df4380
    2f18:	blcc	4a260 <g_option_context_set_help_enabled@plt+0x48338>
    2f1c:			; <UNDEFINED> instruction: 0xf8524479
    2f20:			; <UNDEFINED> instruction: 0xf7fe0023
    2f24:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2f28:			; <UNDEFINED> instruction: 0x83a5f000
    2f2c:	movwls	r2, #37632	; 0x9300
    2f30:	blcs	69b84 <g_option_context_set_help_enabled@plt+0x67c5c>
    2f34:	bls	4ba370 <g_option_context_set_help_enabled@plt+0x4b8448>
    2f38:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    2f3c:	stcne	8, cr15, [ip], #892	; 0x37c
    2f40:	ldrbtmi	r3, [r9], #-2817	; 0xfffff4ff
    2f44:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    2f48:	ldcl	7, cr15, [lr, #1016]	; 0x3f8
    2f4c:			; <UNDEFINED> instruction: 0xf0002800
    2f50:	strcs	r8, [r0], -lr, asr #6
    2f54:	ldmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f58:			; <UNDEFINED> instruction: 0xf1039a12
    2f5c:			; <UNDEFINED> instruction: 0xf8df4380
    2f60:	blcc	4a1a8 <g_option_context_set_help_enabled@plt+0x48280>
    2f64:			; <UNDEFINED> instruction: 0xf8524479
    2f68:			; <UNDEFINED> instruction: 0xf7fe0023
    2f6c:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    2f70:	cmnhi	r7, #0	; <UNPREDICTABLE>
    2f74:	blls	4d4a48 <g_option_context_set_help_enabled@plt+0x4d2b20>
    2f78:	vstrle	d2, [sp, #-4]
    2f7c:			; <UNDEFINED> instruction: 0xf1039a12
    2f80:			; <UNDEFINED> instruction: 0xf8df4380
    2f84:	blcc	4a14c <g_option_context_set_help_enabled@plt+0x48224>
    2f88:			; <UNDEFINED> instruction: 0xf8524479
    2f8c:			; <UNDEFINED> instruction: 0xf7fe0023
    2f90:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    2f94:			; <UNDEFINED> instruction: 0x83adf000
    2f98:	ldrb	r2, [r9, #-1024]!	; 0xfffffc00
    2f9c:	mrrccs	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    2fa0:			; <UNDEFINED> instruction: 0xf8d94640
    2fa4:	ldrbtmi	r1, [sl], #-36	; 0xffffffdc
    2fa8:	ldc2l	0, cr15, [r6], {1}
    2fac:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, sp, lr, pc}
    2fb0:	eorvs	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    2fb4:	bllt	fed40fb8 <g_option_context_set_help_enabled@plt+0xfed3f090>
    2fb8:	andsls	r9, r1, r2, lsl sl
    2fbc:			; <UNDEFINED> instruction: 0xf8529817
    2fc0:			; <UNDEFINED> instruction: 0xf7fe1009
    2fc4:			; <UNDEFINED> instruction: 0x4602ee36
    2fc8:	mcr	8, 0, r9, cr9, cr7, {0}
    2fcc:			; <UNDEFINED> instruction: 0xf7fe2a10
    2fd0:	ldmib	sp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    2fd4:			; <UNDEFINED> instruction: 0x465a3111
    2fd8:	tstls	r7, #48, 12	; 0x3000000
    2fdc:	andne	pc, r9, r1, asr r8	; <UNPREDICTABLE>
    2fe0:	cdp2	0, 0, cr15, cr4, cr1, {0}
    2fe4:			; <UNDEFINED> instruction: 0xf0002800
    2fe8:	andsls	r8, r1, r1, asr #11
    2fec:	beq	43e858 <g_option_context_set_help_enabled@plt+0x43c930>
    2ff0:	ldc	7, cr15, [r4, #-1016]	; 0xfffffc08
    2ff4:			; <UNDEFINED> instruction: 0xf7ff9b11
    2ff8:	smlatbcs	r0, r2, fp, fp
    2ffc:			; <UNDEFINED> instruction: 0xf0014640
    3000:	strcs	pc, [r0], #-2567	; 0xfffff5f9
    3004:	tstcs	r0, r3, asr #8
    3008:	strmi	r9, [ip], -fp, lsl #16
    300c:	blx	3f018 <g_option_context_set_help_enabled@plt+0x3d0f0>
    3010:	strmi	lr, [r9], #-2509	; 0xfffff633
    3014:	bllt	fed81018 <g_option_context_set_help_enabled@plt+0xfed7f0f0>
    3018:	blcs	1df0c <g_option_context_set_help_enabled@plt+0x1bfe4>
    301c:	strhi	pc, [r0], #-0
    3020:	movwls	r9, #43785	; 0xab09
    3024:	blvc	ff5413a8 <g_option_context_set_help_enabled@plt+0xff53f480>
    3028:	ldrbtmi	r2, [pc], #-302	; 3030 <g_option_context_set_help_enabled@plt+0x1108>
    302c:			; <UNDEFINED> instruction: 0xf7fe6bb8
    3030:	blls	27e6b0 <g_option_context_set_help_enabled@plt+0x27c788>
    3034:	blcs	14840 <g_option_context_set_help_enabled@plt+0x12918>
    3038:	subhi	pc, lr, #64	; 0x40
    303c:			; <UNDEFINED> instruction: 0xf0402800
    3040:			; <UNDEFINED> instruction: 0xf8df824b
    3044:	andcs	r1, r5, #188, 22	; 0x2f000
    3048:	ldrbtmi	r2, [r9], #-0
    304c:			; <UNDEFINED> instruction: 0xf7fe4606
    3050:	blvs	fee7e7d0 <g_option_context_set_help_enabled@plt+0xfee7c8a8>
    3054:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    3058:			; <UNDEFINED> instruction: 0xf7ff4637
    305c:			; <UNDEFINED> instruction: 0x2100b9bf
    3060:	strmi	r4, [lr], -r8, asr #12
    3064:			; <UNDEFINED> instruction: 0xf9d4f001
    3068:			; <UNDEFINED> instruction: 0xf7ff4637
    306c:			; <UNDEFINED> instruction: 0x4602b9b7
    3070:	ldrbmi	r4, [r8], -r1, lsl #12
    3074:			; <UNDEFINED> instruction: 0xf7fe4692
    3078:	ldrbmi	lr, [r5], -r8, lsr #30
    307c:			; <UNDEFINED> instruction: 0xf8df4604
    3080:	strtmi	r0, [r1], -r4, lsl #23
    3084:			; <UNDEFINED> instruction: 0xf7fe4478
    3088:	strtmi	lr, [r0], -r6, ror #26
    308c:	stcl	7, cr15, [r6], {254}	; 0xfe
    3090:			; <UNDEFINED> instruction: 0xf7ff2401
    3094:			; <UNDEFINED> instruction: 0xf8dfb9cf
    3098:	ldrbtmi	r3, [fp], #-2928	; 0xfffff490
    309c:	mcrcs	8, 0, r6, cr0, cr14, {0}
    30a0:	orrshi	pc, sl, r0, asr #32
    30a4:			; <UNDEFINED> instruction: 0xf8d39b12
    30a8:	ldrbmi	fp, [r8], -r4
    30ac:	mcr	7, 6, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    30b0:			; <UNDEFINED> instruction: 0xf0002800
    30b4:			; <UNDEFINED> instruction: 0x46588199
    30b8:	stc	7, cr15, [sl, #1016]	; 0x3f8
    30bc:			; <UNDEFINED> instruction: 0xf0402800
    30c0:			; <UNDEFINED> instruction: 0xb14e8193
    30c4:	ldrtmi	r4, [r1], -r3, lsl #12
    30c8:	andcs	r9, r1, #2
    30cc:	andls	r9, r0, r1
    30d0:			; <UNDEFINED> instruction: 0xf7fe4640
    30d4:	strmi	lr, [r6], -r6, lsl #29
    30d8:	blcc	c4145c <g_option_context_set_help_enabled@plt+0xc3f534>
    30dc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    30e0:			; <UNDEFINED> instruction: 0x464a4659
    30e4:			; <UNDEFINED> instruction: 0xf10d447b
    30e8:	strbmi	r0, [r0], -r0, ror #22
    30ec:	andls	pc, r8, sp, asr #17
    30f0:	andls	pc, r0, sp, asr #17
    30f4:	andlt	pc, r4, sp, asr #17
    30f8:	mrc	7, 3, APSR_nzcv, cr2, cr14, {7}
    30fc:	blcc	441480 <g_option_context_set_help_enabled@plt+0x43f558>
    3100:	mcr	4, 0, r4, cr8, cr11, {3}
    3104:	ldmib	r3, {r4, r9, fp}^
    3108:	stmdacs	r1, {r2, r4, r8}
    310c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    3110:			; <UNDEFINED> instruction: 0xf8dfdb0a
    3114:	ldrbmi	r1, [sl], -r0, lsl #22
    3118:			; <UNDEFINED> instruction: 0xf7fe4479
    311c:	strmi	lr, [r1], r4, lsl #27
    3120:	tstcs	r1, r2
    3124:	ldc	7, cr15, [ip, #1016]	; 0x3f8
    3128:	stmdacs	r0, {r3, r4, fp, ip, pc}
    312c:	mrc	0, 0, sp, cr8, cr9, {7}
    3130:			; <UNDEFINED> instruction: 0xf7fe0a10
    3134:			; <UNDEFINED> instruction: 0xf1b9ee20
    3138:	tstle	r9, r0, lsl #30
    313c:			; <UNDEFINED> instruction: 0xf0402e00
    3140:			; <UNDEFINED> instruction: 0xf8df84e1
    3144:			; <UNDEFINED> instruction: 0x46406ad4
    3148:	ldrdhi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    314c:	ldcl	7, cr15, [r6], {254}	; 0xfe
    3150:			; <UNDEFINED> instruction: 0x4638447e
    3154:	ldc	7, cr15, [sl], #1016	; 0x3f8
    3158:			; <UNDEFINED> instruction: 0xf7fe6870
    315c:			; <UNDEFINED> instruction: 0xf1b8ec60
    3160:			; <UNDEFINED> instruction: 0xf04f0f01
    3164:	rsbsvs	r0, r3, r0, lsl #6
    3168:	ldrmi	fp, [ip], -r8, lsl #30
    316c:	svclt	0x00ecf7fe
    3170:			; <UNDEFINED> instruction: 0xf7fe4648
    3174:	strb	lr, [r1, r6, lsl #28]!
    3178:	strmi	r4, [r1], -r2, lsl #12
    317c:	beq	fe43e9e4 <g_option_context_set_help_enabled@plt+0xfe43cabc>
    3180:			; <UNDEFINED> instruction: 0xf7fe4692
    3184:	ldrbmi	lr, [r5], -r2, lsr #29
    3188:			; <UNDEFINED> instruction: 0xf8df4604
    318c:			; <UNDEFINED> instruction: 0x46210a90
    3190:			; <UNDEFINED> instruction: 0xf7fe4478
    3194:	strtmi	lr, [r0], -r0, ror #25
    3198:	mcrr	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    319c:	andcs	r2, r0, r1, lsl #8
    31a0:	ldc	7, cr15, [ip], #-1016	; 0xfffffc08
    31a4:			; <UNDEFINED> instruction: 0xf7fe2000
    31a8:	mrc	12, 0, lr, cr8, cr10, {1}
    31ac:			; <UNDEFINED> instruction: 0xf7fe0a90
    31b0:			; <UNDEFINED> instruction: 0xf7feec8e
    31b4:			; <UNDEFINED> instruction: 0xf8dfbfc9
    31b8:	ldrbtmi	r3, [fp], #-2664	; 0xfffff598
    31bc:	vstrcs	d6, [r0, #-372]	; 0xfffffe8c
    31c0:	cmphi	r8, #0	; <UNPREDICTABLE>
    31c4:	strcs	r2, [r1], #-768	; 0xfffffd00
    31c8:			; <UNDEFINED> instruction: 0x469a461f
    31cc:			; <UNDEFINED> instruction: 0xf7ff9309
    31d0:			; <UNDEFINED> instruction: 0xf8dfb8c4
    31d4:	andcs	r1, r5, #80, 20	; 0x50000
    31d8:	strtmi	r4, [r5], -r2, lsr #13
    31dc:	strcs	r4, [r1], #-1145	; 0xfffffb87
    31e0:	ldc	7, cr15, [r4, #-1016]	; 0xfffffc08
    31e4:	ldmvs	r9, {r3, r4, r8, r9, fp, ip, pc}
    31e8:	ldc	7, cr15, [r4], #1016	; 0x3f8
    31ec:			; <UNDEFINED> instruction: 0xf7fe9818
    31f0:	strb	lr, [r3], #3662	; 0xe4e
    31f4:	strtmi	r4, [r1], -r2, lsr #12
    31f8:			; <UNDEFINED> instruction: 0x46254638
    31fc:	mcr	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3200:	strmi	r4, [r4], -sl, lsr #13
    3204:	beq	841588 <g_option_context_set_help_enabled@plt+0x83f660>
    3208:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    320c:	stc	7, cr15, [r2], #1016	; 0x3f8
    3210:			; <UNDEFINED> instruction: 0xf7fe4620
    3214:	ldrtmi	lr, [r8], -r4, lsl #24
    3218:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    321c:			; <UNDEFINED> instruction: 0xf7fe2401
    3220:			; <UNDEFINED> instruction: 0xf8dfbf93
    3224:	strtmi	r1, [r8], -r8, lsl #20
    3228:			; <UNDEFINED> instruction: 0xf7fe4479
    322c:	strmi	lr, [r4], -lr, ror #24
    3230:			; <UNDEFINED> instruction: 0xf0402800
    3234:			; <UNDEFINED> instruction: 0xf8df8203
    3238:	ldrbtmi	r0, [r8], #-2552	; 0xfffff608
    323c:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    3240:			; <UNDEFINED> instruction: 0x4602e49c
    3244:	ldrtmi	r4, [r0], -r1, lsl #12
    3248:			; <UNDEFINED> instruction: 0xf7fe4615
    324c:			; <UNDEFINED> instruction: 0x46aaee3e
    3250:			; <UNDEFINED> instruction: 0xf8df4604
    3254:	strtmi	r0, [r1], -r0, ror #19
    3258:			; <UNDEFINED> instruction: 0xf7fe4478
    325c:			; <UNDEFINED> instruction: 0x4620ec7c
    3260:	bl	ff741260 <g_option_context_set_help_enabled@plt+0xff73f338>
    3264:			; <UNDEFINED> instruction: 0xf7fe4630
    3268:	strcs	lr, [r1], #-3122	; 0xfffff3ce
    326c:	svclt	0x006cf7fe
    3270:			; <UNDEFINED> instruction: 0x46314632
    3274:			; <UNDEFINED> instruction: 0xf8df4638
    3278:			; <UNDEFINED> instruction: 0xf7fe49c0
    327c:	ldrtmi	lr, [r2], r6, lsr #28
    3280:			; <UNDEFINED> instruction: 0x4605447c
    3284:	ldmibeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3288:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    328c:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    3290:			; <UNDEFINED> instruction: 0xf7fe4628
    3294:	ldrtmi	lr, [r8], -r4, asr #23
    3298:	ldc	7, cr15, [r8], {254}	; 0xfe
    329c:	stmdavs	r0!, {r0, r1, r2, r5, r9, sl, lr}^
    32a0:			; <UNDEFINED> instruction: 0xf7fe4635
    32a4:	strcs	lr, [r1], #-3004	; 0xfffff444
    32a8:			; <UNDEFINED> instruction: 0xf7fe607e
    32ac:	movwcs	fp, #8013	; 0x1f4d
    32b0:			; <UNDEFINED> instruction: 0xf8df9309
    32b4:	strtmi	r0, [r9], -ip, lsl #19
    32b8:			; <UNDEFINED> instruction: 0xf7fe4478
    32bc:	stmdacs	r0, {r1, r2, r5, sl, fp, sp, lr, pc}
    32c0:	ldmdage	r3, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    32c4:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    32c8:	blvs	7d44bc <g_option_context_set_help_enabled@plt+0x7d2594>
    32cc:			; <UNDEFINED> instruction: 0xf0002f00
    32d0:	blvs	1624a24 <g_option_context_set_help_enabled@plt+0x1622afc>
    32d4:	stc	7, cr15, [r0], #-1016	; 0xfffffc08
    32d8:	strmi	r2, [r7], -pc, lsr #2
    32dc:	mcrr	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    32e0:	addmi	fp, r7, #40, 2
    32e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    32e8:	ldclne	15, cr11, [r8], #-32	; 0xffffffe0
    32ec:			; <UNDEFINED> instruction: 0xf8df7003
    32f0:			; <UNDEFINED> instruction: 0x463a3958
    32f4:	strcs	r4, [r0], -r8, asr #12
    32f8:	blvs	6544ec <g_option_context_set_help_enabled@plt+0x6525c4>
    32fc:	blx	b3f30a <g_option_context_set_help_enabled@plt+0xb3d3e2>
    3300:			; <UNDEFINED> instruction: 0xf7fe4638
    3304:	ldrtmi	lr, [r7], -ip, lsl #23
    3308:	stmdalt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    330c:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3310:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    3314:			; <UNDEFINED> instruction: 0xf0002800
    3318:	ldmdavs	lr, {r1, r2, r4, r5, r6, r7, r8, pc}^
    331c:			; <UNDEFINED> instruction: 0xf0002e00
    3320:	ssatmi	r8, #20, r7, asr #11
    3324:			; <UNDEFINED> instruction: 0xf7fe4630
    3328:	smlawblt	r8, r6, sp, lr
    332c:			; <UNDEFINED> instruction: 0xf7fe4630
    3330:	stmdacs	r0, {r4, r6, sl, fp, sp, lr, pc}
    3334:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {1}
    3338:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    333c:	andcs	r2, r0, r5, lsl #4
    3340:			; <UNDEFINED> instruction: 0xf7fe4479
    3344:	ldrtmi	lr, [r1], -r4, ror #24
    3348:	stc	7, cr15, [r4], {254}	; 0xfe
    334c:	svclt	0x0084f7fe
    3350:	stmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3354:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    3358:	bl	ff5c1358 <g_option_context_set_help_enabled@plt+0xff5bf430>
    335c:			; <UNDEFINED> instruction: 0xf47f2800
    3360:			; <UNDEFINED> instruction: 0xf8dfabc6
    3364:			; <UNDEFINED> instruction: 0xf8db18f4
    3368:	ldrbtmi	r0, [r9], #-76	; 0xffffffb4
    336c:	ldcl	7, cr15, [ip], #1016	; 0x3f8
    3370:	strbmi	r4, [r0], -r1, lsl #12
    3374:			; <UNDEFINED> instruction: 0xf84cf001
    3378:	bllt	fff4137c <g_option_context_set_help_enabled@plt+0xfff3f454>
    337c:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3380:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    3384:	bl	ff041384 <g_option_context_set_help_enabled@plt+0xff03f45c>
    3388:			; <UNDEFINED> instruction: 0xf47f2800
    338c:			; <UNDEFINED> instruction: 0xf8d8a915
    3390:			; <UNDEFINED> instruction: 0xf7fe0040
    3394:	smlawtcs	pc, r2, fp, lr	; <UNPREDICTABLE>
    3398:			; <UNDEFINED> instruction: 0xf7fe4606
    339c:			; <UNDEFINED> instruction: 0xb128ebe8
    33a0:			; <UNDEFINED> instruction: 0xf04f4286
    33a4:	svclt	0x00080300
    33a8:	andvc	r1, r3, r0, ror ip
    33ac:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    33b0:	stmdals	fp, {r1, r4, r5, r9, sl, lr}
    33b4:	ldrbtmi	r2, [fp], #-1792	; 0xfffff900
    33b8:	blvs	ff668fe8 <g_option_context_set_help_enabled@plt+0xff6670c0>
    33bc:	blx	ff33f3c8 <g_option_context_set_help_enabled@plt+0xff33d4a0>
    33c0:			; <UNDEFINED> instruction: 0xf7fe4630
    33c4:	strls	lr, [r9, -ip, lsr #22]
    33c8:	ldmiblt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33cc:	strbmi	r2, [r0], -r0, lsl #2
    33d0:			; <UNDEFINED> instruction: 0xf81ef001
    33d4:	bllt	ff3c13d8 <g_option_context_set_help_enabled@plt+0xff3bf4b0>
    33d8:	blls	49d558 <g_option_context_set_help_enabled@plt+0x49b630>
    33dc:			; <UNDEFINED> instruction: 0xf0002e00
    33e0:			; <UNDEFINED> instruction: 0xf8d38230
    33e4:	ldr	fp, [sp, r4]
    33e8:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    33ec:	andcs	r2, r0, r5, lsl #4
    33f0:			; <UNDEFINED> instruction: 0xf7fe4479
    33f4:	ldrbmi	lr, [r9], -ip, lsl #24
    33f8:	bl	feb413f8 <g_option_context_set_help_enabled@plt+0xfeb3f4d0>
    33fc:	svclt	0x002cf7fe
    3400:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3404:	strcs	r2, [r1], #-517	; 0xfffffdfb
    3408:			; <UNDEFINED> instruction: 0xf7fe4479
    340c:	blls	5fe414 <g_option_context_set_help_enabled@plt+0x5fc4ec>
    3410:	ldrdge	pc, [ip], -sp	; <UNPREDICTABLE>
    3414:			; <UNDEFINED> instruction: 0xf7fe6899
    3418:	ldmdals	r7, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    341c:			; <UNDEFINED> instruction: 0xf7fe4655
    3420:			; <UNDEFINED> instruction: 0xe6bced36
    3424:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3428:	strcs	r4, [r0], -r8, asr #12
    342c:			; <UNDEFINED> instruction: 0x4637447a
    3430:	blx	fe4bf43c <g_option_context_set_help_enabled@plt+0xfe4bd514>
    3434:	svclt	0x00d2f7fe
    3438:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    343c:	strbmi	r2, [sl], r5, lsl #4
    3440:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    3444:			; <UNDEFINED> instruction: 0xf7fe464d
    3448:	blls	63e3d8 <g_option_context_set_help_enabled@plt+0x63c4b0>
    344c:			; <UNDEFINED> instruction: 0xf7fe6899
    3450:	ldmdals	r8, {r1, r7, r8, r9, fp, sp, lr, pc}
    3454:	ldc	7, cr15, [sl, #-1016]	; 0xfffffc08
    3458:	svclt	0x00ecf7fe
    345c:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3460:	strbmi	r2, [r2], r5, lsl #4
    3464:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    3468:			; <UNDEFINED> instruction: 0xf7fe4645
    346c:	blls	5fe3b4 <g_option_context_set_help_enabled@plt+0x5fc48c>
    3470:			; <UNDEFINED> instruction: 0xf7fe6899
    3474:	ldmdals	r7, {r4, r5, r6, r8, r9, fp, sp, lr, pc}
    3478:	stc	7, cr15, [r8, #-1016]	; 0xfffffc08
    347c:			; <UNDEFINED> instruction: 0xf8dfe40d
    3480:	blvs	ff64d468 <g_option_context_set_help_enabled@plt+0xff64b540>
    3484:	ldrbtmi	r9, [sl], #-2059	; 0xfffff7f5
    3488:			; <UNDEFINED> instruction: 0xf001940a
    348c:	strls	pc, [r9], #-2661	; 0xfffff59b
    3490:	ldmdblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3494:	ubfxne	pc, pc, #17, #5
    3498:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    349c:	bl	d4149c <g_option_context_set_help_enabled@plt+0xd3f574>
    34a0:	stmdacs	r0, {r2, r9, sl, lr}
    34a4:	subhi	pc, sp, #64	; 0x40
    34a8:			; <UNDEFINED> instruction: 0x07d4f8df
    34ac:			; <UNDEFINED> instruction: 0xf7fe4478
    34b0:	ldrbt	lr, [r4], -r6, lsl #22
    34b4:			; <UNDEFINED> instruction: 0x17ccf8df
    34b8:	strbmi	r2, [r2], r5, lsl #4
    34bc:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    34c0:			; <UNDEFINED> instruction: 0xf7fe4645
    34c4:	blls	63e35c <g_option_context_set_help_enabled@plt+0x63c434>
    34c8:			; <UNDEFINED> instruction: 0xf7fe6899
    34cc:	ldmdals	r8, {r2, r6, r8, r9, fp, sp, lr, pc}
    34d0:	ldcl	7, cr15, [ip], {254}	; 0xfe
    34d4:	ldmiblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34d8:	tstls	r9, r8, asr #24
    34dc:	bl	7414dc <g_option_context_set_help_enabled@plt+0x73f5b4>
    34e0:	sbfxcc	pc, pc, #17, #5
    34e4:	ldrbtmi	r9, [fp], #-2313	; 0xfffff6f7
    34e8:	blvs	fe614d08 <g_option_context_set_help_enabled@plt+0xfe612de0>
    34ec:			; <UNDEFINED> instruction: 0xf7fe1a09
    34f0:	blls	2be288 <g_option_context_set_help_enabled@plt+0x2bc360>
    34f4:	blcs	14d18 <g_option_context_set_help_enabled@plt+0x12df0>
    34f8:	svcge	0x0070f47e
    34fc:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    3500:			; <UNDEFINED> instruction: 0xf0002800
    3504:	ldrtmi	r8, [r0], -r6, lsr #5
    3508:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    350c:			; <UNDEFINED> instruction: 0xf0002800
    3510:	blls	2a470c <g_option_context_set_help_enabled@plt+0x2a27e4>
    3514:			; <UNDEFINED> instruction: 0xf8dfa819
    3518:	mcr	7, 0, r1, cr8, cr4, {3}
    351c:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    3520:	movwcs	r9, #4873	; 0x1309
    3524:			; <UNDEFINED> instruction: 0xf7fe930a
    3528:			; <UNDEFINED> instruction: 0xf8dfead8
    352c:	bls	2892c4 <g_option_context_set_help_enabled@plt+0x28739c>
    3530:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3534:			; <UNDEFINED> instruction: 0xf8cd760a
    3538:			; <UNDEFINED> instruction: 0x46aaa030
    353c:	cdp	4, 0, cr9, cr8, cr13, {0}
    3540:			; <UNDEFINED> instruction: 0x46171a90
    3544:	and	r4, sl, r4, lsl r6
    3548:	ldrtmi	r9, [r1], -r9, lsl #22
    354c:	beq	43edb4 <g_option_context_set_help_enabled@plt+0x43ce8c>
    3550:	movwls	r3, #37633	; 0x9301
    3554:	b	ff1c1554 <g_option_context_set_help_enabled@plt+0xff1bf62c>
    3558:	strcc	r4, [r1, -r0, lsr #12]
    355c:	blls	4d4d74 <g_option_context_set_help_enabled@plt+0x4d2e4c>
    3560:			; <UNDEFINED> instruction: 0xf080429f
    3564:	adcseq	r8, sp, lr, lsl r2
    3568:	blls	4afa80 <g_option_context_set_help_enabled@plt+0x4adb58>
    356c:	bne	fe43edd4 <g_option_context_set_help_enabled@plt+0xfe43ceac>
    3570:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    3574:	b	ff241574 <g_option_context_set_help_enabled@plt+0xff23f64c>
    3578:	rscle	r2, lr, r0, lsl #16
    357c:	movwcs	r9, #2322	; 0x912
    3580:	andhi	pc, r0, sp, asr #17
    3584:	tstls	r8, #27262976	; 0x1a00000
    3588:	stmdbpl	r9, {r3, r4, r9, sl, lr}^
    358c:	bl	ff6c158c <g_option_context_set_help_enabled@plt+0xff6bf664>
    3590:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3594:	blls	4b7cfc <g_option_context_set_help_enabled@plt+0x4b5dd4>
    3598:	ldmdbpl	r9, {r3, r4, fp, ip, pc}^
    359c:	bl	124159c <g_option_context_set_help_enabled@plt+0x123f674>
    35a0:	ldmdals	r8, {r0, r1, r9, sl, lr}
    35a4:			; <UNDEFINED> instruction: 0xf7fe930e
    35a8:	ldmdbls	r2, {r1, r4, r5, r6, sl, fp, sp, lr, pc}
    35ac:			; <UNDEFINED> instruction: 0x96184630
    35b0:	stmdbpl	r9, {r1, r6, r9, sl, lr}^
    35b4:	blx	6bf5c2 <g_option_context_set_help_enabled@plt+0x6bd69a>
    35b8:	strmi	r9, [r6], -lr, lsl #22
    35bc:			; <UNDEFINED> instruction: 0xf0002800
    35c0:	ldrmi	r8, [r8], -r9, ror #8
    35c4:	b	ac15c4 <g_option_context_set_help_enabled@plt+0xabf69c>
    35c8:	ldmdals	r3, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    35cc:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
    35d0:	strcs	r1, [r1], #-2576	; 0xfffff5f0
    35d4:			; <UNDEFINED> instruction: 0xf0013801
    35d8:	strbt	pc, [fp], #-2385	; 0xfffff6af	; <UNPREDICTABLE>
    35dc:			; <UNDEFINED> instruction: 0x464a9813
    35e0:	bne	43ee48 <g_option_context_set_help_enabled@plt+0x43cf20>
    35e4:	stmdacc	r1, {r0, r8, r9, sl, sp}
    35e8:			; <UNDEFINED> instruction: 0xf948f001
    35ec:	ldmdals	r3, {r2, r3, r7, sl, sp, lr, pc}
    35f0:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
    35f4:			; <UNDEFINED> instruction: 0x26011a10
    35f8:			; <UNDEFINED> instruction: 0xf0013801
    35fc:			; <UNDEFINED> instruction: 0xf7fef93f
    3600:	ldmdals	r3, {r0, r1, r5, r6, r9, sl, fp, ip, sp, pc}
    3604:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
    3608:	strcs	r1, [r1], #-2576	; 0xfffff5f0
    360c:			; <UNDEFINED> instruction: 0xf0013801
    3610:	ldr	pc, [r9], #-2357	; 0xfffff6cb
    3614:			; <UNDEFINED> instruction: 0x464a9813
    3618:	bne	43ee80 <g_option_context_set_help_enabled@plt+0x43cf58>
    361c:	stmdacc	r1, {r0, r9, sl, sp}
    3620:			; <UNDEFINED> instruction: 0xf92cf001
    3624:	svclt	0x0084f7fe
    3628:			; <UNDEFINED> instruction: 0x464a9813
    362c:	bne	43ee94 <g_option_context_set_help_enabled@plt+0x43cf6c>
    3630:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3634:			; <UNDEFINED> instruction: 0xf0013801
    3638:	ldr	pc, [r9], #-2337	; 0xfffff6df
    363c:			; <UNDEFINED> instruction: 0x0654f8df
    3640:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    3644:	b	ec1644 <g_option_context_set_help_enabled@plt+0xebf71c>
    3648:	blt	fe64164c <g_option_context_set_help_enabled@plt+0xfe63f724>
    364c:	svceq	0x0000f1b9
    3650:	msrhi	SPSR_fsc, r0
    3654:			; <UNDEFINED> instruction: 0x0640f8df
    3658:			; <UNDEFINED> instruction: 0xf7fe4478
    365c:			; <UNDEFINED> instruction: 0xf7ffea30
    3660:	ldmdals	r3, {r0, r3, r7, r9, fp, ip, sp, pc}
    3664:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
    3668:			; <UNDEFINED> instruction: 0xf04f1a10
    366c:	stmdacc	r1, {r0, r8, r9, fp}
    3670:			; <UNDEFINED> instruction: 0xf904f001
    3674:	ldmdals	r3, {r0, r1, r2, r3, r4, r5, r6, sl, sp, lr, pc}
    3678:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
    367c:	movwcs	r1, #6672	; 0x1a10
    3680:	movwls	r3, #38913	; 0x9801
    3684:			; <UNDEFINED> instruction: 0xf8faf001
    3688:			; <UNDEFINED> instruction: 0xf8dfe452
    368c:			; <UNDEFINED> instruction: 0x46290610
    3690:			; <UNDEFINED> instruction: 0xf7fe4478
    3694:	stmdacs	r0, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    3698:	bge	1b4089c <g_option_context_set_help_enabled@plt+0x1b3e974>
    369c:			; <UNDEFINED> instruction: 0x0010f8db
    36a0:	b	ec16a0 <g_option_context_set_help_enabled@plt+0xebf778>
    36a4:	strmi	r2, [r4], -pc, lsr #2
    36a8:	b	18416a8 <g_option_context_set_help_enabled@plt+0x183f780>
    36ac:	addmi	fp, r4, #40, 2
    36b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    36b4:	stclne	15, cr11, [r0], #-32	; 0xffffffe0
    36b8:			; <UNDEFINED> instruction: 0xf8df7003
    36bc:	strbmi	r3, [r0], -r4, ror #11
    36c0:	ldrbtmi	r4, [fp], #-1570	; 0xfffff9de
    36c4:			; <UNDEFINED> instruction: 0xf0016cd9
    36c8:	strtmi	pc, [r0], -r7, asr #18
    36cc:	stmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    36d0:	blt	14416d4 <g_option_context_set_help_enabled@plt+0x143f7ac>
    36d4:	svceq	0x0000f1b9
    36d8:	teqhi	lr, #64	; 0x40	; <UNPREDICTABLE>
    36dc:	strbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    36e0:	strbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    36e4:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    36e8:			; <UNDEFINED> instruction: 0xf7fe6cd9
    36ec:			; <UNDEFINED> instruction: 0xf7ffe9e8
    36f0:	ldmdals	r3, {r0, r2, r3, r4, r9, fp, ip, sp, pc}
    36f4:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
    36f8:	strcs	r1, [r1], #-2576	; 0xfffff5f0
    36fc:			; <UNDEFINED> instruction: 0xf0013801
    3700:			; <UNDEFINED> instruction: 0xf7fff8bd
    3704:			; <UNDEFINED> instruction: 0xf8dfb9c5
    3708:	andcs	r1, r5, #164, 10	; 0x29000000
    370c:			; <UNDEFINED> instruction: 0xf7fe4479
    3710:			; <UNDEFINED> instruction: 0xf7feea7e
    3714:			; <UNDEFINED> instruction: 0xf7feea20
    3718:			; <UNDEFINED> instruction: 0xf8dfbd9f
    371c:	movwcs	r1, #1428	; 0x594
    3720:	movwls	r4, #1566	; 0x61e
    3724:	movwls	r4, #42105	; 0xa479
    3728:	movwcs	r9, #6155	; 0x180b
    372c:	blvs	ff25e75c <g_option_context_set_help_enabled@plt+0xff25c834>
    3730:			; <UNDEFINED> instruction: 0xf0009609
    3734:			; <UNDEFINED> instruction: 0xf7ffff79
    3738:			; <UNDEFINED> instruction: 0xf8dfb824
    373c:	strls	r0, [sl], #-1400	; 0xfffffa88
    3740:			; <UNDEFINED> instruction: 0xf7fe4478
    3744:			; <UNDEFINED> instruction: 0xf7ffe9bc
    3748:			; <UNDEFINED> instruction: 0xf8dfb81c
    374c:	andcs	r1, r5, #108, 10	; 0x1b000000
    3750:			; <UNDEFINED> instruction: 0xf7fe4479
    3754:			; <UNDEFINED> instruction: 0xf8d8ea5c
    3758:			; <UNDEFINED> instruction: 0xf8cd1044
    375c:			; <UNDEFINED> instruction: 0xf7fe9028
    3760:			; <UNDEFINED> instruction: 0xf7ffe9fa
    3764:	bcs	317a4 <g_option_context_set_help_enabled@plt+0x2f87c>
    3768:	addhi	pc, r6, r0
    376c:	strbeq	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3770:			; <UNDEFINED> instruction: 0x461f461e
    3774:			; <UNDEFINED> instruction: 0xf7fe4478
    3778:			; <UNDEFINED> instruction: 0xf7fee9a2
    377c:			; <UNDEFINED> instruction: 0xf1b9be2f
    3780:			; <UNDEFINED> instruction: 0xf0000f00
    3784:			; <UNDEFINED> instruction: 0xf8df81c4
    3788:	movwls	r0, #42296	; 0xa538
    378c:			; <UNDEFINED> instruction: 0xf7fe4478
    3790:			; <UNDEFINED> instruction: 0xf7fee996
    3794:			; <UNDEFINED> instruction: 0xf8dfbff6
    3798:	strbmi	r3, [r0], -ip, lsr #10
    379c:	strcs	pc, [r8, #-2271]!	; 0xfffff721
    37a0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    37a4:			; <UNDEFINED> instruction: 0xf0016cd9
    37a8:			; <UNDEFINED> instruction: 0xf7fff8d7
    37ac:			; <UNDEFINED> instruction: 0xf8dfb9e3
    37b0:			; <UNDEFINED> instruction: 0x4629051c
    37b4:			; <UNDEFINED> instruction: 0xf7fe4478
    37b8:	stmdacs	r0, {r3, r5, r7, r8, fp, sp, lr, pc}
    37bc:	tsthi	r0, #0	; <UNPREDICTABLE>
    37c0:			; <UNDEFINED> instruction: 0xf8d8212e
    37c4:			; <UNDEFINED> instruction: 0xf7fe0044
    37c8:			; <UNDEFINED> instruction: 0x4607e9d2
    37cc:			; <UNDEFINED> instruction: 0xf7fe3001
    37d0:	strmi	lr, [r6], -r4, lsr #19
    37d4:	ldrdeq	pc, [r4], #-136	; 0xffffff78
    37d8:	bne	e69008 <g_option_context_set_help_enabled@plt+0xe670e0>
    37dc:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37e0:			; <UNDEFINED> instruction: 0xf7fe9009
    37e4:	stcls	15, cr11, [r9], {206}	; 0xce
    37e8:			; <UNDEFINED> instruction: 0xf8df2205
    37ec:	strtmi	r1, [r0], -r4, ror #9
    37f0:			; <UNDEFINED> instruction: 0xf7fe4479
    37f4:	strtmi	lr, [r2], ip, lsl #20
    37f8:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37fc:	strls	r4, [sl], #-1573	; 0xfffff9db
    3800:			; <UNDEFINED> instruction: 0xf7fe2401
    3804:			; <UNDEFINED> instruction: 0xf8dfbfbe
    3808:	andcs	r1, r5, #204, 8	; 0xcc000000
    380c:	strcs	r4, [r1], #-1666	; 0xfffff97e
    3810:			; <UNDEFINED> instruction: 0x46554479
    3814:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3818:	ldmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    381c:	ldmdalt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3820:	blcs	2a44c <g_option_context_set_help_enabled@plt+0x28524>
    3824:	msrhi	SPSR_fx, r0
    3828:	strteq	pc, [ip], #2271	; 0x8df
    382c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    3830:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3834:			; <UNDEFINED> instruction: 0xf0402800
    3838:			; <UNDEFINED> instruction: 0x46068191
    383c:			; <UNDEFINED> instruction: 0xf7fe4607
    3840:	ldmdavs	lr, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp, pc}^
    3844:	mcrcs	6, 0, r4, cr0, cr3, {5}
    3848:	cfstrsge	mvf15, [pc], #-252	; 3754 <g_option_context_set_help_enabled@plt+0x182c>
    384c:			; <UNDEFINED> instruction: 0xf8dfe56a
    3850:	ldrbtmi	r0, [r8], #-1164	; 0xfffffb74
    3854:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3858:	ldmdalt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    385c:	strne	pc, [r0], #2271	; 0x8df
    3860:	strtmi	r2, [sl], r5, lsl #4
    3864:	ldrbtmi	r2, [r9], #-1537	; 0xfffff9ff
    3868:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    386c:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3870:	stmiblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3874:	strcs	r4, [r1], #-1706	; 0xfffff956
    3878:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    387c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3880:	strmi	r2, [r6], -r0
    3884:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3888:			; <UNDEFINED> instruction: 0xf7fe4637
    388c:			; <UNDEFINED> instruction: 0xf7fee964
    3890:	cdp	13, 1, cr11, cr10, cr5, {5}
    3894:			; <UNDEFINED> instruction: 0x46390a10
    3898:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    389c:			; <UNDEFINED> instruction: 0xf7fe2600
    38a0:	mrc	15, 0, fp, cr8, cr15, {1}
    38a4:	ldmib	sp, {r4, r9, fp}^
    38a8:	ldmib	sp, {r0, r2, r3, r9, fp, ip, lr}^
    38ac:			; <UNDEFINED> instruction: 0xf7fe940f
    38b0:			; <UNDEFINED> instruction: 0x4606ea1a
    38b4:			; <UNDEFINED> instruction: 0xf7feb110
    38b8:	strmi	lr, [r6], -r2, ror #17
    38bc:	strtcc	pc, [r8], #-2271	; 0xfffff721
    38c0:			; <UNDEFINED> instruction: 0xf8df2700
    38c4:	ldrbtmi	r2, [fp], #-1064	; 0xfffffbd8
    38c8:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    38cc:	andne	lr, pc, #3440640	; 0x348000
    38d0:	strls	r2, [r5, -r0, lsl #22]
    38d4:	svclt	0x00c89703
    38d8:	rsbsvc	pc, sl, pc, asr #8
    38dc:	svclt	0x00c89702
    38e0:			; <UNDEFINED> instruction: 0xf8cd4343
    38e4:	stmdals	fp, {r3, r4, ip, sp, pc}
    38e8:	movwls	r9, #17921	; 0x4601
    38ec:	movwls	r9, #2826	; 0xb0a
    38f0:			; <UNDEFINED> instruction: 0xf7fe9b09
    38f4:	strmi	lr, [r7], -r2, asr #18
    38f8:			; <UNDEFINED> instruction: 0xf0002800
    38fc:	strdcs	r8, [r1, -r8]
    3900:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3904:	ldmmi	sl!, {r7, r9, sl, lr}^
    3908:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    390c:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3910:			; <UNDEFINED> instruction: 0xf7fe4640
    3914:	blls	33db2c <g_option_context_set_help_enabled@plt+0x33bc04>
    3918:	stmdals	ip, {r0, r1, r4, r8, ip, sp, pc}
    391c:	b	fef4191c <g_option_context_set_help_enabled@plt+0xfef3f9f4>
    3920:			; <UNDEFINED> instruction: 0xf04f4638
    3924:			; <UNDEFINED> instruction: 0xf7fe0901
    3928:			; <UNDEFINED> instruction: 0xf7feea4a
    392c:	ldmibmi	r1!, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, pc}^
    3930:	strbmi	r2, [r8], -r5, lsl #4
    3934:			; <UNDEFINED> instruction: 0xf7fe4479
    3938:			; <UNDEFINED> instruction: 0xf7fee96a
    393c:			; <UNDEFINED> instruction: 0xf7ffe90c
    3940:	stmiami	sp!, {r0, r3, r4, r8, fp, ip, sp, pc}^
    3944:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    3948:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    394c:	stmiami	fp!, {r0, r1, r2, r5, sl, sp, lr, pc}^
    3950:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    3954:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3958:	ldmiblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    395c:	strcs	r4, [r0], #-2280	; 0xfffff718
    3960:			; <UNDEFINED> instruction: 0xf7fe4478
    3964:			; <UNDEFINED> instruction: 0xf7fee8ac
    3968:			; <UNDEFINED> instruction: 0xf1b9bf95
    396c:			; <UNDEFINED> instruction: 0xf0000f00
    3970:	stmiami	r4!, {r1, r2, r7, r9, pc}^
    3974:	ldrbtmi	r9, [r8], #-1546	; 0xfffff9f6
    3978:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    397c:	svclt	0x0001f7fe
    3980:	strcs	r4, [r0], #-2273	; 0xfffff71f
    3984:			; <UNDEFINED> instruction: 0xf7fe4478
    3988:			; <UNDEFINED> instruction: 0xf7fee89a
    398c:	ldmibmi	pc, {r0, r1, r4, r6, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    3990:	andcs	r2, r0, r5, lsl #4
    3994:			; <UNDEFINED> instruction: 0xf7fe4479
    3998:			; <UNDEFINED> instruction: 0xf7fee93a
    399c:			; <UNDEFINED> instruction: 0xf7fee8dc
    39a0:	mrc	15, 0, fp, cr8, cr6, {3}
    39a4:			; <UNDEFINED> instruction: 0x46550a10
    39a8:			; <UNDEFINED> instruction: 0x760ae9dd
    39ac:	strge	lr, [ip], #-2525	; 0xfffff623
    39b0:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    39b4:	tstlt	r0, r9
    39b8:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    39bc:	ldmibmi	r4, {r0, r3, ip, pc}^
    39c0:	bls	2552b4 <g_option_context_set_help_enabled@plt+0x25338c>
    39c4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    39c8:	andhi	pc, r8, sp, asr #17
    39cc:	andvs	lr, r0, #3358720	; 0x334000
    39d0:	andne	lr, ip, #3424256	; 0x344000
    39d4:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    39d8:			; <UNDEFINED> instruction: 0xf0002800
    39dc:	strbmi	r8, [r2], -r9, ror #3
    39e0:	strbmi	r2, [r8], -r0, lsl #2
    39e4:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    39e8:			; <UNDEFINED> instruction: 0xf0002800
    39ec:			; <UNDEFINED> instruction: 0x464882f4
    39f0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    39f4:	stm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    39f8:	blcs	2a624 <g_option_context_set_help_enabled@plt+0x286fc>
    39fc:	movwhi	pc, #0	; <UNPREDICTABLE>
    3a00:			; <UNDEFINED> instruction: 0xf7fe9809
    3a04:			; <UNDEFINED> instruction: 0x4638e9dc
    3a08:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a0c:			; <UNDEFINED> instruction: 0xf7fe4630
    3a10:	ldrbmi	lr, [r8], -r6, lsl #16
    3a14:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a18:	svceq	0x0000f1b8
    3a1c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    3a20:	bllt	fe4c1a20 <g_option_context_set_help_enabled@plt+0xfe4bfaf8>
    3a24:	ldrbtmi	r4, [r8], #-2235	; 0xfffff745
    3a28:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a2c:	svclt	0x002ff7fe
    3a30:	ldrbtmi	r4, [r8], #-2233	; 0xfffff747
    3a34:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a38:	svclt	0x0029f7fe
    3a3c:	ldrbtmi	r4, [r8], #-2231	; 0xfffff749
    3a40:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a44:	ldrdcc	pc, [r8], #-137	; 0xffffff77
    3a48:			; <UNDEFINED> instruction: 0xf47e2b00
    3a4c:			; <UNDEFINED> instruction: 0xf7feaf19
    3a50:	ldmibmi	r3!, {r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    3a54:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3a58:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a5c:			; <UNDEFINED> instruction: 0xf7fe4639
    3a60:			; <UNDEFINED> instruction: 0xf7fee87a
    3a64:	stmibmi	pc!, {r0, r1, r3, r4, r5, r7, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    3a68:	ldrbtmi	r6, [r9], #-3032	; 0xfffff428
    3a6c:			; <UNDEFINED> instruction: 0xf7fe9409
    3a70:			; <UNDEFINED> instruction: 0x4601e97c
    3a74:			; <UNDEFINED> instruction: 0xf000980b
    3a78:	strls	pc, [sl], #-3275	; 0xfffff335
    3a7c:	mcrlt	7, 4, pc, cr1, cr14, {7}	; <UNPREDICTABLE>
    3a80:	ldrbtmi	r4, [fp], #-2985	; 0xfffff457
    3a84:	blcs	1e7f8 <g_option_context_set_help_enabled@plt+0x1c8d0>
    3a88:	cfldrsge	mvf15, [r1], {127}	; 0x7f
    3a8c:	ldrbtmi	r4, [r8], #-2215	; 0xfffff759
    3a90:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a94:	mcrrlt	7, 15, pc, r9, cr14	; <UNPREDICTABLE>
    3a98:	andcs	r4, r5, #2703360	; 0x294000
    3a9c:	ldrbtmi	r4, [r9], #-1666	; 0xfffff97e
    3aa0:			; <UNDEFINED> instruction: 0xf7fe4655
    3aa4:	blvs	87dd7c <g_option_context_set_help_enabled@plt+0x87be54>
    3aa8:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3aac:			; <UNDEFINED> instruction: 0x46574656
    3ab0:			; <UNDEFINED> instruction: 0xf7fe2401
    3ab4:	ldmibmi	pc, {r0, r1, r4, r7, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    3ab8:	blvs	e15330 <g_option_context_set_help_enabled@plt+0xe13408>
    3abc:	ldrbtmi	r4, [r9], #-1566	; 0xfffff9e2
    3ac0:			; <UNDEFINED> instruction: 0xf7fe4627
    3ac4:			; <UNDEFINED> instruction: 0x4601e952
    3ac8:			; <UNDEFINED> instruction: 0xf0004648
    3acc:			; <UNDEFINED> instruction: 0xf7fefca1
    3ad0:	ldmibmi	r9, {r0, r2, r7, sl, fp, ip, sp, pc}
    3ad4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3ad8:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3adc:	ldrdne	pc, [r4], -r9	; <UNPREDICTABLE>
    3ae0:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ae4:	mrclt	7, 6, APSR_nzcv, cr3, cr14, {7}
    3ae8:	andcs	r2, r1, r0, lsl #6
    3aec:	andls	r4, r0, lr, lsl r6
    3af0:	ldrtmi	r4, [r7], -r8, asr #12
    3af4:	ldc2	0, cr15, [r8]
    3af8:	ldcllt	7, cr15, [r0], #-1016	; 0xfffffc08
    3afc:	andcs	r4, r5, #2342912	; 0x23c000
    3b00:	sxtah	r4, sp, r9, ror #8
    3b04:			; <UNDEFINED> instruction: 0xf7fe4630
    3b08:			; <UNDEFINED> instruction: 0xf7ffe936
    3b0c:	blls	27277c <g_option_context_set_help_enabled@plt+0x270854>
    3b10:	stmibmi	fp, {r0, r2, r9, sp}
    3b14:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    3b18:			; <UNDEFINED> instruction: 0xf7fe930a
    3b1c:			; <UNDEFINED> instruction: 0xf7fee878
    3b20:			; <UNDEFINED> instruction: 0xf7fee81a
    3b24:	stmibmi	r7, {r1, r2, r3, r5, r9, sl, fp, ip, sp, pc}
    3b28:	strtmi	r2, [lr], -r5, lsl #4
    3b2c:	ldrbtmi	r4, [r9], #-1597	; 0xfffff9c3
    3b30:			; <UNDEFINED> instruction: 0xf7fe4637
    3b34:	blmi	fe13dcec <g_option_context_set_help_enabled@plt+0xfe13bdc4>
    3b38:	blvs	1654d2c <g_option_context_set_help_enabled@plt+0x1652e04>
    3b3c:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b40:	mcrrlt	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    3b44:			; <UNDEFINED> instruction: 0xf8d94981
    3b48:	ldrbtmi	r0, [r9], #-36	; 0xffffffdc
    3b4c:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b50:	strbmi	r4, [r0], -r1, lsl #12
    3b54:	mrrc2	0, 0, pc, ip, cr0	; <UNPREDICTABLE>
    3b58:	mrclt	7, 4, APSR_nzcv, cr9, cr14, {7}
    3b5c:			; <UNDEFINED> instruction: 0x2600487c
    3b60:	ldrbtmi	r4, [r8], #-1591	; 0xfffff9c9
    3b64:	svc	0x00aaf7fd
    3b68:	ldclt	7, cr15, [r8], #-1016	; 0xfffffc08
    3b6c:	ldmib	sp, {r1, r4, r5, r9, sl, lr}^
    3b70:	ldmib	sp, {r0, r2, r3, r9, fp, ip, lr}^
    3b74:	strcc	r9, [r1, -pc, lsl #8]
    3b78:	bcs	15398 <g_option_context_set_help_enabled@plt+0x13470>
    3b7c:	mvnshi	pc, r0
    3b80:			; <UNDEFINED> instruction: 0xf7fd4610
    3b84:	ldmdbmi	r3!, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}^
    3b88:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3b8c:	ldrtmi	r4, [r0], -r0, lsl #13
    3b90:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b94:	bcc	43f400 <g_option_context_set_help_enabled@plt+0x43d4d8>
    3b98:	ldrtmi	r4, [r9], -r2, asr #12
    3b9c:	svc	0x00daf7fd
    3ba0:			; <UNDEFINED> instruction: 0xf7fd4640
    3ba4:	ldmdals	r7, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    3ba8:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bac:	beq	43f414 <g_option_context_set_help_enabled@plt+0x43d4ec>
    3bb0:	stmia	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bb4:	beq	43f420 <g_option_context_set_help_enabled@plt+0x43d4f8>
    3bb8:	svc	0x0030f7fd
    3bbc:	blcs	2a7f4 <g_option_context_set_help_enabled@plt+0x288cc>
    3bc0:	cfstrdge	mvd15, [r2, #248]!	; 0xf8
    3bc4:			; <UNDEFINED> instruction: 0xf7fe980c
    3bc8:			; <UNDEFINED> instruction: 0xf7fee968
    3bcc:	svclt	0x0000bddd
    3bd0:	andeq	r2, r0, r8, lsr #31
    3bd4:	andeq	r2, r0, ip, lsl #31
    3bd8:	andeq	r3, r0, r2, ror r1
    3bdc:	andeq	r2, r0, ip, lsr pc
    3be0:	andeq	r2, r0, r0, lsr #30
    3be4:	andeq	r2, r0, sl, ror #29
    3be8:	andeq	r2, r0, ip, asr #29
    3bec:			; <UNDEFINED> instruction: 0x00002eb6
    3bf0:	andeq	r2, r0, ip, ror lr
    3bf4:	andeq	r2, r0, r0, ror #28
    3bf8:	andeq	r2, r0, lr, asr #23
    3bfc:	andeq	r3, r1, sl, ror #31
    3c00:	andeq	r2, r0, r6, ror #29
    3c04:	ldrdeq	r2, [r0], -r8
    3c08:	andeq	r3, r1, sl, ror pc
    3c0c:	andeq	r1, r0, r1, ror r0
    3c10:	andeq	r3, r1, r4, lsl pc
    3c14:	andeq	r1, r0, r5, asr #32
    3c18:	andeq	r3, r1, r4, asr #29
    3c1c:	andeq	r2, r0, ip, asr #23
    3c20:	andeq	r3, r1, sl, asr lr
    3c24:	andeq	r2, r0, r0, ror ip
    3c28:	andeq	r2, r0, r2, asr fp
    3c2c:	ldrdeq	r2, [r0], -ip
    3c30:	ldrdeq	r2, [r0], -r6
    3c34:	andeq	r2, r0, r4, lsl #22
    3c38:	muleq	r1, r4, sp
    3c3c:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    3c40:	andeq	r2, r0, r0, lsr fp
    3c44:	andeq	r3, r1, ip, asr #26
    3c48:	andeq	r3, r1, ip, lsl sp
    3c4c:	andeq	r3, r1, r4, lsl #26
    3c50:	andeq	r3, r0, r8, lsr #32
    3c54:	andeq	r2, r0, sl, lsl #21
    3c58:	muleq	r0, lr, r5
    3c5c:	andeq	r2, r0, r6, ror #20
    3c60:	andeq	r3, r1, lr, asr ip
    3c64:	andeq	r2, r0, r8, ror pc
    3c68:	andeq	r2, r0, r4, asr #20
    3c6c:	andeq	r2, r0, r8, asr #14
    3c70:	andeq	r2, r0, sl, lsl #20
    3c74:	andeq	r2, r0, r6, ror #19
    3c78:	andeq	r2, r0, lr, ror #13
    3c7c:	andeq	r2, r0, sl, ror #18
    3c80:	andeq	r2, r0, r4, ror #18
    3c84:	andeq	r2, r0, lr, lsl #19
    3c88:	andeq	r3, r1, lr, lsr #22
    3c8c:	andeq	r2, r0, lr, lsl #21
    3c90:	andeq	r2, r0, r0, lsl #21
    3c94:	andeq	r2, r0, r6, ror #15
    3c98:	andeq	r2, r0, r8, lsr r8
    3c9c:	andeq	r2, r0, r8, asr r7
    3ca0:	andeq	r3, r1, r2, asr r9
    3ca4:	andeq	r3, r1, r0, lsr r9
    3ca8:	strdeq	r2, [r0], -sl
    3cac:	ldrdeq	r2, [r0], -r4
    3cb0:	strdeq	r3, [r1], -r0
    3cb4:	andeq	r2, r0, r0, asr r7
    3cb8:	andeq	r2, r0, r0, lsr r9
    3cbc:	andeq	r2, r0, r8, lsr #14
    3cc0:	andeq	r2, r0, r0, lsl r7
    3cc4:	andeq	r3, r1, r4, ror r8
    3cc8:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    3ccc:	andeq	r2, r0, r0, asr #16
    3cd0:	andeq	r2, r0, r0, lsl r8
    3cd4:	strdeq	r2, [r0], -r0
    3cd8:	andeq	r2, r0, sl, asr #11
    3cdc:	andeq	r2, r0, lr, lsr r6
    3ce0:	andeq	r2, r0, r2, lsl sl
    3ce4:	andeq	r2, r0, lr, lsr #12
    3ce8:	andeq	r3, r1, lr, lsr r7
    3cec:	andeq	r3, r1, ip, asr #14
    3cf0:	andeq	r2, r0, r6, asr #13
    3cf4:	andeq	r2, r0, ip, asr #13
    3cf8:	andeq	r2, r0, r2, ror #9
    3cfc:	ldrdeq	r2, [r0], -r6
    3d00:	andeq	r2, r0, r8, asr #9
    3d04:	ldrdeq	r2, [r0], -r6
    3d08:	andeq	r2, r0, r4, lsr #9
    3d0c:	andeq	r2, r0, r8, lsl r5
    3d10:	andeq	r3, r1, lr, asr #12
    3d14:	andeq	r2, r0, r6, ror r4
    3d18:	andeq	r2, r0, r2, lsr r8
    3d1c:	andeq	r2, r0, sl, lsl r8
    3d20:	andeq	r2, r0, r2, lsl #10
    3d24:	muleq	r0, lr, lr
    3d28:	muleq	r1, r2, r5
    3d2c:	andeq	r2, r0, r2, lsl #8
    3d30:	andeq	r2, r0, r6, asr #7
    3d34:	andeq	r1, r0, sl, asr #28
    3d38:	andeq	r2, r0, r2, asr r5
    3d3c:	andeq	r2, r0, r8, lsl #8
    3d40:	muleq	r0, r6, r3
    3d44:	andeq	r2, r0, r6, lsr #7
    3d48:	ldrdeq	r3, [r1], -ip
    3d4c:			; <UNDEFINED> instruction: 0x00001dbe
    3d50:	muleq	r0, sl, r3
    3d54:	andeq	r2, r0, sl, lsl r6
    3d58:	ldrbtmi	r4, [r8], #-2219	; 0xfffff755
    3d5c:	mcr	7, 5, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3d60:	svclt	0x0008f7fe
    3d64:	andcs	r4, r5, #2768896	; 0x2a4000
    3d68:			; <UNDEFINED> instruction: 0xf7fd4479
    3d6c:			; <UNDEFINED> instruction: 0xf8dbef50
    3d70:			; <UNDEFINED> instruction: 0xf7fd1010
    3d74:			; <UNDEFINED> instruction: 0xf7feeef0
    3d78:			; <UNDEFINED> instruction: 0xf8d9befd
    3d7c:			; <UNDEFINED> instruction: 0xf7fd0048
    3d80:	smlawtcs	pc, ip, lr, lr	; <UNPREDICTABLE>
    3d84:			; <UNDEFINED> instruction: 0xf7fd4607
    3d88:	strdlt	lr, [r8, -r2]!
    3d8c:			; <UNDEFINED> instruction: 0xf04f4287
    3d90:	svclt	0x00080300
    3d94:	andvc	r1, r3, r8, ror ip
    3d98:			; <UNDEFINED> instruction: 0x46404b9d
    3d9c:	ldrbtmi	r4, [fp], #-1594	; 0xfffff9c6
    3da0:			; <UNDEFINED> instruction: 0xf0006a59
    3da4:			; <UNDEFINED> instruction: 0x4638fdd9
    3da8:	mrc	7, 1, APSR_nzcv, cr8, cr13, {7}
    3dac:	stcllt	7, cr15, [pc, #-1016]!	; 39bc <g_option_context_set_help_enabled@plt+0x1a94>
    3db0:	andcs	r4, r5, #152, 18	; 0x260000
    3db4:			; <UNDEFINED> instruction: 0xf7fd4479
    3db8:	blls	63fa68 <g_option_context_set_help_enabled@plt+0x63db40>
    3dbc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3dc0:			; <UNDEFINED> instruction: 0xf7fd6899
    3dc4:	ldmdals	r8, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
    3dc8:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dcc:			; <UNDEFINED> instruction: 0xf7fd4648
    3dd0:	blls	27f830 <g_option_context_set_help_enabled@plt+0x27d908>
    3dd4:			; <UNDEFINED> instruction: 0xf47f2b00
    3dd8:			; <UNDEFINED> instruction: 0x4638ae13
    3ddc:	bllt	c1ddc <g_option_context_set_help_enabled@plt+0xbfeb4>
    3de0:	movwcs	r9, #5632	; 0x1600
    3de4:	andne	lr, pc, #216, 18	; 0x360000
    3de8:	strls	r9, [sl], -fp, lsl #16
    3dec:	ldc2	0, cr15, [ip], {-0}
    3df0:			; <UNDEFINED> instruction: 0xf7fe9609
    3df4:	stmibmi	r8, {r1, r2, r6, r7, sl, fp, ip, sp, pc}
    3df8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3dfc:	svc	0x0006f7fd
    3e00:	ldrdne	pc, [r8], #-137	; 0xffffff77
    3e04:	mcr	7, 5, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3e08:	stcllt	7, cr15, [r1, #-1016]	; 0xfffffc08
    3e0c:	andcs	r4, r5, #2146304	; 0x20c000
    3e10:			; <UNDEFINED> instruction: 0xf7fd4479
    3e14:			; <UNDEFINED> instruction: 0x4631eefc
    3e18:	mrc	7, 4, APSR_nzcv, cr12, cr13, {7}
    3e1c:	blt	ff7c1e1c <g_option_context_set_help_enabled@plt+0xff7bfef4>
    3e20:	svc	0x00c0f7fd
    3e24:	svc	0x00b2f7fd
    3e28:	andcs	r4, r5, #2048000	; 0x1f4000
    3e2c:			; <UNDEFINED> instruction: 0x46074479
    3e30:			; <UNDEFINED> instruction: 0xf7fd4648
    3e34:	bls	27f9ec <g_option_context_set_help_enabled@plt+0x27dac4>
    3e38:	andls	r4, r0, #59768832	; 0x3900000
    3e3c:	strmi	r4, [r3], -sl, asr #12
    3e40:			; <UNDEFINED> instruction: 0xf7fd4658
    3e44:	strbmi	lr, [r0], -lr, ror #30
    3e48:	stmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e4c:			; <UNDEFINED> instruction: 0xf7fd4630
    3e50:	ldmdals	r7, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3e54:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e58:	movwls	r2, #49920	; 0xc300
    3e5c:			; <UNDEFINED> instruction: 0xf7fe9317
    3e60:	andcs	fp, r1, #12800	; 0x3200
    3e64:	blvs	1ea866c <g_option_context_set_help_enabled@plt+0x1ea6744>
    3e68:	blvs	e55688 <g_option_context_set_help_enabled@plt+0xe53760>
    3e6c:	ldrmi	r4, [pc], -r8, asr #12
    3e70:	blx	ff6bfe7a <g_option_context_set_help_enabled@plt+0xff6bdf52>
    3e74:	blt	fecc1e74 <g_option_context_set_help_enabled@plt+0xfecbff4c>
    3e78:			; <UNDEFINED> instruction: 0xf7fe463e
    3e7c:	stmdbmi	r9!, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, pc}^
    3e80:	ldrtmi	r2, [r0], -r5, lsl #4
    3e84:	ldrbtmi	r9, [r9], #-1546	; 0xfffff9f6
    3e88:	mcr	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3e8c:	mcr	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3e90:	ldcllt	7, cr15, [r7], #-1016	; 0xfffffc08
    3e94:	andcs	r4, r5, #100, 18	; 0x190000
    3e98:			; <UNDEFINED> instruction: 0x760ae9dd
    3e9c:	ldrbtmi	r4, [r9], #-1621	; 0xfffff9ab
    3ea0:	ldmib	sp, {r1, r3, r8, r9, ip, pc}^
    3ea4:			; <UNDEFINED> instruction: 0xf7fda40c
    3ea8:	blls	2bf978 <g_option_context_set_help_enabled@plt+0x2bda50>
    3eac:	ldrmi	r9, [sl], -r9, lsl #18
    3eb0:			; <UNDEFINED> instruction: 0xf7fd3101
    3eb4:	ldmdals	r8, {r4, r6, r9, sl, fp, sp, lr, pc}
    3eb8:	svc	0x00e8f7fd
    3ebc:	ldrmi	r9, [r8], -sl, lsl #22
    3ec0:	stc	7, cr15, [ip, #1012]!	; 0x3f4
    3ec4:	beq	43f72c <g_option_context_set_help_enabled@plt+0x43d804>
    3ec8:	svc	0x0042f7fd
    3ecc:	blt	fe1c1ecc <g_option_context_set_help_enabled@plt+0xfe1bffa4>
    3ed0:	andcs	r4, r5, #1409024	; 0x158000
    3ed4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3ed8:	mrc	7, 4, APSR_nzcv, cr8, cr13, {7}
    3edc:	mrc	7, 1, APSR_nzcv, cr10, cr13, {7}
    3ee0:	ldmiblt	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ee4:	andcs	r4, r1, r9, asr r6
    3ee8:			; <UNDEFINED> instruction: 0xf7fe2300
    3eec:	ldmdbmi	r0, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, pc}^
    3ef0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3ef4:	mcr	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3ef8:	ldmvs	r9, {r0, r1, r2, r4, r8, r9, fp, ip, pc}
    3efc:	mcr	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3f00:	ldrsbhi	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    3f04:	svc	0x0060f7fd
    3f08:			; <UNDEFINED> instruction: 0x46012210
    3f0c:			; <UNDEFINED> instruction: 0xf7fd4640
    3f10:	cmnlt	r0, #20, 30	; 0x50
    3f14:	cmplt	r3, #12, 22	; 0x3000
    3f18:			; <UNDEFINED> instruction: 0xb3bb685b
    3f1c:			; <UNDEFINED> instruction: 0x46b84638
    3f20:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    3f24:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
    3f28:	strmi	r9, [r7], -sp, lsl #8
    3f2c:			; <UNDEFINED> instruction: 0xf8dbe011
    3f30:			; <UNDEFINED> instruction: 0xf8522000
    3f34:			; <UNDEFINED> instruction: 0xf1084028
    3f38:	strtmi	r0, [r0], -r1, lsl #16
    3f3c:	svc	0x0038f7fd
    3f40:	strtmi	r9, [r0], -lr
    3f44:	svc	0x006af7fd
    3f48:	strmi	r9, [r2], -lr, lsl #18
    3f4c:			; <UNDEFINED> instruction: 0xf7fd4638
    3f50:			; <UNDEFINED> instruction: 0xf8dbee64
    3f54:	ldrmi	r2, [r0, #4]
    3f58:	ldmdami	r6!, {r0, r3, r5, r6, r7, r8, r9, ip, lr, pc}
    3f5c:	ldrbtmi	r6, [r8], #-2105	; 0xfffff7c7
    3f60:			; <UNDEFINED> instruction: 0xf7fd9c0d
    3f64:			; <UNDEFINED> instruction: 0x4638edf8
    3f68:			; <UNDEFINED> instruction: 0xf7fd2101
    3f6c:	ldmdals	r7, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    3f70:	svc	0x008cf7fd
    3f74:	ldmdbmi	r0!, {r1, r5, r9, sl, sp, lr, pc}
    3f78:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3f7c:	mcr	7, 2, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3f80:	bcs	43f7ec <g_option_context_set_help_enabled@plt+0x43d8c4>
    3f84:			; <UNDEFINED> instruction: 0xf7fd4639
    3f88:	str	lr, [ip], -r6, ror #27
    3f8c:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    3f90:	stcl	7, cr15, [r0, #1012]!	; 0x3f4
    3f94:	ldrbmi	lr, [r9], -fp, ror #15
    3f98:	ldrls	r2, [r7], -r1
    3f9c:	ldc2l	0, cr15, [r6]
    3fa0:	stmdacs	r0, {r7, r9, sl, lr}
    3fa4:	mcrge	4, 3, pc, cr12, cr14, {1}	; <UNPREDICTABLE>
    3fa8:			; <UNDEFINED> instruction: 0xf7fe4634
    3fac:			; <UNDEFINED> instruction: 0xf7fdb955
    3fb0:	stmdbmi	r3!, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    3fb4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3fb8:	strbmi	r4, [r8], -r7, lsl #12
    3fbc:	mcr	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3fc0:	ldrtmi	r9, [r9], -r9, lsl #20
    3fc4:	strbmi	r9, [sl], -r1, lsl #4
    3fc8:	stmdals	sl, {r0, r1, r9, sl, lr}
    3fcc:	ldrbmi	r9, [r8], -r0
    3fd0:	mcr	7, 5, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3fd4:	ldmdbmi	fp, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    3fd8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3fdc:	strbmi	lr, [r1], -fp, ror #13
    3fe0:	movwcs	r2, #1
    3fe4:			; <UNDEFINED> instruction: 0xf0009318
    3fe8:			; <UNDEFINED> instruction: 0x4680fdb1
    3fec:			; <UNDEFINED> instruction: 0xf43f2800
    3ff0:			; <UNDEFINED> instruction: 0xf7fda918
    3ff4:	stmdacs	r0, {r9, sl, fp, sp, lr, pc}
    3ff8:	cfstrdge	mvd15, [r2, #-504]!	; 0xfffffe08
    3ffc:	ldclt	7, cr15, [sl, #1016]!	; 0x3f8
    4000:	ldrtmi	r9, [r8], -r9, lsl #24
    4004:	stmiblt	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4008:	andeq	r2, r0, r2, asr #2
    400c:	andeq	r2, r0, ip, ror #2
    4010:	andeq	r3, r1, r6, ror r2
    4014:	andeq	r1, r0, r8, lsr #22
    4018:	ldrdeq	r2, [r0], -sl
    401c:	andeq	r2, r0, r4, ror r1
    4020:	andeq	r2, r0, ip, ror r2
    4024:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    4028:	andeq	r2, r0, r6, lsl r1
    402c:	andeq	r2, r0, lr, lsr r4
    4030:	andeq	r1, r0, sl, ror #19
    4034:	andeq	r2, r0, sl, ror r2
    4038:	andeq	r2, r0, sl, lsr r0
    403c:	andeq	r2, r0, r6, lsl #5
    4040:	andeq	r2, r0, r2, asr #2
    4044:	strdeq	r1, [r0], -sl
    4048:	bleq	4018c <g_option_context_set_help_enabled@plt+0x3e264>
    404c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    4050:	strbtmi	fp, [sl], -r2, lsl #24
    4054:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    4058:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    405c:	ldrmi	sl, [sl], #776	; 0x308
    4060:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    4064:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    4068:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    406c:			; <UNDEFINED> instruction: 0xf85a4b06
    4070:	stmdami	r6, {r0, r1, ip, sp}
    4074:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    4078:	stc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    407c:	ldcl	7, cr15, [sl], {253}	; 0xfd
    4080:	andeq	r2, r1, r8, lsl #27
    4084:			; <UNDEFINED> instruction: 0x000001bc
    4088:	ldrdeq	r0, [r0], -r8
    408c:	strdeq	r0, [r0], -r4
    4090:	ldr	r3, [pc, #20]	; 40ac <g_option_context_set_help_enabled@plt+0x2184>
    4094:	ldr	r2, [pc, #20]	; 40b0 <g_option_context_set_help_enabled@plt+0x2188>
    4098:	add	r3, pc, r3
    409c:	ldr	r2, [r3, r2]
    40a0:	cmp	r2, #0
    40a4:	bxeq	lr
    40a8:	b	1af0 <__gmon_start__@plt>
    40ac:	andeq	r2, r1, r8, ror #26
    40b0:	andeq	r0, r0, r4, asr #3
    40b4:	blmi	1d60d4 <g_option_context_set_help_enabled@plt+0x1d41ac>
    40b8:	bmi	1d52a0 <g_option_context_set_help_enabled@plt+0x1d3378>
    40bc:	addmi	r4, r3, #2063597568	; 0x7b000000
    40c0:	andle	r4, r3, sl, ror r4
    40c4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    40c8:	ldrmi	fp, [r8, -r3, lsl #2]
    40cc:	svclt	0x00004770
    40d0:	andeq	r2, r1, r0, asr pc
    40d4:	andeq	r2, r1, ip, asr #30
    40d8:	andeq	r2, r1, r4, asr #26
    40dc:	andeq	r0, r0, ip, asr #3
    40e0:	stmdbmi	r9, {r3, fp, lr}
    40e4:	bmi	2552cc <g_option_context_set_help_enabled@plt+0x2533a4>
    40e8:	bne	2552d4 <g_option_context_set_help_enabled@plt+0x2533ac>
    40ec:	svceq	0x00cb447a
    40f0:			; <UNDEFINED> instruction: 0x01a1eb03
    40f4:	andle	r1, r3, r9, asr #32
    40f8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    40fc:	ldrmi	fp, [r8, -r3, lsl #2]
    4100:	svclt	0x00004770
    4104:	andeq	r2, r1, r4, lsr #30
    4108:	andeq	r2, r1, r0, lsr #30
    410c:	andeq	r2, r1, r8, lsl sp
    4110:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4114:	blmi	2b153c <g_option_context_set_help_enabled@plt+0x2af614>
    4118:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    411c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    4120:	blmi	2726d4 <g_option_context_set_help_enabled@plt+0x2707ac>
    4124:	ldrdlt	r5, [r3, -r3]!
    4128:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    412c:			; <UNDEFINED> instruction: 0xf7fd6818
    4130:			; <UNDEFINED> instruction: 0xf7ffeef6
    4134:	blmi	1c4038 <g_option_context_set_help_enabled@plt+0x1c2110>
    4138:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    413c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    4140:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    4144:	andeq	r2, r1, r8, ror #25
    4148:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    414c:	ldrdeq	r2, [r1], -r6
    4150:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    4154:	svclt	0x0000e7c4
    4158:	andsvs	r2, sl, r1, lsl #4
    415c:	svclt	0x00004770
    4160:	andcs	r4, r2, #3145728	; 0x300000
    4164:	andsvs	r2, sl, r1
    4168:	svclt	0x00004770
    416c:	push	{r9, fp, sp}
    4170:			; <UNDEFINED> instruction: 0x460e41f0
    4174:	strmi	fp, [r7], -r4, lsl #1
    4178:	tstcs	r0, r8, lsl pc
    417c:	ldmiblt	r3!, {r3, r4, r7, r9, sl, lr}^
    4180:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    4184:	ldrdcs	lr, [r1], -r7
    4188:	strcs	r3, [r0, #-1538]	; 0xfffff9fe
    418c:	movweq	lr, #6605	; 0x19cd
    4190:	stmdami	sp, {r9, ip, pc}
    4194:	ldrbtmi	r4, [r8], #-2573	; 0xfffff5f3
    4198:			; <UNDEFINED> instruction: 0xf7fd447a
    419c:	ldmvs	ip!, {r4, r7, sl, fp, sp, lr, pc}^
    41a0:	stmdbpl	r0!, {r2, r4, r6, r8, ip, sp, pc}^
    41a4:	strcc	r4, [r4, #-1603]	; 0xfffff9bd
    41a8:	ldrtmi	r2, [r1], -r0, lsl #4
    41ac:			; <UNDEFINED> instruction: 0xf7ffb120
    41b0:	ldmvs	ip!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    41b4:	mvnsle	r2, r0, lsl #24
    41b8:	pop	{r2, ip, sp, pc}
    41bc:	blmi	124984 <g_option_context_set_help_enabled@plt+0x122a5c>
    41c0:			; <UNDEFINED> instruction: 0xe7df447b
    41c4:	andeq	r1, r0, r2, lsl #15
    41c8:	andeq	r1, r0, sl, ror #12
    41cc:	andeq	r1, r0, ip, ror #14
    41d0:	andeq	r1, r0, r8, lsr r6
    41d4:	mvnsmi	lr, #737280	; 0xb4000
    41d8:	stmiavs	r4, {r0, r3, r7, ip, sp, pc}^
    41dc:			; <UNDEFINED> instruction: 0xf8dd4616
    41e0:	strmi	r9, [r7], -r4, asr #32
    41e4:	ldrmi	r4, [sl], -r8, lsl #13
    41e8:	stmdblt	ip!, {r8, sl, sp}
    41ec:			; <UNDEFINED> instruction: 0xf7ffe00a
    41f0:	ldmvs	ip!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    41f4:	mrslt	r2, (UNDEF: 108)
    41f8:	strbmi	r5, [fp], -r0, ror #18
    41fc:	strbmi	r3, [r1], -r4, lsl #10
    4200:	mvnsle	r2, r0, lsl #16
    4204:	svclt	0x00182a00
    4208:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    420c:	svceq	0x0000f1b9
    4210:	blmi	4f867c <g_option_context_set_help_enabled@plt+0x4f6754>
    4214:	ldrbtmi	r9, [fp], #-3088	; 0xfffff3f0
    4218:	andne	lr, r1, #3522560	; 0x35c000
    421c:	ldmiblt	ip, {r3, r4, r9, sl, lr}^
    4220:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
    4224:	movwcs	lr, #14797	; 0x39cd
    4228:	andcc	lr, r1, sp, asr #19
    422c:	stmdami	pc, {r1, r2, r3, r9, fp, lr}	; <UNPREDICTABLE>
    4230:	strne	lr, [r5], #-2509	; 0xfffff633
    4234:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    4238:	strls	r4, [r0], -r1, asr #12
    423c:	ldc	7, cr15, [lr], #-1012	; 0xfffffc0c
    4240:	pop	{r0, r3, ip, sp, pc}
    4244:	ldcls	3, cr8, [r0], {240}	; 0xf0
    4248:	stmdami	sl, {r0, r3, r8, r9, fp, lr}
    424c:	andne	lr, r1, #3522560	; 0x35c000
    4250:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    4254:	rscle	r2, r3, r0, lsl #24
    4258:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
    425c:	svclt	0x0000e7e2
    4260:	andeq	r1, r0, lr, ror #13
    4264:	andeq	r1, r0, r2, ror #13
    4268:	ldrdeq	r1, [r0], -r0
    426c:	andeq	r1, r0, sl, ror #11
    4270:	andeq	r1, r0, r8, lsr #11
    4274:	andeq	r1, r0, r2, asr #11
    4278:	andeq	r1, r0, r2, asr #11
    427c:			; <UNDEFINED> instruction: 0x4608b538
    4280:	strcs	r4, [r1, #-3076]	; 0xfffff3fc
    4284:	eorvs	r4, r5, ip, ror r4
    4288:	mcrr	7, 15, pc, r6, cr13	; <UNPREDICTABLE>
    428c:	strtmi	r4, [r8], -r3, lsl #12
    4290:	ldclt	0, cr6, [r8, #-396]!	; 0xfffffe74
    4294:	muleq	r1, r0, sp
    4298:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
    429c:	ldrbtmi	r4, [ip], #-3126	; 0xfffff3ca
    42a0:	subsle	r2, lr, r0, lsl #22
    42a4:	bl	16f80 <g_option_context_set_help_enabled@plt+0x15058>
    42a8:	strmi	r0, [lr], -r1, lsl #24
    42ac:	stmiapl	r3!, {r0, r6, sl, fp, ip, lr}^
    42b0:			; <UNDEFINED> instruction: 0xf837681f
    42b4:			; <UNDEFINED> instruction: 0xf4133011
    42b8:	smlalbble	r7, r3, r0, r3
    42bc:	stcmi	8, cr15, [r1], {28}
    42c0:	svclt	0x00d42e00
    42c4:	strcs	r2, [r1, #-1280]	; 0xfffffb00
    42c8:	andsmi	pc, r4, r7, lsr r8	; <UNPREDICTABLE>
    42cc:	strvc	pc, [r0], #1156	; 0x484
    42d0:	ldrcs	lr, [r4], #-2581	; 0xfffff5eb
    42d4:	mrcne	0, 3, sp, cr3, cr7, {0}
    42d8:			; <UNDEFINED> instruction: 0xf81118c1
    42dc:	cdpne	13, 1, cr4, cr14, cr1, {0}
    42e0:	mvnscc	pc, #-1073741824	; 0xc0000000
    42e4:	strcs	fp, [r1, #-4044]	; 0xfffff034
    42e8:			; <UNDEFINED> instruction: 0xf8372500
    42ec:	vst1.8			; <UNDEFINED> instruction: 0xf4844014
    42f0:	b	5614f8 <g_option_context_set_help_enabled@plt+0x55f5d0>
    42f4:	mvnsle	r2, r4, lsl r4
    42f8:	bl	1b904 <g_option_context_set_help_enabled@plt+0x199dc>
    42fc:			; <UNDEFINED> instruction: 0xf8370c06
    4300:	vst4.8	{d3-d6}, [r3 :64], r1
    4304:	blx	fece110c <g_option_context_set_help_enabled@plt+0xfecdf1e4>
    4308:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    430c:	svclt	0x00142900
    4310:	tstcs	r0, r9, lsl r6
    4314:			; <UNDEFINED> instruction: 0xf1c0b181
    4318:	strbtmi	r0, [r4], -r1
    431c:			; <UNDEFINED> instruction: 0xf8141905
    4320:	cdpne	15, 1, cr3, cr9, cr1, {0}
    4324:	andscc	pc, r3, r7, lsr r8	; <UNPREDICTABLE>
    4328:	tstcs	r1, r8, lsl pc
    432c:	orrvc	pc, r0, #-2097152000	; 0x83000000
    4330:	tstcs	r3, #69632	; 0x11000
    4334:	blne	fea78b04 <g_option_context_set_help_enabled@plt+0xfea76bdc>
    4338:	andsvs	fp, r6, r2, lsl #2
    433c:			; <UNDEFINED> instruction: 0x4660bcf0
    4340:	ldclt	7, cr15, [r8], #-1012	; 0xfffffc0c
    4344:	ldcle	14, cr2, [r3, #-0]
    4348:	stccc	8, cr15, [r1], {28}
    434c:	andscc	pc, r3, r7, lsr r8	; <UNPREDICTABLE>
    4350:	strble	r0, [r0, #1499]	; 0x5db
    4354:	andsvs	fp, r6, r2, lsl #2
    4358:	ldcllt	8, cr4, [r0], #36	; 0x24
    435c:			; <UNDEFINED> instruction: 0xf7fd4478
    4360:			; <UNDEFINED> instruction: 0xb112bbd9
    4364:	mvnscc	pc, #79	; 0x4f
    4368:	andcs	r6, r0, r3, lsl r0
    436c:			; <UNDEFINED> instruction: 0x4770bcf0
    4370:	tstcs	r0, r8, lsl pc
    4374:	ldrb	sp, [pc, lr, ror #1]
    4378:	andeq	r2, r1, r6, ror #22
    437c:	andeq	r0, r0, r0, ror #3
    4380:	andeq	r1, r0, r8, lsr #11
    4384:			; <UNDEFINED> instruction: 0x460eb5f8
    4388:			; <UNDEFINED> instruction: 0x461f4615
    438c:	ldcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    4390:	ldmdblt	pc!, {r2, r9, sl, lr}^	; <UNPREDICTABLE>
    4394:	tstcs	r0, r0, lsr #12
    4398:	stcl	7, cr15, [r6, #1012]	; 0x3f4
    439c:			; <UNDEFINED> instruction: 0x46204631
    43a0:	stcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    43a4:	strtmi	r4, [r0], -r5, lsl #20
    43a8:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    43ac:	bl	ffac23a8 <g_option_context_set_help_enabled@plt+0xffac0480>
    43b0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    43b4:			; <UNDEFINED> instruction: 0xf7fd2101
    43b8:	ubfx	lr, r0, #22, #12
    43bc:	andeq	r1, r0, lr, lsl #9
    43c0:	addlt	fp, r2, r0, lsl r5
    43c4:	movwcs	r4, #2572	; 0xa0c
    43c8:	stmdami	sp, {r2, r3, r8, fp, lr}
    43cc:	movwls	r4, #1146	; 0x47a
    43d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    43d4:			; <UNDEFINED> instruction: 0xf7fd4c0b
    43d8:	stmdbmi	fp, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    43dc:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    43e0:			; <UNDEFINED> instruction: 0xf7fd60a0
    43e4:	stmdbmi	r9, {r1, r6, r8, sl, fp, sp, lr, pc}
    43e8:	ldrbtmi	r6, [r9], #-2208	; 0xfffff760
    43ec:	ldcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    43f0:	andlt	r6, r2, r0, lsr #17
    43f4:	svclt	0x0000bd10
    43f8:	andeq	r1, r0, r4, ror r4
    43fc:	muleq	r0, ip, r4
    4400:			; <UNDEFINED> instruction: 0x000014ba
    4404:	andeq	r2, r1, r8, lsr ip
    4408:	andeq	r1, r0, sl, asr r4
    440c:	andeq	r2, r1, lr, lsr #12
    4410:	blmi	1c56dd8 <g_option_context_set_help_enabled@plt+0x1c54eb0>
    4414:	push	{r1, r3, r4, r5, r6, sl, lr}
    4418:			; <UNDEFINED> instruction: 0xb0914ff0
    441c:	pkhtbmi	r5, r1, r3, asr #17
    4420:			; <UNDEFINED> instruction: 0x81b8f8df
    4424:	stclmi	6, cr4, [lr, #-60]!	; 0xffffffc4
    4428:	movwls	r6, #63515	; 0xf81b
    442c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4430:	cfstrdmi	mvd4, [ip], #-992	; 0xfffffc20
    4434:	movwcs	r4, #2668	; 0xa6c
    4438:	andgt	pc, r5, r8, asr r8	; <UNPREDICTABLE>
    443c:			; <UNDEFINED> instruction: 0xf858461e
    4440:	stcge	0, cr0, [ip], {4}
    4444:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    4448:	strls	r4, [r9], #-1633	; 0xfffff99f
    444c:	ldc	7, cr15, [r4], {253}	; 0xfd
    4450:	strls	r4, [ip], -r6, ror #26
    4454:			; <UNDEFINED> instruction: 0x4604447d
    4458:			; <UNDEFINED> instruction: 0xf7fd4628
    445c:	blmi	193f454 <g_option_context_set_help_enabled@plt+0x193d52c>
    4460:	strls	r4, [r5], -r4, ror #20
    4464:			; <UNDEFINED> instruction: 0x9603447b
    4468:	andls	r4, r0, #2046820352	; 0x7a000000
    446c:	adcscc	pc, r8, #64, 12	; 0x4000000
    4470:	bmi	1868c88 <g_option_context_set_help_enabled@plt+0x1866d60>
    4474:			; <UNDEFINED> instruction: 0x4601447a
    4478:	smlabtvs	r1, sp, r9, lr
    447c:	strbmi	r9, [r8], -r9, lsl #28
    4480:			; <UNDEFINED> instruction: 0x96064619
    4484:	bl	1e42480 <g_option_context_set_help_enabled@plt+0x1e40558>
    4488:	stmdacs	r0, {r1, r3, ip, pc}
    448c:	addhi	pc, pc, r0
    4490:	bleq	d408cc <g_option_context_set_help_enabled@plt+0xd3e9a4>
    4494:	ldclmi	6, cr4, [r9, #-164]	; 0xffffff5c
    4498:	ldrbmi	sl, [sl], -lr, lsl #28
    449c:	stc	7, cr15, [lr], #-1012	; 0xfffffc0c
    44a0:	and	r4, r6, sp, ror r4
    44a4:			; <UNDEFINED> instruction: 0xf7fd980e
    44a8:			; <UNDEFINED> instruction: 0x4601eb38
    44ac:			; <UNDEFINED> instruction: 0xf7fd4620
    44b0:	stmdals	sp, {r5, r6, r7, r9, fp, sp, lr, pc}
    44b4:			; <UNDEFINED> instruction: 0x46294632
    44b8:	bl	ffc424b4 <g_option_context_set_help_enabled@plt+0xffc4058c>
    44bc:	mvnsle	r2, r0, lsl #16
    44c0:			; <UNDEFINED> instruction: 0xf8df900b
    44c4:	stmdals	sp, {r2, r3, r4, r5, r8, sp, pc}
    44c8:	bl	ffbc24c4 <g_option_context_set_help_enabled@plt+0xffbc059c>
    44cc:			; <UNDEFINED> instruction: 0xf7fd980a
    44d0:	ldrbtmi	lr, [sl], #3190	; 0xc76
    44d4:	ldrbmi	r9, [r0], -fp, lsl #20
    44d8:	andls	r9, sl, #12, 4	; 0xc0000000
    44dc:	bl	feec24d8 <g_option_context_set_help_enabled@plt+0xfeec05b0>
    44e0:			; <UNDEFINED> instruction: 0xf6409a09
    44e4:	blmi	11d3fcc <g_option_context_set_help_enabled@plt+0x11d20a4>
    44e8:			; <UNDEFINED> instruction: 0xc11cf8df
    44ec:	ldrbtmi	r9, [fp], #-518	; 0xfffffdfa
    44f0:	ldrbtmi	r9, [ip], #2570	; 0xa0a
    44f4:	ands	pc, r0, sp, asr #17
    44f8:	andgt	pc, r0, sp, asr #17
    44fc:	andls	r9, r3, #1342177280	; 0x50000000
    4500:	bmi	10a8d0c <g_option_context_set_help_enabled@plt+0x10a6de4>
    4504:			; <UNDEFINED> instruction: 0x4601447a
    4508:	tstls	r2, r8, asr #12
    450c:			; <UNDEFINED> instruction: 0xf7fd4619
    4510:			; <UNDEFINED> instruction: 0x4681eb34
    4514:	subsle	r2, r7, r0, lsl #16
    4518:			; <UNDEFINED> instruction: 0x4651465a
    451c:	bl	ffbc2518 <g_option_context_set_help_enabled@plt+0xffbc05f0>
    4520:	stmdals	lr, {r1, r2, sp, lr, pc}
    4524:	b	ffe42520 <g_option_context_set_help_enabled@plt+0xffe405f8>
    4528:	strtmi	r4, [r0], -r1, lsl #12
    452c:	b	fe842528 <g_option_context_set_help_enabled@plt+0xfe840600>
    4530:	ldrtmi	r9, [r2], -sp, lsl #16
    4534:			; <UNDEFINED> instruction: 0xf7fd4629
    4538:	stmdacs	r0, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    453c:	stmdals	sp, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    4540:	bl	fecc253c <g_option_context_set_help_enabled@plt+0xfecc0614>
    4544:			; <UNDEFINED> instruction: 0xf7fd4648
    4548:			; <UNDEFINED> instruction: 0x4620ec3a
    454c:	b	ffc42548 <g_option_context_set_help_enabled@plt+0xffc40620>
    4550:			; <UNDEFINED> instruction: 0xf8584b2f
    4554:			; <UNDEFINED> instruction: 0xf7fd1003
    4558:	strmi	lr, [r1], r2, lsl #24
    455c:			; <UNDEFINED> instruction: 0xf8dfb1a0
    4560:			; <UNDEFINED> instruction: 0x4605a0b4
    4564:	ldrsbthi	pc, [r0], pc	; <UNPREDICTABLE>
    4568:	ldrbtmi	r4, [r8], #1274	; 0x4fa
    456c:	stmdblt	r7!, {r1, r2, r3, r5, fp, sp, lr}
    4570:			; <UNDEFINED> instruction: 0x46304651
    4574:	bl	ffe42570 <g_option_context_set_help_enabled@plt+0xffe40648>
    4578:			; <UNDEFINED> instruction: 0x4631b918
    457c:			; <UNDEFINED> instruction: 0xf7fd4640
    4580:	stmdavs	sp!, {r1, r2, r3, r4, r7, r9, fp, sp, lr, pc}^
    4584:	mvnsle	r2, r0, lsl #26
    4588:			; <UNDEFINED> instruction: 0xf7fd4648
    458c:			; <UNDEFINED> instruction: 0x4620eade
    4590:	ldcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    4594:	blmi	416e20 <g_option_context_set_help_enabled@plt+0x414ef8>
    4598:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    459c:	blls	3de60c <g_option_context_set_help_enabled@plt+0x3dc6e4>
    45a0:			; <UNDEFINED> instruction: 0xf04f405a
    45a4:	tstle	r3, r0, lsl #6
    45a8:	pop	{r0, r4, ip, sp, pc}
    45ac:	ldmdbmi	ip, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    45b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    45b4:	bl	ac25b0 <g_option_context_set_help_enabled@plt+0xac0688>
    45b8:	ldmvs	r9, {r2, r3, r8, r9, fp, ip, pc}
    45bc:	b	ff2c25b8 <g_option_context_set_help_enabled@plt+0xff2c0690>
    45c0:			; <UNDEFINED> instruction: 0xf7fd980c
    45c4:	strb	lr, [r2, r4, ror #24]!
    45c8:	andcs	r4, r5, #360448	; 0x58000
    45cc:			; <UNDEFINED> instruction: 0xe7f14479
    45d0:	bl	ffa425cc <g_option_context_set_help_enabled@plt+0xffa406a4>
    45d4:	strdeq	r2, [r1], -r0
    45d8:	ldrdeq	r0, [r0], -ip
    45dc:	ldrdeq	r2, [r1], -r4
    45e0:	andeq	r0, r0, ip, ror #3
    45e4:	andeq	r0, r0, r0, asr #3
    45e8:			; <UNDEFINED> instruction: 0x000001b8
    45ec:	andeq	r1, r0, r4, asr #8
    45f0:	andeq	r1, r0, ip, lsr r4
    45f4:	andeq	r1, r0, r8, ror #8
    45f8:	andeq	r1, r0, r4, asr #8
    45fc:	andeq	r1, r0, r8, lsl #13
    4600:	andeq	r1, r0, r6, asr #7
    4604:			; <UNDEFINED> instruction: 0x000013b2
    4608:	strdeq	r1, [r0], -r6
    460c:			; <UNDEFINED> instruction: 0x000013b4
    4610:	andeq	r0, r0, r8, asr #3
    4614:	andeq	r1, r0, r0, lsr #7
    4618:	muleq	r0, r6, r3
    461c:	andeq	r2, r1, ip, ror #16
    4620:	andeq	r1, r0, sl, lsr #6
    4624:	andeq	r1, r0, r0, lsl r3
    4628:	svcmi	0x00f0e92d
    462c:	ldrmi	fp, [sl], pc, lsl #1
    4630:	stmib	sp, {r0, r1, r2, r6, r8, r9, fp, lr}^
    4634:	strmi	r2, [r5], -r8, lsl #2
    4638:	strcs	r4, [r0], #-2630	; 0xfffff5ba
    463c:	cdpge	8, 0, cr4, cr11, cr6, {2}
    4640:			; <UNDEFINED> instruction: 0xf8dd447a
    4644:	ldrbtmi	fp, [r8], #-96	; 0xffffffa0
    4648:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    464c:			; <UNDEFINED> instruction: 0xf04f930d
    4650:	strls	r0, [fp], #-768	; 0xfffffd00
    4654:	b	fffc2650 <g_option_context_set_help_enabled@plt+0xfffc0728>
    4658:	ldmib	sp, {r6, r8, r9, fp, lr}^
    465c:	ldrbtmi	r2, [fp], #-264	; 0xfffffef8
    4660:	blmi	fe9268 <g_option_context_set_help_enabled@plt+0xfe7340>
    4664:	ldrbtmi	r9, [fp], #-1029	; 0xfffffbfb
    4668:	strls	r9, [r6], -r3, lsl #8
    466c:	strtmi	r4, [r8], -r7, lsl #12
    4670:	strmi	lr, [r1, -sp, asr #19]
    4674:	ldrcc	pc, [r8, #1600]!	; 0x640
    4678:			; <UNDEFINED> instruction: 0xf7fd9504
    467c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    4680:	ldmdbmi	r8!, {r1, r4, r6, ip, lr, pc}
    4684:	strmi	sl, [r5], -ip, lsl #20
    4688:			; <UNDEFINED> instruction: 0xf7fd4479
    468c:	stmdals	ip, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
    4690:	strls	r4, [fp], #-1585	; 0xfffff9cf
    4694:	b	11c2690 <g_option_context_set_help_enabled@plt+0x11c0768>
    4698:	strtmi	r4, [r8], -r1, lsl #13
    469c:	bl	fe3c2698 <g_option_context_set_help_enabled@plt+0xfe3c0770>
    46a0:	svceq	0x0000f1b9
    46a4:			; <UNDEFINED> instruction: 0xf8d9d04d
    46a8:	cmnlt	fp, #8
    46ac:	strtmi	r4, [r0], lr, lsr #30
    46b0:	ldrbtmi	r4, [pc], #-3630	; 46b8 <g_option_context_set_help_enabled@plt+0x2790>
    46b4:			; <UNDEFINED> instruction: 0xf853447e
    46b8:			; <UNDEFINED> instruction: 0xb32c4008
    46bc:			; <UNDEFINED> instruction: 0xf1ba2500
    46c0:	tstle	r8, r0, lsl #30
    46c4:	ldmdbpl	fp, {r1, r3, sp, lr, pc}^
    46c8:	teqlt	fp, r4, lsl #10
    46cc:			; <UNDEFINED> instruction: 0x4638685a
    46d0:			; <UNDEFINED> instruction: 0xf7fd6861
    46d4:	stmiavs	r3!, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    46d8:	mvnsle	r2, r0, lsl #22
    46dc:			; <UNDEFINED> instruction: 0xf1bb2500
    46e0:	tstle	r8, r0, lsl #30
    46e4:	ldmdbpl	fp, {r1, r3, sp, lr, pc}^
    46e8:	teqlt	fp, r4, lsl #10
    46ec:			; <UNDEFINED> instruction: 0x4630685a
    46f0:			; <UNDEFINED> instruction: 0xf7fd6861
    46f4:	stmiavs	r3!, {r2, r5, r6, r7, r8, fp, sp, lr, pc}^
    46f8:	mvnsle	r2, r0, lsl #22
    46fc:	ldrdcc	pc, [r8], -r9
    4700:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    4704:	bicsle	r2, r6, r0, lsl #22
    4708:			; <UNDEFINED> instruction: 0xf7fd4648
    470c:	bmi	63f71c <g_option_context_set_help_enabled@plt+0x63d7f4>
    4710:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    4714:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4718:	subsmi	r9, sl, sp, lsl #22
    471c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4720:	andlt	sp, pc, r4, lsl r1	; <UNPREDICTABLE>
    4724:	svchi	0x00f0e8bd
    4728:	andcs	r4, r5, #294912	; 0x48000
    472c:			; <UNDEFINED> instruction: 0xf7fd4479
    4730:	blls	2ff0f0 <g_option_context_set_help_enabled@plt+0x2fd1c8>
    4734:			; <UNDEFINED> instruction: 0xf7fd6899
    4738:	stmdals	fp, {r1, r2, r3, r9, fp, sp, lr, pc}
    473c:	bl	fe9c2738 <g_option_context_set_help_enabled@plt+0xfe9c0810>
    4740:	stmdbmi	sp, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4744:	andcs	r4, r5, #72, 12	; 0x4800000
    4748:			; <UNDEFINED> instruction: 0xe7f04479
    474c:	bl	ac2748 <g_option_context_set_help_enabled@plt+0xac0820>
    4750:	ldrdeq	r0, [r0], -ip
    4754:	andeq	r2, r1, r4, asr #15
    4758:	andeq	r1, r0, r6, asr #5
    475c:	ldrdeq	r1, [r0], -r6
    4760:	andeq	r1, r0, sl, lsr #5
    4764:			; <UNDEFINED> instruction: 0x000012b8
    4768:			; <UNDEFINED> instruction: 0x000012be
    476c:			; <UNDEFINED> instruction: 0x000012bc
    4770:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    4774:			; <UNDEFINED> instruction: 0x000011b0
    4778:	andeq	r1, r0, r0, lsl #4
    477c:	addlt	fp, r5, r0, lsr r5
    4780:	ldrmi	r2, [r4], -r1, lsl #2
    4784:	stcls	8, cr9, [r8, #-36]	; 0xffffffdc
    4788:			; <UNDEFINED> instruction: 0xf7fd9303
    478c:	strtmi	lr, [r1], -sl, ror #19
    4790:	strtmi	r9, [fp], -r3, lsl #20
    4794:	andls	r4, r0, r4, lsl #12
    4798:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    479c:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    47a0:	andlt	r4, r5, r0, lsr #12
    47a4:	ldrhtmi	lr, [r0], -sp
    47a8:	ldmdblt	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    47ac:	ldrdeq	r1, [r0], -lr
    47b0:			; <UNDEFINED> instruction: 0x4604b538
    47b4:	stmdami	r8, {r0, r1, r2, r8, sl, fp, lr}
    47b8:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    47bc:	ldmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    47c0:	stmdblt	r1, {r0, r3, r5, r6, r7, fp, sp, lr}
    47c4:			; <UNDEFINED> instruction: 0x4620bd38
    47c8:	b	17427c4 <g_option_context_set_help_enabled@plt+0x174089c>
    47cc:	rscvs	r2, fp, r0, lsl #6
    47d0:	svclt	0x0000bd38
    47d4:	andeq	r2, r1, ip, asr r8
    47d8:	andeq	r1, r0, lr, asr #3
    47dc:			; <UNDEFINED> instruction: 0x460db5f8
    47e0:	strmi	r4, [r6], -r2, lsr #18
    47e4:	andcs	r4, r0, r7, lsl r6
    47e8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    47ec:	b	3c27e8 <g_option_context_set_help_enabled@plt+0x3c08c0>
    47f0:	bl	10427ec <g_option_context_set_help_enabled@plt+0x10408c4>
    47f4:	strmi	r2, [r4], -r0, lsl #2
    47f8:	bl	fe5c27f4 <g_option_context_set_help_enabled@plt+0xfe5c08cc>
    47fc:			; <UNDEFINED> instruction: 0x462a4631
    4800:	strtmi	r2, [r0], -r0, lsl #6
    4804:	b	15c2800 <g_option_context_set_help_enabled@plt+0x15c08d8>
    4808:	ldmdavs	r8, {r0, r1, r3, r5, fp, sp, lr}
    480c:	stmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4810:	andcs	r4, r5, #376832	; 0x5c000
    4814:			; <UNDEFINED> instruction: 0x46064479
    4818:			; <UNDEFINED> instruction: 0xf7fd2000
    481c:			; <UNDEFINED> instruction: 0x4631e9f8
    4820:	b	34281c <g_option_context_set_help_enabled@plt+0x3408f4>
    4824:	ldrtmi	r4, [r0], -r5, lsl #12
    4828:	ldm	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    482c:	strtmi	r4, [r0], -r9, lsr #12
    4830:	bl	e4282c <g_option_context_set_help_enabled@plt+0xe40904>
    4834:			; <UNDEFINED> instruction: 0xf7fd4628
    4838:	andcs	lr, r0, #15859712	; 0xf20000
    483c:			; <UNDEFINED> instruction: 0x46204611
    4840:	bl	10c283c <g_option_context_set_help_enabled@plt+0x10c0914>
    4844:	strmi	r4, [r1], -r5, lsl #12
    4848:	stmdami	sl, {r0, r1, r2, r3, r4, r6, r8, ip, sp, pc}
    484c:			; <UNDEFINED> instruction: 0xf7fd4478
    4850:			; <UNDEFINED> instruction: 0x4628e936
    4854:	stmia	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4858:	pop	{r5, r9, sl, lr}
    485c:			; <UNDEFINED> instruction: 0xf7fd40f8
    4860:	stmdami	r5, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
    4864:			; <UNDEFINED> instruction: 0xf7fd4478
    4868:			; <UNDEFINED> instruction: 0xe7f2e976
    486c:	andeq	r1, r0, r2, asr #3
    4870:	andeq	r1, r0, r0, lsr #3
    4874:	andeq	r1, r0, r0, lsl r5
    4878:	strdeq	r1, [r0], -r8
    487c:	addlt	fp, r3, r0, lsr r5
    4880:	addmi	r6, r3, #720896	; 0xb0000
    4884:	ldmdavs	r4, {r1, r2, r4, r8, r9, fp, ip, lr, pc}
    4888:	movwcc	r0, #16515	; 0x4083
    488c:	streq	lr, [r0, #2820]	; 0xb04
    4890:	eoreq	pc, r0, r4, asr r8	; <UNPREDICTABLE>
    4894:	stmiapl	r0!, {r3, r4, r5, r8, ip, sp, pc}^
    4898:	ldmdavs	r4, {r3, r5, sp, lr}
    489c:	movwcc	r1, #18661	; 0x48e5
    48a0:	stmdacs	r0, {r3, r5, fp, sp, lr}
    48a4:	movwcs	sp, #503	; 0x1f7
    48a8:	stmdavs	fp, {r0, r1, r3, r5, sp, lr}
    48ac:	andvs	r3, fp, r1, lsl #22
    48b0:	ldclt	0, cr11, [r0, #-12]!
    48b4:	subscs	r4, r7, #327680	; 0x50000
    48b8:	ldrbtmi	r4, [r8], #-2821	; 0xfffff4fb
    48bc:	andls	r4, r0, r5, lsl #18
    48c0:	stmdami	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
    48c4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    48c8:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48cc:	andeq	r1, r0, sl, asr r2
    48d0:	strdeq	r1, [r0], -r8
    48d4:	andeq	r1, r0, r8, lsr #4
    48d8:	andeq	r1, r0, r2, asr #4
    48dc:	addlt	fp, r4, r0, ror r5
    48e0:	strmi	r6, [ip], -fp, lsl #16
    48e4:	andls	r4, r3, r6, lsl #12
    48e8:			; <UNDEFINED> instruction: 0x46154611
    48ec:			; <UNDEFINED> instruction: 0xf7fd6858
    48f0:	cmnlt	r0, ip, lsl #18
    48f4:	addcs	r4, ip, #1245184	; 0x130000
    48f8:	ldrbtmi	r4, [r8], #-2835	; 0xfffff4ed
    48fc:	andls	r4, r0, r3, lsl r9
    4900:	ldmdami	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    4904:	movwcc	r4, #50297	; 0xc479
    4908:			; <UNDEFINED> instruction: 0xf7fd4478
    490c:	ldrtmi	lr, [r1], -lr, ror #18
    4910:	andcs	r4, r1, r2, lsr #12
    4914:			; <UNDEFINED> instruction: 0xffb2f7ff
    4918:	ldmdavs	r8, {r0, r1, r5, fp, sp, lr}
    491c:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4920:	strtmi	r6, [sl], -r1, lsr #16
    4924:	strmi	r6, [r3], -r9, lsl #16
    4928:	ldrmi	r4, [sp], -sl, lsl #16
    492c:			; <UNDEFINED> instruction: 0xf7fd4478
    4930:	stmdavs	r3!, {r1, r2, r7, r8, fp, sp, lr, pc}
    4934:	strtmi	r4, [r8], -r2, lsl #12
    4938:	andlt	r6, r4, sl, lsl r0
    493c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4940:	stmdalt	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4944:	andeq	r1, r0, r2, lsr r2
    4948:			; <UNDEFINED> instruction: 0x00001eb8
    494c:	andeq	r1, r0, r8, ror #3
    4950:	andeq	r1, r0, r0, lsl #4
    4954:	strdeq	r1, [r0], -r8
    4958:	svcmi	0x00f0e92d
    495c:	bmi	14161c0 <g_option_context_set_help_enabled@plt+0x1414298>
    4960:	blmi	1430ba4 <g_option_context_set_help_enabled@plt+0x142ec7c>
    4964:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
    4968:	strmi	r4, [lr], -r8, lsl #12
    496c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4970:			; <UNDEFINED> instruction: 0xf04f930d
    4974:			; <UNDEFINED> instruction: 0xf7fd0300
    4978:	stmdacs	r0, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    497c:	stmdami	sl, {r1, r4, r5, r6, ip, lr, pc}^
    4980:	strls	r2, [fp], #-1024	; 0xfffffc00
    4984:	ldrbtmi	sl, [r8], #-3339	; 0xfffff2f5
    4988:	stmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    498c:			; <UNDEFINED> instruction: 0xf6404b47
    4990:			; <UNDEFINED> instruction: 0x463a3cb8
    4994:	movwls	r4, #1147	; 0x47b
    4998:	ldrtmi	r4, [r1], -r5, asr #22
    499c:	strmi	lr, [r5, #-2509]	; 0xfffff633
    49a0:	strls	r4, [r3], #-1147	; 0xfffffb85
    49a4:			; <UNDEFINED> instruction: 0xf8cd9401
    49a8:	andls	ip, r2, r0, lsl r0
    49ac:			; <UNDEFINED> instruction: 0xf7fd4640
    49b0:	strmi	lr, [r1], r4, ror #17
    49b4:	rsble	r2, ip, r0, lsl #16
    49b8:	bge	316eb8 <g_option_context_set_help_enabled@plt+0x314f90>
    49bc:			; <UNDEFINED> instruction: 0xf7fd4479
    49c0:			; <UNDEFINED> instruction: 0x4629e99e
    49c4:	strls	r9, [fp], #-2060	; 0xfffff7f4
    49c8:	stmia	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49cc:	strbmi	r4, [r8], -r5, lsl #12
    49d0:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49d4:	suble	r2, lr, r0, lsl #26
    49d8:			; <UNDEFINED> instruction: 0xb12368ab
    49dc:			; <UNDEFINED> instruction: 0x46394836
    49e0:			; <UNDEFINED> instruction: 0xf7fd4478
    49e4:	stmiavs	fp!, {r2, r3, r5, r6, fp, sp, lr, pc}^
    49e8:			; <UNDEFINED> instruction: 0xf8dfb323
    49ec:	strcs	r9, [r0], #-208	; 0xffffff30
    49f0:	ldrdlt	pc, [ip], #143	; 0x8f
    49f4:	ldrdge	pc, [ip], #143	; 0x8f
    49f8:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    49fc:	ldmdbpl	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    4a00:	strbmi	fp, [r9], -r3, asr #3
    4a04:			; <UNDEFINED> instruction: 0xf7fd4638
    4a08:	stmiavs	fp!, {r7, fp, sp, lr, pc}^
    4a0c:	ldmdbpl	fp, {r4, r8, r9, fp, ip, sp, pc}
    4a10:	ldmdavs	r9, {r4, r6, r9, sl, lr}^
    4a14:	ldmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a18:	ldrtmi	r4, [r1], -r2, lsl #12
    4a1c:	andls	r4, r9, #64, 12	; 0x4000000
    4a20:			; <UNDEFINED> instruction: 0xff9af7ff
    4a24:	strcc	r9, [r4], #-2569	; 0xfffff5f7
    4a28:			; <UNDEFINED> instruction: 0xf7fc4610
    4a2c:	stmiavs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    4a30:	mvnle	r2, r0, lsl #22
    4a34:			; <UNDEFINED> instruction: 0xf7fd4628
    4a38:	bmi	8ff3f0 <g_option_context_set_help_enabled@plt+0x8fd4c8>
    4a3c:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    4a40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a44:	subsmi	r9, sl, sp, lsl #22
    4a48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4a4c:	andlt	sp, pc, r5, lsr #2
    4a50:	svchi	0x00f0e8bd
    4a54:			; <UNDEFINED> instruction: 0x4639591b
    4a58:	ldmdavs	sl, {r3, r4, r6, r9, sl, lr}^
    4a5c:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a60:	ldrb	r4, [sl, r2, lsl #12]
    4a64:	andcs	r4, r5, #409600	; 0x64000
    4a68:			; <UNDEFINED> instruction: 0xf7fd4479
    4a6c:			; <UNDEFINED> instruction: 0x4631e8d0
    4a70:	ldmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a74:	ldmdbmi	r6, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4a78:	andcs	r4, r5, #40, 12	; 0x2800000
    4a7c:			; <UNDEFINED> instruction: 0xf7fd4479
    4a80:	blls	2feda0 <g_option_context_set_help_enabled@plt+0x2fce78>
    4a84:			; <UNDEFINED> instruction: 0xf7fd6899
    4a88:	stmdals	fp, {r1, r2, r5, r6, fp, sp, lr, pc}
    4a8c:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a90:	ldmdbmi	r0, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4a94:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4a98:			; <UNDEFINED> instruction: 0xf7fde7f1
    4a9c:	svclt	0x0000e984
    4aa0:	muleq	r1, lr, r4
    4aa4:	ldrdeq	r0, [r0], -ip
    4aa8:	andeq	r0, r0, r6, lsl #31
    4aac:	andeq	r0, r0, r0, lsr #31
    4ab0:	andeq	r0, r0, r0, ror pc
    4ab4:	andeq	r0, r0, r4, lsl #31
    4ab8:	andeq	r0, r0, r0, lsr #30
    4abc:	andeq	r1, r0, ip, ror r1
    4ac0:	andeq	r1, r0, r2, lsl #3
    4ac4:	andeq	r1, r0, ip, ror r1
    4ac8:	andeq	r2, r1, r6, asr #7
    4acc:	andeq	r1, r0, ip, ror #1
    4ad0:	andeq	r0, r0, ip, asr #29
    4ad4:	andeq	r0, r0, r6, asr #28
    4ad8:			; <UNDEFINED> instruction: 0x4604b570
    4adc:	addlt	r4, r6, r4, lsl lr
    4ae0:			; <UNDEFINED> instruction: 0x46154814
    4ae4:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    4ae8:	svc	0x00e8f7fc
    4aec:	strdlt	r6, [fp, #-131]!	; 0xffffff7d
    4af0:	vst2.8	{d20-d21}, [pc :64], r1
    4af4:	blmi	45d6b4 <g_option_context_set_help_enabled@plt+0x45b78c>
    4af8:	ldmdbmi	r1, {r3, r4, r5, r6, sl, lr}
    4afc:	ldrbtmi	r9, [fp], #-0
    4b00:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
    4b04:	ldrbtmi	r3, [r8], #-808	; 0xfffffcd8
    4b08:	stmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b0c:	ldmdbvs	r5!, {r0, r3, r5, r9, sl, lr}
    4b10:	strtmi	r4, [r0], -sp, lsl #20
    4b14:	movwcc	lr, #18893	; 0x49cd
    4b18:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    4b1c:	andls	r3, r3, #67108864	; 0x4000000
    4b20:	strls	r4, [r0, #-1562]	; 0xfffff9e6
    4b24:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b28:	strdlt	r6, [r6], -r0
    4b2c:	svclt	0x0000bd70
    4b30:	andeq	r2, r1, r0, lsr r5
    4b34:	muleq	r0, lr, r0
    4b38:	andeq	r1, r0, r8, lsr #1
    4b3c:			; <UNDEFINED> instruction: 0x00001cba
    4b40:	andeq	r0, r0, sl, ror #31
    4b44:	andeq	r1, r0, r2
    4b48:			; <UNDEFINED> instruction: 0xfffffc61
    4b4c:	ldrblt	r4, [r0, #-2596]!	; 0xfffff5dc
    4b50:			; <UNDEFINED> instruction: 0x460c447a
    4b54:	ldmib	r2, {r1, r7, ip, sp, pc}^
    4b58:	bllt	1250f74 <g_option_context_set_help_enabled@plt+0x124f04c>
    4b5c:	stmdblt	fp!, {r0, r2, r4, r6, r7, r8, fp, sp, lr}^
    4b60:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, ip, sp, pc}
    4b64:			; <UNDEFINED> instruction: 0x4628461a
    4b68:	svclt	0x000c9400
    4b6c:	tstcs	r9, r1, lsl #2
    4b70:	ldm	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b74:	strtmi	r4, [r8], -r5, lsl #12
    4b78:	ldcllt	0, cr11, [r0, #-8]!
    4b7c:			; <UNDEFINED> instruction: 0x4622b93d
    4b80:	andcs	r4, r2, r9, lsr #12
    4b84:	pop	{r1, ip, sp, pc}
    4b88:			; <UNDEFINED> instruction: 0xf7fd4070
    4b8c:			; <UNDEFINED> instruction: 0xf7fdb959
    4b90:	ldmdbmi	r4, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    4b94:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4b98:	andcs	r4, r0, r5, lsl #12
    4b9c:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ba0:	andcs	r4, r0, #42991616	; 0x2900000
    4ba4:	strmi	r2, [r3], -r0, lsl #10
    4ba8:			; <UNDEFINED> instruction: 0xf7fd4620
    4bac:			; <UNDEFINED> instruction: 0xe7e2e8ba
    4bb0:	mvnle	r2, r0, lsl #22
    4bb4:	stmdbcs	r0, {r0, r4, r6, r7, r8, fp, sp, lr}
    4bb8:	strtmi	sp, [r2], -r9, ror #3
    4bbc:	strb	r2, [r1, r1]!
    4bc0:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bc4:	andcs	r4, r5, #8, 18	; 0x20000
    4bc8:			; <UNDEFINED> instruction: 0x46064479
    4bcc:			; <UNDEFINED> instruction: 0xf7fd4628
    4bd0:			; <UNDEFINED> instruction: 0x462ae81e
    4bd4:			; <UNDEFINED> instruction: 0x46034631
    4bd8:			; <UNDEFINED> instruction: 0xf7fd4620
    4bdc:	strb	lr, [sl, r2, lsr #17]
    4be0:	andeq	r2, r1, r4, asr #9
    4be4:	andeq	r1, r0, r6, asr #32
    4be8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4bec:	mvnsmi	lr, #737280	; 0xb4000
    4bf0:	stmdami	fp!, {r0, r1, r2, r9, sl, lr}
    4bf4:	strmi	fp, [sp], -r3, lsl #1
    4bf8:	ldrbtmi	r4, [r8], #-1680	; 0xfffff970
    4bfc:	svc	0x00c8f7fc
    4c00:	strmi	r7, [r4], -sl, lsr #16
    4c04:			; <UNDEFINED> instruction: 0xf8dfb1e2
    4c08:			; <UNDEFINED> instruction: 0x2600909c
    4c0c:	strd	r4, [sp], -r9
    4c10:	ldrdcc	lr, [r1, -r4]
    4c14:	addmi	r1, r8, #88, 24	; 0x5800
    4c18:	stmdavs	r1!, {r2, r4, r5, r9, ip, lr, pc}
    4c1c:	strbpl	r6, [sl], #96	; 0x60
    4c20:	movwcs	lr, #2516	; 0x9d4
    4c24:			; <UNDEFINED> instruction: 0xf81554d6
    4c28:	cmplt	sl, r1, lsl #30
    4c2c:	mvnle	r2, r2, lsr #20
    4c30:	strtmi	r4, [r0], -r9, asr #12
    4c34:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c38:	svccs	0x0001f815
    4c3c:	mvnsle	r2, r0, lsl #20
    4c40:	ldrdcc	lr, [r1, -r4]
    4c44:	addmi	r1, sl, #23040	; 0x5a00
    4c48:	stmdavs	r0!, {r1, r5, r9, ip, lr, pc}
    4c4c:	rsbvs	r2, r2, r2, lsr #10
    4c50:	strbpl	r2, [r5], #256	; 0x100
    4c54:	movwcs	lr, #2516	; 0x9d4
    4c58:			; <UNDEFINED> instruction: 0x462054d1
    4c5c:			; <UNDEFINED> instruction: 0xf7fc2100
    4c60:	movwcs	lr, #4084	; 0xff4
    4c64:			; <UNDEFINED> instruction: 0xf8cd461a
    4c68:	strmi	r8, [r4], -r0
    4c6c:			; <UNDEFINED> instruction: 0x46214638
    4c70:	stmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c74:	strtmi	r4, [r0], -r5, lsl #12
    4c78:	mrc	7, 6, APSR_nzcv, cr0, cr12, {7}
    4c7c:	andlt	r4, r3, r8, lsr #12
    4c80:	mvnshi	lr, #12386304	; 0xbd0000
    4c84:	mvnscc	pc, pc, asr #32
    4c88:			; <UNDEFINED> instruction: 0xf7fd4620
    4c8c:	strb	lr, [sl, r2, asr #17]
    4c90:			; <UNDEFINED> instruction: 0xf04f2222
    4c94:			; <UNDEFINED> instruction: 0x462031ff
    4c98:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c9c:	svclt	0x0000e7dd
    4ca0:	andeq	r1, r0, sl
    4ca4:	strdeq	r0, [r0], -ip
    4ca8:	svcmi	0x00f0e92d
    4cac:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
    4cb0:	ldrmi	r8, [r0], r6, lsl #22
    4cb4:	ssatvs	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    4cb8:	ssatpl	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    4cbc:			; <UNDEFINED> instruction: 0xf8df447e
    4cc0:	addslt	r4, r3, r4, lsr #13
    4cc4:	ssat	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    4cc8:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
    4ccc:			; <UNDEFINED> instruction: 0x769cf8df
    4cd0:	stmdavs	sp!, {r1, r2, r3, r9, sl, lr}
    4cd4:			; <UNDEFINED> instruction: 0xf04f9511
    4cd8:			; <UNDEFINED> instruction: 0xf8df0500
    4cdc:			; <UNDEFINED> instruction: 0xf8df9694
    4ce0:			; <UNDEFINED> instruction: 0x4605c694
    4ce4:	vmls.f16	s10, s17, s15
    4ce8:			; <UNDEFINED> instruction: 0xf854aa10
    4cec:			; <UNDEFINED> instruction: 0xf854000e
    4cf0:			; <UNDEFINED> instruction: 0xf8543009
    4cf4:	strmi	r1, [r2], -ip
    4cf8:			; <UNDEFINED> instruction: 0xf8dd4638
    4cfc:	stcls	0, cr9, [r2], #-560	; 0xfffffdd0
    4d00:	svc	0x00baf7fc
    4d04:	movweq	pc, #441	; 0x1b9	; <UNPREDICTABLE>
    4d08:	movwcs	fp, #7960	; 0x1f18
    4d0c:	svclt	0x00082e00
    4d10:	stccs	3, cr2, [r0, #-0]
    4d14:	movwcs	fp, #3848	; 0xf08
    4d18:	beq	fe440540 <g_option_context_set_help_enabled@plt+0xfe43e618>
    4d1c:			; <UNDEFINED> instruction: 0xf0402b00
    4d20:			; <UNDEFINED> instruction: 0xf8d88260
    4d24:	strcs	r3, [r0, #-20]	; 0xffffffec
    4d28:	bvs	440590 <g_option_context_set_help_enabled@plt+0x43e668>
    4d2c:	stmdblt	fp, {r1, r3, r4, r9, sl, lr}^
    4d30:	andcs	lr, r0, #11
    4d34:	ldrtmi	r4, [r1], -r3, lsr #12
    4d38:			; <UNDEFINED> instruction: 0xf7ff3504
    4d3c:			; <UNDEFINED> instruction: 0xf8d8fa17
    4d40:	tstlt	r2, r4, lsl r0
    4d44:	stmdacs	r0, {r4, r6, r8, fp, ip, lr}
    4d48:			; <UNDEFINED> instruction: 0xf8d8d1f3
    4d4c:	stccs	0, cr2, [r0], {4}
    4d50:	msrhi	SPSR_c, r0, asr #32
    4d54:			; <UNDEFINED> instruction: 0x3620f8df
    4d58:	movwls	r4, #46203	; 0xb47b
    4d5c:			; <UNDEFINED> instruction: 0x561cf8df
    4d60:			; <UNDEFINED> instruction: 0xf8df990b
    4d64:	ldrbtmi	r0, [sp], #-1564	; 0xfffff9e4
    4d68:	mrsls	r9, R9_usr
    4d6c:	mrc	4, 0, r4, cr8, cr8, {3}
    4d70:			; <UNDEFINED> instruction: 0x462a1a10
    4d74:	mcr	7, 5, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    4d78:	ldrdcc	pc, [r8], -r8
    4d7c:			; <UNDEFINED> instruction: 0xf0002b00
    4d80:			; <UNDEFINED> instruction: 0xf8df80b6
    4d84:	ldrbtmi	r3, [fp], #-1536	; 0xfffffa00
    4d88:	blcs	1f5fc <g_option_context_set_help_enabled@plt+0x1d6d4>
    4d8c:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
    4d90:			; <UNDEFINED> instruction: 0x3010f8d8
    4d94:	rsbsle	r2, r8, r0, lsl #22
    4d98:			; <UNDEFINED> instruction: 0xf0402c00
    4d9c:			; <UNDEFINED> instruction: 0xf8df8142
    4da0:	ldrbtmi	r3, [fp], #-1512	; 0xfffffa18
    4da4:			; <UNDEFINED> instruction: 0xf8df9a0b
    4da8:	cdp	5, 1, cr0, cr8, cr4, {7}
    4dac:	andls	r1, r0, #16, 20	; 0x10000
    4db0:			; <UNDEFINED> instruction: 0xf8df4478
    4db4:	mrc	5, 0, r2, cr8, cr12, {6}
    4db8:	ldrbtmi	r6, [sl], #-2576	; 0xfffff5f0
    4dbc:	mrc	7, 3, APSR_nzcv, cr14, cr12, {7}
    4dc0:			; <UNDEFINED> instruction: 0x3010f8d8
    4dc4:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    4dc8:			; <UNDEFINED> instruction: 0xf8dfd05f
    4dcc:			; <UNDEFINED> instruction: 0xf10635c8
    4dd0:			; <UNDEFINED> instruction: 0xf04f0a04
    4dd4:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
    4dd8:			; <UNDEFINED> instruction: 0xf8df930a
    4ddc:	ldrbtmi	r3, [fp], #-1468	; 0xfffffa44
    4de0:	cdp	3, 1, cr9, cr8, cr9, {0}
    4de4:	stmdavs	r9!, {r4, r7, r9, fp}^
    4de8:	svc	0x00f4f7fc
    4dec:	blcs	5f1a0 <g_option_context_set_help_enabled@plt+0x5d278>
    4df0:			; <UNDEFINED> instruction: 0xf0004607
    4df4:	blcs	a556c <g_option_context_set_help_enabled@plt+0xa3644>
    4df8:	mvnhi	pc, r0
    4dfc:			; <UNDEFINED> instruction: 0xf0402b03
    4e00:			; <UNDEFINED> instruction: 0xf8df829d
    4e04:	ldrbtmi	fp, [fp], #1432	; 0x598
    4e08:	strcs	r6, [r0], -fp, lsr #18
    4e0c:	stmdblt	r3, {r1, r3, r4, r9, sl, lr}^
    4e10:	andcs	lr, r0, #10
    4e14:	ldrbmi	r4, [r1], -r3, lsr #12
    4e18:			; <UNDEFINED> instruction: 0xf7ff3604
    4e1c:	stmdbvs	sl!, {r0, r1, r2, r5, r7, r8, fp, ip, sp, lr, pc}
    4e20:	ldmibpl	r0, {r1, r4, r8, ip, sp, pc}
    4e24:	mvnsle	r2, r0, lsl #16
    4e28:			; <UNDEFINED> instruction: 0xf0002f00
    4e2c:	ldrtmi	r8, [r8], -r3, asr #3
    4e30:			; <UNDEFINED> instruction: 0xf7fc2100
    4e34:			; <UNDEFINED> instruction: 0x4606ee96
    4e38:			; <UNDEFINED> instruction: 0xf0002c00
    4e3c:			; <UNDEFINED> instruction: 0xf8df81b4
    4e40:			; <UNDEFINED> instruction: 0xf8df7560
    4e44:	stmiavs	sl!, {r5, r6, r8, sl}
    4e48:	ldrbtmi	r4, [r8], #-1151	; 0xfffffb81
    4e4c:	ldrbmi	r9, [fp], -fp, lsl #18
    4e50:	tstls	r5, r6, lsl #12
    4e54:	stmdavs	sp!, {r0, r4, r6, r9, sl, lr}^
    4e58:	stmdals	fp, {r0, r1, ip, pc}
    4e5c:	andvc	lr, r0, #3358720	; 0x334000
    4e60:	strbcs	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    4e64:			; <UNDEFINED> instruction: 0xf8df9002
    4e68:	ldrbtmi	r0, [sl], #-1348	; 0xfffffabc
    4e6c:	ldrbtmi	r9, [r8], #-1284	; 0xfffffafc
    4e70:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4e74:			; <UNDEFINED> instruction: 0xf7fc4630
    4e78:			; <UNDEFINED> instruction: 0xf8d8edd2
    4e7c:			; <UNDEFINED> instruction: 0xf8533010
    4e80:			; <UNDEFINED> instruction: 0xf1095009
    4e84:	vstrcs.16	s0, [r0, #-8]	; <UNPREDICTABLE>
    4e88:			; <UNDEFINED> instruction: 0xf8dfd1ab
    4e8c:			; <UNDEFINED> instruction: 0xf8df2524
    4e90:	ldrbtmi	r0, [sl], #-1316	; 0xfffffadc
    4e94:	bne	4406fc <g_option_context_set_help_enabled@plt+0x43e7d4>
    4e98:			; <UNDEFINED> instruction: 0xf7fc4478
    4e9c:	mrc	14, 0, lr, cr8, cr0, {0}
    4ea0:			; <UNDEFINED> instruction: 0xf7fc0a90
    4ea4:			; <UNDEFINED> instruction: 0xf8dfefee
    4ea8:			; <UNDEFINED> instruction: 0xf8df2510
    4eac:	ldrbtmi	r3, [sl], #-1204	; 0xfffffb4c
    4eb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4eb4:	subsmi	r9, sl, r1, lsl fp
    4eb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4ebc:	subhi	pc, fp, #64	; 0x40
    4ec0:	ldc	0, cr11, [sp], #76	; 0x4c
    4ec4:	pop	{r1, r2, r8, r9, fp, pc}
    4ec8:			; <UNDEFINED> instruction: 0x464c8ff0
    4ecc:			; <UNDEFINED> instruction: 0xf8df4691
    4ed0:	ldrbtmi	r0, [r8], #-1260	; 0xfffffb14
    4ed4:	ldcl	7, cr15, [r2, #1008]!	; 0x3f0
    4ed8:	bls	32bb14 <g_option_context_set_help_enabled@plt+0x329bec>
    4edc:	ldmpl	lr, {r0, r1, r3, r4, r7, fp, sp, lr}
    4ee0:	movwls	r1, #52499	; 0xcd13
    4ee4:			; <UNDEFINED> instruction: 0xf0402e00
    4ee8:			; <UNDEFINED> instruction: 0xf8dd80ce
    4eec:			; <UNDEFINED> instruction: 0xf8d88034
    4ef0:	blcs	10f28 <g_option_context_set_help_enabled@plt+0xf000>
    4ef4:	svcge	0x004cf43f
    4ef8:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4efc:	bvs	6d60f0 <g_option_context_set_help_enabled@plt+0x6d41c8>
    4f00:			; <UNDEFINED> instruction: 0xf47f2b00
    4f04:	stccs	15, cr10, [r0], {69}	; 0x45
    4f08:	orrshi	pc, sp, r0, asr #32
    4f0c:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4f10:			; <UNDEFINED> instruction: 0xf8df447b
    4f14:	bls	2da1ec <g_option_context_set_help_enabled@plt+0x2d82c4>
    4f18:	ldrteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4f1c:	mrc	4, 0, r4, cr8, cr13, {3}
    4f20:	andls	r1, r0, #16, 20	; 0x10000
    4f24:			; <UNDEFINED> instruction: 0x462a4478
    4f28:	bvc	440790 <g_option_context_set_help_enabled@plt+0x43e868>
    4f2c:	stcl	7, cr15, [r6, #1008]	; 0x3f0
    4f30:	ldrdcc	pc, [ip], -r8
    4f34:	mcrcs	8, 0, r6, cr0, cr14, {0}
    4f38:	svcge	0x002af43f
    4f3c:	ldrcs	pc, [r0], #2271	; 0x8df
    4f40:	stmdbeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}
    4f44:	strcc	pc, [ip], #2271	; 0x8df
    4f48:	bpl	fe440774 <g_option_context_set_help_enabled@plt+0xfe43e84c>
    4f4c:			; <UNDEFINED> instruction: 0xf8df447a
    4f50:	ldrbtmi	fp, [fp], #-1160	; 0xfffffb78
    4f54:	beq	141098 <g_option_context_set_help_enabled@plt+0x13f170>
    4f58:	mcr	4, 0, r4, cr10, cr11, {7}
    4f5c:			; <UNDEFINED> instruction: 0x46133a10
    4f60:	svclt	0x00082c00
    4f64:	cfmadd32	mvax1, mvfx4, mvfx9, mvfx11
    4f68:	ldmvs	r3!, {r4, r9, fp, ip, sp}^
    4f6c:	ldrmi	r2, [sl], -r0, lsl #10
    4f70:	and	fp, sl, r3, asr #18
    4f74:	strtmi	r2, [r3], -r0, lsl #4
    4f78:	strcc	r4, [r4, #-1609]	; 0xfffff9b7
    4f7c:			; <UNDEFINED> instruction: 0xf8f6f7ff
    4f80:			; <UNDEFINED> instruction: 0xb11268f2
    4f84:	stmdacs	r0, {r4, r6, r8, fp, ip, lr}
    4f88:	blls	2f9760 <g_option_context_set_help_enabled@plt+0x2f7838>
    4f8c:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx9
    4f90:	vmov	r2, s21
    4f94:	movwls	r0, #6672	; 0x1a10
    4f98:	mrc	8, 0, r6, cr9, cr5, {3}
    4f9c:	strls	r3, [r0, #-2576]	; 0xfffff5f0
    4fa0:	stc	7, cr15, [ip, #1008]	; 0x3f0
    4fa4:			; <UNDEFINED> instruction: 0xf7fc6870
    4fa8:	ldmvs	r3!, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    4fac:			; <UNDEFINED> instruction: 0xb32b4601
    4fb0:	tstlt	r8, #24, 16	; 0x180000
    4fb4:			; <UNDEFINED> instruction: 0xf8532200
    4fb8:	ldrmi	r5, [r7], -r4, lsl #30
    4fbc:	sfmcs	f3, 4, [r0, #-4]
    4fc0:	mrc	1, 0, sp, cr8, cr9, {7}
    4fc4:			; <UNDEFINED> instruction: 0xf8cd3a10
    4fc8:	movwcc	r8, #20516	; 0x5024
    4fcc:	pkhbtmi	r4, r8, r9, lsl #8
    4fd0:			; <UNDEFINED> instruction: 0xf853e002
    4fd4:	cmnlt	r8, r5, lsr #32
    4fd8:	blx	fed4bdc8 <g_option_context_set_help_enabled@plt+0xfed49ea0>
    4fdc:	strbmi	pc, [r1], -r5, lsl #7	; <UNPREDICTABLE>
    4fe0:	svclt	0x00189401
    4fe4:	ldmdbeq	fp, {r0, r9, sp}^
    4fe8:	ldrbmi	r9, [sl], -r0, lsl #4
    4fec:			; <UNDEFINED> instruction: 0xf8f2f7ff
    4ff0:	strcc	r6, [r1, #-2227]	; 0xfffff74d
    4ff4:	mvnle	r2, r0, lsl #22
    4ff8:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    4ffc:	ldrbtmi	r4, [r8], #-2295	; 0xfffff709
    5000:	ldcl	7, cr15, [ip, #-1008]	; 0xfffffc10
    5004:	ldrdcc	pc, [ip], -r8
    5008:	andvs	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    500c:	beq	14143c <g_option_context_set_help_enabled@plt+0x13f514>
    5010:			; <UNDEFINED> instruction: 0xd1aa2e00
    5014:	blmi	ffcbeb0c <g_option_context_set_help_enabled@plt+0xffcbcbe4>
    5018:	ldrbtmi	r4, [fp], #-2546	; 0xfffff60e
    501c:	tstls	fp, r9, ror r4
    5020:	blmi	ffc7ea98 <g_option_context_set_help_enabled@plt+0xffc7cb70>
    5024:	sxtah	r4, sp, fp, ror #8
    5028:	stccs	6, cr4, [r0], {43}	; 0x2b
    502c:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    5030:	bls	2d8ff0 <g_option_context_set_help_enabled@plt+0x2d70c8>
    5034:	ldrbtmi	r4, [pc], #-2286	; 503c <g_option_context_set_help_enabled@plt+0x3114>
    5038:	bne	4408a0 <g_option_context_set_help_enabled@plt+0x43e978>
    503c:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    5040:	mrc	6, 0, r4, cr8, cr10, {1}
    5044:			; <UNDEFINED> instruction: 0xf7fc5a10
    5048:			; <UNDEFINED> instruction: 0xf8d8ed3a
    504c:	ldmdavs	lr, {r3, ip, sp}
    5050:			; <UNDEFINED> instruction: 0xf43f2e00
    5054:	bmi	ff9f0d8c <g_option_context_set_help_enabled@plt+0xff9eee64>
    5058:	bleq	141474 <g_option_context_set_help_enabled@plt+0x13f54c>
    505c:	vmls.f64	d4, d25, d22
    5060:	ldrbtmi	r7, [sl], #-2704	; 0xfffff570
    5064:	ldrbtmi	r2, [fp], #-260	; 0xfffffefc
    5068:	svclt	0x00082c00
    506c:	stmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
    5070:	cdp	8, 0, cr1, cr10, cr12, {0}
    5074:	blmi	ff8538bc <g_option_context_set_help_enabled@plt+0xff851994>
    5078:	bcs	4408a4 <g_option_context_set_help_enabled@plt+0x43e97c>
    507c:	ldrbtmi	r4, [fp], #-2784	; 0xfffff520
    5080:			; <UNDEFINED> instruction: 0x4699447a
    5084:	ldmdbvs	r3!, {r1, r4, r7, r9, sl, lr}
    5088:	ldrmi	r2, [sl], -r0, lsl #10
    508c:	and	fp, sl, r3, asr #18
    5090:	strtmi	r2, [r3], -r0, lsl #4
    5094:	strcc	r4, [r4, #-1625]	; 0xfffff9a7
    5098:			; <UNDEFINED> instruction: 0xf868f7ff
    509c:	tstlt	r2, r2, lsr r9
    50a0:	stmdacs	r0, {r4, r6, r8, fp, ip, lr}
    50a4:	blls	2f987c <g_option_context_set_help_enabled@plt+0x2f7954>
    50a8:	mrc	6, 0, r4, cr9, cr9, {2}
    50ac:	vmov	r2, s21
    50b0:	movwls	r0, #6672	; 0x1a10
    50b4:	mrc	8, 0, r6, cr9, cr5, {3}
    50b8:	strls	r3, [r0, #-2576]	; 0xfffff5f0
    50bc:	ldcl	7, cr15, [lr], #1008	; 0x3f0
    50c0:			; <UNDEFINED> instruction: 0xf7fc6870
    50c4:	ldmvs	r3!, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    50c8:	blcs	290f8 <g_option_context_set_help_enabled@plt+0x271d0>
    50cc:	addhi	pc, r3, r0
    50d0:	teqlt	r7, pc, lsl r8
    50d4:	smladcs	r0, sl, r6, r4
    50d8:	svcne	0x0004f852
    50dc:	stmdbcs	r0, {r0, r8, r9, sl, ip, sp}
    50e0:	ldmvs	r2!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    50e4:	ldmdavs	r0, {r1, r4, r6, r8, ip, sp, pc}
    50e8:	tstcs	r0, r0, lsr r1
    50ec:	svcpl	0x0004f852
    50f0:	stfcss	f3, [r0, #-4]
    50f4:	strmi	sp, [pc], #-506	; 50fc <g_option_context_set_help_enabled@plt+0x31d4>
    50f8:	movtlt	r4, #13853	; 0x361d
    50fc:	bcs	440964 <g_option_context_set_help_enabled@plt+0x43ea3c>
    5100:			; <UNDEFINED> instruction: 0xf1022500
    5104:	bls	287120 <g_option_context_set_help_enabled@plt+0x2851f8>
    5108:			; <UNDEFINED> instruction: 0x46414490
    510c:	ands	r4, r4, r0, lsr #13
    5110:	ldfccp	f7, [pc], #28	; 5134 <g_option_context_set_help_enabled@plt+0x320c>
    5114:			; <UNDEFINED> instruction: 0xf385fab5
    5118:	streq	lr, [r5], #-3004	; 0xfffff444
    511c:	b	13d6a6c <g_option_context_set_help_enabled@plt+0x13d4b44>
    5120:			; <UNDEFINED> instruction: 0xf8cd1353
    5124:	svclt	0x00188004
    5128:	strls	r2, [r0], #-1025	; 0xfffffbff
    512c:			; <UNDEFINED> instruction: 0xf7ff9109
    5130:	ldmvs	r3!, {r0, r4, r6, fp, ip, sp, lr, pc}
    5134:	stmdbls	r9, {r0, r8, sl, ip, sp}
    5138:			; <UNDEFINED> instruction: 0xf853b11b
    513c:	stmdacs	r0, {r0, r2, r5}
    5140:	ldmvs	r3!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}^
    5144:	blcs	16a5c <g_option_context_set_help_enabled@plt+0x14b34>
    5148:	mcrge	4, 6, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    514c:	mrc	8, 0, r6, cr8, cr8, {0}
    5150:			; <UNDEFINED> instruction: 0x464a3a10
    5154:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5158:	ldrtmi	r4, [ip], -r1, lsr #13
    515c:			; <UNDEFINED> instruction: 0x462e4637
    5160:	blls	28c6cc <g_option_context_set_help_enabled@plt+0x28a7a4>
    5164:	stmdacs	r0, {r0, r3, r4, sl, lr}
    5168:	mcrge	4, 5, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    516c:	ldfccp	f7, [pc], #16	; 5184 <g_option_context_set_help_enabled@plt+0x325c>
    5170:			; <UNDEFINED> instruction: 0xf386fab6
    5174:	streq	lr, [r6, #-3004]	; 0xfffff444
    5178:	andls	pc, r4, sp, asr #17
    517c:	cmpne	r3, #323584	; 0x4f000
    5180:	andne	lr, r9, #3358720	; 0x334000
    5184:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    5188:			; <UNDEFINED> instruction: 0xf7ff9500
    518c:	ldmvs	fp!, {r0, r1, r5, fp, ip, sp, lr, pc}^
    5190:	strcc	r9, [r1], -sl, lsl #20
    5194:			; <UNDEFINED> instruction: 0xf43f2b00
    5198:			; <UNDEFINED> instruction: 0xf853ae98
    519c:	cps	#8
    51a0:	stmdbls	r9, {r2, fp}
    51a4:	stmdals	r9, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    51a8:	strmi	r6, [r7], -sl, lsr #17
    51ac:			; <UNDEFINED> instruction: 0xf8dde64e
    51b0:	strt	fp, [r9], -r8, lsr #32
    51b4:	ldrbmi	r6, [fp], -r8, ror #16
    51b8:			; <UNDEFINED> instruction: 0x46514a92
    51bc:	ldrbtmi	r9, [sl], #-1
    51c0:	ldmmi	r1, {r0, r2, r3, r5, r7, fp, sp, lr}
    51c4:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    51c8:	ldcl	7, cr15, [r8], #-1008	; 0xfffffc10
    51cc:			; <UNDEFINED> instruction: 0xf8dfe655
    51d0:	ldrbtmi	fp, [fp], #572	; 0x23c
    51d4:	ldmvs	r2!, {r3, r4, r9, sl, sp, lr, pc}^
    51d8:			; <UNDEFINED> instruction: 0xf43f2a00
    51dc:			; <UNDEFINED> instruction: 0x461fae78
    51e0:			; <UNDEFINED> instruction: 0xf8d8e781
    51e4:	blcs	1122c <g_option_context_set_help_enabled@plt+0xf304>
    51e8:	cfldrsge	mvf15, [fp, #252]	; 0xfc
    51ec:			; <UNDEFINED> instruction: 0xf6404888
    51f0:			; <UNDEFINED> instruction: 0xf8d837b8
    51f4:	ldrbtmi	r1, [r8], #-4
    51f8:	mcr	7, 4, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    51fc:	stmibmi	r5, {r8, r9, sp}
    5200:	movwls	r4, #26186	; 0x664a
    5204:	ldrbtmi	r9, [r9], #-773	; 0xfffffcfb
    5208:	movwcc	lr, #10701	; 0x29cd
    520c:	smlabbls	r0, r2, fp, r4
    5210:	smladxls	r4, r1, r6, r4
    5214:	andls	r4, r1, fp, ror r4
    5218:			; <UNDEFINED> instruction: 0xf7fc4628
    521c:	strmi	lr, [r7], -lr, lsr #25
    5220:	ldfmip	f3, [lr, #-640]!	; 0xfffffd80
    5224:			; <UNDEFINED> instruction: 0x4628447d
    5228:	ldc	7, cr15, [r4, #-1008]	; 0xfffffc10
    522c:	ldrtmi	r4, [r8], -r1, lsl #12
    5230:	stc	7, cr15, [r6], {252}	; 0xfc
    5234:	cmple	pc, r0, lsl #16
    5238:			; <UNDEFINED> instruction: 0xf7fc4638
    523c:	ldrb	lr, [r0, #-3520]!	; 0xfffff240
    5240:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
    5244:	blmi	1dfee1c <g_option_context_set_help_enabled@plt+0x1dfcef4>
    5248:			; <UNDEFINED> instruction: 0xe662447b
    524c:			; <UNDEFINED> instruction: 0x3010f8d8
    5250:			; <UNDEFINED> instruction: 0xf43f2b00
    5254:	bmi	1d307f4 <g_option_context_set_help_enabled@plt+0x1d2e8cc>
    5258:	ldrsblt	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    525c:	ldrsbge	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    5260:	ldrbtmi	r4, [fp], #1146	; 0x47a
    5264:	ldrbtmi	r9, [sl], #1058	; 0x422
    5268:	bcs	440a94 <g_option_context_set_help_enabled@plt+0x43eb6c>
    526c:	ldmdavs	sl, {r0, r1, r2, r3, r4, r5, sp, lr, pc}^
    5270:			; <UNDEFINED> instruction: 0xf8d84658
    5274:			; <UNDEFINED> instruction: 0xf7fc1004
    5278:	strmi	lr, [r4], -r6, asr #28
    527c:			; <UNDEFINED> instruction: 0xf7fc4650
    5280:	bmi	1b40630 <g_option_context_set_help_enabled@plt+0x1b3e708>
    5284:	stceq	0, cr15, [r0], {79}	; 0x4f
    5288:	cdpcc	6, 11, cr15, cr8, cr0, {2}
    528c:	mrc	4, 0, r4, cr9, cr10, {3}
    5290:	andls	r3, r0, #16, 20	; 0x10000
    5294:			; <UNDEFINED> instruction: 0x464a4631
    5298:			; <UNDEFINED> instruction: 0xf8cd9401
    529c:			; <UNDEFINED> instruction: 0xf8cdc018
    52a0:			; <UNDEFINED> instruction: 0xf8cdc014
    52a4:			; <UNDEFINED> instruction: 0xf8cdc00c
    52a8:	andls	lr, r2, r0, lsl r0
    52ac:			; <UNDEFINED> instruction: 0xf7fc4628
    52b0:	andls	lr, r9, r4, ror #24
    52b4:			; <UNDEFINED> instruction: 0x4651b1b8
    52b8:			; <UNDEFINED> instruction: 0xf7fcaa10
    52bc:			; <UNDEFINED> instruction: 0xf8d8ed20
    52c0:	ldmibpl	r2, {r4, sp}^
    52c4:			; <UNDEFINED> instruction: 0xf7fc6850
    52c8:	andls	lr, sl, r8, lsr #24
    52cc:			; <UNDEFINED> instruction: 0xf7fc9810
    52d0:	stmdbls	sl, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    52d4:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    52d8:			; <UNDEFINED> instruction: 0xf7fc0a90
    52dc:	blls	2803a4 <g_option_context_set_help_enabled@plt+0x27e47c>
    52e0:			; <UNDEFINED> instruction: 0xf7fc4618
    52e4:			; <UNDEFINED> instruction: 0xf8d8ed6c
    52e8:	smladcc	r4, r0, r0, r3
    52ec:	ldmibpl	fp, {r0, r1, r4, r8, ip, sp, pc}^
    52f0:			; <UNDEFINED> instruction: 0xd1bc2b00
    52f4:	ldr	r9, [r4, #-3106]	; 0xfffff3de
    52f8:	stclmi	6, cr4, [pc, #-164]	; 525c <g_option_context_set_help_enabled@plt+0x3334>
    52fc:	ldrtmi	sl, [r8], -lr, lsl #20
    5300:	ldcl	7, cr15, [ip], #1008	; 0x3f0
    5304:	bge	fe440b6c <g_option_context_set_help_enabled@plt+0xfe43ec44>
    5308:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    530c:	ldrbtmi	sl, [sp], #-3599	; 0xfffff1f1
    5310:	ldrtmi	lr, [r2], -lr
    5314:	strtmi	r4, [r9], -fp, asr #12
    5318:	ldcl	7, cr15, [r0], #1008	; 0x3f0
    531c:	ldmdals	r0, {r0, r1, r2, r3, r8, fp, ip, pc}
    5320:			; <UNDEFINED> instruction: 0xf7fc9109
    5324:	stmdbls	r9, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
    5328:	ldrbmi	r4, [r0], -r2, lsl #12
    532c:	stc	7, cr15, [r6], {252}	; 0xfc
    5330:			; <UNDEFINED> instruction: 0xf7fc980e
    5334:	stmdacs	r0, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
    5338:	ldrb	sp, [sp, -fp, ror #3]!
    533c:	tstcs	r0, pc, lsr fp
    5340:	vtst.8	d20, d0, d31
    5344:	tstls	r0, r6, ror r2
    5348:	ldmdbmi	lr!, {r0, r1, r3, r4, r5, r6, sl, lr}
    534c:	ldrbtmi	r3, [r8], #-836	; 0xfffffcbc
    5350:			; <UNDEFINED> instruction: 0xf7fc4479
    5354:			; <UNDEFINED> instruction: 0xf7fcec4a
    5358:	svclt	0x0000ed26
    535c:	andeq	r2, r1, r8, asr #2
    5360:	ldrdeq	r0, [r0], -ip
    5364:	andeq	r2, r1, sl, lsr r1
    5368:			; <UNDEFINED> instruction: 0x000001b8
    536c:	andeq	r0, r0, r0, asr #3
    5370:	andeq	r0, r0, r4, ror #3
    5374:	andeq	r0, r0, ip, ror #3
    5378:	andeq	r0, r0, ip, lsr #23
    537c:	muleq	r0, lr, fp
    5380:	andeq	r0, r0, r4, lsr #30
    5384:	andeq	r2, r1, lr, lsl #5
    5388:	andeq	r0, r0, r2, ror #22
    538c:	andeq	r0, r0, r0, asr pc
    5390:	andeq	r0, r0, sl, asr #22
    5394:	andeq	r0, r0, r6, asr #28
    5398:	andeq	r0, r0, r6, lsr #22
    539c:	andeq	r0, r0, lr, lsr #28
    53a0:	andeq	r0, r0, ip, asr #19
    53a4:	strdeq	r0, [r0], -r6
    53a8:	muleq	r0, sl, sl
    53ac:	andeq	r0, r0, sl, lsr #29
    53b0:	andeq	r0, r0, r2, ror sl
    53b4:	andeq	r0, r0, r0, ror #28
    53b8:	andeq	r1, r1, r6, asr pc
    53bc:	andeq	r0, r0, r6, lsl #28
    53c0:	andeq	r2, r1, r8, lsl r1
    53c4:	strdeq	r0, [r0], -r4
    53c8:	andeq	r0, r0, r8, ror #19
    53cc:	andeq	r0, r0, r0, asr #27
    53d0:	andeq	r0, r0, r0, ror sp
    53d4:	andeq	r0, r0, r2, ror sp
    53d8:	andeq	r0, r0, ip, lsr #19
    53dc:	ldrdeq	r0, [r0], -sl
    53e0:	strdeq	r0, [r0], -r2
    53e4:	ldrdeq	r0, [r0], -ip
    53e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    53ec:	andeq	r0, r0, lr, asr #17
    53f0:	andeq	r0, r0, sl, ror #24
    53f4:	andeq	r0, r0, sl, asr ip
    53f8:	andeq	r0, r0, lr, asr ip
    53fc:	andeq	r0, r0, lr, asr ip
    5400:	andeq	r0, r0, r0, asr ip
    5404:	andeq	r0, r0, r6, asr #14
    5408:	andeq	r0, r0, lr, ror #22
    540c:	andeq	r0, r0, r6, asr sl
    5410:	andeq	r0, r0, r6, lsl r7
    5414:	andeq	r0, r0, r2, ror #20
    5418:	andeq	r0, r0, r4, lsr sl
    541c:	andeq	r0, r0, ip, asr #20
    5420:	ldrdeq	r0, [r0], -r2
    5424:	andeq	r0, r0, ip, asr #19
    5428:	andeq	r0, r0, r8, ror #19
    542c:	andeq	r0, r0, lr, lsl sl
    5430:	andeq	r0, r0, r2, lsr #20
    5434:	andeq	r0, r0, r0, lsl #20
    5438:	andeq	r0, r0, sl, ror #18
    543c:	andeq	r1, r0, r0, ror r4
    5440:			; <UNDEFINED> instruction: 0x000007ba
    5444:	muleq	r0, ip, r7
    5448:	svcmi	0x00f0e92d
    544c:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    5450:	ldrmi	r8, [pc], -r2, lsl #22
    5454:	pkhbtmi	r4, r9, r4, lsl #12
    5458:	ldmdbvs	r0, {r0, r3, r7, ip, sp, pc}
    545c:	ldrdge	pc, [r4], -r2
    5460:	blls	5ac8bc <g_option_context_set_help_enabled@plt+0x5aa994>
    5464:	svceq	0x0000f1ba
    5468:	strtmi	fp, [sl], r8, lsl #30
    546c:	strls	r9, [r5, #-3604]	; 0xfffff1ec
    5470:	movwls	r2, #25856	; 0x6500
    5474:	and	fp, sl, r0, lsr #18
    5478:	mrc2	7, 3, pc, cr8, cr14, {7}
    547c:	teqlt	r0, r0, lsr #18
    5480:	ldrtmi	r5, [r3], -r0, asr #18
    5484:	andcs	r3, r0, #4, 10	; 0x1000000
    5488:	stmdacs	r0, {r0, r3, r4, r5, r9, sl, lr}
    548c:	mcrcs	1, 0, sp, cr0, cr4, {7}
    5490:	adchi	pc, sl, r0
    5494:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
    5498:	svceq	0x0000f1ba
    549c:	adchi	pc, sl, r0
    54a0:	ldrtmi	r4, [r9], -r5, ror #20
    54a4:	stmib	sp, {r0, r2, r5, r6, fp, lr}^
    54a8:	ldrbtmi	sl, [sl], #-768	; 0xfffffd00
    54ac:			; <UNDEFINED> instruction: 0xf7fc4478
    54b0:	stmiavs	r3!, {r1, r2, r8, r9, fp, sp, lr, pc}
    54b4:			; <UNDEFINED> instruction: 0xf0002b00
    54b8:	stmdami	r1!, {r4, r5, r7, pc}^
    54bc:			; <UNDEFINED> instruction: 0xf7fc4478
    54c0:			; <UNDEFINED> instruction: 0xf8d4eafe
    54c4:			; <UNDEFINED> instruction: 0xf1bcc008
    54c8:	eorsle	r0, r3, r0, lsl #30
    54cc:	ldrsbge	pc, [r4, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    54d0:	bleq	c18f4 <g_option_context_set_help_enabled@plt+0xbf9cc>
    54d4:	bvc	440cfc <g_option_context_set_help_enabled@plt+0x43edd4>
    54d8:	svcls	0x00052500
    54dc:			; <UNDEFINED> instruction: 0xe01344fa
    54e0:	cmnlt	fp, r3, lsl r9
    54e4:	ldrd	pc, [r0], -r3
    54e8:	ldrbmi	r4, [fp], -r9, asr #12
    54ec:			; <UNDEFINED> instruction: 0xf1be4640
    54f0:	andle	r0, r5, r0, lsl #30
    54f4:	strvs	lr, [r0, -sp, asr #19]
    54f8:	blx	ff5c34fe <g_option_context_set_help_enabled@plt+0xff5c15d6>
    54fc:	ldrdgt	pc, [r8], -r4
    5500:			; <UNDEFINED> instruction: 0xf1bc3504
    5504:	andsle	r0, r3, r0, lsl #30
    5508:	andcs	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    550c:			; <UNDEFINED> instruction: 0xf8dab182
    5510:	blcs	11598 <g_option_context_set_help_enabled@plt+0xf670>
    5514:	ldrbmi	sp, [fp], -r4, ror #3
    5518:	strbmi	r4, [r0], -r9, asr #12
    551c:	strvs	lr, [r0, -sp, asr #19]
    5520:	blx	ff0c3526 <g_option_context_set_help_enabled@plt+0xff0c15fe>
    5524:	ldrdgt	pc, [r8], -r4
    5528:			; <UNDEFINED> instruction: 0xf1bc3504
    552c:	mvnle	r0, r0, lsl #30
    5530:	bvc	440d98 <g_option_context_set_help_enabled@plt+0x43ee70>
    5534:	orrslt	r6, fp, #14876672	; 0xe30000
    5538:	ldrdge	pc, [ip, -pc]
    553c:			; <UNDEFINED> instruction: 0xf8df2500
    5540:	ldrbtmi	fp, [sl], #268	; 0x10c
    5544:	ldrbtmi	r4, [fp], #2626	; 0xa42
    5548:	bge	440d70 <g_option_context_set_help_enabled@plt+0x43ee48>
    554c:			; <UNDEFINED> instruction: 0xf8dd46c2
    5550:	ldrbtmi	r8, [sl], #-20	; 0xffffffec
    5554:	andslt	pc, r4, sp, asr #17
    5558:	stcls	6, cr4, [r6], {163}	; 0xa3
    555c:	ldmdbpl	sl, {r0, r1, r2, r9, ip, pc}^
    5560:	movtlt	fp, #49650	; 0xc1f2
    5564:			; <UNDEFINED> instruction: 0xf7fc6850
    5568:	cmnlt	r0, #208, 22	; 0x34000
    556c:	ldrdcc	pc, [ip], -fp
    5570:	ldmdavs	r8, {r0, r1, r3, r4, r6, r8, fp, ip, lr}^
    5574:	b	ff44356c <g_option_context_set_help_enabled@plt+0xff441644>
    5578:	strmi	r4, [r1], r1, asr #12
    557c:	bl	ffd43574 <g_option_context_set_help_enabled@plt+0xffd4164c>
    5580:	suble	r2, r3, r0, lsl #16
    5584:			; <UNDEFINED> instruction: 0x46331cba
    5588:	ldrbmi	r4, [r0], -r9, asr #12
    558c:			; <UNDEFINED> instruction: 0xf86ef000
    5590:			; <UNDEFINED> instruction: 0xf7fc4648
    5594:			; <UNDEFINED> instruction: 0xf8dbea44
    5598:	strcc	r3, [r4, #-12]
    559c:	bicsle	r2, lr, r0, lsl #22
    55a0:	ldrtmi	r4, [r9], -ip, lsr #20
    55a4:	ldrbtmi	r4, [sl], #-2092	; 0xfffff7d4
    55a8:	andlt	r4, r9, r8, ror r4
    55ac:	blhi	c08a8 <g_option_context_set_help_enabled@plt+0xbe980>
    55b0:	svcmi	0x00f0e8bd
    55b4:	blt	fe0435ac <g_option_context_set_help_enabled@plt+0xfe041684>
    55b8:			; <UNDEFINED> instruction: 0x46211cbb
    55bc:	stmib	sp, {r5, r9, sl, lr}^
    55c0:	strls	r4, [r0], -r1, lsl #8
    55c4:			; <UNDEFINED> instruction: 0xff40f7ff
    55c8:	cdp	7, 1, cr14, cr8, cr5, {7}
    55cc:			; <UNDEFINED> instruction: 0x46401a10
    55d0:	b	fe6c35c8 <g_option_context_set_help_enabled@plt+0xfe6c16a0>
    55d4:	ldrdcc	pc, [ip], -fp
    55d8:	ldmdbpl	fp, {r7, r8, fp, ip, sp, pc}^
    55dc:	ldmdavs	r9, {r0, r1, r2, fp, ip, pc}^
    55e0:	bl	b435d8 <g_option_context_set_help_enabled@plt+0xb416b0>
    55e4:	strb	r4, [sp, r1, lsl #13]
    55e8:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    55ec:	svceq	0x0000f1ba
    55f0:	svcge	0x0056f47f
    55f4:	ldrdge	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    55f8:	smmlsr	r1, sl, r4, r4
    55fc:			; <UNDEFINED> instruction: 0x4641595b
    5600:	ldmdavs	sl, {r0, r2, fp, ip, pc}^
    5604:	bl	6c35fc <g_option_context_set_help_enabled@plt+0x6c16d4>
    5608:	ldr	r4, [fp, r1, lsl #13]!
    560c:			; <UNDEFINED> instruction: 0x46424815
    5610:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    5614:	b	14c360c <g_option_context_set_help_enabled@plt+0x14c16e4>
    5618:	stmiavs	r3!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    561c:			; <UNDEFINED> instruction: 0xf47f2b00
    5620:	ldmdami	r1, {r2, r3, r6, r8, r9, sl, fp, sp, pc}
    5624:	andlt	r4, r9, r8, ror r4
    5628:	blhi	c0924 <g_option_context_set_help_enabled@plt+0xbe9fc>
    562c:	svcmi	0x00f0e8bd
    5630:	blt	10c3628 <g_option_context_set_help_enabled@plt+0x10c1700>
    5634:	andeq	r0, r0, r2, ror #6
    5638:	andeq	r0, r0, sl, asr r4
    563c:	andeq	r0, r0, r4, lsr #17
    5640:	andeq	r0, r0, r4, lsr #17
    5644:	andeq	r1, r1, r8, lsr fp
    5648:	andeq	r0, r0, r2, lsr r6
    564c:	andeq	r0, r0, r6, lsr r6
    5650:	andeq	r0, r0, r6, lsr #12
    5654:	andeq	r0, r0, lr, asr r3
    5658:	andeq	r0, r0, r0, asr r7
    565c:	andeq	r0, r0, sl, lsl r3
    5660:	andeq	r0, r0, ip, asr #14
    5664:	andeq	r0, r0, r2, asr r7
    5668:	andeq	r0, r0, r0, lsr #27
    566c:	svcmi	0x00f0e92d
    5670:			; <UNDEFINED> instruction: 0xf8df4692
    5674:	ldrmi	r8, [r9], ip, lsl #2
    5678:	strmi	r4, [r6], -r2, asr #20
    567c:	ldrbtmi	r4, [r8], #2882	; 0xb42
    5680:			; <UNDEFINED> instruction: 0x460d447a
    5684:	addlt	r4, pc, r1, asr #16
    5688:	ldrdne	pc, [r4], -r8	; <UNPREDICTABLE>
    568c:	ldmpl	r3, {sl, sp}^
    5690:	svcmi	0x003f4478
    5694:	bleq	b41ad0 <g_option_context_set_help_enabled@plt+0xb3fba8>
    5698:	movwls	r6, #55323	; 0xd81b
    569c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    56a0:	strls	r9, [fp], #-265	; 0xfffffef7
    56a4:	b	ff5c369c <g_option_context_set_help_enabled@plt+0xff5c1774>
    56a8:	strls	r4, [r5], #-1151	; 0xfffffb81
    56ac:	strtmi	r9, [sl], -r3, lsl #8
    56b0:	stmdbls	r9, {r0, sl, ip, pc}
    56b4:			; <UNDEFINED> instruction: 0xf8cd9700
    56b8:			; <UNDEFINED> instruction: 0x4603b018
    56bc:			; <UNDEFINED> instruction: 0xf6409302
    56c0:	movwls	r3, #17336	; 0x43b8
    56c4:			; <UNDEFINED> instruction: 0x46304b33
    56c8:			; <UNDEFINED> instruction: 0xf7fc447b
    56cc:			; <UNDEFINED> instruction: 0x4604ea56
    56d0:	eorsle	r2, r8, r0, lsl #16
    56d4:	bge	317b9c <g_option_context_set_help_enabled@plt+0x315c74>
    56d8:			; <UNDEFINED> instruction: 0xf7fc4479
    56dc:			; <UNDEFINED> instruction: 0xf8d8eb10
    56e0:	bllt	13e1788 <g_option_context_set_help_enabled@plt+0x13df860>
    56e4:	stmdals	ip, {r0, r3, r4, r6, r9, sl, lr}
    56e8:			; <UNDEFINED> instruction: 0xf7fc970b
    56ec:	pkhbtmi	lr, r3, ip, lsl #20
    56f0:	eorsle	r2, r6, r0, lsl #16
    56f4:	ldrdvc	pc, [ip], -r8	; <UNPREDICTABLE>
    56f8:			; <UNDEFINED> instruction: 0xf8d84630
    56fc:	ldrbmi	r1, [r3], -r4, lsr #32
    5700:	strls	r4, [r1, #-1626]	; 0xfffff9a6
    5704:	strcs	r9, [r1, -r2, lsl #14]
    5708:	andls	pc, r0, sp, asr #17
    570c:	mrc2	7, 4, pc, cr12, cr15, {7}
    5710:			; <UNDEFINED> instruction: 0xf7fc4658
    5714:			; <UNDEFINED> instruction: 0x4620ebfe
    5718:	bl	1443710 <g_option_context_set_help_enabled@plt+0x14417e8>
    571c:	blmi	697fa0 <g_option_context_set_help_enabled@plt+0x696078>
    5720:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5724:	blls	35f794 <g_option_context_set_help_enabled@plt+0x35d86c>
    5728:			; <UNDEFINED> instruction: 0xf04f405a
    572c:			; <UNDEFINED> instruction: 0xd1250300
    5730:	andlt	r4, pc, r8, lsr r6	; <UNPREDICTABLE>
    5734:	svchi	0x00f0e8bd
    5738:	smladcs	r1, r9, r8, r4
    573c:	ldrbtmi	r9, [r8], #-2316	; 0xfffff6f4
    5740:	ldmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5744:	ldmdbmi	r7, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5748:	strtmi	r2, [r7], -r5, lsl #4
    574c:			; <UNDEFINED> instruction: 0xf7fc4479
    5750:	blls	3000d0 <g_option_context_set_help_enabled@plt+0x2fe1a8>
    5754:			; <UNDEFINED> instruction: 0xf7fc6899
    5758:	stmdals	fp, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    575c:	bl	fe5c3754 <g_option_context_set_help_enabled@plt+0xfe5c182c>
    5760:	ldmdbmi	r1, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5764:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5768:	b	1443760 <g_option_context_set_help_enabled@plt+0x1441838>
    576c:	ldmvs	r9, {r0, r1, r3, r8, r9, fp, ip, pc}
    5770:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5774:			; <UNDEFINED> instruction: 0xf7fc980b
    5778:	strb	lr, [ip, sl, lsl #23]
    577c:	bl	4c3774 <g_option_context_set_help_enabled@plt+0x4c184c>
    5780:	muleq	r1, r6, r9
    5784:	andeq	r1, r1, r4, lsl #15
    5788:	ldrdeq	r0, [r0], -ip
    578c:	andeq	r0, r0, ip, ror r2
    5790:	andeq	r0, r0, ip, lsl #5
    5794:	andeq	r0, r0, r8, asr #4
    5798:	andeq	r0, r0, r8, ror #4
    579c:	andeq	r1, r1, r4, ror #13
    57a0:	andeq	r0, r0, lr, lsl r6
    57a4:	muleq	r0, r0, r1
    57a8:	andeq	r0, r0, r2, ror #3
    57ac:	mvnsmi	lr, #737280	; 0xb4000
    57b0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    57b4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    57b8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    57bc:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57c0:	blne	1d969bc <g_option_context_set_help_enabled@plt+0x1d94a94>
    57c4:	strhle	r1, [sl], -r6
    57c8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    57cc:	svccc	0x0004f855
    57d0:	strbmi	r3, [sl], -r1, lsl #8
    57d4:	ldrtmi	r4, [r8], -r1, asr #12
    57d8:	adcmi	r4, r6, #152, 14	; 0x2600000
    57dc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    57e0:	svclt	0x000083f8
    57e4:	andeq	r1, r1, sl, asr r2
    57e8:	andeq	r1, r1, r0, asr r2
    57ec:	svclt	0x00004770

Disassembly of section .fini:

000057f0 <.fini>:
    57f0:	push	{r3, lr}
    57f4:	pop	{r3, pc}
