
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.501783                       # Number of seconds simulated
sim_ticks                                501783126500                       # Number of ticks simulated
final_tick                               3738198817000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 106408                       # Simulator instruction rate (inst/s)
host_op_rate                                   126063                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48607704                       # Simulator tick rate (ticks/s)
host_mem_usage                                2652660                       # Number of bytes of host memory used
host_seconds                                 10323.12                       # Real time elapsed on the host
sim_insts                                  1098459285                       # Number of instructions simulated
sim_ops                                    1301359753                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker        86080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        44992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst     10886528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     27708096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker        75904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       488128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    246371136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       112192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        79104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      4627776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     27407616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker        81600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        49856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     21198080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     62139712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          401361856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     10886528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       488128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      4627776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     21198080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37200512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    136583424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       136583424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker         1345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       170102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       432939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         1186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         7627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      3849549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         1753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker         1236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        72309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       428244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         1275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       331220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       970933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6271279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2134116                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2134116                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       171548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        89664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     21695684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     55219266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       151269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker        10076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       972787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    490991273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       223587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker       157646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      9222662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     54620442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       162620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        99358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     42245502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    123837787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             799871169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     21695684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       972787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      9222662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     42245502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         74136634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       272196128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            272196128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       272196128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       171548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        89664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     21695684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     55219266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       151269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker        10076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       972787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    490991273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       223587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker       157646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      9222662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     54620442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       162620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        99358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     42245502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    123837787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1072067297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6271280                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2134116                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6271280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2134116                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              400852864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  509056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               136582208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               401361920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            136583424                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7954                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            274114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            319469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            268370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            291695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            402359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            347459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            381806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            474027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            434565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            526713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           576018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           527907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           351983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           337633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           416479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           332729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             99599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            116021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             85215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             93778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            133311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            116873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            126043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            153900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            159011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            153092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           172885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           188269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           117744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           159787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           118609                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  501783202500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6271280                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2134116                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3184430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2123470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  637347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  224948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   64609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   20585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 117635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 128526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 134415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 135657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 136978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 137241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 136823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 138558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 140210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 135679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 135595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 131492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     24                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5240857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    102.547027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    79.225523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   135.866484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4319476     82.42%     82.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       599371     11.44%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       118401      2.26%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56190      1.07%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36019      0.69%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23444      0.45%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17892      0.34%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13768      0.26%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56296      1.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5240857                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       130046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.271873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.583674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       130044    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        130046                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       130046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.410324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.340725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.345307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        128729     98.99%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           792      0.61%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            47      0.04%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            60      0.05%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           177      0.14%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            46      0.04%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            23      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            13      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            22      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             8      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            10      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            13      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            69      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             6      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        130046                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 165413389751                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            282850752251                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31316630000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26409.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45159.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       798.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       272.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    799.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    272.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2407100                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  749460                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.12                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      59697.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    37.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              17376780960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               9481378500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             21575041800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5992114320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32809748400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         311597267040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          28067199750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           426899530770                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            849.838430                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  44780757000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16755440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  440240946000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22276212840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12154679625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             27388795200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             7836400080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32809748400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         320290420545                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          20441634000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           443197890690                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            882.283917                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  32080620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16755440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  452941095500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   439                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    1825792                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          463                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   502337699000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    3685                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          2679558                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          902.003927                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           85902397                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2680560                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            32.046437                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3236977362500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   902.003927                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.880863                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.880863                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          689                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        204461519                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       204461519                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     52369087                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       52369087                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     30523826                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      30523826                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data       605736                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       605736                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data      1060742                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1060742                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data      1031827                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1031827                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     82892913                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        82892913                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     83498649                       # number of overall hits
system.cpu0.dcache.overall_hits::total       83498649                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      4033037                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4033037                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     10596671                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10596671                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data       493259                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       493259                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        57998                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        57998                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        41735                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        41735                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     14629708                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      14629708                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     15122967                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15122967                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  93230129500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  93230129500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 334123324264                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 334123324264                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data   1070430500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1070430500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data    206717500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    206717500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       138000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       138000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 427353453764                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 427353453764                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 427353453764                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 427353453764                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     56402124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     56402124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     41120497                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     41120497                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data      1098995                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1098995                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      1118740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1118740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      1073562                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1073562                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     97522621                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     97522621                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     98621616                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     98621616                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.071505                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.071505                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.257698                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.257698                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.448827                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.448827                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.051842                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.051842                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.038875                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038875                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.150013                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.150013                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.153343                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.153343                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 23116.606542                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23116.606542                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31530.970836                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31530.970836                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 18456.334701                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18456.334701                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  4953.096921                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4953.096921                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29211.345419                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29211.345419                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28258.572128                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28258.572128                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4954471                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       407760                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           257089                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4968                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.271424                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.077295                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      1498918                       # number of writebacks
system.cpu0.dcache.writebacks::total          1498918                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      2448199                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2448199                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data      9668058                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9668058                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data        41589                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        41589                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     12116257                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12116257                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     12116257                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12116257                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      1584838                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1584838                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       928613                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       928613                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data       421885                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       421885                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data        16409                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        16409                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data        41735                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        41735                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      2513451                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2513451                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      2935336                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2935336                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         2251                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2251                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         2323                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         2323                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         4574                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         4574                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  30514472500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30514472500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  26143156808                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  26143156808                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data  12252877500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  12252877500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    345079500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    345079500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data    164992500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    164992500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       128000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       128000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  56657629308                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  56657629308                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  68910506808                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  68910506808                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    180629000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    180629000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    180629000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    180629000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.028099                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.028099                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.022583                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022583                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.383883                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.383883                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.014667                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014667                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.038875                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038875                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.025773                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.025773                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.029764                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.029764                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19254.001040                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19254.001040                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 28152.908486                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28152.908486                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 29043.169347                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 29043.169347                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 21029.892132                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21029.892132                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  3953.336528                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3953.336528                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22541.767995                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22541.767995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23476.190395                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23476.190395                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 80243.891604                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 80243.891604                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 39490.380411                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 39490.380411                       # average overall mshr uncacheable latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          4322152                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.989250                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45114967                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4322664                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            10.436843                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236418506500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.989250                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        104037608                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       104037608                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     45105223                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45105223                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     45105223                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45105223                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     45105223                       # number of overall hits
system.cpu0.icache.overall_hits::total       45105223                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      4752386                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      4752386                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      4752386                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       4752386                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      4752386                       # number of overall misses
system.cpu0.icache.overall_misses::total      4752386                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  78530468800                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  78530468800                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  78530468800                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  78530468800                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  78530468800                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  78530468800                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     49857609                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     49857609                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     49857609                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     49857609                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     49857609                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     49857609                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.095319                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.095319                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.095319                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.095319                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.095319                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.095319                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 16524.429792                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16524.429792                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 16524.429792                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16524.429792                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 16524.429792                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16524.429792                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        92017                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             4530                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    20.312804                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      4322152                       # number of writebacks
system.cpu0.icache.writebacks::total          4322152                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst       429996                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       429996                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst       429996                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       429996                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst       429996                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       429996                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      4322390                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4322390                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      4322390                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4322390                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      4322390                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4322390                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  67812312354                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  67812312354                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  67812312354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  67812312354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  67812312354                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  67812312354                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.086695                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.086695                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.086695                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.086695                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.086695                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.086695                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 15688.614945                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15688.614945                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 15688.614945                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15688.614945                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 15688.614945                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15688.614945                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   502337699000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     150                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements         12403554                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1022.846127                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          147463275                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12404571                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.887817                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3239529084000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1022.846127                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.998873                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998873                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1017                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          615                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.993164                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        367660543                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       367660543                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    102228078                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      102228078                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     44780066                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      44780066                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        18052                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        18052                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       206720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       206720                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       206388                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       206388                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    147008144                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       147008144                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    147026196                       # number of overall hits
system.cpu1.dcache.overall_hits::total      147026196                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     28388665                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     28388665                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1759179                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1759179                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        35369                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        35369                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1950                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1950                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1387                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1387                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     30147844                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      30147844                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     30183213                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30183213                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 1403341249000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1403341249000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 125255507301                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 125255507301                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     67052500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     67052500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      9236000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9236000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 1528596756301                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1528596756301                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 1528596756301                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1528596756301                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    130616743                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    130616743                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     46539245                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     46539245                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        53421                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        53421                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       208670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       208670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       207775                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       207775                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    177155988                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    177155988                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    177209409                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    177209409                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.217343                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.217343                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.037800                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037800                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.662080                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.662080                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.009345                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009345                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.006675                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.006675                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.170177                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.170177                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.170325                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.170325                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49433.154007                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49433.154007                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 71201.115578                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71201.115578                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 34385.897436                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34385.897436                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6658.976208                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6658.976208                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50703.352329                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50703.352329                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50643.937619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50643.937619                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     32060866                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        26480                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           960597                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            463                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    33.375980                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.192225                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks      5464657                       # number of writebacks
system.cpu1.dcache.writebacks::total          5464657                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data     16288130                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     16288130                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data      1468148                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1468148                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         1488                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1488                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     17756278                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     17756278                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     17756278                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     17756278                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data     12100535                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12100535                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       291031                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       291031                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        19687                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        19687                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          462                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          462                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         1387                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1387                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data     12391566                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     12391566                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data     12411253                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12411253                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          394                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          394                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          434                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          434                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          828                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          828                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 480058998500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 480058998500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  12848242660                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12848242660                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   1744287000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   1744287000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     24731500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24731500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      7850000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7850000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 492907241160                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 492907241160                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 494651528160                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 494651528160                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     41988000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     41988000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     41988000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     41988000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.092642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.006253                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.006253                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.368525                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.368525                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.002214                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002214                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.006675                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.006675                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.069947                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.069947                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.070037                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.070037                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39672.543280                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39672.543280                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 44147.333652                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44147.333652                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 88600.954945                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 88600.954945                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 53531.385281                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53531.385281                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5659.697188                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5659.697188                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39777.639175                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39777.639175                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39855.083782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39855.083782                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 106568.527919                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 106568.527919                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 50710.144928                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 50710.144928                       # average overall mshr uncacheable latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           437095                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.845367                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          120180096                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           437606                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           274.630823                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.845367                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999698                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999698                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          288                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        241676291                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       241676291                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    120173255                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      120173255                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    120173255                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       120173255                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    120173255                       # number of overall hits
system.cpu1.icache.overall_hits::total      120173255                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       446330                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       446330                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       446330                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        446330                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       446330                       # number of overall misses
system.cpu1.icache.overall_misses::total       446330                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   6643336994                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   6643336994                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   6643336994                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   6643336994                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   6643336994                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   6643336994                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    120619585                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    120619585                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    120619585                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    120619585                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    120619585                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    120619585                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003700                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003700                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003700                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003700                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003700                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003700                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 14884.361334                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14884.361334                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 14884.361334                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14884.361334                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 14884.361334                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14884.361334                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2636                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               92                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.652174                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       437095                       # number of writebacks
system.cpu1.icache.writebacks::total           437095                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         9208                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9208                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         9208                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9208                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         9208                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9208                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       437122                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       437122                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       437122                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       437122                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       437122                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       437122                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   6010359497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   6010359497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   6010359497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   6010359497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   6010359497                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   6010359497                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.003624                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003624                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.003624                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003624                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.003624                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003624                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 13749.844430                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13749.844430                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 13749.844430                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13749.844430                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 13749.844430                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13749.844430                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   502337699000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    3222                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          1425417                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          852.675208                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           43120227                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1426423                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            30.229621                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3237476963500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.000945                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   852.674264                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000001                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.832690                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.832691                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1006                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          659                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        108751518                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       108751518                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     24447759                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       24447759                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     16811572                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      16811572                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       377604                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       377604                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       480969                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       480969                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       465001                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       465001                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     41259331                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        41259331                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     41636935                       # number of overall hits
system.cpu2.dcache.overall_hits::total       41636935                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1238593                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1238593                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      9145447                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      9145447                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       483175                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       483175                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        53756                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        53756                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        46769                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        46769                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     10384040                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10384040                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     10867215                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10867215                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  27053660500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  27053660500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 478441854168                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 478441854168                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    956700000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    956700000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data    217992000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    217992000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data       164500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       164500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 505495514668                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 505495514668                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 505495514668                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 505495514668                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     25686352                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     25686352                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     25957019                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     25957019                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       860779                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       860779                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       534725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       534725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       511770                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       511770                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     51643371                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     51643371                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     52504150                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     52504150                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.048220                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.048220                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.352330                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.352330                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.561323                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.561323                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.100530                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.100530                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.091387                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.091387                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.201072                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.201072                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.206978                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.206978                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 21842.252055                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21842.252055                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 52314.758827                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52314.758827                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 17797.083116                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17797.083116                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4661.036156                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4661.036156                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 48680.043092                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48680.043092                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 46515.644962                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46515.644962                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3624192                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        86116                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           201934                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            877                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    17.947409                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    98.193843                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks       953647                       # number of writebacks
system.cpu2.dcache.writebacks::total           953647                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       611148                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       611148                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      8423662                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      8423662                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        43068                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        43068                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      9034810                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9034810                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      9034810                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9034810                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       627445                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       627445                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       721785                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       721785                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data       393944                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       393944                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        10688                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        10688                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data        46769                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        46769                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      1349230                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1349230                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      1743174                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1743174                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data         2400                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         2400                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         2042                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         2042                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         4442                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         4442                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  10988435500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10988435500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  33843242977                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33843242977                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   8870426000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   8870426000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    251028500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    251028500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data    171237000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    171237000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data       150500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       150500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  44831678477                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  44831678477                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  53702104477                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  53702104477                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    104592000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    104592000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    104592000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    104592000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.024427                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.024427                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.027807                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.027807                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.457660                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.457660                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.019988                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.019988                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.091387                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.091387                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.026126                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.026126                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.033201                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.033201                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17512.985999                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17512.985999                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 46888.260323                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 46888.260323                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 22516.971955                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 22516.971955                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 23486.947979                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23486.947979                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3661.335500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3661.335500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 33227.602764                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 33227.602764                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 30807.082068                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 30807.082068                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data        43580                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        43580                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 23546.150383                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 23546.150383                       # average overall mshr uncacheable latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1948103                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.992319                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21700747                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1948615                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            11.136498                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.992319                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999985                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49575188                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49575188                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     21693662                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21693662                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     21693662                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21693662                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     21693662                       # number of overall hits
system.cpu2.icache.overall_hits::total       21693662                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2119826                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2119826                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2119826                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2119826                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2119826                       # number of overall misses
system.cpu2.icache.overall_misses::total      2119826                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  35034208470                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  35034208470                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  35034208470                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  35034208470                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  35034208470                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  35034208470                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     23813488                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23813488                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     23813488                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23813488                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     23813488                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23813488                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.089018                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.089018                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.089018                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.089018                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.089018                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.089018                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 16526.926488                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16526.926488                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 16526.926488                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16526.926488                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 16526.926488                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16526.926488                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        24976                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs             1226                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    20.371941                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1948103                       # number of writebacks
system.cpu2.icache.writebacks::total          1948103                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       171614                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       171614                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       171614                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       171614                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       171614                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       171614                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1948212                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1948212                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1948212                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1948212                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1948212                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1948212                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  30562333475                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  30562333475                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  30562333475                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  30562333475                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  30562333475                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  30562333475                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.081811                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.081811                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.081811                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.081811                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.081811                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.081811                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 15687.375642                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15687.375642                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 15687.375642                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15687.375642                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 15687.375642                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15687.375642                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   502337699000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    6461                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          5162189                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          951.994775                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          146337231                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5163000                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            28.343450                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   951.994775                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.929682                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.929682                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          794                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        361494348                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       361494348                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     89546641                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       89546641                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     51770607                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      51770607                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data      1084665                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1084665                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1670455                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1670455                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1605233                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1605233                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    141317248                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       141317248                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    142401913                       # number of overall hits
system.cpu3.dcache.overall_hits::total      142401913                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      7095666                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7095666                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data     24002221                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     24002221                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data      1117342                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1117342                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data       104205                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       104205                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        67135                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        67135                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     31097887                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      31097887                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     32215229                       # number of overall misses
system.cpu3.dcache.overall_misses::total     32215229                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 190671328500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 190671328500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 892946492581                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 892946492581                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data   1782038500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1782038500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data    322868500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    322868500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       245000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       245000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 1083617821081                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1083617821081                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 1083617821081                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1083617821081                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     96642307                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     96642307                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     75772828                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     75772828                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data      2202007                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      2202007                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1774660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1774660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1672368                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1672368                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    172415135                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    172415135                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    174617142                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    174617142                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.073422                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.073422                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.316766                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.316766                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.507420                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.507420                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.058718                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.058718                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.040144                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.040144                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.180366                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.180366                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.184491                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.184491                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26871.519671                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26871.519671                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 37202.661061                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 37202.661061                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 17101.276330                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17101.276330                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  4809.242571                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4809.242571                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34845.384224                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34845.384224                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33636.818819                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33636.818819                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      8744866                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1413943                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           511955                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          16428                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    17.081318                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.069089                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      3005851                       # number of writebacks
system.cpu3.dcache.writebacks::total          3005851                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      4419155                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4419155                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data     22081544                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total     22081544                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data        69897                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        69897                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     26500699                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     26500699                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     26500699                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     26500699                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      2676511                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2676511                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      1920677                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1920677                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data       928307                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       928307                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data        34308                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        34308                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data        67135                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        67135                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      4597188                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4597188                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      5525495                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5525495                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data         2624                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total         2624                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         2840                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         2840                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         5464                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         5464                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  54118647500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  54118647500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  64591753720                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  64591753720                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data  23354347500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  23354347500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    661142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    661142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data    255753500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    255753500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       225000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       225000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 118710401220                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 118710401220                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 142064748720                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 142064748720                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data    117821000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total    117821000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    117821000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    117821000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.027695                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.027695                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.025348                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025348                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.421573                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.421573                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.019332                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.019332                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.040144                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.040144                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.026663                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.026663                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.031643                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.031643                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 20219.848713                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20219.848713                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 33629.680430                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33629.680430                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 25157.999994                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 25157.999994                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 19270.782325                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19270.782325                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  3809.540478                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3809.540478                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25822.394303                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25822.394303                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25710.773192                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25710.773192                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 44901.295732                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 44901.295732                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 21563.140556                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 21563.140556                       # average overall mshr uncacheable latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          7486451                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.973600                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           75181795                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          7486963                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            10.041694                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.973600                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999948                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999948                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        174344299                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       174344299                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     75173153                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       75173153                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     75173153                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        75173153                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     75173153                       # number of overall hits
system.cpu3.icache.overall_hits::total       75173153                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      8255516                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      8255516                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      8255516                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       8255516                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      8255516                       # number of overall misses
system.cpu3.icache.overall_misses::total      8255516                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 140955733493                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 140955733493                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 140955733493                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 140955733493                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 140955733493                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 140955733493                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     83428669                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     83428669                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     83428669                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     83428669                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     83428669                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     83428669                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.098953                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.098953                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.098953                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.098953                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.098953                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.098953                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 17074.127589                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17074.127589                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 17074.127589                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17074.127589                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 17074.127589                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17074.127589                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       164862                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs             9380                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    17.575906                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      7486451                       # number of writebacks
system.cpu3.icache.writebacks::total          7486451                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       768555                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       768555                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       768555                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       768555                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       768555                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       768555                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      7486961                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      7486961                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      7486961                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      7486961                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      7486961                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      7486961                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 120444190096                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 120444190096                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 120444190096                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 120444190096                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 120444190096                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 120444190096                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.089741                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.089741                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.089741                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.089741                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.089741                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.089741                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 16087.193468                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16087.193468                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 16087.193468                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16087.193468                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 16087.193468                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16087.193468                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1135                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1135                       # Transaction distribution
system.iobus.trans_dist::WriteReq               29637                       # Transaction distribution
system.iobus.trans_dist::WriteResp              29637                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          654                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         3276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        57614                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total        57614                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   61544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          654                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         1827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2481                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      1828024                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      1828024                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1830505                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               650503                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             2928000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           148607715                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2821000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            29086000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                28791                       # number of replacements
system.iocache.tags.tagsinuse               15.995654                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                28807                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236552099000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.995654                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999728                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999728                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               259263                       # Number of tag accesses
system.iocache.tags.data_accesses              259263                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide          279                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              279                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide        28528                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        28528                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide        28807                       # number of demand (read+write) misses
system.iocache.demand_misses::total             28807                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide        28807                       # number of overall misses
system.iocache.overall_misses::total            28807                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide     32925937                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     32925937                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide   3347938778                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3347938778                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide   3380864715                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3380864715                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide   3380864715                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3380864715                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          279                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            279                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide        28528                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        28528                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide        28807                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           28807                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide        28807                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          28807                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 118014.111111                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118014.111111                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 117356.238713                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117356.238713                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 117362.610303                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117362.610303                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 117362.610303                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117362.610303                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           28512                       # number of writebacks
system.iocache.writebacks::total                28512                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide          279                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide        28528                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        28528                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide        28807                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        28807                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide        28807                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        28807                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     18975937                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18975937                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   1919507543                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1919507543                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide   1938483480                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1938483480                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide   1938483480                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1938483480                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 68014.111111                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68014.111111                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 67285.037262                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67285.037262                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 67292.098448                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67292.098448                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 67292.098448                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67292.098448                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6398634                       # number of replacements
system.l2.tags.tagsinuse                 32707.047083                       # Cycle average of tags in use
system.l2.tags.total_refs                    84169975                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6431402                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.087345                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              3246609295000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      766.734653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.029368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.006673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.059468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.007529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker     7.099559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     3.534528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1175.180886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2840.745562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker    63.238228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     2.403722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   154.341042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data 15694.143783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker    13.445109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker    11.242430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1032.539829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2488.787296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     5.863256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     2.878038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst  2370.941331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  6073.824795                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.023399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.035864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.086693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.001930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.478947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.031511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.075952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.072355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.185358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998140                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           210                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32558                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1310                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        14066                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2544                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.006409                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.993591                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 731069119                       # Number of tag accesses
system.l2.tags.data_accesses                731069119                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::switch_cpus0.dtb.walker       328510                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker        71719                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker     23178458                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker        40041                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker       176646                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker        74485                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker       531734                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker       119276                       # number of ReadReq hits
system.l2.ReadReq_hits::total                24520869                       # number of ReadReq hits
system.l2.WritebackDirty_hits::writebacks     10923067                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10923067                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      9556814                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          9556814                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data        64335                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         1868                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data        48609                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data       102573                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               217385                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data         2513                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          350                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data         1776                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data         4435                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               9074                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       564236                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       178690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       272827                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data      1107951                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2123704                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      4149716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       428960                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1874289                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      7152680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13605645                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1606626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      8375991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       725084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      2886015                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13593716                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker       328510                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker        71719                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst      4149716                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      2170862                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker     23178458                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker        40041                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       428960                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      8554681                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker       176646                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker        74485                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1874289                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       997911                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker       531734                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker       119276                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      7152680                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      3993966                       # number of demand (read+write) hits
system.l2.demand_hits::total                 53843934                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker       328510                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker        71719                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst      4149716                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      2170862                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker     23178458                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker        40041                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       428960                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      8554681                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker       176646                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker        74485                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1874289                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       997911                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker       531734                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker       119276                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      7152680                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      3993966                       # number of overall hits
system.l2.overall_hits::total                53843934                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker         1346                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker          703                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker         1189                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker           80                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker         1757                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker         1236                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker         1275                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker          779                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8365                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          881                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         2188                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1417                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4504                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          413                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          308                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          176                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              901                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       198473                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       108957                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       326107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       546357                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1179894                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       172387                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         8133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        73683                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       333747                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           587950                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       237202                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      3740798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       103993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       429714                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4511707                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker         1346                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          703                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       172387                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       435675                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         1189                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker           80                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         8133                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      3849755                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         1757                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker         1236                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        73683                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       430100                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         1275                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          779                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       333747                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       976071                       # number of demand (read+write) misses
system.l2.demand_misses::total                6287916                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker         1346                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          703                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       172387                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       435675                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         1189                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker           80                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         8133                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      3849755                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         1757                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker         1236                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        73683                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       430100                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         1275                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          779                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       333747                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       976071                       # number of overall misses
system.l2.overall_misses::total               6287916                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker    132845500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker     67479500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker    118168500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      7856500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker    174870500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker    124509000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker    122221000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker     72156500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       820107000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      7296500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       320500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data     26256500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     26343000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     60216500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      9606000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        90500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      5833500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      4290500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     19820500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data  17779327000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data  10448878500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  29025572000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  48262131000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  105515908500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  15596240000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst    744040000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst   6826811000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst  30412544000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  53579635000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data  22256842000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data 372936260500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  10154554000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data  40563490000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 445911146500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker    132845500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     67479500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  15596240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  40036169000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    118168500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      7856500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    744040000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 383385139000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    174870500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker    124509000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   6826811000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  39180126000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    122221000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     72156500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  30412544000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  88825621000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     605826797000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker    132845500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     67479500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  15596240000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  40036169000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    118168500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      7856500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    744040000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 383385139000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    174870500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker    124509000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   6826811000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  39180126000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    122221000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     72156500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  30412544000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  88825621000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    605826797000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker       329856                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker        72422                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker     23179647                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker        40121                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker       178403                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker        75721                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker       533009                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker       120055                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            24529234                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::writebacks     10923067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10923067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      9556814                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      9556814                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data        65216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1886                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data        50797                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data       103990                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           221889                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         2926                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          354                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2084                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         4611                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9975                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       762709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       287647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       598934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      1654308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3303598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      4322103                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       437093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1947972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      7486427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14193595                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      1843828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data     12116789                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       829077                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      3315729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      18105423                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker       329856                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker        72422                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst      4322103                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2606537                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker     23179647                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker        40121                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       437093                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data     12404436                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker       178403                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker        75721                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1947972                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      1428011                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker       533009                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker       120055                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      7486427                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      4970037                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60131850                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker       329856                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker        72422                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      4322103                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2606537                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker     23179647                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker        40121                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       437093                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data     12404436                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker       178403                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker        75721                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1947972                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      1428011                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker       533009                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker       120055                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      7486427                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      4970037                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60131850                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.004081                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.009707                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.000051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.001994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.009848                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.016323                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.002392                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.006489                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000341                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.013509                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.009544                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.043073                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.013626                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.020298                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.141148                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.011299                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.147793                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.038170                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.090326                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.260221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.378787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.544479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.330263                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.357154                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.039885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.018607                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.037825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.044580                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.041424                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.128646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.308728                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.125432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.129599                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.249191                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.004081                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.009707                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.039885                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.167147                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.000051                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.001994                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.018607                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.310353                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.009848                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.016323                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.037825                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.301188                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.002392                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.006489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.044580                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.196391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.104569                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.004081                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.009707                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.039885                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.167147                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.000051                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.001994                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.018607                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.310353                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.009848                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.016323                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.037825                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.301188                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.002392                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.006489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.044580                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.196391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.104569                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 98696.508172                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 95987.908962                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 99384.777124                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 98206.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 99527.888446                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 100735.436893                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 95859.607843                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 92627.086008                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 98040.286910                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  8282.065834                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 17805.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 12000.228519                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 18590.684545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13369.560391                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 23259.079903                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data        22625                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 18939.935065                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data 24377.840909                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21998.335183                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 89580.582749                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 95899.102398                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 89006.283214                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 88334.424195                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89428.294830                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 90472.251388                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 91484.077216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 92651.099982                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 91124.546438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91129.577345                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 93830.751849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 99694.306001                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 97646.514669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 94396.482311                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98834.243115                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 98696.508172                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 95987.908962                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 90472.251388                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 91894.575085                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 99384.777124                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 98206.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 91484.077216                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 99586.892932                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 99527.888446                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 100735.436893                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 92651.099982                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 91095.387119                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 95859.607843                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 92627.086008                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 91124.546438                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 91003.237469                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96347.787884                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 98696.508172                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 95987.908962                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 90472.251388                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 91894.575085                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 99384.777124                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 98206.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 91484.077216                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 99586.892932                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 99527.888446                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 100735.436893                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 92651.099982                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 91095.387119                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 95859.607843                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 92627.086008                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 91124.546438                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 91003.237469                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96347.787884                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              2105604                       # number of writebacks
system.l2.writebacks::total                   2105604                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  9                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst         2285                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          499                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst         1374                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst         2527                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6685                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data         1729                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data          147                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          384                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data         3583                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         5843                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         2285                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         1729                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          499                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         1374                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          385                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         2527                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         3583                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               12538                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         2285                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         1729                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          499                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         1374                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          385                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         2527                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         3583                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              12538                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker         1345                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker          703                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker         1186                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           79                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker         1753                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker         1236                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker         1275                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker          779                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8356                       # number of ReadReq MSHR misses
system.l2.CleanEvict_mshr_misses::writebacks        22481                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         22481                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          881                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         2188                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         1417                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4504                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          413                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          308                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          176                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          901                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       198473                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data       108957                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       326106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       546357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1179893                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       170102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst         7634                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst        72309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       331220                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       581265                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data       235473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data      3740651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       103609                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data       426131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4505864                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker         1345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       170102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       433946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         1186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         7634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      3849608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         1753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker         1236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        72309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       429715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         1275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       331220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       972488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6275378                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker         1345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       170102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       433946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         1186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         7634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      3849608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         1753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker         1236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        72309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       429715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         1275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       331220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       972488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6275378                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         2251                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          394                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data         2400                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data         2624                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         7669                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         2323                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          434                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         2042                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         2840                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         7639                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         4574                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          828                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         4442                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         5464                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        15308                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker    119335000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     60449500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    105995001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      6989000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker    156998500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker    112149000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    109470501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     64366500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    735753002                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     17077000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       350000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     42570000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     27394000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     87391000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      7922500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      5992000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      3427500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     17422000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  15794589516                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   9359304509                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  25764420567                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  42798514098                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  93716828690                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  13704948022                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst    625917002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst   5992058510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  26890653017                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  47213576551                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data  19764385007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data 335517116491                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data   9088862523                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data  36011158041                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 400381522062                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker    119335000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     60449500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  13704948022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  35558974523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    105995001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      6989000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    625917002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 344876421000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    156998500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker    112149000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   5992058510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  34853283090                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    109470501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     64366500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  26890653017                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  78809672139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 542047680305                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker    119335000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     60449500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  13704948022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  35558974523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    105995001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      6989000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    625917002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 344876421000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    156998500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker    112149000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   5992058510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  34853283090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    109470501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     64366500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  26890653017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  78809672139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 542047680305                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    152180500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     37002000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     74204500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     84561000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    347948000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    152180500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     37002000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     74204500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     84561000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    347948000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.004078                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.009707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.000051                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.001969                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.009826                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.016323                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.002392                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.006489                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000341                       # mshr miss rate for ReadReq accesses
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.013509                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.009544                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.043073                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.013626                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.020298                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.141148                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.011299                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.147793                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.038170                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.090326                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.260221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.378787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.544477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.330263                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.357154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.039356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.017465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.037120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.044243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.040953                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.127709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.308716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.124969                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.128518                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.248868                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.004078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.009707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.039356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.166484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.000051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.001969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.017465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.310341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.009826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.016323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.037120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.300919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.002392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.006489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.044243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.195670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.104360                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.004078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.009707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.039356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.166484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.000051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.001969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.017465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.310341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.009826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.016323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.037120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.300919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.002392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.006489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.044243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.195670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104360                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 88724.907063                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 85987.908962                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 89371.838954                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 88468.354430                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 89559.897319                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 90735.436893                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 85859.216471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 82627.086008                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 88050.861896                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 19383.654938                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19444.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19456.124314                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19332.392378                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19402.975133                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 19182.808717                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19454.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19474.431818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19336.293008                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 79580.545041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 85899.065769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 79006.275772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 78334.338350                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79428.243654                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 80568.999906                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 81990.699764                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 82867.395622                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 81186.682619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81225.562439                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 83934.824829                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 89694.846296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 87722.712535                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 84507.247867                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88857.879879                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 88724.907063                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 85987.908962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 80568.999906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 81943.316733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 89371.838954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 88468.354430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 81990.699764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 89587.412796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 89559.897319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 90735.436893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 82867.395622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 81107.904285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 85859.216471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 82627.086008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 81186.682619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 81039.223249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86376.897185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 88724.907063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 85987.908962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 80568.999906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 81943.316733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 89371.838954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 88468.354430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 81990.699764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 89587.412796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 89559.897319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 90735.436893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 82867.395622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 81107.904285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 85859.216471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 82627.086008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 81186.682619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 81039.223249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86376.897185                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 67605.730786                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 93913.705584                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 30918.541667                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 32225.990854                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 45370.713261                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 33270.769567                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 44688.405797                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 16705.200360                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 15476.024890                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 22729.814476                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      12935337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6683592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          402                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                7669                       # Transaction distribution
system.membus.trans_dist::ReadResp            5103433                       # Transaction distribution
system.membus.trans_dist::WriteReq               7639                       # Transaction distribution
system.membus.trans_dist::WriteResp              7639                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2134116                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4103241                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           205593                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         147907                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1220180                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1175916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5095764                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         28528                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        57598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        57598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        26686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19149009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19179625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19237223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1824768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1824768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2481                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        53372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    536120448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    536176301                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               538001069                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           388784                       # Total snoops (count)
system.membus.snoopTraffic                      25728                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6713280                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000248                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015737                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6711617     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                    1663      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6713280                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3581497                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            22793477                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         22493157193                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1524563                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        34271426249                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups       69518436                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     50300395                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3881608                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     41568841                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       29817501                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    71.730412                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        8247751                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       192998                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      1985231                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       647731                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses      1337500                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted       388713                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks           931342                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort       931342                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        82005                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2       332232                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore       517105                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples       414237                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  1268.751946                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev  4801.591827                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-16383       406722     98.19%     98.19% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::16384-32767         6585      1.59%     99.78% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::32768-49151          559      0.13%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::49152-65535          170      0.04%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::65536-81919           97      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::81920-98303           54      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::98304-114687           28      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::114688-131071           10      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-147455            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::147456-163839            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::163840-180223            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::180224-196607            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::196608-212991            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::212992-229375            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total       414237                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples       457946                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 11214.861578                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  9074.028453                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 10894.073761                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-65535       455236     99.41%     99.41% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::65536-131071         2212      0.48%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-196607          260      0.06%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::196608-262143          170      0.04%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-327679           33      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::327680-393215           28      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-458751            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::458752-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-589823            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total       457946                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 493193277408                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.750024                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     0.539486                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-3 492620228408     99.88%     99.88% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-7    348592000      0.07%     99.95% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-11    114649000      0.02%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-15     59696500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-19     27005500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-23     10008500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::24-27      7796000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::28-31      5176500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::32-35       125000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 493193277408                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K       111879     64.67%     64.67% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        61120     35.33%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total       172999                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data       931342                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total       931342                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data       172999                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total       172999                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total      1104341                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits            62763761                       # DTB read hits
system.switch_cpus0.dtb.read_misses            752591                       # DTB read misses
system.switch_cpus0.dtb.write_hits           45467201                       # DTB write hits
system.switch_cpus0.dtb.write_misses           178751                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                3133                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva           49323                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid         5224                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries           88943                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults             5404                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults         25258                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults            14662                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses        63516352                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       45645952                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                108230962                       # DTB hits
system.switch_cpus0.dtb.misses                 931342                       # DTB misses
system.switch_cpus0.dtb.accesses            109162304                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks           148506                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort       148506                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1        16081                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2       109933                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore        22492                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples       126014                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean   508.614122                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev  3371.796660                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-16383       125014     99.21%     99.21% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::16384-32767          828      0.66%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::32768-49151          102      0.08%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::49152-65535           24      0.02%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-81919           10      0.01%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::81920-98303           15      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::98304-114687           16      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::114688-131071            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::147456-163839            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::163840-180223            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::180224-196607            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total       126014                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples        75611                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 10039.432093                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  7688.018191                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 11983.582586                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-32767        74752     98.86%     98.86% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::32768-65535          255      0.34%     99.20% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-98303          271      0.36%     99.56% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::98304-131071          229      0.30%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-163839           30      0.04%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::163840-196607           40      0.05%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-229375           14      0.02%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::229376-262143            8      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-294911            5      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::294912-327679            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-360447            4      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::360448-393215            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total        75611                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples 488899239612                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.918406                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.273932                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0  39913895500      8.16%      8.16% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1 448964304612     91.83%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2     19780000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3       953000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::4       200000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::5        81500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::6        25000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total 488899239612                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K        43738     82.34%     82.34% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M         9381     17.66%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total        53119                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst       148506                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total       148506                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst        53119                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total        53119                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total       201625                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits            49917816                       # ITB inst hits
system.switch_cpus0.itb.inst_misses            148506                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                3133                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva           49323                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid         5224                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries           45339                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            33345                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses        50066322                       # ITB inst accesses
system.switch_cpus0.itb.hits                 49917816                       # DTB hits
system.switch_cpus0.itb.misses                 148506                       # DTB misses
system.switch_cpus0.itb.accesses             50066322                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions         7370                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         3685                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 88322491.882497                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 255805152.030255                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows         2819     76.50%     76.50% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          866     23.50%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value   3132508500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         3685                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 176430869912                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 325468382587                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               352630391                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    132706380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             357020324                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           69518436                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     38712983                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            184578343                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10378914                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles           1742249                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        37664                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      1497410                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       637586                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         7547                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         49857674                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2516045                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes          58455                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    326396636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.326716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.629770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       244413275     74.88%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         7180794      2.20%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        11626798      3.56%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         7267863      2.23%     82.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         6959421      2.13%     85.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         6073567      1.86%     86.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         5798100      1.78%     88.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         8810915      2.70%     91.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        28265903      8.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    326396636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.197142                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.012449                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        96171570                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    163745021                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         53792380                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      8381849                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4305816                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      9191652                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       894758                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     368377268                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts      3354297                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4305816                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101156016                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       26531397                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles    101633627                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         57079744                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     35690036                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     352929837                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        52489                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       4716990                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3313975                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      23848794                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    374419853                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   1595561664                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    397967249                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups       141016                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    262808081                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       111611776                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      4326670                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts      3562050                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         43334382                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     68952465                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     51112374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     13858466                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     19278839                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         330654941                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      6310148                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        303522871                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       785495                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     81990674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    187381049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       717817                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    326396636                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.929920                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.610567                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    207393482     63.54%     63.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     45731571     14.01%     77.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     25335528      7.76%     85.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     16900143      5.18%     90.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     13455364      4.12%     94.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8205992      2.51%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      5369751      1.65%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      2688547      0.82%     99.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      1316258      0.40%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    326396636                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         788366     13.25%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2936911     49.36%     62.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      2224977     37.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass         3247      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    189976418     62.59%     62.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       142774      0.05%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd           42      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            1      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            1      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp           26      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt           78      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv           26      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        12243      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     65824143     21.69%     84.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     47563871     15.67%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     303522871                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.860739                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            5950254                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019604                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    939851769                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    419157706                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    291893052                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads       326360                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes       198340                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       134603                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     309296548                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses         173330                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      2081936                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     17973299                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        16765                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       408397                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      7686549                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads      1084458                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1153443                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4305816                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       19652160                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      4990882                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    338704561                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       796609                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     68952465                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     51112374                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      3363706                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        399950                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      4480359                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents       408397                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1650925                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1909154                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      3560079                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    298439348                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     63463520                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      4154336                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop              1739472                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           110241589                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        44974248                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          46778069                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.846323                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             293744262                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            292027655                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        155692235                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        271092373                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.828141                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.574314                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts     82433812                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls      5592331                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2997967                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    313022271                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.817850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.790501                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    217346446     69.43%     69.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     48733865     15.57%     85.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     14146836      4.52%     89.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      8200538      2.62%     92.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5226598      1.67%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      4461191      1.43%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2966735      0.95%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      2157207      0.69%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      9782855      3.13%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    313022271                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    206704955                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     256005197                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              94404992                       # Number of memory references committed
system.switch_cpus0.commit.loads             50979167                       # Number of loads committed
system.switch_cpus0.commit.membars            2263447                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          38493202                       # Number of branches committed
system.switch_cpus0.commit.fp_insts            126912                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        223998291                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4422488                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    161456828     63.07%     63.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       131057      0.05%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp           26      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt           52      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv           26      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc        12216      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     50979167     19.91%     83.04% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     43425825     16.96%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    256005197                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events      9782855                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           634463119                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          690190759                       # The number of ROB writes
system.switch_cpus0.timesIdled                1770158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               26233755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           650935911                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          205674175                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            254974417                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.714510                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.714510                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.583257                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.583257                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       327053470                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183062391                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads            97702                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes           46760                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       1066513847                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       117769260                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads      651203032                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       4658606                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      159727653                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    132701007                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5893424                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     79876848                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       74419905                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    93.168305                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        4837982                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect       296834                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2031599                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2008702                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        22897                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted         6253                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks         36197382                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort     36197382                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1        16207                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2     11585190                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore     24595985                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples     11601397                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean 43579.759446                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev 41416.792224                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-32767      5616551     48.41%     48.41% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::32768-65535      2703801     23.31%     71.72% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-98303      1859772     16.03%     87.75% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::98304-131071      1074214      9.26%     97.01% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-163839       289233      2.49%     99.50% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::163840-196607        50606      0.44%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-229375         3608      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::229376-262143         1381      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-294911          820      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::294912-327679          578      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-360447          319      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::360448-393215          278      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::393216-425983          158      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::425984-458751           69      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::458752-491519            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total     11601397                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples     25521376                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 64025.161398                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 50696.145174                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 41266.559522                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-32767      8388711     32.87%     32.87% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::32768-65535      6048150     23.70%     56.57% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-98303      5457648     21.38%     77.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::98304-131071      3749461     14.69%     92.64% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-163839      1433290      5.62%     98.26% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::163840-196607       422387      1.66%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-229375        14992      0.06%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::229376-262143         3464      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-294911         1210      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::294912-327679          827      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-360447          481      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::360448-393215          339      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-425983          235      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::425984-458751          144      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-491519           29      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::491520-524287            8      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total     25521376                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 501969151500                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     4.393188                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     4.906250                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-3 281785466000     56.14%     56.14% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-7  74683516000     14.88%     71.01% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-11  81466344000     16.23%     87.24% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-15  57454112500     11.45%     98.69% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-19   4342770500      0.87%     99.55% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::20-23   1885112500      0.38%     99.93% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::24-27    298193500      0.06%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::28-31     42565000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::32-35      9859500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::36-39      1045500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::40-43       157000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::44-47         7000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::48-51         2500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 501969151500                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K     11460255     99.86%     99.86% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M        16100      0.14%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total     11476355                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data     36197382                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total     36197382                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data     11476355                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total     11476355                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total     47673737                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           139932228                       # DTB read hits
system.switch_cpus1.dtb.read_misses          35889813                       # DTB read misses
system.switch_cpus1.dtb.write_hits           52050224                       # DTB write hits
system.switch_cpus1.dtb.write_misses           307569                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                3133                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva           49323                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid         5224                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries          201208                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults              127                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          9029                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             4578                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       175822041                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses       52357793                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                191982452                       # DTB hits
system.switch_cpus1.dtb.misses               36197382                       # DTB misses
system.switch_cpus1.dtb.accesses            228179834                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            22726                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        22726                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1         2307                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        19440                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore          979                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        21747                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean   411.665977                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev  2599.277842                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-8191        21240     97.67%     97.67% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::8192-16383          270      1.24%     98.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::16384-24575          222      1.02%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::24576-32767            6      0.03%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::32768-40959            7      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::40960-49151            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-73727            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        21747                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        22173                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 22148.762008                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean 21028.674917                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev  7748.852896                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-16383         3219     14.52%     14.52% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::16384-32767        18418     83.06%     97.58% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::32768-49151          443      2.00%     99.58% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::49152-65535            7      0.03%     99.61% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-81919            5      0.02%     99.63% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::81920-98303           27      0.12%     99.76% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::98304-114687           45      0.20%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::114688-131071            3      0.01%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-147455            1      0.00%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::147456-163839            1      0.00%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-212991            2      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::212992-229375            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::245760-262143            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        22173                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples 201310691280                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.953613                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.210355                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0   9339487000      4.64%      4.64% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1 191970041280     95.36%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2      1059500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3        93500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4        10000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total 201310691280                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K        18892     89.14%     89.14% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M         2302     10.86%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total        21194                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        22726                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        22726                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst        21194                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total        21194                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        43920                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           120637013                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             22726                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                3133                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva           49323                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid         5224                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries           21179                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults            12195                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       120659739                       # ITB inst accesses
system.switch_cpus1.itb.hits                120637013                       # DTB hits
system.switch_cpus1.itb.misses                  22726                       # DTB misses
system.switch_cpus1.itb.accesses            120659739                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions          301                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          151                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 14084341.529801                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 46648590.706421                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows           71     47.02%     47.02% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           80     52.98%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    327837500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          151                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 499843009429                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   2126735571                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               999686099                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    131503093                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             779936744                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          159727653                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     81266589                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            859578224                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11966858                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            731599                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        29355                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       321758                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        40456                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          193                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        120619585                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1975685                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           5571                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    998188107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.825990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.086232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       827081175     82.86%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        16405766      1.64%     84.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        21558759      2.16%     86.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        23811843      2.39%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        26953235      2.70%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        14159554      1.42%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         9825332      0.98%     94.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        11167659      1.12%     95.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        47224784      4.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    998188107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.159778                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.780182                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       100088738                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    756210550                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        115730758                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     20282795                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       5875266                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     19822050                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       108317                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     743990303                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        53863                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       5875266                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107990576                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles      656249375                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     15418049                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        124265147                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     88389694                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     722859355                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       752222                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      49579395                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      35481321                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       9928269                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    800984806                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   3209953738                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    782272150                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         1190                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    521207066                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       279777740                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       338631                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       318637                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        108869947                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    167800006                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     62694742                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      9834432                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     11963038                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         692407626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       697893                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        616418373                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     12561708                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    215785018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    565192224                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        18064                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    998188107                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.617537                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.304452                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    735920078     73.73%     73.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    105296167     10.55%     84.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     62483344      6.26%     90.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     39706951      3.98%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     27468756      2.75%     97.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     13665931      1.37%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      8603552      0.86%     99.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      3137950      0.31%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      1905378      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    998188107                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         338124      5.25%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2591230     40.20%     45.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      3516438     54.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass           23      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    380985877     61.81%     61.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1159448      0.19%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            2      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          248      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    177700904     28.83%     90.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     56571870      9.18%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     616418373                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.616612                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            6445792                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010457                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   2250030538                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    908919221                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    561043195                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         1815                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         1338                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          800                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     622863162                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            980                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      4465922                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     56268631                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        13580                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        32144                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     13112004                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      1002843                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      2302640                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       5875266                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles      558834949                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles     63769959                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    693122081                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      2962856                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    167800006                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     62694742                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       271563                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents       7381930                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents     52101693                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        32144                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      3786536                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      2705146                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      6491682                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    572381579                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    139459893                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      7840256                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                16562                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           194641366                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       109910923                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          55181473                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.572561                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             562497004                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            561043995                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        326293557                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        574648449                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              0.561220                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.567814                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    216072003                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       679829                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      5785261                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    967277013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.493472                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.466189                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    795693093     82.26%     82.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     82970986      8.58%     90.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     27971221      2.89%     93.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     10727871      1.11%     94.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     15052101      1.56%     96.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      5337268      0.55%     96.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      6315100      0.65%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      4233544      0.44%     98.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     18975829      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    967277013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    445864118                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     477323825                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             161114113                       # Number of memory references committed
system.switch_cpus1.commit.loads            111531375                       # Number of loads committed
system.switch_cpus1.commit.membars             410552                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          93710972                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               800                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        392881768                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      3708322                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    315102680     66.01%     66.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      1106784      0.23%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc          248      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    111531375     23.37%     89.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     49582738     10.39%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    477323825                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     18975829                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          1640959378                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         1417749421                       # The number of ROB writes
system.switch_cpus1.timesIdled                 173838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1497992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             4253391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          445860795                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            477320502                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.242148                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.242148                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.446001                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.446001                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       635147575                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      310024569                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              548                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             272                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       2211880435                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       302101609                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1917202369                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        488209                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       30303459                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     19853060                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1463979                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     17752499                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       12672165                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    71.382429                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        4269452                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        71945                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      1446909                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       593499                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses       853410                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       190581                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks           403523                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort       403523                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1        52423                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       137969                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore       213131                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       190392                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  1093.837976                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  4924.156508                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-32767       190054     99.82%     99.82% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::32768-65535          175      0.09%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-98303           72      0.04%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::98304-131071           80      0.04%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-163839            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::163840-196607            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-229375            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::229376-262143            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-294911            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::294912-327679            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-360447            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       190392                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples       245742                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean 13799.653702                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean 11023.056387                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev 14408.386760                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-32767       240303     97.79%     97.79% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::32768-65535         2084      0.85%     98.63% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-98303         1042      0.42%     99.06% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::98304-131071         1834      0.75%     99.81% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-163839          112      0.05%     99.85% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::163840-196607          158      0.06%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-229375          113      0.05%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::229376-262143           31      0.01%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-294911           39      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::294912-327679           10      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-360447           11      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::360448-393215            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-425983            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-491519            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total       245742                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 497640875204                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.300987                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     0.504879                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 497066384704     99.88%     99.88% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    358415000      0.07%     99.96% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5     75086500      0.02%     99.97% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7     35306500      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9     30736000      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11     22341000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13      7924500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15     26684000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17      5811000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::18-19      1570500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::20-21      5898500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::22-23       471500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::24-25      1388500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::26-27       267500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::28-29       313000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::30-31      2276500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 497640875204                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K        58530     55.87%     55.87% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M        46237     44.13%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       104767                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data       403523                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total       403523                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       104767                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       104767                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total       508290                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            29525048                       # DTB read hits
system.switch_cpus2.dtb.read_misses            311332                       # DTB read misses
system.switch_cpus2.dtb.write_hits           27932817                       # DTB write hits
system.switch_cpus2.dtb.write_misses            92191                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                3133                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva           49323                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid         5224                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           98359                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults             1168                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults         22095                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults            16314                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        29836380                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses       28025008                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                 57457865                       # DTB hits
system.switch_cpus2.dtb.misses                 403523                       # DTB misses
system.switch_cpus2.dtb.accesses             57861388                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks            94035                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort        94035                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1        10608                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2        70145                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore        13282                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples        80753                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean   876.431835                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev  7287.275068                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-32767        80304     99.44%     99.44% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-65535          200      0.25%     99.69% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-98303          124      0.15%     99.85% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-131071           98      0.12%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-163839            7      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-196607            8      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-229375            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::262144-294911            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::294912-327679            5      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::327680-360447            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total        80753                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples        61490                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 16499.707269                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean 12001.781858                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 18244.511138                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-32767        59372     96.56%     96.56% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::32768-65535          791      1.29%     97.84% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-98303          521      0.85%     98.69% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::98304-131071          635      1.03%     99.72% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-163839           57      0.09%     99.81% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::163840-196607           34      0.06%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-229375           27      0.04%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::229376-262143           15      0.02%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-294911           15      0.02%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::294912-327679            8      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::327680-360447            8      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::360448-393215            6      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::491520-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total        61490                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples 497651959204                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.980102                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.140408                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0   9945457500      2.00%      2.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1 487671084204     97.99%     99.99% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2     29530000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3      4337500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::4      1317500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::5       232500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total 497651959204                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K        38147     79.13%     79.13% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M        10061     20.87%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total        48208                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst        94035                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total        94035                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst        48208                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total        48208                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total       142243                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits            23850458                       # ITB inst hits
system.switch_cpus2.itb.inst_misses             94035                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                3133                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva           49323                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid         5224                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries           47982                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            15542                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses        23944493                       # ITB inst accesses
system.switch_cpus2.itb.hits                 23850458                       # DTB hits
system.switch_cpus2.itb.misses                  94035                       # DTB misses
system.switch_cpus2.itb.accesses             23944493                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions         6445                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         3223                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 127053996.312752                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 237980742.309185                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows         1858     57.65%     57.65% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1365     42.35%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value   3044418500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         3223                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON  92440925884                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 409495030116                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               184883220                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     62818455                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             155322314                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30303459                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17535116                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            104611230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4185256                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles           1582286                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        48197                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       776755                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       374261                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles         1367                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         23813498                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       990672                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes          31763                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    172305179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.154402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.494424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       134624972     78.13%     78.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3608285      2.09%     80.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4728389      2.74%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3422607      1.99%     84.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3488210      2.02%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3173019      1.84%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2716434      1.58%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2886163      1.68%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13657100      7.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    172305179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.163906                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.840110                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        45432090                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     96038767                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25551785                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      3556161                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       1726376                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4855711                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       370829                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     170345359                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      1307000                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       1726376                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        47535738                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       10291547                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     53322272                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27064708                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     32364538                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     163958792                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        11417                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        935727                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        355244                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      28972416                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    164207822                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    749942035                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    184661712                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups       180900                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    129247104                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34960718                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      2165314                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      1760285                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         19520485                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     30866349                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     30344302                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      5847397                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      9881236                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155700237                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      3013679                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149147755                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       268226                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27381485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59305377                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       308903                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    172305179                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.865602                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.594115                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    115061256     66.78%     66.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21765901     12.63%     79.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11666843      6.77%     86.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7973268      4.63%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6755647      3.92%     94.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4173407      2.42%     97.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2830811      1.64%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1370493      0.80%     99.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       707553      0.41%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    172305179                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         273002      7.95%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1764588     51.38%     59.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1397049     40.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         1944      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     89611144     60.08%     60.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       116801      0.08%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            3      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            3      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp           10      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            7      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            1      0.00%     60.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15809      0.01%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            2      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            6      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     30568232     20.50%     80.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     28833793     19.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149147755                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.806713                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3434639                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.023028                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    473904839                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    186003045                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144190401                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       398715                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes       223553                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       171988                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152366477                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         213973                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1081240                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      5459940                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        10700                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       133021                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      3391193                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       837302                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       682556                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       1726376                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        4747840                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      5148715                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    158970731                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       400069                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     30866349                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     30344302                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      1676252                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         83862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      5040102                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       133021                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       579049                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       708155                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1287204                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147180138                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     29780953                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1564443                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               256815                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            58216307                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21251037                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          28435354                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.796071                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145046233                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144362389                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         71465558                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        125967370                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.780830                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.567334                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     27346865                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      2704776                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1097727                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    167662214                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.784181                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.790544                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    119911459     71.52%     71.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24386749     14.55%     86.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      6354822      3.79%     89.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3890345      2.32%     92.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2703270      1.61%     93.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2364288      1.41%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1597279      0.95%     96.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1140086      0.68%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      5313916      3.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    167662214                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100105307                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     131477552                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              52359518                       # Number of memory references committed
system.switch_cpus2.commit.loads             25406409                       # Number of loads committed
system.switch_cpus2.commit.membars            1001297                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18975649                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            168453                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117012250                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2467574                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     78999565     60.09%     60.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       102654      0.08%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            2      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            6      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            6      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            1      0.00%     60.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc        15798      0.01%     60.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            2      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     25406409     19.32%     79.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     26953109     20.50%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    131477552                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      5313916                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           317360739                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          322232822                       # The number of ROB writes
system.switch_cpus2.timesIdled                 811601                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               12578041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           818988710                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           99960187                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            131332432                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.849569                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.849569                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.540667                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.540667                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       160734390                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       90862085                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads           132648                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes           44722                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads        523022642                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        49674505                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads      348989364                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       2344350                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      116815522                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     85026629                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      6874381                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     70581717                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       50650335                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    71.761268                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       13275437                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect       337041                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      3346798                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       747224                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      2599574                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       743935                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks          1575293                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort      1575293                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1       134032                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       571740                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore       869521                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       705772                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean  1179.667796                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  4632.522665                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-32767       704312     99.79%     99.79% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::32768-65535         1172      0.17%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-98303          221      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::98304-131071           52      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-163839            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::163840-196607            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-229375            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::229376-262143            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-360447            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       705772                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples       773048                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 10891.754458                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean  9046.501499                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev  8381.785152                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-32767       768369     99.39%     99.39% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::32768-65535         1732      0.22%     99.62% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-98303         1404      0.18%     99.80% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::98304-131071         1334      0.17%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-163839          104      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::163840-196607           21      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-229375           20      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::229376-262143           16      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-294911           15      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::294912-327679            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-360447           29      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total       773048                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 501637868000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.503074                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.641297                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-3 500717994500     99.82%     99.82% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-7    559586000      0.11%     99.93% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-11    192852500      0.04%     99.97% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-15     94476000      0.02%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-19     38778000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::20-23     13651500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::24-27     10621500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::28-31      9875500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::32-35        32500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 501637868000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K       187673     65.38%     65.38% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M        99356     34.62%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total       287029                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data      1575293                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total      1575293                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data       287029                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total       287029                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total      1862322                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           107934665                       # DTB read hits
system.switch_cpus3.dtb.read_misses           1265023                       # DTB read misses
system.switch_cpus3.dtb.write_hits           83149154                       # DTB write hits
system.switch_cpus3.dtb.write_misses           310270                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                3133                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva           49323                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid         5224                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries          147012                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults             7867                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults         46607                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults            29184                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       109199688                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses       83459424                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                191083819                       # DTB hits
system.switch_cpus3.dtb.misses                1575293                       # DTB misses
system.switch_cpus3.dtb.accesses            192659112                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks           245404                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort       245404                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1        24154                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2       185268                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore        35982                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples       209422                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean   723.092607                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev  4573.757965                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-16383       206992     98.84%     98.84% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::16384-32767         1795      0.86%     99.70% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::32768-49151          370      0.18%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::49152-65535          102      0.05%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-81919           59      0.03%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::81920-98303           55      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::98304-114687           19      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::114688-131071            4      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-147455            7      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::147456-163839            5      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::163840-180223            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-212991            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::229376-245759            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::245760-262143            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total       209422                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples       121533                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 10077.912995                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  7797.063436                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 10418.690932                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-32767       120154     98.87%     98.87% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::32768-65535          711      0.59%     99.45% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-98303          305      0.25%     99.70% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::98304-131071          282      0.23%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-163839           27      0.02%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::163840-196607           31      0.03%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-229375           13      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::229376-262143            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-294911            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::294912-327679            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-360447            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total       121533                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples 501619873500                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.828816                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.377076                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0  85932508500     17.13%     17.13% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1 415633126500     82.86%     99.99% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2     48258000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3      4359500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4      1008500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::5       238500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::6       146500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::7       227500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total 501619873500                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K        71311     83.35%     83.35% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M        14240     16.65%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total        85551                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst       245404                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total       245404                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst        85551                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total        85551                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total       330955                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits            83534466                       # ITB inst hits
system.switch_cpus3.itb.inst_misses            245404                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                3133                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva           49323                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid         5224                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries           73959                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            61453                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses        83779870                       # ITB inst accesses
system.switch_cpus3.itb.hits                 83534466                       # DTB hits
system.switch_cpus3.itb.misses                 245404                       # DTB misses
system.switch_cpus3.itb.accesses             83779870                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions        12921                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         6461                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 29747090.665377                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 124512034.985291                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows         5066     78.41%     78.41% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1395     21.59%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value   1977076500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         6461                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 309634132210                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 192195952789                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               619175747                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    226103989                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             604233474                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          116815522                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     64672996                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            327762368                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       17913958                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles           2763422                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        42982                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      2492403                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       818971                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles        15987                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         83428741                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      4401832                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes         104863                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    568957101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.302470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.619669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       429603437     75.51%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        12056513      2.12%     77.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        19577090      3.44%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        12119256      2.13%     83.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        11765711      2.07%     85.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        10323053      1.81%     87.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         9310613      1.64%     88.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7        14672198      2.58%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        49529230      8.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    568957101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.188663                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.975867                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       165411136                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    289582087                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         91943529                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     14597703                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7422646                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     15437529                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1553721                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     633189941                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts      5736616                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7422646                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       174079624                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       50509277                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles    158843245                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         97613947                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     80488362                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     606736754                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       145065                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8050990                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       5904571                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      60229129                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    640350346                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   2749796708                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    690699582                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups       195389                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    446350384                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       193999962                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      6969415                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      5724187                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         75608465                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    118389687                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     93071386                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     22718075                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     34590196                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         568893350                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded     10076737                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        521553988                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      1407150                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    142363651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    323866707                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      1266933                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    568957101                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.916684                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.607626                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    366095556     64.35%     64.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     76706963     13.48%     77.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     43460214      7.64%     85.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     28725977      5.05%     90.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     23383572      4.11%     94.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14357044      2.52%     97.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      9360446      1.65%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      4672150      0.82%     99.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2195179      0.39%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    568957101                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1349637     13.03%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       5159013     49.80%     62.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      3850773     37.17%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass         5778      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    321517300     61.65%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       253482      0.05%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd           46      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            8      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt           24      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            8      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18960      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult           26      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc           18      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    113079964     21.68%     83.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     86678374     16.62%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     521553988                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.842336                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           10359425                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.019863                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   1623382970                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    721763064                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    501315354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads       448682                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes       269822                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       191343                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     531668847                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         238788                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      3623567                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     31244950                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        31039                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       711504                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     13671809                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      1904260                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      2149823                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7422646                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       35578716                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles     11422447                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    581951202                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1289858                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    118389687                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     93071386                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      5459840                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        680848                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents     10550125                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       711504                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      2923367                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      3420575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      6343942                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    512668382                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    109019045                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      7313812                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop              2981115                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           194266681                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        75424565                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          85247636                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.827985                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             504335130                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            501506697                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        263479478                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        463591686                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              0.809959                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.568344                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts    143211292                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      8809804                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      5340048                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    545755526                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.803175                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.776835                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    382546381     70.09%     70.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     82563851     15.13%     85.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     23927526      4.38%     89.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     14355153      2.63%     92.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      9156052      1.68%     93.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      7868917      1.44%     95.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      5024403      0.92%     96.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      3768387      0.69%     96.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     16544856      3.03%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    545755526                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    347797426                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     438337130                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             166544314                       # Number of memory references committed
system.switch_cpus3.commit.loads             87144737                       # Number of loads committed
system.switch_cpus3.commit.membars            3460968                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          64041847                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            183552                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        384896452                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      7129269                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    271542634     61.95%     61.95% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       231209      0.05%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            8      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt           16      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            8      0.00%     62.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc        18941      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     87144737     19.88%     81.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     79399577     18.11%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    438337130                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     16544856                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          1099883542                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         1186214155                       # The number of ROB writes
system.switch_cpus3.timesIdled                3088794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               50218646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           384104148                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          346066731                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            436606435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.789180                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.789180                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.558915                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.558915                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       566992666                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      313382297                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads           133773                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           63156                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       1830292682                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       200260848                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     1120903518                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       7392076                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     74870929                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     36356328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      8408630                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         217099                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       192170                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        24929                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3738198817000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq           26369320                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          59377834                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              7639                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             7639                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13028671                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     14193801                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15040672                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          419003                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        156981                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         575984                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           45                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           45                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3445144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3445142                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14194685                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     18813846                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1261                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     12966645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8357181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       308369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1076325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1311309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     37225183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side        81308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side     46366234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5844287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4715988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       226619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       506764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     22459839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     15878859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       514745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1810521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159650176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    553232320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    262767475                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       289688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1319424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     55947968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1143636030                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       160484                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side     92718588                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    249348800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    152443752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       302884                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       713612                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    958264192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    510478932                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       480220                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      2132036                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3984236405                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9427799                       # Total snoops (count)
system.tol2bus.snoopTraffic                 196557956                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         69806558                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.173078                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.510464                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60860209     87.18%     87.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6660915      9.54%     96.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1516145      2.17%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 716158      1.03%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  30130      0.04%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  18551      0.03%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   4153      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    297      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           69806558                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        74756230308                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           425937                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6499731805                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4355376259                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         236450950                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         749572566                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         659505433                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       18769199303                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          41539272                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       23317650133                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2931779351                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        2573901525                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy        151510713                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        330954606                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy      11256309800                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       8227219640                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.6                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy        395550697                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy       1282332940                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.3                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
