{"ast":null,"code":"var _jsxFileName = \"C:\\\\Users\\\\omdag\\\\OneDrive\\\\Desktop\\\\gfg\\\\client\\\\src\\\\pages\\\\Resources.jsx\",\n  _s = $RefreshSig$();\nimport React, { useState } from 'react';\nimport { Box, Typography, Grid, Paper, Tabs, Tab, Card, CardContent, CardActions, Button, Divider, List, ListItem, ListItemIcon, ListItemText, TextField, InputAdornment, Chip } from '@mui/material';\nimport { MenuBook, Code, YouTube, School, Search, FilterList, ImportContacts, Laptop, Link as LinkIcon, DesignServices, Assignment } from '@mui/icons-material';\nimport { jsxDEV as _jsxDEV } from \"react/jsx-dev-runtime\";\nconst Resources = () => {\n  _s();\n  const [tabValue, setTabValue] = useState(0);\n  const [searchQuery, setSearchQuery] = useState('');\n  const [categoryFilter, setCategoryFilter] = useState('All');\n  const handleTabChange = (event, newValue) => {\n    setTabValue(newValue);\n  };\n\n  // Resource categories\n  const categories = ['All', 'Books', 'Tools', 'Videos', 'Courses', 'Papers', 'Communities'];\n\n  // Resources data\n  const resources = [\n  // Books\n  {\n    id: 1,\n    title: \"Digital Design and Computer Architecture: RISC-V Edition\",\n    author: \"Sarah Harris, David Harris\",\n    description: \"Comprehensive textbook covering digital design principles and RISC-V architecture implementation.\",\n    link: \"https://www.amazon.com/Digital-Design-Computer-Architecture-RISC-V/dp/0128200642\",\n    category: \"Books\",\n    tags: [\"Digital Design\", \"RISC-V\", \"Computer Architecture\"],\n    featured: true,\n    image: \"https://m.media-amazon.com/images/I/61VxRkAZ1xL._AC_UF1000,1000_QL80_.jpg\"\n  }, {\n    id: 2,\n    title: \"SystemVerilog for Verification: A Guide to Learning the Testbench Language Features\",\n    author: \"Chris Spear, Greg Tumbush\",\n    description: \"In-depth coverage of SystemVerilog for hardware verification, including object-oriented programming concepts and testbench architecture.\",\n    link: \"https://www.amazon.com/SystemVerilog-Verification-Learning-Testbench-Features/dp/1461407141\",\n    category: \"Books\",\n    tags: [\"SystemVerilog\", \"Verification\", \"Testbench\"],\n    featured: true,\n    image: \"https://m.media-amazon.com/images/I/71Cz0mKJ4AL._AC_UF1000,1000_QL80_.jpg\"\n  }, {\n    id: 3,\n    title: \"CMOS VLSI Design: A Circuits and Systems Perspective\",\n    author: \"Neil Weste, David Harris\",\n    description: \"Essential textbook covering CMOS circuit design principles, layout, and system-level considerations.\",\n    link: \"https://www.amazon.com/CMOS-VLSI-Design-Circuits-Perspective/dp/0321547748\",\n    category: \"Books\",\n    tags: [\"CMOS\", \"VLSI\", \"Circuit Design\"],\n    featured: false,\n    image: \"https://m.media-amazon.com/images/I/51v+9yKvBFL._AC_UF1000,1000_QL80_.jpg\"\n  }, {\n    id: 4,\n    title: \"Verilog HDL: A Guide to Digital Design and Synthesis\",\n    author: \"Samir Palnitkar\",\n    description: \"Comprehensive guide to Verilog HDL for digital design, covering language constructs, modeling techniques, and synthesis.\",\n    link: \"https://www.amazon.com/Verilog-HDL-Synthesis-Synopsys-Primer/dp/0134516753\",\n    category: \"Books\",\n    tags: [\"Verilog\", \"HDL\", \"Synthesis\"],\n    featured: false,\n    image: \"https://m.media-amazon.com/images/I/51+ZWdZnYmL._AC_UF1000,1000_QL80_.jpg\"\n  }, {\n    id: 5,\n    title: \"Advanced ASIC Chip Synthesis: Using Synopsys Design Compiler and PrimeTime\",\n    author: \"Himanshu Bhatnagar\",\n    description: \"Practical guide to ASIC design flow using industry-standard tools for synthesis and timing analysis.\",\n    link: \"https://www.amazon.com/Advanced-ASIC-Chip-Synthesis-PrimeTime/dp/1461360102\",\n    category: \"Books\",\n    tags: [\"ASIC\", \"Synthesis\", \"Timing Analysis\"],\n    featured: false,\n    image: \"https://m.media-amazon.com/images/I/41Nrs-HYNfL._AC_UF1000,1000_QL80_.jpg\"\n  },\n  // Tools\n  {\n    id: 6,\n    title: \"Xilinx Vivado Design Suite\",\n    author: \"Xilinx\",\n    description: \"Industry-standard FPGA design tool for RTL development, synthesis, implementation, and verification.\",\n    link: \"https://www.xilinx.com/products/design-tools/vivado.html\",\n    category: \"Tools\",\n    tags: [\"FPGA\", \"Synthesis\", \"Implementation\"],\n    featured: true,\n    image: \"https://www.xilinx.com/content/dam/xilinx/imgs/products/vivado/vivado-ml/vivado-heroblock-vivado-design-suite.jpg\"\n  }, {\n    id: 7,\n    title: \"ModelSim FPGA Edition\",\n    author: \"Mentor Graphics\",\n    description: \"Popular HDL simulator for Verilog and VHDL design verification.\",\n    link: \"https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/model-sim.html\",\n    category: \"Tools\",\n    tags: [\"Simulation\", \"Verification\", \"FPGA\"],\n    featured: false,\n    image: \"https://cdn.shopify.com/s/files/1/0063/7264/9232/files/modelsim_alt_2.jpg\"\n  }, {\n    id: 8,\n    title: \"Synopsys Design Compiler\",\n    author: \"Synopsys\",\n    description: \"Industry-leading logic synthesis tool for transforming RTL into optimized gate-level netlists.\",\n    link: \"https://www.synopsys.com/implementation-and-signoff/rtl-synthesis-test/design-compiler-graphical.html\",\n    category: \"Tools\",\n    tags: [\"Synthesis\", \"ASIC\", \"Optimization\"],\n    featured: true,\n    image: \"https://www.synopsys.com/content/dam/synopsys/implementation/products/design-compiler-graphical-lrg.jpg.imgw.850.x.jpg\"\n  }, {\n    id: 9,\n    title: \"Cadence Innovus Implementation System\",\n    author: \"Cadence\",\n    description: \"Advanced physical implementation tool for digital SoC designs with focus on power, performance, and area optimization.\",\n    link: \"https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/soc-implementation-and-floorplanning/innovus-implementation-system.html\",\n    category: \"Tools\",\n    tags: [\"Physical Design\", \"Place & Route\", \"Timing\"],\n    featured: false,\n    image: \"https://www.cadence.com/content/dam/cadence-www/global/en_US/images/tools/digital-design-signoff/soc-implementation-floorplanning/innovus-implementation-system-flow-diag-1000x574.jpg\"\n  }, {\n    id: 10,\n    title: \"Synopsys VCS\",\n    author: \"Synopsys\",\n    description: \"High-performance simulator for Verilog, SystemVerilog, VHDL, and mixed-language designs.\",\n    link: \"https://www.synopsys.com/verification/simulation/vcs.html\",\n    category: \"Tools\",\n    tags: [\"Simulation\", \"Verification\", \"UVM\"],\n    featured: false,\n    image: \"https://www.synopsys.com/content/dam/synopsys/verification/images/vcs-functional-verification-lrg.jpg.imgw.850.x.jpg\"\n  },\n  // Videos\n  {\n    id: 11,\n    title: \"Digital Design with Verilog\",\n    author: \"NPTEL\",\n    description: \"Comprehensive course on digital design using Verilog HDL from basic concepts to advanced designs.\",\n    link: \"https://www.youtube.com/playlist?list=PLJ5C_6qdAvBGKh_GssdOLz5SSGwU__3Hh\",\n    category: \"Videos\",\n    tags: [\"Verilog\", \"Digital Design\", \"HDL\"],\n    featured: true,\n    image: \"https://i.ytimg.com/vi/AdL1YD5YKPE/maxresdefault.jpg\"\n  }, {\n    id: 12,\n    title: \"SystemVerilog for Verification\",\n    author: \"Verification Guide\",\n    description: \"Tutorial series on SystemVerilog for hardware verification, covering OOP concepts, testbench architecture, and advanced features.\",\n    link: \"https://www.youtube.com/playlist?list=PLxqLblRbXVJ5Qf4lN6v1wL5pJES5bYpMY\",\n    category: \"Videos\",\n    tags: [\"SystemVerilog\", \"Verification\", \"UVM\"],\n    featured: false,\n    image: \"https://i.ytimg.com/vi/XwqRGH8lU8Y/maxresdefault.jpg\"\n  }, {\n    id: 13,\n    title: \"RISC-V CPU Design\",\n    author: \"Onur Mutlu\",\n    description: \"Comprehensive lectures on CPU architecture and RISC-V processor design from basic concepts to implementation.\",\n    link: \"https://www.youtube.com/playlist?list=PL5Q2soXY2Zi-EXLVgkrbIQrkrISBxCBCY\",\n    category: \"Videos\",\n    tags: [\"RISC-V\", \"Processor Design\", \"Architecture\"],\n    featured: true,\n    image: \"https://i.ytimg.com/vi/VeSfoGMPMXA/maxresdefault.jpg\"\n  },\n  // Courses\n  {\n    id: 14,\n    title: \"VLSI CAD: Logic to Layout\",\n    author: \"University of Illinois\",\n    description: \"A comprehensive course on VLSI design flow from logic synthesis to physical design and layout.\",\n    link: \"https://www.coursera.org/learn/vlsi-cad-logic\",\n    category: \"Courses\",\n    tags: [\"VLSI\", \"CAD\", \"Physical Design\"],\n    featured: true,\n    image: \"https://d3njjcbhbojbot.cloudfront.net/api/utilities/v1/imageproxy/https://s3.amazonaws.com/coursera-course-photos/9f/db9190395b11e7b1a42d9b867d5cd0/Logo.png\"\n  }, {\n    id: 15,\n    title: \"Hardware Description Languages for FPGA Design\",\n    author: \"University of Colorado Boulder\",\n    description: \"Course covering HDL design for FPGAs, including Verilog and VHDL implementation techniques.\",\n    link: \"https://www.coursera.org/learn/fpga-hardware-description-languages\",\n    category: \"Courses\",\n    tags: [\"HDL\", \"FPGA\", \"Verilog\"],\n    featured: false,\n    image: \"https://d3njjcbhbojbot.cloudfront.net/api/utilities/v1/imageproxy/https://s3.amazonaws.com/coursera-course-photos/b9/cb08005d9e11e8b49a57c74a21e35b/FPGA_Hardware_Description_Languages.jpg\"\n  }, {\n    id: 16,\n    title: \"Functional Hardware Verification\",\n    author: \"EDA Playground\",\n    description: \"Practical course on SystemVerilog and UVM for functional verification of digital designs.\",\n    link: \"https://www.edaplayground.com/\",\n    category: \"Courses\",\n    tags: [\"Verification\", \"SystemVerilog\", \"UVM\"],\n    featured: false,\n    image: \"https://invent.edaplayground.com/img/gallery/thumbnail/challenge.jpg\"\n  },\n  // Papers\n  {\n    id: 17,\n    title: \"The RISC-V Instruction Set Manual\",\n    author: \"RISC-V Foundation\",\n    description: \"Official specification of the RISC-V instruction set architecture, covering the base and standard extension instruction sets.\",\n    link: \"https://riscv.org/technical/specifications/\",\n    category: \"Papers\",\n    tags: [\"RISC-V\", \"ISA\", \"Specification\"],\n    featured: true,\n    image: \"https://raw.githubusercontent.com/riscv/riscv-marketing/main/risc-v-logo-horizontal-color.png\"\n  }, {\n    id: 18,\n    title: \"A Survey of Architectural Approaches for Data Compression in Cache and Main Memory Systems\",\n    author: \"Sparsh Mittal, Jeffrey S. Vetter\",\n    description: \"Comprehensive survey of memory compression techniques in modern computer architectures.\",\n    link: \"https://ieeexplore.ieee.org/document/7556912\",\n    category: \"Papers\",\n    tags: [\"Memory Systems\", \"Compression\", \"Architecture\"],\n    featured: false,\n    image: \"https://3.bp.blogspot.com/-qfbnWwVEMO8/XHB7Xx-XjKI/AAAAAAAAABM/iSY8OQUNiWYdEbXJcm8nLEXBU5iQxpQzwCLcBGAs/s640/IEEE-Brand-Identity-Guide-1.jpg\"\n  }, {\n    id: 19,\n    title: \"A Survey Of Techniques for Architecting and Managing Asymmetric DRAM Cache\",\n    author: \"Sparsh Mittal\",\n    description: \"Survey of DRAM cache architecture techniques for improving memory system performance.\",\n    link: \"https://arxiv.org/abs/1607.04508\",\n    category: \"Papers\",\n    tags: [\"DRAM\", \"Cache\", \"Memory Systems\"],\n    featured: false,\n    image: \"https://upload.wikimedia.org/wikipedia/commons/thumb/a/a8/ArXiv_web.svg/1200px-ArXiv_web.svg.png\"\n  },\n  // Communities\n  {\n    id: 20,\n    title: \"r/FPGA\",\n    author: \"Reddit\",\n    description: \"Active community for FPGA designers, students, and hobbyists to discuss projects, tools, and techniques.\",\n    link: \"https://www.reddit.com/r/FPGA/\",\n    category: \"Communities\",\n    tags: [\"FPGA\", \"Community\", \"Discussion\"],\n    featured: true,\n    image: \"https://styles.redditmedia.com/t5_2rcpr/styles/communityIcon_ua46bzriy5i51.png\"\n  }, {\n    id: 21,\n    title: \"Stack Overflow Hardware Questions\",\n    author: \"Stack Exchange\",\n    description: \"Q&A forum for hardware design, Verilog, VHDL, and FPGA-related questions.\",\n    link: \"https://stackoverflow.com/questions/tagged/verilog\",\n    category: \"Communities\",\n    tags: [\"Q&A\", \"Verilog\", \"FPGA\"],\n    featured: false,\n    image: \"https://cdn.sstatic.net/Sites/stackoverflow/Img/apple-touch-icon@2.png\"\n  }, {\n    id: 22,\n    title: \"RISC-V International\",\n    author: \"RISC-V\",\n    description: \"The official community and working groups for the RISC-V instruction set architecture.\",\n    link: \"https://riscv.org/\",\n    category: \"Communities\",\n    tags: [\"RISC-V\", \"ISA\", \"Open Source\"],\n    featured: true,\n    image: \"https://riscv.org/wp-content/uploads/2020/06/riscv-color.png\"\n  }];\n\n  // Filter resources based on search and category\n  const getFilteredResources = () => {\n    let filtered = resources;\n\n    // Filter by search query\n    if (searchQuery) {\n      const query = searchQuery.toLowerCase();\n      filtered = filtered.filter(resource => resource.title.toLowerCase().includes(query) || resource.description.toLowerCase().includes(query) || resource.author.toLowerCase().includes(query) || resource.tags.some(tag => tag.toLowerCase().includes(query)));\n    }\n\n    // Filter by category\n    if (categoryFilter !== 'All') {\n      filtered = filtered.filter(resource => resource.category === categoryFilter);\n    }\n\n    // Filter by tab\n    if (tabValue === 1) {\n      // Featured resources\n      filtered = filtered.filter(resource => resource.featured);\n    }\n    return filtered;\n  };\n  const filteredResources = getFilteredResources();\n\n  // Function to render resource cards\n  const renderResourceCard = resource => /*#__PURE__*/_jsxDEV(Grid, {\n    item: true,\n    xs: 12,\n    md: 6,\n    children: /*#__PURE__*/_jsxDEV(Card, {\n      elevation: 2,\n      sx: {\n        display: 'flex',\n        height: '100%',\n        overflow: 'hidden'\n      },\n      children: [/*#__PURE__*/_jsxDEV(Box, {\n        sx: {\n          width: {\n            xs: '120px',\n            md: '150px'\n          },\n          minWidth: {\n            xs: '120px',\n            md: '150px'\n          },\n          display: 'flex',\n          alignItems: 'center',\n          justifyContent: 'center',\n          bgcolor: 'rgba(0,0,0,0.03)',\n          p: 1,\n          position: 'relative',\n          overflow: 'hidden'\n        },\n        children: /*#__PURE__*/_jsxDEV(Box, {\n          component: \"img\",\n          sx: {\n            maxHeight: '100%',\n            maxWidth: '100%',\n            objectFit: 'contain',\n            display: 'block',\n            margin: 'auto'\n          },\n          src: resource.image,\n          alt: resource.title,\n          onError: e => {\n            e.target.onerror = null;\n            e.target.src = 'https://via.placeholder.com/150x200?text=No+Image';\n          }\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 327,\n          columnNumber: 11\n        }, this)\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 316,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(Box, {\n        sx: {\n          display: 'flex',\n          flexDirection: 'column',\n          flex: 1\n        },\n        children: [/*#__PURE__*/_jsxDEV(CardContent, {\n          sx: {\n            flex: '1 0 auto'\n          },\n          children: [/*#__PURE__*/_jsxDEV(Typography, {\n            variant: \"h6\",\n            component: \"div\",\n            gutterBottom: true,\n            children: resource.title\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 346,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(Typography, {\n            variant: \"body2\",\n            color: \"text.secondary\",\n            gutterBottom: true,\n            children: [\"By \", resource.author]\n          }, void 0, true, {\n            fileName: _jsxFileName,\n            lineNumber: 349,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(Typography, {\n            variant: \"body2\",\n            paragraph: true,\n            children: resource.description\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 352,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(Box, {\n            sx: {\n              display: 'flex',\n              flexWrap: 'wrap',\n              gap: 0.5\n            },\n            children: resource.tags.map((tag, index) => /*#__PURE__*/_jsxDEV(Chip, {\n              label: tag,\n              size: \"small\",\n              sx: {\n                backgroundColor: 'rgba(106, 13, 173, 0.08)',\n                fontSize: '0.7rem',\n                mb: 0.5\n              }\n            }, index, false, {\n              fileName: _jsxFileName,\n              lineNumber: 357,\n              columnNumber: 17\n            }, this))\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 355,\n            columnNumber: 13\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 345,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(CardActions, {\n          children: /*#__PURE__*/_jsxDEV(Button, {\n            size: \"small\",\n            color: \"primary\",\n            href: resource.link,\n            target: \"_blank\",\n            rel: \"noopener noreferrer\",\n            startIcon: /*#__PURE__*/_jsxDEV(LinkIcon, {}, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 377,\n              columnNumber: 26\n            }, this),\n            variant: \"outlined\",\n            sx: {\n              borderRadius: 2\n            },\n            children: \"Visit Resource\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 371,\n            columnNumber: 13\n          }, this)\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 370,\n          columnNumber: 11\n        }, this)]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 344,\n        columnNumber: 9\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 315,\n      columnNumber: 7\n    }, this)\n  }, resource.id, false, {\n    fileName: _jsxFileName,\n    lineNumber: 314,\n    columnNumber: 5\n  }, this);\n\n  // Resource category icons\n  const getCategoryIcon = category => {\n    switch (category) {\n      case 'Books':\n        return /*#__PURE__*/_jsxDEV(MenuBook, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 392,\n          columnNumber: 28\n        }, this);\n      case 'Tools':\n        return /*#__PURE__*/_jsxDEV(DesignServices, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 393,\n          columnNumber: 28\n        }, this);\n      case 'Videos':\n        return /*#__PURE__*/_jsxDEV(YouTube, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 394,\n          columnNumber: 29\n        }, this);\n      case 'Courses':\n        return /*#__PURE__*/_jsxDEV(School, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 395,\n          columnNumber: 30\n        }, this);\n      case 'Papers':\n        return /*#__PURE__*/_jsxDEV(Assignment, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 396,\n          columnNumber: 29\n        }, this);\n      case 'Communities':\n        return /*#__PURE__*/_jsxDEV(Laptop, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 397,\n          columnNumber: 34\n        }, this);\n      default:\n        return /*#__PURE__*/_jsxDEV(ImportContacts, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 398,\n          columnNumber: 23\n        }, this);\n    }\n  };\n  return /*#__PURE__*/_jsxDEV(Box, {\n    className: \"container page-container\",\n    children: [/*#__PURE__*/_jsxDEV(Typography, {\n      variant: \"h3\",\n      component: \"h1\",\n      gutterBottom: true,\n      color: \"primary\",\n      children: \"VeriGeek Learning Resources\"\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 404,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(Typography, {\n      variant: \"subtitle1\",\n      paragraph: true,\n      sx: {\n        mb: 4\n      },\n      children: \"Explore our curated collection of books, tools, videos, courses, and communities to enhance your VLSI design skills\"\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 407,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(Box, {\n      sx: {\n        borderBottom: 1,\n        borderColor: 'divider',\n        mb: 4\n      },\n      children: /*#__PURE__*/_jsxDEV(Tabs, {\n        value: tabValue,\n        onChange: handleTabChange,\n        centered: true,\n        children: [/*#__PURE__*/_jsxDEV(Tab, {\n          label: \"All Resources\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 414,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(Tab, {\n          label: \"Featured Resources\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 415,\n          columnNumber: 11\n        }, this)]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 413,\n        columnNumber: 9\n      }, this)\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 412,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(Grid, {\n      container: true,\n      spacing: 3,\n      sx: {\n        mb: 4\n      },\n      children: [/*#__PURE__*/_jsxDEV(Grid, {\n        item: true,\n        xs: 12,\n        md: 8,\n        children: /*#__PURE__*/_jsxDEV(TextField, {\n          fullWidth: true,\n          placeholder: \"Search resources by title, description, author, or tags\",\n          variant: \"outlined\",\n          value: searchQuery,\n          onChange: e => setSearchQuery(e.target.value),\n          InputProps: {\n            startAdornment: /*#__PURE__*/_jsxDEV(InputAdornment, {\n              position: \"start\",\n              children: /*#__PURE__*/_jsxDEV(Search, {}, void 0, false, {\n                fileName: _jsxFileName,\n                lineNumber: 431,\n                columnNumber: 19\n              }, this)\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 430,\n              columnNumber: 17\n            }, this)\n          }\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 422,\n          columnNumber: 11\n        }, this)\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 421,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(Grid, {\n        item: true,\n        xs: 12,\n        md: 4,\n        children: /*#__PURE__*/_jsxDEV(Box, {\n          sx: {\n            display: 'flex',\n            alignItems: 'center',\n            height: '100%'\n          },\n          children: [/*#__PURE__*/_jsxDEV(FilterList, {\n            sx: {\n              mr: 1,\n              color: 'text.secondary'\n            }\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 439,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(Typography, {\n            variant: \"body2\",\n            sx: {\n              mr: 2\n            },\n            children: \"Category:\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 440,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(Box, {\n            sx: {\n              display: 'flex',\n              flexWrap: 'wrap',\n              gap: 0.5\n            },\n            children: categories.map(category => /*#__PURE__*/_jsxDEV(Chip, {\n              label: category,\n              onClick: () => setCategoryFilter(category),\n              sx: {\n                backgroundColor: categoryFilter === category ? 'primary.main' : 'rgba(0, 0, 0, 0.08)',\n                color: categoryFilter === category ? 'white' : 'text.primary',\n                '&:hover': {\n                  backgroundColor: categoryFilter === category ? 'primary.dark' : 'rgba(0, 0, 0, 0.12)'\n                }\n              },\n              size: \"small\"\n            }, category, false, {\n              fileName: _jsxFileName,\n              lineNumber: 443,\n              columnNumber: 17\n            }, this))\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 441,\n            columnNumber: 13\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 438,\n          columnNumber: 11\n        }, this)\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 437,\n        columnNumber: 9\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 420,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(Box, {\n      sx: {\n        mb: 4,\n        display: {\n          xs: 'block',\n          md: 'flex'\n        }\n      },\n      children: [/*#__PURE__*/_jsxDEV(Typography, {\n        variant: \"body2\",\n        sx: {\n          mr: 2,\n          mb: {\n            xs: 1,\n            md: 0\n          }\n        },\n        children: \"Quick links:\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 464,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(Grid, {\n        container: true,\n        spacing: 1,\n        children: categories.slice(1).map(category => /*#__PURE__*/_jsxDEV(Grid, {\n          item: true,\n          children: /*#__PURE__*/_jsxDEV(Button, {\n            size: \"small\",\n            startIcon: getCategoryIcon(category),\n            variant: \"outlined\",\n            sx: {\n              borderRadius: 4,\n              textTransform: 'none',\n              mr: 1,\n              backgroundColor: categoryFilter === category ? 'rgba(106, 13, 173, 0.08)' : 'transparent'\n            },\n            onClick: () => setCategoryFilter(category),\n            children: category\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 470,\n            columnNumber: 15\n          }, this)\n        }, category, false, {\n          fileName: _jsxFileName,\n          lineNumber: 469,\n          columnNumber: 13\n        }, this))\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 467,\n        columnNumber: 9\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 463,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(Box, {\n      sx: {\n        mb: 3\n      },\n      children: /*#__PURE__*/_jsxDEV(Typography, {\n        variant: \"body2\",\n        color: \"text.secondary\",\n        children: [\"Showing \", filteredResources.length, \" of \", resources.length, \" resources\", categoryFilter !== 'All' && ` in ${categoryFilter}`, searchQuery && ` matching \"${searchQuery}\"`]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 491,\n        columnNumber: 9\n      }, this)\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 490,\n      columnNumber: 7\n    }, this), filteredResources.length > 0 ? /*#__PURE__*/_jsxDEV(Grid, {\n      container: true,\n      spacing: 3,\n      sx: {\n        mb: 6\n      },\n      children: filteredResources.map(resource => renderResourceCard(resource))\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 500,\n      columnNumber: 9\n    }, this) : /*#__PURE__*/_jsxDEV(Box, {\n      sx: {\n        textAlign: 'center',\n        py: 6\n      },\n      children: [/*#__PURE__*/_jsxDEV(Typography, {\n        variant: \"h6\",\n        children: \"No resources found matching your criteria\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 505,\n        columnNumber: 11\n      }, this), /*#__PURE__*/_jsxDEV(Typography, {\n        variant: \"body2\",\n        color: \"text.secondary\",\n        children: \"Try adjusting your search or filters\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 506,\n        columnNumber: 11\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 504,\n      columnNumber: 9\n    }, this), /*#__PURE__*/_jsxDEV(Paper, {\n      sx: {\n        p: 4,\n        mb: 4,\n        bgcolor: 'rgba(106, 13, 173, 0.04)'\n      },\n      children: [/*#__PURE__*/_jsxDEV(Box, {\n        sx: {\n          display: 'flex',\n          alignItems: 'center',\n          mb: 2\n        },\n        children: [/*#__PURE__*/_jsxDEV(Box, {\n          component: \"img\",\n          src: \"/images/BACKGROUNDLESS_LOGO.png\",\n          alt: \"VeriGeek Logo\",\n          sx: {\n            height: 48,\n            mr: 2\n          }\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 515,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(Typography, {\n          variant: \"h5\",\n          gutterBottom: true,\n          sx: {\n            mb: 0\n          },\n          children: \"Suggest a Resource\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 524,\n          columnNumber: 11\n        }, this)]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 514,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(Typography, {\n        variant: \"body2\",\n        paragraph: true,\n        children: \"Know of a great VLSI resource that's not listed here? We'd love to hear your suggestions to help our community grow.\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 528,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(Button, {\n        variant: \"contained\",\n        color: \"primary\",\n        children: \"Submit Resource\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 531,\n        columnNumber: 9\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 513,\n      columnNumber: 7\n    }, this)]\n  }, void 0, true, {\n    fileName: _jsxFileName,\n    lineNumber: 403,\n    columnNumber: 5\n  }, this);\n};\n_s(Resources, \"PDL++LviC+z4e8GZiU+I2I68UrI=\");\n_c = Resources;\nexport default Resources;\nvar _c;\n$RefreshReg$(_c, \"Resources\");","map":{"version":3,"names":["React","useState","Box","Typography","Grid","Paper","Tabs","Tab","Card","CardContent","CardActions","Button","Divider","List","ListItem","ListItemIcon","ListItemText","TextField","InputAdornment","Chip","MenuBook","Code","YouTube","School","Search","FilterList","ImportContacts","Laptop","Link","LinkIcon","DesignServices","Assignment","jsxDEV","_jsxDEV","Resources","_s","tabValue","setTabValue","searchQuery","setSearchQuery","categoryFilter","setCategoryFilter","handleTabChange","event","newValue","categories","resources","id","title","author","description","link","category","tags","featured","image","getFilteredResources","filtered","query","toLowerCase","filter","resource","includes","some","tag","filteredResources","renderResourceCard","item","xs","md","children","elevation","sx","display","height","overflow","width","minWidth","alignItems","justifyContent","bgcolor","p","position","component","maxHeight","maxWidth","objectFit","margin","src","alt","onError","e","target","onerror","fileName","_jsxFileName","lineNumber","columnNumber","flexDirection","flex","variant","gutterBottom","color","paragraph","flexWrap","gap","map","index","label","size","backgroundColor","fontSize","mb","href","rel","startIcon","borderRadius","getCategoryIcon","className","borderBottom","borderColor","value","onChange","centered","container","spacing","fullWidth","placeholder","InputProps","startAdornment","mr","onClick","slice","textTransform","length","textAlign","py","_c","$RefreshReg$"],"sources":["C:/Users/omdag/OneDrive/Desktop/gfg/client/src/pages/Resources.jsx"],"sourcesContent":["import React, { useState } from 'react';\r\nimport { \r\n  Box, Typography, Grid, Paper, Tabs, Tab, Card, CardContent, \r\n  CardActions, Button, Divider, List, ListItem, ListItemIcon, \r\n  ListItemText, TextField, InputAdornment, Chip \r\n} from '@mui/material';\r\nimport { \r\n  MenuBook, Code, YouTube, School, Search, FilterList,\r\n  ImportContacts, Laptop, Link as LinkIcon, DesignServices, Assignment \r\n} from '@mui/icons-material';\r\n\r\nconst Resources = () => {\r\n  const [tabValue, setTabValue] = useState(0);\r\n  const [searchQuery, setSearchQuery] = useState('');\r\n  const [categoryFilter, setCategoryFilter] = useState('All');\r\n\r\n  const handleTabChange = (event, newValue) => {\r\n    setTabValue(newValue);\r\n  };\r\n\r\n  // Resource categories\r\n  const categories = ['All', 'Books', 'Tools', 'Videos', 'Courses', 'Papers', 'Communities'];\r\n\r\n  // Resources data\r\n  const resources = [\r\n    // Books\r\n    {\r\n      id: 1,\r\n      title: \"Digital Design and Computer Architecture: RISC-V Edition\",\r\n      author: \"Sarah Harris, David Harris\",\r\n      description: \"Comprehensive textbook covering digital design principles and RISC-V architecture implementation.\",\r\n      link: \"https://www.amazon.com/Digital-Design-Computer-Architecture-RISC-V/dp/0128200642\",\r\n      category: \"Books\",\r\n      tags: [\"Digital Design\", \"RISC-V\", \"Computer Architecture\"],\r\n      featured: true,\r\n      image: \"https://m.media-amazon.com/images/I/61VxRkAZ1xL._AC_UF1000,1000_QL80_.jpg\"\r\n    },\r\n    {\r\n      id: 2,\r\n      title: \"SystemVerilog for Verification: A Guide to Learning the Testbench Language Features\",\r\n      author: \"Chris Spear, Greg Tumbush\",\r\n      description: \"In-depth coverage of SystemVerilog for hardware verification, including object-oriented programming concepts and testbench architecture.\",\r\n      link: \"https://www.amazon.com/SystemVerilog-Verification-Learning-Testbench-Features/dp/1461407141\",\r\n      category: \"Books\",\r\n      tags: [\"SystemVerilog\", \"Verification\", \"Testbench\"],\r\n      featured: true,\r\n      image: \"https://m.media-amazon.com/images/I/71Cz0mKJ4AL._AC_UF1000,1000_QL80_.jpg\"\r\n    },\r\n    {\r\n      id: 3,\r\n      title: \"CMOS VLSI Design: A Circuits and Systems Perspective\",\r\n      author: \"Neil Weste, David Harris\",\r\n      description: \"Essential textbook covering CMOS circuit design principles, layout, and system-level considerations.\",\r\n      link: \"https://www.amazon.com/CMOS-VLSI-Design-Circuits-Perspective/dp/0321547748\",\r\n      category: \"Books\",\r\n      tags: [\"CMOS\", \"VLSI\", \"Circuit Design\"],\r\n      featured: false,\r\n      image: \"https://m.media-amazon.com/images/I/51v+9yKvBFL._AC_UF1000,1000_QL80_.jpg\"\r\n    },\r\n    {\r\n      id: 4,\r\n      title: \"Verilog HDL: A Guide to Digital Design and Synthesis\",\r\n      author: \"Samir Palnitkar\",\r\n      description: \"Comprehensive guide to Verilog HDL for digital design, covering language constructs, modeling techniques, and synthesis.\",\r\n      link: \"https://www.amazon.com/Verilog-HDL-Synthesis-Synopsys-Primer/dp/0134516753\",\r\n      category: \"Books\",\r\n      tags: [\"Verilog\", \"HDL\", \"Synthesis\"],\r\n      featured: false,\r\n      image: \"https://m.media-amazon.com/images/I/51+ZWdZnYmL._AC_UF1000,1000_QL80_.jpg\"\r\n    },\r\n    {\r\n      id: 5,\r\n      title: \"Advanced ASIC Chip Synthesis: Using Synopsys Design Compiler and PrimeTime\",\r\n      author: \"Himanshu Bhatnagar\",\r\n      description: \"Practical guide to ASIC design flow using industry-standard tools for synthesis and timing analysis.\",\r\n      link: \"https://www.amazon.com/Advanced-ASIC-Chip-Synthesis-PrimeTime/dp/1461360102\",\r\n      category: \"Books\",\r\n      tags: [\"ASIC\", \"Synthesis\", \"Timing Analysis\"],\r\n      featured: false,\r\n      image: \"https://m.media-amazon.com/images/I/41Nrs-HYNfL._AC_UF1000,1000_QL80_.jpg\"\r\n    },\r\n\r\n    // Tools\r\n    {\r\n      id: 6,\r\n      title: \"Xilinx Vivado Design Suite\",\r\n      author: \"Xilinx\",\r\n      description: \"Industry-standard FPGA design tool for RTL development, synthesis, implementation, and verification.\",\r\n      link: \"https://www.xilinx.com/products/design-tools/vivado.html\",\r\n      category: \"Tools\",\r\n      tags: [\"FPGA\", \"Synthesis\", \"Implementation\"],\r\n      featured: true,\r\n      image: \"https://www.xilinx.com/content/dam/xilinx/imgs/products/vivado/vivado-ml/vivado-heroblock-vivado-design-suite.jpg\"\r\n    },\r\n    {\r\n      id: 7,\r\n      title: \"ModelSim FPGA Edition\",\r\n      author: \"Mentor Graphics\",\r\n      description: \"Popular HDL simulator for Verilog and VHDL design verification.\",\r\n      link: \"https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/model-sim.html\",\r\n      category: \"Tools\",\r\n      tags: [\"Simulation\", \"Verification\", \"FPGA\"],\r\n      featured: false,\r\n      image: \"https://cdn.shopify.com/s/files/1/0063/7264/9232/files/modelsim_alt_2.jpg\"\r\n    },\r\n    {\r\n      id: 8,\r\n      title: \"Synopsys Design Compiler\",\r\n      author: \"Synopsys\",\r\n      description: \"Industry-leading logic synthesis tool for transforming RTL into optimized gate-level netlists.\",\r\n      link: \"https://www.synopsys.com/implementation-and-signoff/rtl-synthesis-test/design-compiler-graphical.html\",\r\n      category: \"Tools\",\r\n      tags: [\"Synthesis\", \"ASIC\", \"Optimization\"],\r\n      featured: true,\r\n      image: \"https://www.synopsys.com/content/dam/synopsys/implementation/products/design-compiler-graphical-lrg.jpg.imgw.850.x.jpg\"\r\n    },\r\n    {\r\n      id: 9,\r\n      title: \"Cadence Innovus Implementation System\",\r\n      author: \"Cadence\",\r\n      description: \"Advanced physical implementation tool for digital SoC designs with focus on power, performance, and area optimization.\",\r\n      link: \"https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/soc-implementation-and-floorplanning/innovus-implementation-system.html\",\r\n      category: \"Tools\",\r\n      tags: [\"Physical Design\", \"Place & Route\", \"Timing\"],\r\n      featured: false,\r\n      image: \"https://www.cadence.com/content/dam/cadence-www/global/en_US/images/tools/digital-design-signoff/soc-implementation-floorplanning/innovus-implementation-system-flow-diag-1000x574.jpg\"\r\n    },\r\n    {\r\n      id: 10,\r\n      title: \"Synopsys VCS\",\r\n      author: \"Synopsys\",\r\n      description: \"High-performance simulator for Verilog, SystemVerilog, VHDL, and mixed-language designs.\",\r\n      link: \"https://www.synopsys.com/verification/simulation/vcs.html\",\r\n      category: \"Tools\",\r\n      tags: [\"Simulation\", \"Verification\", \"UVM\"],\r\n      featured: false,\r\n      image: \"https://www.synopsys.com/content/dam/synopsys/verification/images/vcs-functional-verification-lrg.jpg.imgw.850.x.jpg\"\r\n    },\r\n\r\n    // Videos\r\n    {\r\n      id: 11,\r\n      title: \"Digital Design with Verilog\",\r\n      author: \"NPTEL\",\r\n      description: \"Comprehensive course on digital design using Verilog HDL from basic concepts to advanced designs.\",\r\n      link: \"https://www.youtube.com/playlist?list=PLJ5C_6qdAvBGKh_GssdOLz5SSGwU__3Hh\",\r\n      category: \"Videos\",\r\n      tags: [\"Verilog\", \"Digital Design\", \"HDL\"],\r\n      featured: true,\r\n      image: \"https://i.ytimg.com/vi/AdL1YD5YKPE/maxresdefault.jpg\"\r\n    },\r\n    {\r\n      id: 12,\r\n      title: \"SystemVerilog for Verification\",\r\n      author: \"Verification Guide\",\r\n      description: \"Tutorial series on SystemVerilog for hardware verification, covering OOP concepts, testbench architecture, and advanced features.\",\r\n      link: \"https://www.youtube.com/playlist?list=PLxqLblRbXVJ5Qf4lN6v1wL5pJES5bYpMY\",\r\n      category: \"Videos\",\r\n      tags: [\"SystemVerilog\", \"Verification\", \"UVM\"],\r\n      featured: false,\r\n      image: \"https://i.ytimg.com/vi/XwqRGH8lU8Y/maxresdefault.jpg\"\r\n    },\r\n    {\r\n      id: 13,\r\n      title: \"RISC-V CPU Design\",\r\n      author: \"Onur Mutlu\",\r\n      description: \"Comprehensive lectures on CPU architecture and RISC-V processor design from basic concepts to implementation.\",\r\n      link: \"https://www.youtube.com/playlist?list=PL5Q2soXY2Zi-EXLVgkrbIQrkrISBxCBCY\",\r\n      category: \"Videos\",\r\n      tags: [\"RISC-V\", \"Processor Design\", \"Architecture\"],\r\n      featured: true,\r\n      image: \"https://i.ytimg.com/vi/VeSfoGMPMXA/maxresdefault.jpg\"\r\n    },\r\n\r\n    // Courses\r\n    {\r\n      id: 14,\r\n      title: \"VLSI CAD: Logic to Layout\",\r\n      author: \"University of Illinois\",\r\n      description: \"A comprehensive course on VLSI design flow from logic synthesis to physical design and layout.\",\r\n      link: \"https://www.coursera.org/learn/vlsi-cad-logic\",\r\n      category: \"Courses\",\r\n      tags: [\"VLSI\", \"CAD\", \"Physical Design\"],\r\n      featured: true,\r\n      image: \"https://d3njjcbhbojbot.cloudfront.net/api/utilities/v1/imageproxy/https://s3.amazonaws.com/coursera-course-photos/9f/db9190395b11e7b1a42d9b867d5cd0/Logo.png\"\r\n    },\r\n    {\r\n      id: 15,\r\n      title: \"Hardware Description Languages for FPGA Design\",\r\n      author: \"University of Colorado Boulder\",\r\n      description: \"Course covering HDL design for FPGAs, including Verilog and VHDL implementation techniques.\",\r\n      link: \"https://www.coursera.org/learn/fpga-hardware-description-languages\",\r\n      category: \"Courses\",\r\n      tags: [\"HDL\", \"FPGA\", \"Verilog\"],\r\n      featured: false,\r\n      image: \"https://d3njjcbhbojbot.cloudfront.net/api/utilities/v1/imageproxy/https://s3.amazonaws.com/coursera-course-photos/b9/cb08005d9e11e8b49a57c74a21e35b/FPGA_Hardware_Description_Languages.jpg\"\r\n    },\r\n    {\r\n      id: 16,\r\n      title: \"Functional Hardware Verification\",\r\n      author: \"EDA Playground\",\r\n      description: \"Practical course on SystemVerilog and UVM for functional verification of digital designs.\",\r\n      link: \"https://www.edaplayground.com/\",\r\n      category: \"Courses\",\r\n      tags: [\"Verification\", \"SystemVerilog\", \"UVM\"],\r\n      featured: false,\r\n      image: \"https://invent.edaplayground.com/img/gallery/thumbnail/challenge.jpg\"\r\n    },\r\n\r\n    // Papers\r\n    {\r\n      id: 17,\r\n      title: \"The RISC-V Instruction Set Manual\",\r\n      author: \"RISC-V Foundation\",\r\n      description: \"Official specification of the RISC-V instruction set architecture, covering the base and standard extension instruction sets.\",\r\n      link: \"https://riscv.org/technical/specifications/\",\r\n      category: \"Papers\",\r\n      tags: [\"RISC-V\", \"ISA\", \"Specification\"],\r\n      featured: true,\r\n      image: \"https://raw.githubusercontent.com/riscv/riscv-marketing/main/risc-v-logo-horizontal-color.png\"\r\n    },\r\n    {\r\n      id: 18,\r\n      title: \"A Survey of Architectural Approaches for Data Compression in Cache and Main Memory Systems\",\r\n      author: \"Sparsh Mittal, Jeffrey S. Vetter\",\r\n      description: \"Comprehensive survey of memory compression techniques in modern computer architectures.\",\r\n      link: \"https://ieeexplore.ieee.org/document/7556912\",\r\n      category: \"Papers\",\r\n      tags: [\"Memory Systems\", \"Compression\", \"Architecture\"],\r\n      featured: false,\r\n      image: \"https://3.bp.blogspot.com/-qfbnWwVEMO8/XHB7Xx-XjKI/AAAAAAAAABM/iSY8OQUNiWYdEbXJcm8nLEXBU5iQxpQzwCLcBGAs/s640/IEEE-Brand-Identity-Guide-1.jpg\"\r\n    },\r\n    {\r\n      id: 19,\r\n      title: \"A Survey Of Techniques for Architecting and Managing Asymmetric DRAM Cache\",\r\n      author: \"Sparsh Mittal\",\r\n      description: \"Survey of DRAM cache architecture techniques for improving memory system performance.\",\r\n      link: \"https://arxiv.org/abs/1607.04508\",\r\n      category: \"Papers\",\r\n      tags: [\"DRAM\", \"Cache\", \"Memory Systems\"],\r\n      featured: false,\r\n      image: \"https://upload.wikimedia.org/wikipedia/commons/thumb/a/a8/ArXiv_web.svg/1200px-ArXiv_web.svg.png\"\r\n    },\r\n\r\n    // Communities\r\n    {\r\n      id: 20,\r\n      title: \"r/FPGA\",\r\n      author: \"Reddit\",\r\n      description: \"Active community for FPGA designers, students, and hobbyists to discuss projects, tools, and techniques.\",\r\n      link: \"https://www.reddit.com/r/FPGA/\",\r\n      category: \"Communities\",\r\n      tags: [\"FPGA\", \"Community\", \"Discussion\"],\r\n      featured: true,\r\n      image: \"https://styles.redditmedia.com/t5_2rcpr/styles/communityIcon_ua46bzriy5i51.png\"\r\n    },\r\n    {\r\n      id: 21,\r\n      title: \"Stack Overflow Hardware Questions\",\r\n      author: \"Stack Exchange\",\r\n      description: \"Q&A forum for hardware design, Verilog, VHDL, and FPGA-related questions.\",\r\n      link: \"https://stackoverflow.com/questions/tagged/verilog\",\r\n      category: \"Communities\",\r\n      tags: [\"Q&A\", \"Verilog\", \"FPGA\"],\r\n      featured: false,\r\n      image: \"https://cdn.sstatic.net/Sites/stackoverflow/Img/apple-touch-icon@2.png\"\r\n    },\r\n    {\r\n      id: 22,\r\n      title: \"RISC-V International\",\r\n      author: \"RISC-V\",\r\n      description: \"The official community and working groups for the RISC-V instruction set architecture.\",\r\n      link: \"https://riscv.org/\",\r\n      category: \"Communities\",\r\n      tags: [\"RISC-V\", \"ISA\", \"Open Source\"],\r\n      featured: true,\r\n      image: \"https://riscv.org/wp-content/uploads/2020/06/riscv-color.png\"\r\n    }\r\n  ];\r\n\r\n  // Filter resources based on search and category\r\n  const getFilteredResources = () => {\r\n    let filtered = resources;\r\n    \r\n    // Filter by search query\r\n    if (searchQuery) {\r\n      const query = searchQuery.toLowerCase();\r\n      filtered = filtered.filter(resource => \r\n        resource.title.toLowerCase().includes(query) ||\r\n        resource.description.toLowerCase().includes(query) ||\r\n        resource.author.toLowerCase().includes(query) ||\r\n        resource.tags.some(tag => tag.toLowerCase().includes(query))\r\n      );\r\n    }\r\n    \r\n    // Filter by category\r\n    if (categoryFilter !== 'All') {\r\n      filtered = filtered.filter(resource => resource.category === categoryFilter);\r\n    }\r\n    \r\n    // Filter by tab\r\n    if (tabValue === 1) {\r\n      // Featured resources\r\n      filtered = filtered.filter(resource => resource.featured);\r\n    }\r\n    \r\n    return filtered;\r\n  };\r\n\r\n  const filteredResources = getFilteredResources();\r\n  \r\n  // Function to render resource cards\r\n  const renderResourceCard = (resource) => (\r\n    <Grid item xs={12} md={6} key={resource.id}>\r\n      <Card elevation={2} sx={{ display: 'flex', height: '100%', overflow: 'hidden' }}>\r\n        <Box sx={{ \r\n          width: { xs: '120px', md: '150px' }, \r\n          minWidth: { xs: '120px', md: '150px' },\r\n          display: 'flex',\r\n          alignItems: 'center',\r\n          justifyContent: 'center',\r\n          bgcolor: 'rgba(0,0,0,0.03)',\r\n          p: 1,\r\n          position: 'relative',\r\n          overflow: 'hidden'\r\n        }}>\r\n          <Box\r\n            component=\"img\"\r\n            sx={{ \r\n              maxHeight: '100%', \r\n              maxWidth: '100%',\r\n              objectFit: 'contain',\r\n              display: 'block',\r\n              margin: 'auto'\r\n            }}\r\n            src={resource.image}\r\n            alt={resource.title}\r\n            onError={(e) => {\r\n              e.target.onerror = null;\r\n              e.target.src = 'https://via.placeholder.com/150x200?text=No+Image';\r\n            }}\r\n          />\r\n        </Box>\r\n        <Box sx={{ display: 'flex', flexDirection: 'column', flex: 1 }}>\r\n          <CardContent sx={{ flex: '1 0 auto' }}>\r\n            <Typography variant=\"h6\" component=\"div\" gutterBottom>\r\n              {resource.title}\r\n            </Typography>\r\n            <Typography variant=\"body2\" color=\"text.secondary\" gutterBottom>\r\n              By {resource.author}\r\n            </Typography>\r\n            <Typography variant=\"body2\" paragraph>\r\n              {resource.description}\r\n            </Typography>\r\n            <Box sx={{ display: 'flex', flexWrap: 'wrap', gap: 0.5 }}>\r\n              {resource.tags.map((tag, index) => (\r\n                <Chip \r\n                  key={index} \r\n                  label={tag} \r\n                  size=\"small\" \r\n                  sx={{ \r\n                    backgroundColor: 'rgba(106, 13, 173, 0.08)', \r\n                    fontSize: '0.7rem',\r\n                    mb: 0.5\r\n                  }} \r\n                />\r\n              ))}\r\n            </Box>\r\n          </CardContent>\r\n          <CardActions>\r\n            <Button \r\n              size=\"small\" \r\n              color=\"primary\" \r\n              href={resource.link} \r\n              target=\"_blank\"\r\n              rel=\"noopener noreferrer\"\r\n              startIcon={<LinkIcon />}\r\n              variant=\"outlined\"\r\n              sx={{ borderRadius: 2 }}\r\n            >\r\n              Visit Resource\r\n            </Button>\r\n          </CardActions>\r\n        </Box>\r\n      </Card>\r\n    </Grid>\r\n  );\r\n\r\n  // Resource category icons\r\n  const getCategoryIcon = (category) => {\r\n    switch(category) {\r\n      case 'Books': return <MenuBook />;\r\n      case 'Tools': return <DesignServices />;\r\n      case 'Videos': return <YouTube />;\r\n      case 'Courses': return <School />;\r\n      case 'Papers': return <Assignment />;\r\n      case 'Communities': return <Laptop />;\r\n      default: return <ImportContacts />;\r\n    }\r\n  };\r\n\r\n  return (\r\n    <Box className=\"container page-container\">\r\n      <Typography variant=\"h3\" component=\"h1\" gutterBottom color=\"primary\">\r\n        VeriGeek Learning Resources\r\n      </Typography>\r\n      <Typography variant=\"subtitle1\" paragraph sx={{ mb: 4 }}>\r\n        Explore our curated collection of books, tools, videos, courses, and communities to enhance your VLSI design skills\r\n      </Typography>\r\n\r\n      {/* Tabs */}\r\n      <Box sx={{ borderBottom: 1, borderColor: 'divider', mb: 4 }}>\r\n        <Tabs value={tabValue} onChange={handleTabChange} centered>\r\n          <Tab label=\"All Resources\" />\r\n          <Tab label=\"Featured Resources\" />\r\n        </Tabs>\r\n      </Box>\r\n\r\n      {/* Search and Filters */}\r\n      <Grid container spacing={3} sx={{ mb: 4 }}>\r\n        <Grid item xs={12} md={8}>\r\n          <TextField\r\n            fullWidth\r\n            placeholder=\"Search resources by title, description, author, or tags\"\r\n            variant=\"outlined\"\r\n            value={searchQuery}\r\n            onChange={(e) => setSearchQuery(e.target.value)}\r\n            InputProps={{\r\n              startAdornment: (\r\n                <InputAdornment position=\"start\">\r\n                  <Search />\r\n                </InputAdornment>\r\n              ),\r\n            }}\r\n          />\r\n        </Grid>\r\n        <Grid item xs={12} md={4}>\r\n          <Box sx={{ display: 'flex', alignItems: 'center', height: '100%' }}>\r\n            <FilterList sx={{ mr: 1, color: 'text.secondary' }} />\r\n            <Typography variant=\"body2\" sx={{ mr: 2 }}>Category:</Typography>\r\n            <Box sx={{ display: 'flex', flexWrap: 'wrap', gap: 0.5 }}>\r\n              {categories.map(category => (\r\n                <Chip\r\n                  key={category}\r\n                  label={category}\r\n                  onClick={() => setCategoryFilter(category)}\r\n                  sx={{ \r\n                    backgroundColor: categoryFilter === category ? 'primary.main' : 'rgba(0, 0, 0, 0.08)',\r\n                    color: categoryFilter === category ? 'white' : 'text.primary',\r\n                    '&:hover': {\r\n                      backgroundColor: categoryFilter === category ? 'primary.dark' : 'rgba(0, 0, 0, 0.12)',\r\n                    }\r\n                  }}\r\n                  size=\"small\"\r\n                />\r\n              ))}\r\n            </Box>\r\n          </Box>\r\n        </Grid>\r\n      </Grid>\r\n\r\n      {/* Resource Categories */}\r\n      <Box sx={{ mb: 4, display: { xs: 'block', md: 'flex' } }}>\r\n        <Typography variant=\"body2\" sx={{ mr: 2, mb: { xs: 1, md: 0 } }}>\r\n          Quick links:\r\n        </Typography>\r\n        <Grid container spacing={1}>\r\n          {categories.slice(1).map(category => (\r\n            <Grid item key={category}>\r\n              <Button \r\n                size=\"small\" \r\n                startIcon={getCategoryIcon(category)}\r\n                variant=\"outlined\"\r\n                sx={{ \r\n                  borderRadius: 4,\r\n                  textTransform: 'none',\r\n                  mr: 1,\r\n                  backgroundColor: categoryFilter === category ? 'rgba(106, 13, 173, 0.08)' : 'transparent',\r\n                }}\r\n                onClick={() => setCategoryFilter(category)}\r\n              >\r\n                {category}\r\n              </Button>\r\n            </Grid>\r\n          ))}\r\n        </Grid>\r\n      </Box>\r\n\r\n      {/* Results Info */}\r\n      <Box sx={{ mb: 3 }}>\r\n        <Typography variant=\"body2\" color=\"text.secondary\">\r\n          Showing {filteredResources.length} of {resources.length} resources\r\n          {categoryFilter !== 'All' && ` in ${categoryFilter}`}\r\n          {searchQuery && ` matching \"${searchQuery}\"`}\r\n        </Typography>\r\n      </Box>\r\n\r\n      {/* Resource Grid */}\r\n      {filteredResources.length > 0 ? (\r\n        <Grid container spacing={3} sx={{ mb: 6 }}>\r\n          {filteredResources.map(resource => renderResourceCard(resource))}\r\n        </Grid>\r\n      ) : (\r\n        <Box sx={{ textAlign: 'center', py: 6 }}>\r\n          <Typography variant=\"h6\">No resources found matching your criteria</Typography>\r\n          <Typography variant=\"body2\" color=\"text.secondary\">\r\n            Try adjusting your search or filters\r\n          </Typography>\r\n        </Box>\r\n      )}\r\n\r\n      {/* Resource Submission */}\r\n      <Paper sx={{ p: 4, mb: 4, bgcolor: 'rgba(106, 13, 173, 0.04)' }}>\r\n        <Box sx={{ display: 'flex', alignItems: 'center', mb: 2 }}>\r\n          <Box \r\n            component=\"img\" \r\n            src=\"/images/BACKGROUNDLESS_LOGO.png\" \r\n            alt=\"VeriGeek Logo\" \r\n            sx={{ \r\n              height: 48, \r\n              mr: 2 \r\n            }}\r\n          />\r\n          <Typography variant=\"h5\" gutterBottom sx={{ mb: 0 }}>\r\n            Suggest a Resource\r\n          </Typography>\r\n        </Box>\r\n        <Typography variant=\"body2\" paragraph>\r\n          Know of a great VLSI resource that's not listed here? We'd love to hear your suggestions to help our community grow.\r\n        </Typography>\r\n        <Button variant=\"contained\" color=\"primary\">\r\n          Submit Resource\r\n        </Button>\r\n      </Paper>\r\n    </Box>\r\n  );\r\n};\r\n\r\nexport default Resources; "],"mappings":";;AAAA,OAAOA,KAAK,IAAIC,QAAQ,QAAQ,OAAO;AACvC,SACEC,GAAG,EAAEC,UAAU,EAAEC,IAAI,EAAEC,KAAK,EAAEC,IAAI,EAAEC,GAAG,EAAEC,IAAI,EAAEC,WAAW,EAC1DC,WAAW,EAAEC,MAAM,EAAEC,OAAO,EAAEC,IAAI,EAAEC,QAAQ,EAAEC,YAAY,EAC1DC,YAAY,EAAEC,SAAS,EAAEC,cAAc,EAAEC,IAAI,QACxC,eAAe;AACtB,SACEC,QAAQ,EAAEC,IAAI,EAAEC,OAAO,EAAEC,MAAM,EAAEC,MAAM,EAAEC,UAAU,EACnDC,cAAc,EAAEC,MAAM,EAAEC,IAAI,IAAIC,QAAQ,EAAEC,cAAc,EAAEC,UAAU,QAC/D,qBAAqB;AAAC,SAAAC,MAAA,IAAAC,OAAA;AAE7B,MAAMC,SAAS,GAAGA,CAAA,KAAM;EAAAC,EAAA;EACtB,MAAM,CAACC,QAAQ,EAAEC,WAAW,CAAC,GAAGpC,QAAQ,CAAC,CAAC,CAAC;EAC3C,MAAM,CAACqC,WAAW,EAAEC,cAAc,CAAC,GAAGtC,QAAQ,CAAC,EAAE,CAAC;EAClD,MAAM,CAACuC,cAAc,EAAEC,iBAAiB,CAAC,GAAGxC,QAAQ,CAAC,KAAK,CAAC;EAE3D,MAAMyC,eAAe,GAAGA,CAACC,KAAK,EAAEC,QAAQ,KAAK;IAC3CP,WAAW,CAACO,QAAQ,CAAC;EACvB,CAAC;;EAED;EACA,MAAMC,UAAU,GAAG,CAAC,KAAK,EAAE,OAAO,EAAE,OAAO,EAAE,QAAQ,EAAE,SAAS,EAAE,QAAQ,EAAE,aAAa,CAAC;;EAE1F;EACA,MAAMC,SAAS,GAAG;EAChB;EACA;IACEC,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,0DAA0D;IACjEC,MAAM,EAAE,4BAA4B;IACpCC,WAAW,EAAE,mGAAmG;IAChHC,IAAI,EAAE,kFAAkF;IACxFC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,gBAAgB,EAAE,QAAQ,EAAE,uBAAuB,CAAC;IAC3DC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,qFAAqF;IAC5FC,MAAM,EAAE,2BAA2B;IACnCC,WAAW,EAAE,0IAA0I;IACvJC,IAAI,EAAE,6FAA6F;IACnGC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,eAAe,EAAE,cAAc,EAAE,WAAW,CAAC;IACpDC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,sDAAsD;IAC7DC,MAAM,EAAE,0BAA0B;IAClCC,WAAW,EAAE,sGAAsG;IACnHC,IAAI,EAAE,4EAA4E;IAClFC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,MAAM,EAAE,MAAM,EAAE,gBAAgB,CAAC;IACxCC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,sDAAsD;IAC7DC,MAAM,EAAE,iBAAiB;IACzBC,WAAW,EAAE,0HAA0H;IACvIC,IAAI,EAAE,4EAA4E;IAClFC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,SAAS,EAAE,KAAK,EAAE,WAAW,CAAC;IACrCC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,4EAA4E;IACnFC,MAAM,EAAE,oBAAoB;IAC5BC,WAAW,EAAE,sGAAsG;IACnHC,IAAI,EAAE,6EAA6E;IACnFC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,MAAM,EAAE,WAAW,EAAE,iBAAiB,CAAC;IAC9CC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC;EAED;EACA;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,4BAA4B;IACnCC,MAAM,EAAE,QAAQ;IAChBC,WAAW,EAAE,sGAAsG;IACnHC,IAAI,EAAE,0DAA0D;IAChEC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,MAAM,EAAE,WAAW,EAAE,gBAAgB,CAAC;IAC7CC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,uBAAuB;IAC9BC,MAAM,EAAE,iBAAiB;IACzBC,WAAW,EAAE,iEAAiE;IAC9EC,IAAI,EAAE,4FAA4F;IAClGC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,YAAY,EAAE,cAAc,EAAE,MAAM,CAAC;IAC5CC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,0BAA0B;IACjCC,MAAM,EAAE,UAAU;IAClBC,WAAW,EAAE,gGAAgG;IAC7GC,IAAI,EAAE,uGAAuG;IAC7GC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,WAAW,EAAE,MAAM,EAAE,cAAc,CAAC;IAC3CC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,uCAAuC;IAC9CC,MAAM,EAAE,SAAS;IACjBC,WAAW,EAAE,wHAAwH;IACrIC,IAAI,EAAE,6IAA6I;IACnJC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,iBAAiB,EAAE,eAAe,EAAE,QAAQ,CAAC;IACpDC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,cAAc;IACrBC,MAAM,EAAE,UAAU;IAClBC,WAAW,EAAE,0FAA0F;IACvGC,IAAI,EAAE,2DAA2D;IACjEC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,YAAY,EAAE,cAAc,EAAE,KAAK,CAAC;IAC3CC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC;EAED;EACA;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,6BAA6B;IACpCC,MAAM,EAAE,OAAO;IACfC,WAAW,EAAE,mGAAmG;IAChHC,IAAI,EAAE,0EAA0E;IAChFC,QAAQ,EAAE,QAAQ;IAClBC,IAAI,EAAE,CAAC,SAAS,EAAE,gBAAgB,EAAE,KAAK,CAAC;IAC1CC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,gCAAgC;IACvCC,MAAM,EAAE,oBAAoB;IAC5BC,WAAW,EAAE,mIAAmI;IAChJC,IAAI,EAAE,0EAA0E;IAChFC,QAAQ,EAAE,QAAQ;IAClBC,IAAI,EAAE,CAAC,eAAe,EAAE,cAAc,EAAE,KAAK,CAAC;IAC9CC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,mBAAmB;IAC1BC,MAAM,EAAE,YAAY;IACpBC,WAAW,EAAE,+GAA+G;IAC5HC,IAAI,EAAE,0EAA0E;IAChFC,QAAQ,EAAE,QAAQ;IAClBC,IAAI,EAAE,CAAC,QAAQ,EAAE,kBAAkB,EAAE,cAAc,CAAC;IACpDC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC;EAED;EACA;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,2BAA2B;IAClCC,MAAM,EAAE,wBAAwB;IAChCC,WAAW,EAAE,gGAAgG;IAC7GC,IAAI,EAAE,+CAA+C;IACrDC,QAAQ,EAAE,SAAS;IACnBC,IAAI,EAAE,CAAC,MAAM,EAAE,KAAK,EAAE,iBAAiB,CAAC;IACxCC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,gDAAgD;IACvDC,MAAM,EAAE,gCAAgC;IACxCC,WAAW,EAAE,6FAA6F;IAC1GC,IAAI,EAAE,oEAAoE;IAC1EC,QAAQ,EAAE,SAAS;IACnBC,IAAI,EAAE,CAAC,KAAK,EAAE,MAAM,EAAE,SAAS,CAAC;IAChCC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,kCAAkC;IACzCC,MAAM,EAAE,gBAAgB;IACxBC,WAAW,EAAE,2FAA2F;IACxGC,IAAI,EAAE,gCAAgC;IACtCC,QAAQ,EAAE,SAAS;IACnBC,IAAI,EAAE,CAAC,cAAc,EAAE,eAAe,EAAE,KAAK,CAAC;IAC9CC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC;EAED;EACA;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,mCAAmC;IAC1CC,MAAM,EAAE,mBAAmB;IAC3BC,WAAW,EAAE,+HAA+H;IAC5IC,IAAI,EAAE,6CAA6C;IACnDC,QAAQ,EAAE,QAAQ;IAClBC,IAAI,EAAE,CAAC,QAAQ,EAAE,KAAK,EAAE,eAAe,CAAC;IACxCC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,4FAA4F;IACnGC,MAAM,EAAE,kCAAkC;IAC1CC,WAAW,EAAE,yFAAyF;IACtGC,IAAI,EAAE,8CAA8C;IACpDC,QAAQ,EAAE,QAAQ;IAClBC,IAAI,EAAE,CAAC,gBAAgB,EAAE,aAAa,EAAE,cAAc,CAAC;IACvDC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,4EAA4E;IACnFC,MAAM,EAAE,eAAe;IACvBC,WAAW,EAAE,uFAAuF;IACpGC,IAAI,EAAE,kCAAkC;IACxCC,QAAQ,EAAE,QAAQ;IAClBC,IAAI,EAAE,CAAC,MAAM,EAAE,OAAO,EAAE,gBAAgB,CAAC;IACzCC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC;EAED;EACA;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,QAAQ;IACfC,MAAM,EAAE,QAAQ;IAChBC,WAAW,EAAE,0GAA0G;IACvHC,IAAI,EAAE,gCAAgC;IACtCC,QAAQ,EAAE,aAAa;IACvBC,IAAI,EAAE,CAAC,MAAM,EAAE,WAAW,EAAE,YAAY,CAAC;IACzCC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,mCAAmC;IAC1CC,MAAM,EAAE,gBAAgB;IACxBC,WAAW,EAAE,2EAA2E;IACxFC,IAAI,EAAE,oDAAoD;IAC1DC,QAAQ,EAAE,aAAa;IACvBC,IAAI,EAAE,CAAC,KAAK,EAAE,SAAS,EAAE,MAAM,CAAC;IAChCC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,sBAAsB;IAC7BC,MAAM,EAAE,QAAQ;IAChBC,WAAW,EAAE,wFAAwF;IACrGC,IAAI,EAAE,oBAAoB;IAC1BC,QAAQ,EAAE,aAAa;IACvBC,IAAI,EAAE,CAAC,QAAQ,EAAE,KAAK,EAAE,aAAa,CAAC;IACtCC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,CACF;;EAED;EACA,MAAMC,oBAAoB,GAAGA,CAAA,KAAM;IACjC,IAAIC,QAAQ,GAAGX,SAAS;;IAExB;IACA,IAAIR,WAAW,EAAE;MACf,MAAMoB,KAAK,GAAGpB,WAAW,CAACqB,WAAW,CAAC,CAAC;MACvCF,QAAQ,GAAGA,QAAQ,CAACG,MAAM,CAACC,QAAQ,IACjCA,QAAQ,CAACb,KAAK,CAACW,WAAW,CAAC,CAAC,CAACG,QAAQ,CAACJ,KAAK,CAAC,IAC5CG,QAAQ,CAACX,WAAW,CAACS,WAAW,CAAC,CAAC,CAACG,QAAQ,CAACJ,KAAK,CAAC,IAClDG,QAAQ,CAACZ,MAAM,CAACU,WAAW,CAAC,CAAC,CAACG,QAAQ,CAACJ,KAAK,CAAC,IAC7CG,QAAQ,CAACR,IAAI,CAACU,IAAI,CAACC,GAAG,IAAIA,GAAG,CAACL,WAAW,CAAC,CAAC,CAACG,QAAQ,CAACJ,KAAK,CAAC,CAC7D,CAAC;IACH;;IAEA;IACA,IAAIlB,cAAc,KAAK,KAAK,EAAE;MAC5BiB,QAAQ,GAAGA,QAAQ,CAACG,MAAM,CAACC,QAAQ,IAAIA,QAAQ,CAACT,QAAQ,KAAKZ,cAAc,CAAC;IAC9E;;IAEA;IACA,IAAIJ,QAAQ,KAAK,CAAC,EAAE;MAClB;MACAqB,QAAQ,GAAGA,QAAQ,CAACG,MAAM,CAACC,QAAQ,IAAIA,QAAQ,CAACP,QAAQ,CAAC;IAC3D;IAEA,OAAOG,QAAQ;EACjB,CAAC;EAED,MAAMQ,iBAAiB,GAAGT,oBAAoB,CAAC,CAAC;;EAEhD;EACA,MAAMU,kBAAkB,GAAIL,QAAQ,iBAClC5B,OAAA,CAAC7B,IAAI;IAAC+D,IAAI;IAACC,EAAE,EAAE,EAAG;IAACC,EAAE,EAAE,CAAE;IAAAC,QAAA,eACvBrC,OAAA,CAACzB,IAAI;MAAC+D,SAAS,EAAE,CAAE;MAACC,EAAE,EAAE;QAAEC,OAAO,EAAE,MAAM;QAAEC,MAAM,EAAE,MAAM;QAAEC,QAAQ,EAAE;MAAS,CAAE;MAAAL,QAAA,gBAC9ErC,OAAA,CAAC/B,GAAG;QAACsE,EAAE,EAAE;UACPI,KAAK,EAAE;YAAER,EAAE,EAAE,OAAO;YAAEC,EAAE,EAAE;UAAQ,CAAC;UACnCQ,QAAQ,EAAE;YAAET,EAAE,EAAE,OAAO;YAAEC,EAAE,EAAE;UAAQ,CAAC;UACtCI,OAAO,EAAE,MAAM;UACfK,UAAU,EAAE,QAAQ;UACpBC,cAAc,EAAE,QAAQ;UACxBC,OAAO,EAAE,kBAAkB;UAC3BC,CAAC,EAAE,CAAC;UACJC,QAAQ,EAAE,UAAU;UACpBP,QAAQ,EAAE;QACZ,CAAE;QAAAL,QAAA,eACArC,OAAA,CAAC/B,GAAG;UACFiF,SAAS,EAAC,KAAK;UACfX,EAAE,EAAE;YACFY,SAAS,EAAE,MAAM;YACjBC,QAAQ,EAAE,MAAM;YAChBC,SAAS,EAAE,SAAS;YACpBb,OAAO,EAAE,OAAO;YAChBc,MAAM,EAAE;UACV,CAAE;UACFC,GAAG,EAAE3B,QAAQ,CAACN,KAAM;UACpBkC,GAAG,EAAE5B,QAAQ,CAACb,KAAM;UACpB0C,OAAO,EAAGC,CAAC,IAAK;YACdA,CAAC,CAACC,MAAM,CAACC,OAAO,GAAG,IAAI;YACvBF,CAAC,CAACC,MAAM,CAACJ,GAAG,GAAG,mDAAmD;UACpE;QAAE;UAAAM,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACH;MAAC;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACC,CAAC,eACNhE,OAAA,CAAC/B,GAAG;QAACsE,EAAE,EAAE;UAAEC,OAAO,EAAE,MAAM;UAAEyB,aAAa,EAAE,QAAQ;UAAEC,IAAI,EAAE;QAAE,CAAE;QAAA7B,QAAA,gBAC7DrC,OAAA,CAACxB,WAAW;UAAC+D,EAAE,EAAE;YAAE2B,IAAI,EAAE;UAAW,CAAE;UAAA7B,QAAA,gBACpCrC,OAAA,CAAC9B,UAAU;YAACiG,OAAO,EAAC,IAAI;YAACjB,SAAS,EAAC,KAAK;YAACkB,YAAY;YAAA/B,QAAA,EAClDT,QAAQ,CAACb;UAAK;YAAA8C,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACL,CAAC,eACbhE,OAAA,CAAC9B,UAAU;YAACiG,OAAO,EAAC,OAAO;YAACE,KAAK,EAAC,gBAAgB;YAACD,YAAY;YAAA/B,QAAA,GAAC,KAC3D,EAACT,QAAQ,CAACZ,MAAM;UAAA;YAAA6C,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACT,CAAC,eACbhE,OAAA,CAAC9B,UAAU;YAACiG,OAAO,EAAC,OAAO;YAACG,SAAS;YAAAjC,QAAA,EAClCT,QAAQ,CAACX;UAAW;YAAA4C,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACX,CAAC,eACbhE,OAAA,CAAC/B,GAAG;YAACsE,EAAE,EAAE;cAAEC,OAAO,EAAE,MAAM;cAAE+B,QAAQ,EAAE,MAAM;cAAEC,GAAG,EAAE;YAAI,CAAE;YAAAnC,QAAA,EACtDT,QAAQ,CAACR,IAAI,CAACqD,GAAG,CAAC,CAAC1C,GAAG,EAAE2C,KAAK,kBAC5B1E,OAAA,CAACd,IAAI;cAEHyF,KAAK,EAAE5C,GAAI;cACX6C,IAAI,EAAC,OAAO;cACZrC,EAAE,EAAE;gBACFsC,eAAe,EAAE,0BAA0B;gBAC3CC,QAAQ,EAAE,QAAQ;gBAClBC,EAAE,EAAE;cACN;YAAE,GAPGL,KAAK;cAAAb,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAQX,CACF;UAAC;YAAAH,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACC,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACK,CAAC,eACdhE,OAAA,CAACvB,WAAW;UAAA4D,QAAA,eACVrC,OAAA,CAACtB,MAAM;YACLkG,IAAI,EAAC,OAAO;YACZP,KAAK,EAAC,SAAS;YACfW,IAAI,EAAEpD,QAAQ,CAACV,IAAK;YACpByC,MAAM,EAAC,QAAQ;YACfsB,GAAG,EAAC,qBAAqB;YACzBC,SAAS,eAAElF,OAAA,CAACJ,QAAQ;cAAAiE,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAAE,CAAE;YACxBG,OAAO,EAAC,UAAU;YAClB5B,EAAE,EAAE;cAAE4C,YAAY,EAAE;YAAE,CAAE;YAAA9C,QAAA,EACzB;UAED;YAAAwB,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAQ;QAAC;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACE,CAAC;MAAA;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACX,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACF;EAAC,GAvEsBpC,QAAQ,CAACd,EAAE;IAAA+C,QAAA,EAAAC,YAAA;IAAAC,UAAA;IAAAC,YAAA;EAAA,OAwEpC,CACP;;EAED;EACA,MAAMoB,eAAe,GAAIjE,QAAQ,IAAK;IACpC,QAAOA,QAAQ;MACb,KAAK,OAAO;QAAE,oBAAOnB,OAAA,CAACb,QAAQ;UAAA0E,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MACjC,KAAK,OAAO;QAAE,oBAAOhE,OAAA,CAACH,cAAc;UAAAgE,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MACvC,KAAK,QAAQ;QAAE,oBAAOhE,OAAA,CAACX,OAAO;UAAAwE,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MACjC,KAAK,SAAS;QAAE,oBAAOhE,OAAA,CAACV,MAAM;UAAAuE,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MACjC,KAAK,QAAQ;QAAE,oBAAOhE,OAAA,CAACF,UAAU;UAAA+D,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MACpC,KAAK,aAAa;QAAE,oBAAOhE,OAAA,CAACN,MAAM;UAAAmE,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MACrC;QAAS,oBAAOhE,OAAA,CAACP,cAAc;UAAAoE,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;IACpC;EACF,CAAC;EAED,oBACEhE,OAAA,CAAC/B,GAAG;IAACoH,SAAS,EAAC,0BAA0B;IAAAhD,QAAA,gBACvCrC,OAAA,CAAC9B,UAAU;MAACiG,OAAO,EAAC,IAAI;MAACjB,SAAS,EAAC,IAAI;MAACkB,YAAY;MAACC,KAAK,EAAC,SAAS;MAAAhC,QAAA,EAAC;IAErE;MAAAwB,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OAAY,CAAC,eACbhE,OAAA,CAAC9B,UAAU;MAACiG,OAAO,EAAC,WAAW;MAACG,SAAS;MAAC/B,EAAE,EAAE;QAAEwC,EAAE,EAAE;MAAE,CAAE;MAAA1C,QAAA,EAAC;IAEzD;MAAAwB,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OAAY,CAAC,eAGbhE,OAAA,CAAC/B,GAAG;MAACsE,EAAE,EAAE;QAAE+C,YAAY,EAAE,CAAC;QAAEC,WAAW,EAAE,SAAS;QAAER,EAAE,EAAE;MAAE,CAAE;MAAA1C,QAAA,eAC1DrC,OAAA,CAAC3B,IAAI;QAACmH,KAAK,EAAErF,QAAS;QAACsF,QAAQ,EAAEhF,eAAgB;QAACiF,QAAQ;QAAArD,QAAA,gBACxDrC,OAAA,CAAC1B,GAAG;UAACqG,KAAK,EAAC;QAAe;UAAAd,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC,eAC7BhE,OAAA,CAAC1B,GAAG;UAACqG,KAAK,EAAC;QAAoB;UAAAd,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MAAA;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAC9B;IAAC;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACJ,CAAC,eAGNhE,OAAA,CAAC7B,IAAI;MAACwH,SAAS;MAACC,OAAO,EAAE,CAAE;MAACrD,EAAE,EAAE;QAAEwC,EAAE,EAAE;MAAE,CAAE;MAAA1C,QAAA,gBACxCrC,OAAA,CAAC7B,IAAI;QAAC+D,IAAI;QAACC,EAAE,EAAE,EAAG;QAACC,EAAE,EAAE,CAAE;QAAAC,QAAA,eACvBrC,OAAA,CAAChB,SAAS;UACR6G,SAAS;UACTC,WAAW,EAAC,yDAAyD;UACrE3B,OAAO,EAAC,UAAU;UAClBqB,KAAK,EAAEnF,WAAY;UACnBoF,QAAQ,EAAG/B,CAAC,IAAKpD,cAAc,CAACoD,CAAC,CAACC,MAAM,CAAC6B,KAAK,CAAE;UAChDO,UAAU,EAAE;YACVC,cAAc,eACZhG,OAAA,CAACf,cAAc;cAACgE,QAAQ,EAAC,OAAO;cAAAZ,QAAA,eAC9BrC,OAAA,CAACT,MAAM;gBAAAsE,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OAAE;YAAC;cAAAH,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OACI;UAEpB;QAAE;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACH;MAAC;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACE,CAAC,eACPhE,OAAA,CAAC7B,IAAI;QAAC+D,IAAI;QAACC,EAAE,EAAE,EAAG;QAACC,EAAE,EAAE,CAAE;QAAAC,QAAA,eACvBrC,OAAA,CAAC/B,GAAG;UAACsE,EAAE,EAAE;YAAEC,OAAO,EAAE,MAAM;YAAEK,UAAU,EAAE,QAAQ;YAAEJ,MAAM,EAAE;UAAO,CAAE;UAAAJ,QAAA,gBACjErC,OAAA,CAACR,UAAU;YAAC+C,EAAE,EAAE;cAAE0D,EAAE,EAAE,CAAC;cAAE5B,KAAK,EAAE;YAAiB;UAAE;YAAAR,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAE,CAAC,eACtDhE,OAAA,CAAC9B,UAAU;YAACiG,OAAO,EAAC,OAAO;YAAC5B,EAAE,EAAE;cAAE0D,EAAE,EAAE;YAAE,CAAE;YAAA5D,QAAA,EAAC;UAAS;YAAAwB,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAY,CAAC,eACjEhE,OAAA,CAAC/B,GAAG;YAACsE,EAAE,EAAE;cAAEC,OAAO,EAAE,MAAM;cAAE+B,QAAQ,EAAE,MAAM;cAAEC,GAAG,EAAE;YAAI,CAAE;YAAAnC,QAAA,EACtDzB,UAAU,CAAC6D,GAAG,CAACtD,QAAQ,iBACtBnB,OAAA,CAACd,IAAI;cAEHyF,KAAK,EAAExD,QAAS;cAChB+E,OAAO,EAAEA,CAAA,KAAM1F,iBAAiB,CAACW,QAAQ,CAAE;cAC3CoB,EAAE,EAAE;gBACFsC,eAAe,EAAEtE,cAAc,KAAKY,QAAQ,GAAG,cAAc,GAAG,qBAAqB;gBACrFkD,KAAK,EAAE9D,cAAc,KAAKY,QAAQ,GAAG,OAAO,GAAG,cAAc;gBAC7D,SAAS,EAAE;kBACT0D,eAAe,EAAEtE,cAAc,KAAKY,QAAQ,GAAG,cAAc,GAAG;gBAClE;cACF,CAAE;cACFyD,IAAI,EAAC;YAAO,GAVPzD,QAAQ;cAAA0C,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAWd,CACF;UAAC;YAAAH,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACC,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACH;MAAC;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACF,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACH,CAAC,eAGPhE,OAAA,CAAC/B,GAAG;MAACsE,EAAE,EAAE;QAAEwC,EAAE,EAAE,CAAC;QAAEvC,OAAO,EAAE;UAAEL,EAAE,EAAE,OAAO;UAAEC,EAAE,EAAE;QAAO;MAAE,CAAE;MAAAC,QAAA,gBACvDrC,OAAA,CAAC9B,UAAU;QAACiG,OAAO,EAAC,OAAO;QAAC5B,EAAE,EAAE;UAAE0D,EAAE,EAAE,CAAC;UAAElB,EAAE,EAAE;YAAE5C,EAAE,EAAE,CAAC;YAAEC,EAAE,EAAE;UAAE;QAAE,CAAE;QAAAC,QAAA,EAAC;MAEjE;QAAAwB,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAY,CAAC,eACbhE,OAAA,CAAC7B,IAAI;QAACwH,SAAS;QAACC,OAAO,EAAE,CAAE;QAAAvD,QAAA,EACxBzB,UAAU,CAACuF,KAAK,CAAC,CAAC,CAAC,CAAC1B,GAAG,CAACtD,QAAQ,iBAC/BnB,OAAA,CAAC7B,IAAI;UAAC+D,IAAI;UAAAG,QAAA,eACRrC,OAAA,CAACtB,MAAM;YACLkG,IAAI,EAAC,OAAO;YACZM,SAAS,EAAEE,eAAe,CAACjE,QAAQ,CAAE;YACrCgD,OAAO,EAAC,UAAU;YAClB5B,EAAE,EAAE;cACF4C,YAAY,EAAE,CAAC;cACfiB,aAAa,EAAE,MAAM;cACrBH,EAAE,EAAE,CAAC;cACLpB,eAAe,EAAEtE,cAAc,KAAKY,QAAQ,GAAG,0BAA0B,GAAG;YAC9E,CAAE;YACF+E,OAAO,EAAEA,CAAA,KAAM1F,iBAAiB,CAACW,QAAQ,CAAE;YAAAkB,QAAA,EAE1ClB;UAAQ;YAAA0C,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACH;QAAC,GAdK7C,QAAQ;UAAA0C,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAelB,CACP;MAAC;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACE,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACJ,CAAC,eAGNhE,OAAA,CAAC/B,GAAG;MAACsE,EAAE,EAAE;QAAEwC,EAAE,EAAE;MAAE,CAAE;MAAA1C,QAAA,eACjBrC,OAAA,CAAC9B,UAAU;QAACiG,OAAO,EAAC,OAAO;QAACE,KAAK,EAAC,gBAAgB;QAAAhC,QAAA,GAAC,UACzC,EAACL,iBAAiB,CAACqE,MAAM,EAAC,MAAI,EAACxF,SAAS,CAACwF,MAAM,EAAC,YACxD,EAAC9F,cAAc,KAAK,KAAK,IAAI,OAAOA,cAAc,EAAE,EACnDF,WAAW,IAAI,cAAcA,WAAW,GAAG;MAAA;QAAAwD,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAClC;IAAC;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACV,CAAC,EAGLhC,iBAAiB,CAACqE,MAAM,GAAG,CAAC,gBAC3BrG,OAAA,CAAC7B,IAAI;MAACwH,SAAS;MAACC,OAAO,EAAE,CAAE;MAACrD,EAAE,EAAE;QAAEwC,EAAE,EAAE;MAAE,CAAE;MAAA1C,QAAA,EACvCL,iBAAiB,CAACyC,GAAG,CAAC7C,QAAQ,IAAIK,kBAAkB,CAACL,QAAQ,CAAC;IAAC;MAAAiC,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OAC5D,CAAC,gBAEPhE,OAAA,CAAC/B,GAAG;MAACsE,EAAE,EAAE;QAAE+D,SAAS,EAAE,QAAQ;QAAEC,EAAE,EAAE;MAAE,CAAE;MAAAlE,QAAA,gBACtCrC,OAAA,CAAC9B,UAAU;QAACiG,OAAO,EAAC,IAAI;QAAA9B,QAAA,EAAC;MAAyC;QAAAwB,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAY,CAAC,eAC/EhE,OAAA,CAAC9B,UAAU;QAACiG,OAAO,EAAC,OAAO;QAACE,KAAK,EAAC,gBAAgB;QAAAhC,QAAA,EAAC;MAEnD;QAAAwB,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAY,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACV,CACN,eAGDhE,OAAA,CAAC5B,KAAK;MAACmE,EAAE,EAAE;QAAES,CAAC,EAAE,CAAC;QAAE+B,EAAE,EAAE,CAAC;QAAEhC,OAAO,EAAE;MAA2B,CAAE;MAAAV,QAAA,gBAC9DrC,OAAA,CAAC/B,GAAG;QAACsE,EAAE,EAAE;UAAEC,OAAO,EAAE,MAAM;UAAEK,UAAU,EAAE,QAAQ;UAAEkC,EAAE,EAAE;QAAE,CAAE;QAAA1C,QAAA,gBACxDrC,OAAA,CAAC/B,GAAG;UACFiF,SAAS,EAAC,KAAK;UACfK,GAAG,EAAC,iCAAiC;UACrCC,GAAG,EAAC,eAAe;UACnBjB,EAAE,EAAE;YACFE,MAAM,EAAE,EAAE;YACVwD,EAAE,EAAE;UACN;QAAE;UAAApC,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACH,CAAC,eACFhE,OAAA,CAAC9B,UAAU;UAACiG,OAAO,EAAC,IAAI;UAACC,YAAY;UAAC7B,EAAE,EAAE;YAAEwC,EAAE,EAAE;UAAE,CAAE;UAAA1C,QAAA,EAAC;QAErD;UAAAwB,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAY,CAAC;MAAA;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACV,CAAC,eACNhE,OAAA,CAAC9B,UAAU;QAACiG,OAAO,EAAC,OAAO;QAACG,SAAS;QAAAjC,QAAA,EAAC;MAEtC;QAAAwB,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAY,CAAC,eACbhE,OAAA,CAACtB,MAAM;QAACyF,OAAO,EAAC,WAAW;QAACE,KAAK,EAAC,SAAS;QAAAhC,QAAA,EAAC;MAE5C;QAAAwB,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAQ,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACJ,CAAC;EAAA;IAAAH,QAAA,EAAAC,YAAA;IAAAC,UAAA;IAAAC,YAAA;EAAA,OACL,CAAC;AAEV,CAAC;AAAC9D,EAAA,CA7gBID,SAAS;AAAAuG,EAAA,GAATvG,SAAS;AA+gBf,eAAeA,SAAS;AAAC,IAAAuG,EAAA;AAAAC,YAAA,CAAAD,EAAA","ignoreList":[]},"metadata":{},"sourceType":"module","externalDependencies":[]}