<!doctype html>
<html>
<head>
<title>SMMU_CB5_PRRR_MAIR0 (SMMU500) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___smmu500.html")>SMMU500 Module</a> &gt; SMMU_CB5_PRRR_MAIR0 (SMMU500) Register</p><h1>SMMU_CB5_PRRR_MAIR0 (SMMU500) Register</h1>
<h2>SMMU_CB5_PRRR_MAIR0 (SMMU500) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>SMMU_CB5_PRRR_MAIR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000015038</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD815038 (SMMU_GPV)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
</table>
<p></p>
<h2>SMMU_CB5_PRRR_MAIR0 (SMMU500) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>NOS7</td><td class="center">31</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>NOS6</td><td class="center">30</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>NOS5</td><td class="center">29</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>NOS4</td><td class="center">28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>NOS3</td><td class="center">27</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>NOS2</td><td class="center">26</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>NOS1</td><td class="center">25</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>NOS0</td><td class="center">24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>NS1</td><td class="center">19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>NS0</td><td class="center">18</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>DS1</td><td class="center">17</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>DS0</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>TR7</td><td class="center">15:14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>TR6</td><td class="center">13:12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>TR5</td><td class="center">11:10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>TR4</td><td class="center"> 9:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>TR3</td><td class="center"> 7:6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>TR2</td><td class="center"> 5:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>TR1</td><td class="center"> 3:2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>TR0</td><td class="center"> 1:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>