#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x136f043d0 .scope module, "rgst_file" "rgst_file" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 8 "wr_data";
    .port_info 3 /INPUT 2 "wr_addr";
    .port_info 4 /INPUT 1 "wr_e";
    .port_info 5 /INPUT 2 "rd_addr";
    .port_info 6 /OUTPUT 8 "rd_data";
o0x138040130 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000283d7a0_0 .net "clk", 0 0, o0x138040130;  0 drivers
v0x60000283d830_0 .net "load_enable", 3 0, v0x60000283c7e0_0;  1 drivers
v0x60000283d8c0 .array "mem", 0 3;
v0x60000283d8c0_0 .net v0x60000283d8c0 0, 7 0, v0x60000283ca20_0; 1 drivers
v0x60000283d8c0_1 .net v0x60000283d8c0 1, 7 0, v0x60000283ccf0_0; 1 drivers
v0x60000283d8c0_2 .net v0x60000283d8c0 2, 7 0, v0x60000283cfc0_0; 1 drivers
v0x60000283d8c0_3 .net v0x60000283d8c0 3, 7 0, v0x60000283d290_0; 1 drivers
o0x138040820 .functor BUFZ 2, C4<zz>; HiZ drive
v0x60000283d950_0 .net "rd_addr", 1 0, o0x138040820;  0 drivers
v0x60000283d9e0_0 .net "rd_data", 7 0, L_0x600002b3c5a0;  1 drivers
o0x1380401f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000283da70_0 .net "rst_b", 0 0, o0x1380401f0;  0 drivers
o0x138040040 .functor BUFZ 2, C4<zz>; HiZ drive
v0x60000283db00_0 .net "wr_addr", 1 0, o0x138040040;  0 drivers
o0x138040160 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x60000283db90_0 .net "wr_data", 7 0, o0x138040160;  0 drivers
o0x138040010 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000283dc20_0 .net "wr_e", 0 0, o0x138040010;  0 drivers
L_0x600002b3c3c0 .part v0x60000283c7e0_0, 0, 1;
L_0x600002b3c460 .part v0x60000283c7e0_0, 1, 1;
L_0x600002b3c280 .part v0x60000283c7e0_0, 2, 1;
L_0x600002b3c320 .part v0x60000283c7e0_0, 3, 1;
L_0x600002b3c640 .concat [ 8 8 8 8], v0x60000283ca20_0, v0x60000283ccf0_0, v0x60000283cfc0_0, v0x60000283d290_0;
S_0x136f04540 .scope module, "decoder" "dec_1_4" 2 14, 2 45 0, S_0x136f043d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
v0x60000283c6c0_0 .net "enable", 0 0, o0x138040010;  alias, 0 drivers
v0x60000283c750_0 .net "in", 1 0, o0x138040040;  alias, 0 drivers
v0x60000283c7e0_0 .var "out", 3 0;
E_0x600000f399c0 .event anyedge, v0x60000283c6c0_0, v0x60000283c750_0;
S_0x136f04950 .scope generate, "inst[0]" "inst[0]" 2 28, 2 28 0, S_0x136f043d0;
 .timescale 0 0;
P_0x600000f39a00 .param/l "i" 1 2 28, +C4<00>;
S_0x136f04ac0 .scope module, "rgst_inst" "rgst" 2 30, 2 77 0, S_0x136f04950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
v0x60000283c870_0 .net "clk", 0 0, o0x138040130;  alias, 0 drivers
v0x60000283c900_0 .net "in", 7 0, o0x138040160;  alias, 0 drivers
v0x60000283c990_0 .net "load", 0 0, L_0x600002b3c3c0;  1 drivers
v0x60000283ca20_0 .var "out", 7 0;
v0x60000283cab0_0 .net "rst_b", 0 0, o0x1380401f0;  alias, 0 drivers
E_0x600000f39a80/0 .event negedge, v0x60000283cab0_0;
E_0x600000f39a80/1 .event posedge, v0x60000283c870_0;
E_0x600000f39a80 .event/or E_0x600000f39a80/0, E_0x600000f39a80/1;
S_0x136f0a060 .scope generate, "inst[1]" "inst[1]" 2 28, 2 28 0, S_0x136f043d0;
 .timescale 0 0;
P_0x600000f39b00 .param/l "i" 1 2 28, +C4<01>;
S_0x136f0a1d0 .scope module, "rgst_inst" "rgst" 2 30, 2 77 0, S_0x136f0a060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
v0x60000283cb40_0 .net "clk", 0 0, o0x138040130;  alias, 0 drivers
v0x60000283cbd0_0 .net "in", 7 0, o0x138040160;  alias, 0 drivers
v0x60000283cc60_0 .net "load", 0 0, L_0x600002b3c460;  1 drivers
v0x60000283ccf0_0 .var "out", 7 0;
v0x60000283cd80_0 .net "rst_b", 0 0, o0x1380401f0;  alias, 0 drivers
S_0x136f0a340 .scope generate, "inst[2]" "inst[2]" 2 28, 2 28 0, S_0x136f043d0;
 .timescale 0 0;
P_0x600000f39bc0 .param/l "i" 1 2 28, +C4<010>;
S_0x136f0a4b0 .scope module, "rgst_inst" "rgst" 2 30, 2 77 0, S_0x136f0a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
v0x60000283ce10_0 .net "clk", 0 0, o0x138040130;  alias, 0 drivers
v0x60000283cea0_0 .net "in", 7 0, o0x138040160;  alias, 0 drivers
v0x60000283cf30_0 .net "load", 0 0, L_0x600002b3c280;  1 drivers
v0x60000283cfc0_0 .var "out", 7 0;
v0x60000283d050_0 .net "rst_b", 0 0, o0x1380401f0;  alias, 0 drivers
S_0x136f093a0 .scope generate, "inst[3]" "inst[3]" 2 28, 2 28 0, S_0x136f043d0;
 .timescale 0 0;
P_0x600000f39d80 .param/l "i" 1 2 28, +C4<011>;
S_0x136f09510 .scope module, "rgst_inst" "rgst" 2 30, 2 77 0, S_0x136f093a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
v0x60000283d0e0_0 .net "clk", 0 0, o0x138040130;  alias, 0 drivers
v0x60000283d170_0 .net "in", 7 0, o0x138040160;  alias, 0 drivers
v0x60000283d200_0 .net "load", 0 0, L_0x600002b3c320;  1 drivers
v0x60000283d290_0 .var "out", 7 0;
v0x60000283d320_0 .net "rst_b", 0 0, o0x1380401f0;  alias, 0 drivers
S_0x136f09680 .scope module, "mux" "mux_4_1" 2 20, 2 66 0, S_0x136f043d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 8 "out";
v0x60000283d3b0_0 .net *"_ivl_0", 4 0, L_0x600002b3c140;  1 drivers
L_0x138078010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000283d440_0 .net *"_ivl_3", 2 0, L_0x138078010;  1 drivers
L_0x138078058 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x60000283d4d0_0 .net/2u *"_ivl_4", 4 0, L_0x138078058;  1 drivers
v0x60000283d560_0 .net *"_ivl_7", 4 0, L_0x600002b3c1e0;  1 drivers
v0x60000283d5f0_0 .net "in", 31 0, L_0x600002b3c640;  1 drivers
v0x60000283d680_0 .net "out", 7 0, L_0x600002b3c5a0;  alias, 1 drivers
v0x60000283d710_0 .net "sel", 1 0, o0x138040820;  alias, 0 drivers
L_0x600002b3c140 .concat [ 2 3 0 0], o0x138040820, L_0x138078010;
L_0x600002b3c1e0 .arith/mult 5, L_0x600002b3c140, L_0x138078058;
L_0x600002b3c5a0 .part/v L_0x600002b3c640, L_0x600002b3c1e0, 8;
    .scope S_0x136f04ac0;
T_0 ;
    %wait E_0x600000f39a80;
    %load/vec4 v0x60000283cab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000283ca20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000283c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x60000283c900_0;
    %assign/vec4 v0x60000283ca20_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x136f0a1d0;
T_1 ;
    %wait E_0x600000f39a80;
    %load/vec4 v0x60000283cd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000283ccf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60000283cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x60000283cbd0_0;
    %assign/vec4 v0x60000283ccf0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x136f0a4b0;
T_2 ;
    %wait E_0x600000f39a80;
    %load/vec4 v0x60000283d050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000283cfc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000283cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000283cea0_0;
    %assign/vec4 v0x60000283cfc0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x136f09510;
T_3 ;
    %wait E_0x600000f39a80;
    %load/vec4 v0x60000283d320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000283d290_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000283d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x60000283d170_0;
    %assign/vec4 v0x60000283d290_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x136f04540;
T_4 ;
    %wait E_0x600000f399c0;
    %load/vec4 v0x60000283c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000283c7e0_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000283c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000283c7e0_0, 0, 4;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60000283c7e0_0, 0, 4;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000283c7e0_0, 0, 4;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60000283c7e0_0, 0, 4;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000283c7e0_0, 0, 4;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ex4.v";
