# Verilog Branch predictors

A Verilog implementation in a RISCV core for two bit, BTB, Pshare, GShare, Tournament branch predictors, and others. 

As an academic project for the IE-0521 Computer Architecture II course. 

II-2023
