

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 19:49:41 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Pool_Row_pipeline
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.621 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.800 us | 0.800 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |       18|       18|         4|          1|          1|    16|    yes   |
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     487|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|     132|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     156|    -|
|Register         |        0|      -|     219|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     219|     807|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 132|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_242_p2       |     +    |      0|  0|  15|           1|           5|
    |add_ln13_1_fu_523_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln16_fu_509_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln28_1_fu_497_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln28_fu_458_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln35_1_fu_577_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_fu_563_p2       |     +    |      0|  0|  13|           4|           4|
    |c_fu_378_p2              |     +    |      0|  0|  10|           1|           2|
    |f_fu_248_p2              |     +    |      0|  0|  10|           1|           2|
    |i_fu_424_p2              |     +    |      0|  0|  10|           2|           2|
    |mpr_fu_503_p2            |     +    |      0|  0|  10|           1|           2|
    |r_fu_318_p2              |     +    |      0|  0|  10|           1|           2|
    |and_ln25_fu_372_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln28_1_fu_668_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_754_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_760_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_300_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_312_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_662_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_236_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln13_fu_254_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln16_fu_306_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_1_fu_555_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_294_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_632_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_644_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_650_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_718_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_724_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_736_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_742_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_626_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_1_fu_366_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln25_fu_324_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_1_fu_384_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln26_2_fu_390_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln26_3_fu_410_p2      |    or    |      0|  0|   2|           2|           1|
    |or_ln26_fu_230_p2        |    or    |      0|  0|   2|           2|           1|
    |or_ln28_1_fu_656_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_730_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_748_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_638_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln13_fu_529_p3    |  select  |      0|  0|   5|           1|           1|
    |select_ln16_1_fu_515_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln16_fu_416_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln25_1_fu_344_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln25_2_fu_352_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln25_3_fu_430_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln25_4_fu_469_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln25_fu_330_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln26_1_fu_396_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln26_2_fu_438_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_3_fu_477_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_fu_583_p3    |  select  |      0|  0|  32|           1|          24|
    |select_ln28_1_fu_766_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_260_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_3_fu_268_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln28_4_fu_280_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_fu_674_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln25_fu_360_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_288_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 487|         222|         203|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_179_p4    |   9|          2|    2|          4|
    |ap_phi_mux_f_0_phi_fu_135_p4    |   9|          2|    2|          4|
    |ap_phi_mux_max_0_phi_fu_190_p4  |   9|          2|   32|         64|
    |ap_phi_mux_mpr_0_phi_fu_202_p4  |   9|          2|    2|          4|
    |ap_phi_mux_r_0_phi_fu_157_p4    |   9|          2|    2|          4|
    |c_0_reg_175                     |   9|          2|    2|          4|
    |f_0_reg_131                     |   9|          2|    2|          4|
    |indvar_flatten20_reg_142        |   9|          2|    5|         10|
    |indvar_flatten53_reg_120        |   9|          2|    5|         10|
    |indvar_flatten_reg_164          |   9|          2|    4|          8|
    |max_0_reg_186                   |   9|          2|   32|         64|
    |mpr_0_reg_198                   |   9|          2|    2|          4|
    |r_0_reg_153                     |   9|          2|    2|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 156|         34|   97|        196|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln28_1_reg_815                 |   7|   0|    7|          0|
    |add_ln35_1_reg_852                 |   5|   0|    5|          0|
    |add_ln35_1_reg_852_pp0_iter2_reg   |   5|   0|    5|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |c_0_reg_175                        |   2|   0|    2|          0|
    |conv_1_out_load_reg_841            |  32|   0|   32|          0|
    |f_0_reg_131                        |   2|   0|    2|          0|
    |icmp_ln10_reg_778                  |   1|   0|    1|          0|
    |icmp_ln20_1_reg_848                |   1|   0|    1|          0|
    |icmp_ln20_1_reg_848_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten20_reg_142           |   5|   0|    5|          0|
    |indvar_flatten53_reg_120           |   5|   0|    5|          0|
    |indvar_flatten_reg_164             |   4|   0|    4|          0|
    |max_0_reg_186                      |  32|   0|   32|          0|
    |mpr_0_reg_198                      |   2|   0|    2|          0|
    |mpr_reg_820                        |   2|   0|    2|          0|
    |or_ln26_2_reg_799                  |   1|   0|    1|          0|
    |or_ln26_2_reg_799_pp0_iter1_reg    |   1|   0|    1|          0|
    |r_0_reg_153                        |   2|   0|    2|          0|
    |select_ln16_reg_804                |   2|   0|    2|          0|
    |select_ln25_2_reg_793              |   2|   0|    2|          0|
    |select_ln28_1_reg_857              |  32|   0|   32|          0|
    |select_ln28_3_reg_787              |   2|   0|    2|          0|
    |icmp_ln10_reg_778                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 219|  32|  156|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_address1      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce1           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q1            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

