Running: /opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/m1/noirbent/AEO/TP_Controle/TP/top_isim_beh.exe -prj /home/m1/noirbent/AEO/TP_Controle/TP/top_beh.prj work.top 
ISim M.81d (signature 0x9ca8bed6)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/m1/noirbent/AEO/TP_Controle/TP/x7seg.vhd" into library work
Parsing VHDL file "/home/m1/noirbent/AEO/TP_Controle/TP/top.vhd" into library work
Parsing VHDL file "/home/m1/noirbent/AEO/TP_Controle/TP/state.vhd" into library work
Parsing VHDL file "/home/m1/noirbent/AEO/TP_Controle/TP/clkdiv.vhd" into library work
Parsing VHDL file "/home/m1/noirbent/AEO/TP_Controle/TP/top2.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 74196 KB
Fuse CPU Usage: 70 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling architecture behavioral of entity transform [transform_default]
Compiling architecture behavioral of entity x7seg [x7seg_default]
Compiling architecture clkdiv of entity clkdiv [clkdiv_default]
Compiling architecture behavioral of entity state [state_default]
Compiling architecture behavioral of entity top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable /home/m1/noirbent/AEO/TP_Controle/TP/top_isim_beh.exe
Fuse Memory Usage: 635364 KB
Fuse CPU Usage: 80 ms
GCC CPU Usage: 170 ms
