<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.3 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml telescope.twx telescope.ncd -o telescope.twr telescope.pcf

</twCmdLine><twDesign>telescope.ncd</twDesign><twDesignPath>telescope.ncd</twDesignPath><twPCF>telescope.pcf</twPCF><twPcfPath>telescope.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff676"><twDevName>xc5vlx50</twDevName><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-10-12, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;</twConstName><twItemCnt>720</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>103</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_9 (SLICE_X27Y47.C1), 15 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.849</twSlack><twSrc BELType="FF">prescaler_6</twSrc><twDest BELType="FF">slowClocker_9</twDest><twTotPathDel>4.097</twTotPathDel><twClkSkew dest = "0.111" src = "0.130">0.019</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_6</twSrc><twDest BELType='FF'>slowClocker_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>prescaler&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/inspectSource_not000128</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>N1859</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;2&gt;</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_9_rstpot</twBEL><twBEL>slowClocker_9</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>3.348</twRouteDel><twTotDel>4.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.917</twSlack><twSrc BELType="FF">prescaler_13</twSrc><twDest BELType="FF">slowClocker_9</twDest><twTotPathDel>4.017</twTotPathDel><twClkSkew dest = "0.111" src = "0.142">0.031</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_13</twSrc><twDest BELType='FF'>slowClocker_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;14&gt;</twComp><twBEL>prescaler_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>prescaler&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/inspectSource_not000128</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>N1859</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;2&gt;</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_9_rstpot</twBEL><twBEL>slowClocker_9</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>3.268</twRouteDel><twTotDel>4.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.990</twSlack><twSrc BELType="FF">prescaler_14</twSrc><twDest BELType="FF">slowClocker_9</twDest><twTotPathDel>3.944</twTotPathDel><twClkSkew dest = "0.111" src = "0.142">0.031</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_14</twSrc><twDest BELType='FF'>slowClocker_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;14&gt;</twComp><twBEL>prescaler_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>prescaler&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/inspectSource_not000128</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>N1859</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;2&gt;</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_9_rstpot</twBEL><twBEL>slowClocker_9</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>3.195</twRouteDel><twTotDel>3.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_3 (SLICE_X27Y46.A1), 15 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.985</twSlack><twSrc BELType="FF">prescaler_6</twSrc><twDest BELType="FF">slowClocker_3</twDest><twTotPathDel>3.965</twTotPathDel><twClkSkew dest = "0.115" src = "0.130">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_6</twSrc><twDest BELType='FF'>slowClocker_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>prescaler&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/inspectSource_not000128</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>N1859</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;2&gt;</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>slowClocker&lt;6&gt;</twComp><twBEL>slowClocker_3_rstpot</twBEL><twBEL>slowClocker_3</twBEL></twPathDel><twLogDel>0.747</twLogDel><twRouteDel>3.218</twRouteDel><twTotDel>3.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.053</twSlack><twSrc BELType="FF">prescaler_13</twSrc><twDest BELType="FF">slowClocker_3</twDest><twTotPathDel>3.885</twTotPathDel><twClkSkew dest = "0.115" src = "0.142">0.027</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_13</twSrc><twDest BELType='FF'>slowClocker_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;14&gt;</twComp><twBEL>prescaler_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>prescaler&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/inspectSource_not000128</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>N1859</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;2&gt;</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>slowClocker&lt;6&gt;</twComp><twBEL>slowClocker_3_rstpot</twBEL><twBEL>slowClocker_3</twBEL></twPathDel><twLogDel>0.747</twLogDel><twRouteDel>3.138</twRouteDel><twTotDel>3.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.126</twSlack><twSrc BELType="FF">prescaler_14</twSrc><twDest BELType="FF">slowClocker_3</twDest><twTotPathDel>3.812</twTotPathDel><twClkSkew dest = "0.115" src = "0.142">0.027</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_14</twSrc><twDest BELType='FF'>slowClocker_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;14&gt;</twComp><twBEL>prescaler_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>prescaler&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/inspectSource_not000128</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>N1859</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;2&gt;</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>slowClocker&lt;6&gt;</twComp><twBEL>slowClocker_3_rstpot</twBEL><twBEL>slowClocker_3</twBEL></twPathDel><twLogDel>0.747</twLogDel><twRouteDel>3.065</twRouteDel><twTotDel>3.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_4 (SLICE_X27Y46.B1), 15 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.986</twSlack><twSrc BELType="FF">prescaler_6</twSrc><twDest BELType="FF">slowClocker_4</twDest><twTotPathDel>3.964</twTotPathDel><twClkSkew dest = "0.115" src = "0.130">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_6</twSrc><twDest BELType='FF'>slowClocker_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>prescaler&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/inspectSource_not000128</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>N1859</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;2&gt;</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>slowClocker&lt;6&gt;</twComp><twBEL>slowClocker_4_rstpot</twBEL><twBEL>slowClocker_4</twBEL></twPathDel><twLogDel>0.748</twLogDel><twRouteDel>3.216</twRouteDel><twTotDel>3.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.054</twSlack><twSrc BELType="FF">prescaler_13</twSrc><twDest BELType="FF">slowClocker_4</twDest><twTotPathDel>3.884</twTotPathDel><twClkSkew dest = "0.115" src = "0.142">0.027</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_13</twSrc><twDest BELType='FF'>slowClocker_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;14&gt;</twComp><twBEL>prescaler_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>prescaler&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/inspectSource_not000128</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>N1859</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;2&gt;</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>slowClocker&lt;6&gt;</twComp><twBEL>slowClocker_4_rstpot</twBEL><twBEL>slowClocker_4</twBEL></twPathDel><twLogDel>0.748</twLogDel><twRouteDel>3.136</twRouteDel><twTotDel>3.884</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.127</twSlack><twSrc BELType="FF">prescaler_14</twSrc><twDest BELType="FF">slowClocker_4</twDest><twTotPathDel>3.811</twTotPathDel><twClkSkew dest = "0.115" src = "0.142">0.027</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_14</twSrc><twDest BELType='FF'>slowClocker_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;14&gt;</twComp><twBEL>prescaler_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>prescaler&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/inspectSource_not000128</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>N1859</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1859</twComp><twBEL>slowClocker_cmp_eq000065</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;2&gt;</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>slowClocker&lt;6&gt;</twComp><twBEL>slowClocker_4_rstpot</twBEL><twBEL>slowClocker_4</twBEL></twPathDel><twLogDel>0.748</twLogDel><twRouteDel>3.063</twRouteDel><twTotDel>3.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_3 (SLICE_X27Y46.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.470</twSlack><twSrc BELType="FF">slowClocker_3</twSrc><twDest BELType="FF">slowClocker_3</twDest><twTotPathDel>0.470</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>slowClocker_3</twSrc><twDest BELType='FF'>slowClocker_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>slowClocker&lt;6&gt;</twComp><twBEL>slowClocker_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.156</twDelInfo><twComp>slowClocker&lt;6&gt;</twComp><twBEL>slowClocker_3_rstpot</twBEL><twBEL>slowClocker_3</twBEL></twPathDel><twLogDel>0.189</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_7 (SLICE_X27Y47.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.478</twSlack><twSrc BELType="FF">slowClocker_7</twSrc><twDest BELType="FF">slowClocker_7</twDest><twTotPathDel>0.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>slowClocker_7</twSrc><twDest BELType='FF'>slowClocker_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.156</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_7_rstpot</twBEL><twBEL>slowClocker_7</twBEL></twPathDel><twLogDel>0.189</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_4 (SLICE_X27Y46.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">slowClocker_4</twSrc><twDest BELType="FF">slowClocker_4</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>slowClocker_4</twSrc><twDest BELType='FF'>slowClocker_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>slowClocker&lt;6&gt;</twComp><twBEL>slowClocker_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>slowClocker&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>slowClocker&lt;6&gt;</twComp><twBEL>slowClocker_4_rstpot</twBEL><twBEL>slowClocker_4</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y4.CLKIN1" clockNet="clk25MHz"/><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y4.CLKIN1" clockNet="clk25MHz"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tbgper_I" slack="38.502" period="40.000" constraintValue="40.000" deviceLimit="1.498" freqLimit="667.557" physResource="clk25MHz_BUFG/I0" logResource="clk25MHz_BUFG/I0" locationPin="BUFGCTRL_X0Y23.I0" clockNet="clk25MHz1"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   </twConstName><twItemCnt>416</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>334</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.342</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/sync_50 (SLICE_X39Y65.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.658</twSlack><twSrc BELType="FF">reset</twSrc><twDest BELType="FF">fLink/sync_50</twDest><twTotPathDel>3.924</twTotPathDel><twClkSkew dest = "1.291" src = "1.439">0.148</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.270</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>reset</twSrc><twDest BELType='FF'>fLink/sync_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>1094</twFanCnt><twDelInfo twEdge="twRising">2.837</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;5&gt;52</twComp><twBEL>fLink/sync_50_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>fLink/sync_50_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/sync_50</twComp><twBEL>fLink/sync_50</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>3.269</twRouteDel><twTotDel>3.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/LSB_0 (SLICE_X51Y50.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.708</twSlack><twSrc BELType="FF">fLink/sync_50</twSrc><twDest BELType="FF">fLink/LSB_0</twDest><twTotPathDel>3.142</twTotPathDel><twClkSkew dest = "1.024" src = "1.066">0.042</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/sync_50</twSrc><twDest BELType='FF'>fLink/LSB_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X39Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/sync_50</twComp><twBEL>fLink/sync_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>fLink/sync_50</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/LSB_not0001</twComp><twBEL>fLink/LSB_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.561</twDelInfo><twComp>fLink/LSB_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/LSB&lt;3&gt;</twComp><twBEL>fLink/LSB_0</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>2.487</twRouteDel><twTotDel>3.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/LSB_1 (SLICE_X51Y50.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.708</twSlack><twSrc BELType="FF">fLink/sync_50</twSrc><twDest BELType="FF">fLink/LSB_1</twDest><twTotPathDel>3.142</twTotPathDel><twClkSkew dest = "1.024" src = "1.066">0.042</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/sync_50</twSrc><twDest BELType='FF'>fLink/LSB_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X39Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/sync_50</twComp><twBEL>fLink/sync_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>fLink/sync_50</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/LSB_not0001</twComp><twBEL>fLink/LSB_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.561</twDelInfo><twComp>fLink/LSB_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/LSB&lt;3&gt;</twComp><twBEL>fLink/LSB_1</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>2.487</twRouteDel><twTotDel>3.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0 (SLICE_X49Y11.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.384</twSlack><twSrc BELType="FF">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0</twSrc><twDest BELType="FF">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0</twDest><twTotPathDel>0.401</twTotPathDel><twClkSkew dest = "0.450" src = "0.433">-0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0</twSrc><twDest BELType='FF'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X46Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y11.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.246</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;1&gt;&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y11.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.190</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;2&gt;&lt;3&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0</twBEL></twPathDel><twLogDel>0.155</twLogDel><twRouteDel>0.246</twRouteDel><twTotDel>0.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1 (SLICE_X49Y11.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1</twSrc><twDest BELType="FF">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1</twDest><twTotPathDel>0.402</twTotPathDel><twClkSkew dest = "0.450" src = "0.433">-0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1</twSrc><twDest BELType='FF'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X46Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y11.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.250</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y11.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.193</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;2&gt;&lt;3&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1</twBEL></twPathDel><twLogDel>0.152</twLogDel><twRouteDel>0.250</twRouteDel><twTotDel>0.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2 (SLICE_X49Y11.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2</twSrc><twDest BELType="FF">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2</twDest><twTotPathDel>0.411</twTotPathDel><twClkSkew dest = "0.450" src = "0.433">-0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2</twSrc><twDest BELType='FF'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X46Y11.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y11.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;1&gt;&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y11.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.182</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;2&gt;&lt;3&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2</twBEL></twPathDel><twLogDel>0.163</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  
</twPinLimitBanner><twPinLimit anchorID="48" type="MINLOWPULSE" name="Twpl" slack="8.360" period="10.000" constraintValue="5.000" deviceLimit="0.820" physResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_varindex0000&lt;6&gt;/CLK" logResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/SP/CLK" locationPin="SLICE_X40Y17.CLK" clockNet="fLink/clk100MHz"/><twPinLimit anchorID="49" type="MINHIGHPULSE" name="Twph" slack="8.360" period="10.000" constraintValue="5.000" deviceLimit="0.820" physResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_varindex0000&lt;6&gt;/CLK" logResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/SP/CLK" locationPin="SLICE_X40Y17.CLK" clockNet="fLink/clk100MHz"/><twPinLimit anchorID="50" type="MINLOWPULSE" name="Twpl" slack="8.360" period="10.000" constraintValue="5.000" deviceLimit="0.820" physResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_varindex0000&lt;6&gt;/CLK" logResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK" locationPin="SLICE_X40Y17.CLK" clockNet="fLink/clk100MHz"/></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.498</twMinPer></twConstHead><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 16.00 to 2.500 nS  
</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tpllper_CLKOUT" slack="1.002" period="2.500" constraintValue="2.500" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2" locationPin="PLL_ADV_X0Y4.CLKOUT2" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tbgper_I" slack="1.002" period="2.500" constraintValue="2.500" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y16.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF"/></twPinLimitRpt></twConst><twConst anchorID="55" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.498</twMinPer></twConstHead><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 8.00 to 5 nS  
</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.502" period="5.000" constraintValue="5.000" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1" locationPin="PLL_ADV_X0Y4.CLKOUT1" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tbgper_I" slack="3.502" period="5.000" constraintValue="5.000" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y21.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF"/></twPinLimitRpt></twConst><twConst anchorID="59" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   </twConstName><twItemCnt>1807</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>296</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/deser_VM/deser_inst/cp2_4 (SLICE_X51Y43.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.937</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/deser_VM/deser_inst/cp2_4</twDest><twTotPathDel>1.629</twTotPathDel><twClkSkew dest = "2.780" src = "2.974">0.194</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/deser_VM/deser_inst/cp2_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/deser_VM/deser_inst/RESET_inv</twComp><twBEL>fLink/deser_VM/deser_inst/RESET_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y43.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>fLink/deser_VM/deser_inst/RESET_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y43.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/deser_VM/deser_inst/INC_DEL</twComp><twBEL>fLink/deser_VM/deser_inst/cp2_4</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>0.974</twRouteDel><twTotDel>1.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/deser_VM/deser_inst/cp2_5 (SLICE_X51Y43.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.937</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/deser_VM/deser_inst/cp2_5</twDest><twTotPathDel>1.629</twTotPathDel><twClkSkew dest = "2.780" src = "2.974">0.194</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/deser_VM/deser_inst/cp2_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/deser_VM/deser_inst/RESET_inv</twComp><twBEL>fLink/deser_VM/deser_inst/RESET_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y43.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>fLink/deser_VM/deser_inst/RESET_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y43.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/deser_VM/deser_inst/INC_DEL</twComp><twBEL>fLink/deser_VM/deser_inst/cp2_5</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>0.974</twRouteDel><twTotDel>1.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/deser_VM/deser_inst/INC_DEL (SLICE_X51Y43.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.937</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/deser_VM/deser_inst/INC_DEL</twDest><twTotPathDel>1.629</twTotPathDel><twClkSkew dest = "2.780" src = "2.974">0.194</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/deser_VM/deser_inst/INC_DEL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/deser_VM/deser_inst/RESET_inv</twComp><twBEL>fLink/deser_VM/deser_inst/RESET_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y43.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>fLink/deser_VM/deser_inst/RESET_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y43.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/deser_VM/deser_inst/INC_DEL</twComp><twBEL>fLink/deser_VM/deser_inst/INC_DEL</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>0.974</twRouteDel><twTotDel>1.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/ser_H/OSER8B_inst/moserdes_inst (OLOGIC_X2Y93.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.197</twSlack><twSrc BELType="FF">fLink/MSB_0</twSrc><twDest BELType="FF">fLink/ser_H/OSER8B_inst/moserdes_inst</twDest><twTotPathDel>0.728</twTotPathDel><twClkSkew dest = "3.045" src = "2.754">-0.291</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>fLink/MSB_0</twSrc><twDest BELType='FF'>fLink/ser_H/OSER8B_inst/moserdes_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/MSB&lt;3&gt;</twComp><twBEL>fLink/MSB_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y93.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>fLink/MSB&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y93.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>fLink/ser_H/OSER8B_inst/moserdes_inst</twComp><twBEL>fLink/ser_H/OSER8B_inst/moserdes_inst</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/ser_L/OSER8B_inst/moserdes_inst (OLOGIC_X2Y95.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.201</twSlack><twSrc BELType="FF">fLink/LSB_2</twSrc><twDest BELType="FF">fLink/ser_L/OSER8B_inst/moserdes_inst</twDest><twTotPathDel>0.730</twTotPathDel><twClkSkew dest = "3.043" src = "2.754">-0.289</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>fLink/LSB_2</twSrc><twDest BELType='FF'>fLink/ser_L/OSER8B_inst/moserdes_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/LSB&lt;3&gt;</twComp><twBEL>fLink/LSB_2</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y95.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.358</twDelInfo><twComp>fLink/LSB&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y95.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>fLink/ser_L/OSER8B_inst/moserdes_inst</twComp><twBEL>fLink/ser_L/OSER8B_inst/moserdes_inst</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>0.358</twRouteDel><twTotDel>0.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/ser_L/OSER8B_inst/soserdes_inst (OLOGIC_X2Y94.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">fLink/LSB_7</twSrc><twDest BELType="FF">fLink/ser_L/OSER8B_inst/soserdes_inst</twDest><twTotPathDel>0.713</twTotPathDel><twClkSkew dest = "3.043" src = "2.776">-0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>fLink/LSB_7</twSrc><twDest BELType='FF'>fLink/ser_L/OSER8B_inst/soserdes_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X50Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/LSB&lt;7&gt;</twComp><twBEL>fLink/LSB_7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y94.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>fLink/LSB&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y94.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>fLink/ser_L/OSER8B_inst/soserdes_inst</twComp><twBEL>fLink/ser_L/OSER8B_inst/soserdes_inst</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  
</twPinLimitBanner><twPinLimit anchorID="73" type="MINPERIOD" name="Tiodper_C" slack="16.668" period="20.000" constraintValue="20.000" deviceLimit="3.332" freqLimit="300.120" physResource="fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C" logResource="fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C" locationPin="IODELAY_X2Y91.C" clockNet="fLink/clk50MHz"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tpllper_CLKOUT" slack="18.502" period="20.000" constraintValue="20.000" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT0" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT0" locationPin="PLL_ADV_X0Y4.CLKOUT0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tbgper_I" slack="18.502" period="20.000" constraintValue="20.000" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y22.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF"/></twPinLimitRpt></twConst><twConst anchorID="76" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;clk1&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>305941</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18667</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.477</twMinPer></twConstHead><twPathRptBanner iPaths="513" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_b.scBloc_b/usb/readData_8 (SLICE_X30Y74.AX), 513 paths
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_8</twDest><twTotPathDel>9.454</twTotPathDel><twClkSkew dest = "0.145" src = "0.133">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_8</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twComp><twBEL>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockHisto2.fastHisto/decodMemLate</twComp><twBEL>make_tel_b.scBloc_b/slowCtBus_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.A6</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">2.037</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;11&gt;143</twComp><twBEL>i1/waverFast/decodSeg_and0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>N300</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/segAdRd&lt;0&gt;</twComp><twBEL>i1/waverFast/segAdRd&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>i1/waverFast/segAdRd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>i1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y84.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i1/waverFast/segsOut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;8&gt;165</twComp><twBEL>slowCtBusRd&lt;8&gt;165</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>slowCtBusRd&lt;8&gt;165</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;5&gt;216</twComp><twBEL>slowCtBusRd&lt;8&gt;264</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>slowCtBusRd&lt;8&gt;264</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;11&gt;</twComp><twBEL>slowCtBusRd&lt;8&gt;301</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>slowCtBusRd&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;11&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_8</twBEL></twPathDel><twLogDel>1.186</twLogDel><twRouteDel>8.268</twRouteDel><twTotDel>9.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.610</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/usb/slowCtBus.rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_8</twDest><twTotPathDel>9.357</twTotPathDel><twClkSkew dest = "0.145" src = "0.143">-0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>make_tel_b.scBloc_b/usb/slowCtBus.rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_8</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus.rd</twComp><twBEL>make_tel_b.scBloc_b/usb/slowCtBus.rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B6</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus.rd</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockHisto2.fastHisto/decodMemLate</twComp><twBEL>make_tel_b.scBloc_b/slowCtBus_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.A6</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">2.037</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;11&gt;143</twComp><twBEL>i1/waverFast/decodSeg_and0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>N300</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/segAdRd&lt;0&gt;</twComp><twBEL>i1/waverFast/segAdRd&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>i1/waverFast/segAdRd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>i1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y84.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i1/waverFast/segsOut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;8&gt;165</twComp><twBEL>slowCtBusRd&lt;8&gt;165</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>slowCtBusRd&lt;8&gt;165</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;5&gt;216</twComp><twBEL>slowCtBusRd&lt;8&gt;264</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>slowCtBusRd&lt;8&gt;264</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;11&gt;</twComp><twBEL>slowCtBusRd&lt;8&gt;301</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>slowCtBusRd&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;11&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_8</twBEL></twPathDel><twLogDel>1.186</twLogDel><twRouteDel>8.171</twRouteDel><twTotDel>9.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.706</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_8</twDest><twTotPathDel>9.271</twTotPathDel><twClkSkew dest = "0.145" src = "0.133">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_8</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twComp><twBEL>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockHisto2.fastHisto/decodMemLate</twComp><twBEL>make_tel_b.scBloc_b/slowCtBus_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.A6</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">2.037</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;11&gt;143</twComp><twBEL>i1/waverFast/decodSeg_and0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>N300</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y82.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/segAdRd&lt;3&gt;</twComp><twBEL>i1/waverFast/segAdRd&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>i1/waverFast/segAdRd&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>i1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y84.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i1/waverFast/segsOut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;8&gt;165</twComp><twBEL>slowCtBusRd&lt;8&gt;165</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>slowCtBusRd&lt;8&gt;165</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;5&gt;216</twComp><twBEL>slowCtBusRd&lt;8&gt;264</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>slowCtBusRd&lt;8&gt;264</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;11&gt;</twComp><twBEL>slowCtBusRd&lt;8&gt;301</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>slowCtBusRd&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;11&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_8</twBEL></twPathDel><twLogDel>1.180</twLogDel><twRouteDel>8.091</twRouteDel><twTotDel>9.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="473" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_b.scBloc_b/usb/readData_10 (SLICE_X30Y74.CX), 473 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.705</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_10</twDest><twTotPathDel>9.272</twTotPathDel><twClkSkew dest = "0.145" src = "0.133">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_10</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X31Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twComp><twBEL>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockHisto2.fastHisto/decodMemLate</twComp><twBEL>make_tel_b.scBloc_b/slowCtBus_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.A6</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">2.037</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;11&gt;143</twComp><twBEL>i1/waverFast/decodSeg_and0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>N300</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/segAdRd&lt;3&gt;</twComp><twBEL>i1/waverFast/segAdRd&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>i1/waverFast/segAdRd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>i1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y79.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>i1/waverFast/segsOut&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;15&gt;</twComp><twBEL>slowCtBusRd&lt;10&gt;137</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>slowCtBusRd&lt;10&gt;137</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;15&gt;</twComp><twBEL>slowCtBusRd&lt;10&gt;143</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y73.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>slowCtBusRd&lt;10&gt;143</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busReadLate2</twComp><twBEL>slowCtBusRd&lt;10&gt;190</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>slowCtBusRd&lt;10&gt;190</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busReadLate2</twComp><twBEL>slowCtBusRd&lt;10&gt;283</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y74.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>slowCtBusRd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;11&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_10</twBEL></twPathDel><twLogDel>1.277</twLogDel><twRouteDel>7.995</twRouteDel><twTotDel>9.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.792</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/usb/slowCtBus.rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_10</twDest><twTotPathDel>9.175</twTotPathDel><twClkSkew dest = "0.145" src = "0.143">-0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>make_tel_b.scBloc_b/usb/slowCtBus.rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_10</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X31Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus.rd</twComp><twBEL>make_tel_b.scBloc_b/usb/slowCtBus.rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B6</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus.rd</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockHisto2.fastHisto/decodMemLate</twComp><twBEL>make_tel_b.scBloc_b/slowCtBus_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.A6</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">2.037</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;11&gt;143</twComp><twBEL>i1/waverFast/decodSeg_and0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>N300</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/segAdRd&lt;3&gt;</twComp><twBEL>i1/waverFast/segAdRd&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>i1/waverFast/segAdRd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>i1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y79.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>i1/waverFast/segsOut&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;15&gt;</twComp><twBEL>slowCtBusRd&lt;10&gt;137</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>slowCtBusRd&lt;10&gt;137</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;15&gt;</twComp><twBEL>slowCtBusRd&lt;10&gt;143</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y73.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>slowCtBusRd&lt;10&gt;143</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busReadLate2</twComp><twBEL>slowCtBusRd&lt;10&gt;190</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>slowCtBusRd&lt;10&gt;190</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busReadLate2</twComp><twBEL>slowCtBusRd&lt;10&gt;283</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y74.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>slowCtBusRd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;11&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_10</twBEL></twPathDel><twLogDel>1.277</twLogDel><twRouteDel>7.898</twRouteDel><twTotDel>9.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.878</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_10</twDest><twTotPathDel>9.099</twTotPathDel><twClkSkew dest = "0.145" src = "0.133">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_10</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X31Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twComp><twBEL>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockHisto2.fastHisto/decodMemLate</twComp><twBEL>make_tel_b.scBloc_b/slowCtBus_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.A6</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">2.037</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;11&gt;143</twComp><twBEL>i1/waverFast/decodSeg_and0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>N300</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/segAdRd&lt;0&gt;</twComp><twBEL>i1/waverFast/segAdRd&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>i1/waverFast/segAdRd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>i1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y79.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>i1/waverFast/segsOut&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;15&gt;</twComp><twBEL>slowCtBusRd&lt;10&gt;137</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>slowCtBusRd&lt;10&gt;137</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;15&gt;</twComp><twBEL>slowCtBusRd&lt;10&gt;143</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y73.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>slowCtBusRd&lt;10&gt;143</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busReadLate2</twComp><twBEL>slowCtBusRd&lt;10&gt;190</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>slowCtBusRd&lt;10&gt;190</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busReadLate2</twComp><twBEL>slowCtBusRd&lt;10&gt;283</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y74.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>slowCtBusRd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;11&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_10</twBEL></twPathDel><twLogDel>1.278</twLogDel><twRouteDel>7.821</twRouteDel><twTotDel>9.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="519" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_b.scBloc_b/usb/readData_2 (SLICE_X32Y76.CX), 519 paths
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.908</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_2</twDest><twTotPathDel>8.902</twTotPathDel><twClkSkew dest = "1.000" src = "1.155">0.155</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X26Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_7</twComp><twBEL>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>adc_monitor/aligneur/adcNr&lt;2&gt;</twComp><twBEL>make_tel_b.scBloc_b/slowCtBus_addr&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y78.A1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>slowCtBus_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus.addr_15</twComp><twBEL>ql1/waverFast/decodSeg_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>ql1/waverFast/N37</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/decodSegLate</twComp><twBEL>ql1/waverFast/decodSeg_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>ql1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;2&gt;</twComp><twBEL>ql1/waverFast/segAdRd&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>ql1/waverFast/segsOut&lt;5&gt;</twComp><twBEL>ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>ql1/waverFast/segsOut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busRead</twComp><twBEL>slowCtBusRd&lt;2&gt;52</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.188</twDelInfo><twComp>slowCtBusRd&lt;2&gt;52</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busRead</twComp><twBEL>slowCtBusRd&lt;2&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>slowCtBusRd&lt;2&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;73</twComp><twBEL>slowCtBusRd&lt;2&gt;89</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>slowCtBusRd&lt;2&gt;89</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp><twBEL>slowCtBusRd&lt;2&gt;367</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y76.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y76.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;3&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_2</twBEL></twPathDel><twLogDel>1.259</twLogDel><twRouteDel>7.643</twRouteDel><twTotDel>8.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.920</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_2</twDest><twTotPathDel>8.890</twTotPathDel><twClkSkew dest = "1.000" src = "1.155">0.155</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X26Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_7</twComp><twBEL>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>adc_monitor/aligneur/adcNr&lt;2&gt;</twComp><twBEL>make_tel_b.scBloc_b/slowCtBus_addr&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y78.A1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>slowCtBus_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus.addr_15</twComp><twBEL>ql1/waverFast/decodSeg_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>ql1/waverFast/N37</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/decodSegLate</twComp><twBEL>ql1/waverFast/decodSeg_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>ql1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;3&gt;</twComp><twBEL>ql1/waverFast/segAdRd&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>ql1/waverFast/segsOut&lt;5&gt;</twComp><twBEL>ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>ql1/waverFast/segsOut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busRead</twComp><twBEL>slowCtBusRd&lt;2&gt;52</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.188</twDelInfo><twComp>slowCtBusRd&lt;2&gt;52</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busRead</twComp><twBEL>slowCtBusRd&lt;2&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>slowCtBusRd&lt;2&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;73</twComp><twBEL>slowCtBusRd&lt;2&gt;89</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>slowCtBusRd&lt;2&gt;89</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp><twBEL>slowCtBusRd&lt;2&gt;367</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y76.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y76.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;3&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_2</twBEL></twPathDel><twLogDel>1.269</twLogDel><twRouteDel>7.621</twRouteDel><twTotDel>8.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.024</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_2</twDest><twTotPathDel>8.786</twTotPathDel><twClkSkew dest = "1.000" src = "1.155">0.155</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X26Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_7</twComp><twBEL>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>adc_monitor/aligneur/adcNr&lt;2&gt;</twComp><twBEL>make_tel_b.scBloc_b/slowCtBus_addr&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y78.A1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>slowCtBus_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus.addr_15</twComp><twBEL>ql1/waverFast/decodSeg_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>ql1/waverFast/N37</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/decodSegLate</twComp><twBEL>ql1/waverFast/decodSeg_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>ql1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/ddr_16_1/sysClkTest</twComp><twBEL>ql1/waverFast/segAdRd&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>ql1/waverFast/segsOut&lt;5&gt;</twComp><twBEL>ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>ql1/waverFast/segsOut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busRead</twComp><twBEL>slowCtBusRd&lt;2&gt;52</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.188</twDelInfo><twComp>slowCtBusRd&lt;2&gt;52</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busRead</twComp><twBEL>slowCtBusRd&lt;2&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>slowCtBusRd&lt;2&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;73</twComp><twBEL>slowCtBusRd&lt;2&gt;89</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>slowCtBusRd&lt;2&gt;89</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp><twBEL>slowCtBusRd&lt;2&gt;367</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y76.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y76.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;3&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_2</twBEL></twPathDel><twLogDel>1.269</twLogDel><twRouteDel>7.517</twRouteDel><twTotDel>8.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk1&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DADDR1), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.135</twSlack><twSrc BELType="FF">sysMonBlock/system_mon/daddr_1</twSrc><twDest BELType="OTHER">sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twTotPathDel>0.135</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>sysMonBlock/system_mon/daddr_1</twSrc><twDest BELType='OTHER'>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X25Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>sysMonBlock/system_mon/mydready</twComp><twBEL>sysMonBlock/system_mon/daddr_1</twBEL></twPathDel><twPathDel><twSite>SYSMON_X0Y0.DADDR1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>sysMonBlock/system_mon/daddr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SYSMON_X0Y0.DCLK</twSite><twDelType>Tmonckd_DADR</twDelType><twDelInfo twEdge="twFalling">-0.574</twDelInfo><twComp>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twComp><twBEL>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twBEL></twPathDel><twLogDel>-0.229</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-169.6</twPctLog><twPctRoute>269.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DI1), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">sysMonBlock/system_mon/din_1</twSrc><twDest BELType="OTHER">sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twTotPathDel>0.141</twTotPathDel><twClkSkew dest = "0.448" src = "0.453">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sysMonBlock/system_mon/din_1</twSrc><twDest BELType='OTHER'>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X23Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>sysMonBlock/system_mon/din&lt;1&gt;</twComp><twBEL>sysMonBlock/system_mon/din_1</twBEL></twPathDel><twPathDel><twSite>SYSMON_X0Y0.DI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>sysMonBlock/system_mon/din&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SYSMON_X0Y0.DCLK</twSite><twDelType>Tmonckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.593</twDelInfo><twComp>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twComp><twBEL>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twBEL></twPathDel><twLogDel>-0.248</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-175.9</twPctLog><twPctRoute>275.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y7.DIADIL4), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.182</twSlack><twSrc BELType="FF">q2/blockNrj/formeur/firstDif_4</twSrc><twDest BELType="RAM">q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.335</twTotPathDel><twClkSkew dest = "0.685" src = "0.532">-0.153</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q2/blockNrj/formeur/firstDif_4</twSrc><twDest BELType='RAM'>q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X6Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q2/blockNrj/formeur/firstDif&lt;7&gt;</twComp><twBEL>q2/blockNrj/formeur/firstDif_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y7.DIADIL4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>q2/blockNrj/formeur/firstDif&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y7.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.280</twDelInfo><twComp>q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="101"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk1&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="102" type="MINPERIOD" name="Tdcmpc" slack="2.594" period="10.000" constraintValue="10.000" deviceLimit="7.406" freqLimit="135.026" physResource="delDcm/DCM_ADV_INST/CLKIN" logResource="delDcm/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="clk1"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tdcmpco" slack="2.594" period="10.000" constraintValue="10.000" deviceLimit="7.406" freqLimit="135.026" physResource="delDcm/DCM_ADV_INST/CLK0" logResource="delDcm/DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="delDcm/CLK0_BUF"/><twPinLimit anchorID="104" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="delDcm/DCM_ADV_INST/CLKIN" logResource="delDcm/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="clk1"/></twPinLimitRpt></twConst><twConst anchorID="105" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1818</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>380</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.306</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_12 (SLICE_X7Y81.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.180</twSlack><twSrc BELType="FF">qh1/waverSlow/syncADC</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_12</twDest><twTotPathDel>1.772</twTotPathDel><twClkSkew dest = "0.450" src = "0.463">0.013</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>qh1/waverSlow/syncADC</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X5Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp><twBEL>qh1/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/waverSlow/saveChannel</twComp><twBEL>qh1/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;13&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_12</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.118</twRouteDel><twTotDel>1.772</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_13 (SLICE_X7Y81.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.180</twSlack><twSrc BELType="FF">qh1/waverSlow/syncADC</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_13</twDest><twTotPathDel>1.772</twTotPathDel><twClkSkew dest = "0.450" src = "0.463">0.013</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>qh1/waverSlow/syncADC</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X5Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp><twBEL>qh1/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/waverSlow/saveChannel</twComp><twBEL>qh1/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;13&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_13</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.118</twRouteDel><twTotDel>1.772</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_0 (SLICE_X7Y82.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.187</twSlack><twSrc BELType="FF">qh1/waverSlow/syncADC</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_0</twDest><twTotPathDel>1.763</twTotPathDel><twClkSkew dest = "0.448" src = "0.463">0.015</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>qh1/waverSlow/syncADC</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X5Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp><twBEL>qh1/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/waverSlow/saveChannel</twComp><twBEL>qh1/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_0</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.109</twRouteDel><twTotDel>1.763</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.ADDRAL13), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.256</twSlack><twSrc BELType="FF">qh1/waverSlow/adWrFifo_10</twSrc><twDest BELType="RAM">qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.408</twTotPathDel><twClkSkew dest = "0.622" src = "0.470">-0.152</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>qh1/waverSlow/adWrFifo_10</twSrc><twDest BELType='RAM'>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X6Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;11&gt;</twComp><twBEL>qh1/waverSlow/adWrFifo_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.ADDRAL13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y16.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.ADDRAU13), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">qh1/waverSlow/adWrFifo_10</twSrc><twDest BELType="RAM">qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.408</twTotPathDel><twClkSkew dest = "0.618" src = "0.470">-0.148</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>qh1/waverSlow/adWrFifo_10</twSrc><twDest BELType='RAM'>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X6Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;11&gt;</twComp><twBEL>qh1/waverSlow/adWrFifo_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.ADDRAU13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y16.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.ADDRAL12), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="FF">qh1/waverSlow/adWrFifo_9</twSrc><twDest BELType="RAM">qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew dest = "0.622" src = "0.470">-0.152</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>qh1/waverSlow/adWrFifo_9</twSrc><twDest BELType='RAM'>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X6Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;11&gt;</twComp><twBEL>qh1/waverSlow/adWrFifo_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.ADDRAL12</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.393</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y16.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.393</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="118"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="119" type="MINPERIOD" name="Tbrper_I" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="qh1/ddr_16_1/bufferR/I" logResource="qh1/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y8.I" clockNet="qh1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" logResource="qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" locationPin="RAMB36_X0Y18.CLKARDCLKL" clockNet="qh1/adcClk"/><twPinLimit anchorID="121" type="MINPERIOD" name="Trper_CLKB" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X0Y18.CLKBWRCLKL" clockNet="qh1/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="122" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1815</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>377</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.518</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_8 (SLICE_X7Y55.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.869</twSlack><twSrc BELType="FF">q2/waverSlow/syncADC</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_8</twDest><twTotPathDel>2.034</twTotPathDel><twClkSkew dest = "0.680" src = "0.742">0.062</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q2/waverSlow/syncADC</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X5Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>q2/waverSlow/syncADC</twComp><twBEL>q2/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>q2/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q2/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>q2/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q2/waverSlow/dataDecim_8</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.380</twRouteDel><twTotDel>2.034</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_9 (SLICE_X7Y55.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.869</twSlack><twSrc BELType="FF">q2/waverSlow/syncADC</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_9</twDest><twTotPathDel>2.034</twTotPathDel><twClkSkew dest = "0.680" src = "0.742">0.062</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q2/waverSlow/syncADC</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X5Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>q2/waverSlow/syncADC</twComp><twBEL>q2/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>q2/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q2/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>q2/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q2/waverSlow/dataDecim_9</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.380</twRouteDel><twTotDel>2.034</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_10 (SLICE_X7Y55.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.869</twSlack><twSrc BELType="FF">q2/waverSlow/syncADC</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_10</twDest><twTotPathDel>2.034</twTotPathDel><twClkSkew dest = "0.680" src = "0.742">0.062</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q2/waverSlow/syncADC</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X5Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>q2/waverSlow/syncADC</twComp><twBEL>q2/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>q2/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q2/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>q2/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q2/waverSlow/dataDecim_10</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.380</twRouteDel><twTotDel>2.034</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRBL13), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">q2/waverSlow/ctRdCirc_8</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.475</twTotPathDel><twClkSkew dest = "0.609" src = "0.399">-0.210</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q2/waverSlow/ctRdCirc_8</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q2/waverSlow/ctRdCirc&lt;9&gt;</twComp><twBEL>q2/waverSlow/ctRdCirc_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.ADDRBL13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.392</twDelInfo><twComp>q2/waverSlow/ctRdCirc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y9.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>0.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRBL7), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">q2/waverSlow/ctRdCirc_2</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.473</twTotPathDel><twClkSkew dest = "0.609" src = "0.411">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q2/waverSlow/ctRdCirc_2</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q2/waverSlow/ctRdCirc&lt;3&gt;</twComp><twBEL>q2/waverSlow/ctRdCirc_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.ADDRBL7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>q2/waverSlow/ctRdCirc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y9.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRAL13), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.327</twSlack><twSrc BELType="FF">q2/waverSlow/ctWrCirc_8</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.521</twTotPathDel><twClkSkew dest = "0.609" src = "0.415">-0.194</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q2/waverSlow/ctWrCirc_8</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;9&gt;</twComp><twBEL>q2/waverSlow/ctWrCirc_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.ADDRAL13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.438</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y9.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>0.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="135"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="136" type="MINPERIOD" name="Tbrper_I" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="q2/ddr_16_1/bufferR/I" logResource="q2/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y5.I" clockNet="q2/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="137" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" logResource="q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X0Y13.CLKARDCLKL" clockNet="q2/adcClk"/><twPinLimit anchorID="138" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" logResource="q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X0Y13.CLKARDCLKU" clockNet="q2/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="139" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1863</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>377</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.520</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_13 (SLICE_X9Y52.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.168</twSlack><twSrc BELType="FF">q3/ddr_16_1/make_path[6].slowInstance.iddr_x</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_13</twDest><twTotPathDel>1.719</twTotPathDel><twClkSkew dest = "0.493" src = "0.571">0.078</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q3/ddr_16_1/make_path[6].slowInstance.iddr_x</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X0Y83.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>q3/ddrOut_i&lt;12&gt;</twComp><twBEL>q3/ddr_16_1/make_path[6].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y52.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>q3/ddrOut_i&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.013</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;13&gt;</twComp><twBEL>q3/waverSlow/dataDecim_13</twBEL></twPathDel><twLogDel>0.423</twLogDel><twRouteDel>1.296</twRouteDel><twTotDel>1.719</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_0 (SLICE_X4Y53.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.198</twSlack><twSrc BELType="FF">q3/waverSlow/syncADC</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_0</twDest><twTotPathDel>1.754</twTotPathDel><twClkSkew dest = "0.114" src = "0.127">0.013</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q3/waverSlow/syncADC</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X4Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>q3/waverSlow/syncADC</twComp><twBEL>q3/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>q3/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/waverSlow/syncADC_inv</twComp><twBEL>q3/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>q3/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q3/waverSlow/dataDecim_0</twBEL></twPathDel><twLogDel>0.677</twLogDel><twRouteDel>1.077</twRouteDel><twTotDel>1.754</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_1 (SLICE_X4Y53.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.198</twSlack><twSrc BELType="FF">q3/waverSlow/syncADC</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_1</twDest><twTotPathDel>1.754</twTotPathDel><twClkSkew dest = "0.114" src = "0.127">0.013</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q3/waverSlow/syncADC</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X4Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>q3/waverSlow/syncADC</twComp><twBEL>q3/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>q3/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/waverSlow/syncADC_inv</twComp><twBEL>q3/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>q3/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q3/waverSlow/dataDecim_1</twBEL></twPathDel><twLogDel>0.677</twLogDel><twRouteDel>1.077</twRouteDel><twTotDel>1.754</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRBU7), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">q3/waverSlow/ctRdCirc_2</twSrc><twDest BELType="RAM">q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.482</twTotPathDel><twClkSkew dest = "0.601" src = "0.428">-0.173</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q3/waverSlow/ctRdCirc_2</twSrc><twDest BELType='RAM'>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X4Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>q3/waverSlow/ctRdCirc&lt;3&gt;</twComp><twBEL>q3/waverSlow/ctRdCirc_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.ADDRBU7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.380</twDelInfo><twComp>q3/waverSlow/ctRdCirc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y9.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.380</twRouteDel><twTotDel>0.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRBU13), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.312</twSlack><twSrc BELType="FF">q3/waverSlow/ctRdCirc_8</twSrc><twDest BELType="RAM">q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.492</twTotPathDel><twClkSkew dest = "0.601" src = "0.421">-0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q3/waverSlow/ctRdCirc_8</twSrc><twDest BELType='RAM'>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X4Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>q3/waverSlow/ctRdCirc&lt;9&gt;</twComp><twBEL>q3/waverSlow/ctRdCirc_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.ADDRBU13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>q3/waverSlow/ctRdCirc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y9.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRBU14), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.314</twSlack><twSrc BELType="FF">q3/waverSlow/ctRdCirc_9</twSrc><twDest BELType="RAM">q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.494</twTotPathDel><twClkSkew dest = "0.601" src = "0.421">-0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q3/waverSlow/ctRdCirc_9</twSrc><twDest BELType='RAM'>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X4Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>q3/waverSlow/ctRdCirc&lt;9&gt;</twComp><twBEL>q3/waverSlow/ctRdCirc_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.ADDRBU14</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.392</twDelInfo><twComp>q3/waverSlow/ctRdCirc&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y9.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>0.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="152"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="153" type="MINPERIOD" name="Tbrper_I" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="q3/ddr_16_1/bufferR/I" logResource="q3/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y4.I" clockNet="q3/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="154" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" logResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X0Y11.CLKARDCLKL" clockNet="q3/adcClk"/><twPinLimit anchorID="155" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" logResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X0Y11.CLKARDCLKU" clockNet="q3/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="156" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;</twConstName><twItemCnt>5823</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1431</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.999</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y14.DIADIL0), 5 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.172</twSlack><twSrc BELType="RAM">i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.738</twTotPathDel><twClkSkew dest = "0.814" src = "0.869">0.055</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y17.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>RAMB36_X1Y17.DOBDOL2</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y84.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>i1/waverFast/circOut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adRdMeb&lt;8&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn201</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y14.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>i1/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y14.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.461</twRouteDel><twTotDel>3.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.397</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_2</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.652</twTotPathDel><twClkSkew dest = "0.814" src = "0.730">-0.084</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/acqFastCs_2</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X43Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;2&gt;</twComp><twBEL>i1/waverFast/acqFastCs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/sample&lt;11&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y84.A6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>i1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adRdMeb&lt;8&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn201</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y14.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>i1/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y14.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>1.806</twRouteDel><twTotDel>2.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.435</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_0</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.591</twTotPathDel><twClkSkew dest = "0.814" src = "0.753">-0.061</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/acqFastCs_0</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;0&gt;</twComp><twBEL>i1/waverFast/acqFastCs_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adRdMeb&lt;8&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn201</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y14.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>i1/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y14.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>1.831</twRouteDel><twTotDel>2.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y22.DIADIU1), 5 paths
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.226</twSlack><twSrc BELType="RAM">i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.702</twTotPathDel><twClkSkew dest = "0.236" src = "0.273">0.037</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y20.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i2/adcClk</twSrcClk><twPathDel><twSite>RAMB36_X0Y20.DOBDOL5</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>i2/waverFast/circOut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/fifoIn&lt;5&gt;</twComp><twBEL>i2/waverFast/Mmux_fifoIn291</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y22.DIADIU1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>i2/waverFast/fifoIn&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y22.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.425</twRouteDel><twTotDel>3.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.083</twSlack><twSrc BELType="FF">i2/waverFast/acqFastCs_2</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.916</twTotPathDel><twClkSkew dest = "0.553" src = "0.519">-0.034</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i2/waverFast/acqFastCs_2</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X12Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>i2/waverFast/acqFastCs&lt;1&gt;</twComp><twBEL>i2/waverFast/acqFastCs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>i2/waverFast/acqFastCs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/valResync</twComp><twBEL>i2/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>i2/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/fifoIn&lt;5&gt;</twComp><twBEL>i2/waverFast/Mmux_fifoIn291</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y22.DIADIU1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>i2/waverFast/fifoIn&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y22.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.049</twRouteDel><twTotDel>2.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.161</twSlack><twSrc BELType="FF">i2/waverFast/acqFastCs_1</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.838</twTotPathDel><twClkSkew dest = "0.553" src = "0.519">-0.034</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i2/waverFast/acqFastCs_1</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X12Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>i2/waverFast/acqFastCs&lt;1&gt;</twComp><twBEL>i2/waverFast/acqFastCs_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>i2/waverFast/acqFastCs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/valResync</twComp><twBEL>i2/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>i2/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/fifoIn&lt;5&gt;</twComp><twBEL>i2/waverFast/Mmux_fifoIn291</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y22.DIADIU1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>i2/waverFast/fifoIn&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y22.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.971</twRouteDel><twTotDel>2.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y22.DIADIL0), 5 paths
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.238</twSlack><twSrc BELType="RAM">i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.681</twTotPathDel><twClkSkew dest = "0.227" src = "0.273">0.046</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y20.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i2/adcClk</twSrcClk><twPathDel><twSite>RAMB36_X0Y20.DOBDOL2</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i2/waverFast/circOut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/fifoIn&lt;3&gt;</twComp><twBEL>i2/waverFast/Mmux_fifoIn201</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y22.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>i2/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y22.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.404</twRouteDel><twTotDel>3.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.050</twSlack><twSrc BELType="FF">i2/waverFast/acqFastCs_2</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.940</twTotPathDel><twClkSkew dest = "0.544" src = "0.519">-0.025</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i2/waverFast/acqFastCs_2</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X12Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>i2/waverFast/acqFastCs&lt;1&gt;</twComp><twBEL>i2/waverFast/acqFastCs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>i2/waverFast/acqFastCs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/valResync</twComp><twBEL>i2/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>i2/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/fifoIn&lt;3&gt;</twComp><twBEL>i2/waverFast/Mmux_fifoIn201</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y22.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>i2/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y22.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.073</twRouteDel><twTotDel>2.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.128</twSlack><twSrc BELType="FF">i2/waverFast/acqFastCs_1</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.862</twTotPathDel><twClkSkew dest = "0.544" src = "0.519">-0.025</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i2/waverFast/acqFastCs_1</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X12Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>i2/waverFast/acqFastCs&lt;1&gt;</twComp><twBEL>i2/waverFast/acqFastCs_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>i2/waverFast/acqFastCs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/valResync</twComp><twBEL>i2/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>i2/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/fifoIn&lt;3&gt;</twComp><twBEL>i2/waverFast/Mmux_fifoIn201</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y22.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>i2/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y22.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.995</twRouteDel><twTotDel>2.862</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y20.ADDRBL14), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">ql1/waverFast/ctRdCirc_9</twSrc><twDest BELType="RAM">ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.356</twTotPathDel><twClkSkew dest = "0.633" src = "0.483">-0.150</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ql1/waverFast/ctRdCirc_9</twSrc><twDest BELType='RAM'>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X42Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>ql1/waverFast/ctRdCirc&lt;9&gt;</twComp><twBEL>ql1/waverFast/ctRdCirc_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ADDRBL14</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>ql1/waverFast/ctRdCirc&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y20.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y20.ADDRBL7), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">ql1/waverFast/ctRdCirc_2</twSrc><twDest BELType="RAM">ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.351</twTotPathDel><twClkSkew dest = "0.633" src = "0.488">-0.145</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ql1/waverFast/ctRdCirc_2</twSrc><twDest BELType='RAM'>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X42Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>ql1/waverFast/ctRdCirc&lt;3&gt;</twComp><twBEL>ql1/waverFast/ctRdCirc_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ADDRBL7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>ql1/waverFast/ctRdCirc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y20.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y20.ADDRBL8), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.209</twSlack><twSrc BELType="FF">ql1/waverFast/ctRdCirc_3</twSrc><twDest BELType="RAM">ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.354</twTotPathDel><twClkSkew dest = "0.633" src = "0.488">-0.145</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ql1/waverFast/ctRdCirc_3</twSrc><twDest BELType='RAM'>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X42Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>ql1/waverFast/ctRdCirc&lt;3&gt;</twComp><twBEL>ql1/waverFast/ctRdCirc_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ADDRBL8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.271</twDelInfo><twComp>ql1/waverFast/ctRdCirc&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y20.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.271</twRouteDel><twTotDel>0.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="181"><twPinLimitBanner>Component Switching Limit Checks: TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="182" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="4.000" constraintValue="4.000" deviceLimit="3.999" freqLimit="250.063" physResource="ql1/ddr_16_1/bufferR/I" logResource="ql1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y9.I" clockNet="ql1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="183" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="4.000" constraintValue="4.000" deviceLimit="3.999" freqLimit="250.063" physResource="i1/ddr_16_1/bufferR/I" logResource="i1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y8.I" clockNet="i1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="184" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="4.000" constraintValue="4.000" deviceLimit="3.999" freqLimit="250.063" physResource="i2/ddr_16_1/bufferR/I" logResource="i2/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y9.I" clockNet="i2/ddr_16_1/clkDelayedRaw"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="185"><twConstRollup name="clk25MHz1" fullName="NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="23.968" errors="0" errorRollup="0" items="720" itemsRollup="2223"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   " type="child" depth="1" requirement="10.000" prefType="period" actual="4.342" actualRollup="N/A" errors="0" errorRollup="0" items="416" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   " type="child" depth="1" requirement="2.500" prefType="period" actual="1.498" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   " type="child" depth="1" requirement="5.000" prefType="period" actual="1.498" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   " type="child" depth="1" requirement="20.000" prefType="period" actual="4.126" actualRollup="N/A" errors="0" errorRollup="0" items="1807" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="186">0</twUnmetConstCnt><twDataSheet anchorID="187" twNameLen="15"><twClk2SUList anchorID="188" twDestWidth="9"><twDest>ckAdcI1_n</twDest><twClk2SU><twSrc>ckAdcI1_n</twSrc><twRiseRise>3.828</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI1_p</twSrc><twRiseRise>3.828</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="189" twDestWidth="9"><twDest>ckAdcI1_p</twDest><twClk2SU><twSrc>ckAdcI1_n</twSrc><twRiseRise>3.828</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI1_p</twSrc><twRiseRise>3.828</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="190" twDestWidth="9"><twDest>ckAdcI2_n</twDest><twClk2SU><twSrc>ckAdcI2_n</twSrc><twRiseRise>3.774</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI2_p</twSrc><twRiseRise>3.774</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="191" twDestWidth="9"><twDest>ckAdcI2_p</twDest><twClk2SU><twSrc>ckAdcI2_n</twSrc><twRiseRise>3.774</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI2_p</twSrc><twRiseRise>3.774</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="192" twDestWidth="9"><twDest>ckAdcQ2_n</twDest><twClk2SU><twSrc>ckAdcQ2_n</twSrc><twRiseRise>4.518</twRiseRise><twRiseFall>2.131</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ2_p</twSrc><twRiseRise>4.518</twRiseRise><twRiseFall>2.131</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="193" twDestWidth="9"><twDest>ckAdcQ2_p</twDest><twClk2SU><twSrc>ckAdcQ2_n</twSrc><twRiseRise>4.518</twRiseRise><twRiseFall>2.131</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ2_p</twSrc><twRiseRise>4.518</twRiseRise><twRiseFall>2.131</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="194" twDestWidth="9"><twDest>ckAdcQ3_n</twDest><twClk2SU><twSrc>ckAdcQ3_n</twSrc><twRiseRise>4.520</twRiseRise><twRiseFall>1.832</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ3_p</twSrc><twRiseRise>4.520</twRiseRise><twRiseFall>1.832</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="195" twDestWidth="9"><twDest>ckAdcQ3_p</twDest><twClk2SU><twSrc>ckAdcQ3_n</twSrc><twRiseRise>4.520</twRiseRise><twRiseFall>1.832</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ3_p</twSrc><twRiseRise>4.520</twRiseRise><twRiseFall>1.832</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="196" twDestWidth="10"><twDest>ckAdcQH1_n</twDest><twClk2SU><twSrc>ckAdcQH1_n</twSrc><twRiseRise>4.306</twRiseRise><twRiseFall>1.820</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQH1_p</twSrc><twRiseRise>4.306</twRiseRise><twRiseFall>1.820</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="197" twDestWidth="10"><twDest>ckAdcQH1_p</twDest><twClk2SU><twSrc>ckAdcQH1_n</twSrc><twRiseRise>4.306</twRiseRise><twRiseFall>1.820</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQH1_p</twSrc><twRiseRise>4.306</twRiseRise><twRiseFall>1.820</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="198" twDestWidth="10"><twDest>ckAdcQL1_n</twDest><twClk2SU><twSrc>ckAdcQL1_n</twSrc><twRiseRise>3.639</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcQL1_p</twSrc><twRiseRise>3.639</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="199" twDestWidth="10"><twDest>ckAdcQL1_p</twDest><twClk2SU><twSrc>ckAdcQL1_n</twSrc><twRiseRise>3.639</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcQL1_p</twSrc><twRiseRise>3.639</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="200" twDestWidth="10"><twDest>clk25MHz_n</twDest><twClk2SU><twSrc>clk25MHz_n</twSrc><twRiseRise>4.342</twRiseRise></twClk2SU><twClk2SU><twSrc>clk25MHz_p</twSrc><twRiseRise>4.342</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="201" twDestWidth="10"><twDest>clk25MHz_p</twDest><twClk2SU><twSrc>clk25MHz_n</twSrc><twRiseRise>4.342</twRiseRise></twClk2SU><twClk2SU><twSrc>clk25MHz_p</twSrc><twRiseRise>4.342</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="202" twDestWidth="8"><twDest>sysClk_n</twDest><twClk2SU><twSrc>sysClk_n</twSrc><twRiseRise>9.477</twRiseRise><twFallRise>1.839</twFallRise></twClk2SU><twClk2SU><twSrc>sysClk_p</twSrc><twRiseRise>9.477</twRiseRise><twFallRise>1.839</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="203" twDestWidth="8"><twDest>sysClk_p</twDest><twClk2SU><twSrc>sysClk_n</twSrc><twRiseRise>9.477</twRiseRise><twFallRise>1.839</twFallRise></twClk2SU><twClk2SU><twSrc>sysClk_p</twSrc><twRiseRise>9.477</twRiseRise><twFallRise>1.839</twFallRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="204"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>320203</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>33964</twConnCnt></twConstCov><twStats anchorID="205"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar  2 17:51:44 2021 </twTimestamp></twFoot><twClientInfo anchorID="206"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 652 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
