<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 249.328 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5286]" key="HLS 207-5286" tag="" content="expression result unused (benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:67:4)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.18 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.4 seconds; current allocated memory: 251.453 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 504 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 432 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 272 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 245 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 212 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 210 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 210 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 210 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 210 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 220 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 212 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 210 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 210 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 210 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 210 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 256 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gramSchmidt/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_rand()&apos; into &apos;main&apos; (benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:63:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;gramSchmidt(float*, float*, float*)&apos; into &apos;main&apos; (benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:63:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_70_2&gt; at benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_90_6&gt; at benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:90:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_88_5&gt; at benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:88:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_84_4&gt; at benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:84:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_52_4&gt; at benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:52:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_50_3&gt; at benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:50:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_46_2&gt; at benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 1.69 seconds. CPU system time: 0.18 seconds. Elapsed time: 6.65 seconds; current allocated memory: 252.855 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 252.855 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 253.395 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 253.465 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_90_6&apos; (benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:90) in function &apos;main&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_52_4&apos; (benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:52) in function &apos;main&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_92_7&apos; (benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:92) in function &apos;main&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_94_8&apos; (benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:94) in function &apos;main&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_54_5&apos; (benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:54) in function &apos;main&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_56_6&apos; (benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:56) in function &apos;main&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;main&apos; (benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16:20)...9 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 278.422 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_69_1&apos;(benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69:20) and &apos;VITIS_LOOP_70_2&apos;(benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70:22) in function &apos;main&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_69_1&apos; (benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69:20) in function &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 342.656 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;main&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;q_s&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;q&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1015]" key="HLS 200-1015" tag="SCHEDULE,VITIS_KERNEL" content="Estimated delay Estimated delay (6.312ns)  of &apos;uitofp&apos; operation 32 bit (&apos;conv&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) exceeds the target cycle time (target cycle time: 5.000ns, clock uncertainty: 1.350ns, effective cycle time: 3.650ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_69_1_VITIS_LOOP_70_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2&apos; (loop &apos;VITIS_LOOP_69_1_VITIS_LOOP_70_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation 6 bit (&apos;add_ln70&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70) and &apos;icmp&apos; operation 1 bit (&apos;icmp_ln70&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 40, loop &apos;VITIS_LOOP_69_1_VITIS_LOOP_70_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (6.312 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2&apos; consists of the following:
	&apos;uitofp&apos; operation 32 bit (&apos;conv&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [43]  (6.312 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 344.688 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 344.688 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_84_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_84_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_84_4&apos; (loop &apos;VITIS_LOOP_84_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;nrm_write_ln83&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83) of variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:85 on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83 and &apos;load&apos; operation 32 bit (&apos;nrm_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:85) on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_84_4&apos; (loop &apos;VITIS_LOOP_84_4&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;nrm_write_ln83&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83) of variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:85 on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83 and &apos;load&apos; operation 32 bit (&apos;nrm_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:85) on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_84_4&apos; (loop &apos;VITIS_LOOP_84_4&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;nrm_write_ln83&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83) of variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:85 on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83 and &apos;load&apos; operation 32 bit (&apos;nrm_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:85) on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_84_4&apos; (loop &apos;VITIS_LOOP_84_4&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;nrm_write_ln83&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83) of variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:85 on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83 and &apos;load&apos; operation 32 bit (&apos;nrm_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:85) on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_84_4&apos; (loop &apos;VITIS_LOOP_84_4&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;nrm_write_ln83&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83) of variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:85 on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83 and &apos;load&apos; operation 32 bit (&apos;nrm_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:85) on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_84_4&apos; (loop &apos;VITIS_LOOP_84_4&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;nrm_write_ln83&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83) of variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:85 on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83 and &apos;load&apos; operation 32 bit (&apos;nrm_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:85) on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 10, Depth = 22, loop &apos;VITIS_LOOP_84_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 345.230 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 345.230 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_88_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;q&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_88_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop &apos;VITIS_LOOP_88_5&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.815 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_88_5&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln88&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:88) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:88 [8]  (1.588 ns)
	&apos;load&apos; operation 11 bit (&apos;i&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:88) on local variable &apos;i&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:88 [11]  (0.000 ns)
	&apos;add&apos; operation 11 bit (&apos;add_ln88&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:88) [28]  (1.639 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln88&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:88) of variable &apos;add_ln88&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:88 on local variable &apos;i&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:88 [29]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 345.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 345.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_90_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;q&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_90_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_90_6&apos; (loop &apos;VITIS_LOOP_90_6&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln95&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95) of variable &apos;sub1_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95 on array &apos;a&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93) on array &apos;a&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_90_6&apos; (loop &apos;VITIS_LOOP_90_6&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln95&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95) of variable &apos;sub1_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95 on array &apos;a&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93) on array &apos;a&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_90_6&apos; (loop &apos;VITIS_LOOP_90_6&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln95&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95) of variable &apos;sub1_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95 on array &apos;a&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93) on array &apos;a&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_90_6&apos; (loop &apos;VITIS_LOOP_90_6&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln95&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95) of variable &apos;sub1_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95 on array &apos;a&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93) on array &apos;a&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_90_6&apos; (loop &apos;VITIS_LOOP_90_6&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln95&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95) of variable &apos;sub1_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95 on array &apos;a&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93) on array &apos;a&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_90_6&apos; (loop &apos;VITIS_LOOP_90_6&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln95&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95) of variable &apos;sub1_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95 on array &apos;a&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93) on array &apos;a&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_90_6&apos; (loop &apos;VITIS_LOOP_90_6&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln95&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95) of variable &apos;sub1_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95 on array &apos;a&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93) on array &apos;a&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_90_6&apos; (loop &apos;VITIS_LOOP_90_6&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln95&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95) of variable &apos;sub1_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95 on array &apos;a&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93) on array &apos;a&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_90_6&apos; (loop &apos;VITIS_LOOP_90_6&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln95&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95) of variable &apos;sub1_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95 on array &apos;a&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93) on array &apos;a&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_90_6&apos; (loop &apos;VITIS_LOOP_90_6&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln95&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95) of variable &apos;sub1_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95 on array &apos;a&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93) on array &apos;a&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_90_6&apos; (loop &apos;VITIS_LOOP_90_6&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln95&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95) of variable &apos;sub1_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95 on array &apos;a&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93) on array &apos;a&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_90_6&apos; (loop &apos;VITIS_LOOP_90_6&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln95&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95) of variable &apos;sub1_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:95 on array &apos;a&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93) on array &apos;a&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;VITIS_LOOP_90_6&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 350.277 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 351.637 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_46_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_46_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_46_2&apos; (loop &apos;VITIS_LOOP_46_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;nrm_write_ln45&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 and &apos;load&apos; operation 32 bit (&apos;nrm_load_2&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_46_2&apos; (loop &apos;VITIS_LOOP_46_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;nrm_write_ln45&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 and &apos;load&apos; operation 32 bit (&apos;nrm_load_2&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_46_2&apos; (loop &apos;VITIS_LOOP_46_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;nrm_write_ln45&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 and &apos;load&apos; operation 32 bit (&apos;nrm_load_2&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_46_2&apos; (loop &apos;VITIS_LOOP_46_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;nrm_write_ln45&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 and &apos;load&apos; operation 32 bit (&apos;nrm_load_2&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_46_2&apos; (loop &apos;VITIS_LOOP_46_2&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;nrm_write_ln45&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 and &apos;load&apos; operation 32 bit (&apos;nrm_load_2&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_46_2&apos; (loop &apos;VITIS_LOOP_46_2&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;nrm_write_ln45&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 and &apos;load&apos; operation 32 bit (&apos;nrm_load_2&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on local variable &apos;nrm&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 10, Depth = 22, loop &apos;VITIS_LOOP_46_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 353.125 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 353.125 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_50_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;q_s&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_50_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop &apos;VITIS_LOOP_50_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.815 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_50_3&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln50&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:50-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:50-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 [8]  (1.588 ns)
	&apos;load&apos; operation 11 bit (&apos;i&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:50-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on local variable &apos;i&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:50-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 [11]  (0.000 ns)
	&apos;add&apos; operation 11 bit (&apos;add_ln50&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:50-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) [28]  (1.639 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln50&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:50-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;add_ln50&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:50-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on local variable &apos;i&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:50-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 [29]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 353.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 353.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_52_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;q_s&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_52_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_52_4&apos; (loop &apos;VITIS_LOOP_52_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln57&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;sub77_i_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on array &apos;a_s&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on array &apos;a_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_52_4&apos; (loop &apos;VITIS_LOOP_52_4&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln57&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;sub77_i_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on array &apos;a_s&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on array &apos;a_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_52_4&apos; (loop &apos;VITIS_LOOP_52_4&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln57&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;sub77_i_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on array &apos;a_s&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on array &apos;a_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_52_4&apos; (loop &apos;VITIS_LOOP_52_4&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln57&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;sub77_i_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on array &apos;a_s&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on array &apos;a_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_52_4&apos; (loop &apos;VITIS_LOOP_52_4&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln57&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;sub77_i_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on array &apos;a_s&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on array &apos;a_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_52_4&apos; (loop &apos;VITIS_LOOP_52_4&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln57&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;sub77_i_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on array &apos;a_s&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on array &apos;a_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_52_4&apos; (loop &apos;VITIS_LOOP_52_4&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln57&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;sub77_i_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on array &apos;a_s&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on array &apos;a_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_52_4&apos; (loop &apos;VITIS_LOOP_52_4&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln57&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;sub77_i_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on array &apos;a_s&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on array &apos;a_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_52_4&apos; (loop &apos;VITIS_LOOP_52_4&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln57&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;sub77_i_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on array &apos;a_s&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on array &apos;a_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_52_4&apos; (loop &apos;VITIS_LOOP_52_4&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln57&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;sub77_i_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on array &apos;a_s&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on array &apos;a_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_52_4&apos; (loop &apos;VITIS_LOOP_52_4&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln57&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;sub77_i_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on array &apos;a_s&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on array &apos;a_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_52_4&apos; (loop &apos;VITIS_LOOP_52_4&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;a_addr_1_write_ln57&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) of variable &apos;sub77_i_1&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:57-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101 on array &apos;a_s&apos; and &apos;load&apos; operation 32 bit (&apos;a_load&apos;, benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55-&gt;benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101) on array &apos;a_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;VITIS_LOOP_52_4&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 357.902 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 359.695 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;q_s&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;q&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 361.070 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 361.148 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2&apos; pipeline &apos;VITIS_LOOP_69_1_VITIS_LOOP_70_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_30_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;uitofp_32ns_32_7_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 362.211 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_84_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_84_4&apos; pipeline &apos;VITIS_LOOP_84_4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_84_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 364.234 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_88_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_88_5&apos; pipeline &apos;VITIS_LOOP_88_5&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_30_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_88_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 365.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_90_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsub_32ns_32ns_32_10_full_dsp_1&apos;: 31 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_90_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 374.094 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_46_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_46_2&apos; pipeline &apos;VITIS_LOOP_46_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_46_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 383.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_50_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_50_3&apos; pipeline &apos;VITIS_LOOP_50_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_30_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_50_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 384.191 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_52_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsub_32ns_32ns_32_10_full_dsp_1&apos;: 31 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_52_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 392.387 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;main&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_30_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsub_32ns_32ns_32_10_full_dsp_1&apos;: 31 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_a_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_q_RAM_1WNR_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 406.559 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 411.207 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 416.316 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 158.43 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 4.51 seconds. CPU system time: 0.62 seconds. Elapsed time: 9.93 seconds; current allocated memory: 167.598 MB." resolution=""/>
</Messages>
