Analysis & Synthesis report for CPU
Thu Apr 28 20:52:45 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RAM:RAM_comp|altsyncram:ram_rtl_0|altsyncram_ubn1:auto_generated
 16. Parameter Settings for Inferred Entity Instance: RAM:RAM_comp|altsyncram:ram_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "DFlipFlop:parity_FlipFlop"
 19. Port Connectivity Checks: "DFlipFlop:sign_FlipFlop"
 20. Port Connectivity Checks: "DFlipFlop:carry_FlipFlop"
 21. Port Connectivity Checks: "SixteenBitAdder:pc_adder2"
 22. Port Connectivity Checks: "SixteenBitAdder:pc_adder1"
 23. Port Connectivity Checks: "Decoder:Decode0"
 24. Port Connectivity Checks: "IR:IR0|Reg:r|DFlipFlop:REG0|D_Latch_Clr:Add1"
 25. Port Connectivity Checks: "IR:IR0|Reg:r|DFlipFlop:REG0|D_Latch_Clr:Add0"
 26. Port Connectivity Checks: "IR:IR0|Reg:r"
 27. Port Connectivity Checks: "IR:IR0"
 28. Port Connectivity Checks: "ALU:ALU0|Tristate:tri_not_c"
 29. Port Connectivity Checks: "ALU:ALU0|Tristate:tri_or_c"
 30. Port Connectivity Checks: "ALU:ALU0|Tristate:tri_and_c"
 31. Port Connectivity Checks: "ALU:ALU0|Tristate:tri_slt_c"
 32. Port Connectivity Checks: "ALU:ALU0|TristateBus:tri_slt_out"
 33. Port Connectivity Checks: "ALU:ALU0|SixteenBitSubtractor:setOnLessThan"
 34. Port Connectivity Checks: "ALU:ALU0|SixteenBitSubtractor:subtractor"
 35. Port Connectivity Checks: "ALU:ALU0|SixteenBitAdder:adder"
 36. Port Connectivity Checks: "Clock_Divider:CD"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 28 20:52:45 2022       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; CPU                                         ;
; Top-level Entity Name           ; CPU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 50                                          ;
; Total pins                      ; 173                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 16,384                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; CPU                ; CPU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; Reg.vhd                          ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/Reg.vhd                           ;         ;
; SixteenBitAdder.vhd              ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitAdder.vhd               ;         ;
; FullAdder.vhd                    ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/FullAdder.vhd                     ;         ;
; DFlipFlop.vhd                    ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/DFlipFlop.vhd                     ;         ;
; D_Latch_Clr.vhd                  ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/D_Latch_Clr.vhd                   ;         ;
; RegFile.vhd                      ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/RegFile.vhd                       ;         ;
; RightShifter16bit.vhd            ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/RightShifter16bit.vhd             ;         ;
; FullSubstractor.vhd              ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/FullSubstractor.vhd               ;         ;
; SixteenBitSubtractor.vhd         ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitSubtractor.vhd          ;         ;
; ALU.vhd                          ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd                           ;         ;
; TristateBus.vhd                  ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd                   ;         ;
; LeftShifter16bit.vhd             ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/LeftShifter16bit.vhd              ;         ;
; RAM.vhd                          ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/RAM.vhd                           ;         ;
; CPU.vhd                          ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd                           ;         ;
; Tristate.vhd                     ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/Tristate.vhd                      ;         ;
; IR.vhd                           ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd                            ;         ;
; Decoder.vhd                      ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd                       ;         ;
; ROM.vhd                          ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/ROM.vhd                           ;         ;
; MUX8to1_16bit.vhd                ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/MUX8to1_16bit.vhd                 ;         ;
; MUX2to1_16bit.vhd                ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/MUX2to1_16bit.vhd                 ;         ;
; TristateBus3bit.vhd              ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd               ;         ;
; PC.vhd                           ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/PC.vhd                            ;         ;
; SevenSegment.vhd                 ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/SevenSegment.vhd                  ;         ;
; Clock_Divider.vhd                ; yes             ; User VHDL File               ; C:/Users/przca/Documents/Digital Logic/CPU/Clock_Divider.vhd                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ubn1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/przca/Documents/Digital Logic/CPU/db/altsyncram_ubn1.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimate of Logic utilization (ALMs needed) ; 613                  ;
;                                             ;                      ;
; Combinational ALUT usage for logic          ; 987                  ;
;     -- 7 input functions                    ; 16                   ;
;     -- 6 input functions                    ; 222                  ;
;     -- 5 input functions                    ; 448                  ;
;     -- 4 input functions                    ; 144                  ;
;     -- <=3 input functions                  ; 157                  ;
;                                             ;                      ;
; Dedicated logic registers                   ; 50                   ;
;                                             ;                      ;
; I/O pins                                    ; 173                  ;
; Total MLAB memory bits                      ; 0                    ;
; Total block memory bits                     ; 16384                ;
;                                             ;                      ;
; Total DSP Blocks                            ; 0                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; Clock_Divider:CD|tmp ;
; Maximum fan-out                             ; 327                  ;
; Total fan-out                               ; 5357                 ;
; Average fan-out                             ; 3.79                 ;
+---------------------------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Entity Name          ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+----------------------+--------------+
; |CPU                                       ; 987 (45)            ; 50 (0)                    ; 16384             ; 0          ; 173  ; 0            ; |CPU                                                                    ; CPU                  ; work         ;
;    |ALU:ALU0|                              ; 182 (9)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0                                                           ; ALU                  ; work         ;
;       |LeftShifter16bit:lshifter|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|LeftShifter16bit:lshifter                                 ; LeftShifter16bit     ; work         ;
;       |RightShifter16bit:rshifter|         ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|RightShifter16bit:rshifter                                ; RightShifter16bit    ; work         ;
;       |SixteenBitAdder:adder|              ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitAdder:adder                                     ; SixteenBitAdder      ; work         ;
;          |FullAdder:Adder10|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder10                   ; FullAdder            ; work         ;
;          |FullAdder:Adder11|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder11                   ; FullAdder            ; work         ;
;          |FullAdder:Adder12|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder12                   ; FullAdder            ; work         ;
;          |FullAdder:Adder14|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder14                   ; FullAdder            ; work         ;
;          |FullAdder:Adder15|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder15                   ; FullAdder            ; work         ;
;          |FullAdder:Adder2|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder2                    ; FullAdder            ; work         ;
;          |FullAdder:Adder4|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder4                    ; FullAdder            ; work         ;
;          |FullAdder:Adder5|                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder5                    ; FullAdder            ; work         ;
;          |FullAdder:Adder6|                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder6                    ; FullAdder            ; work         ;
;          |FullAdder:Adder7|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder7                    ; FullAdder            ; work         ;
;          |FullAdder:Adder9|                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder9                    ; FullAdder            ; work         ;
;       |SixteenBitSubtractor:setOnLessThan| ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan                        ; SixteenBitSubtractor ; work         ;
;          |FullSubtractor:Adder10|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder10 ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder11|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder11 ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder12|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder12 ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder13|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder13 ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder14|          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder14 ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder15|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder15 ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder5|           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder5  ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder7|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder7  ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder8|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder8  ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder9|           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder9  ; FullSubtractor       ; work         ;
;       |SixteenBitSubtractor:subtractor|    ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:subtractor                           ; SixteenBitSubtractor ; work         ;
;          |FullSubtractor:Adder0|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder0     ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder10|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder10    ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder11|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder11    ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder12|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder12    ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder14|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder14    ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder15|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder15    ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder2|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder2     ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder5|           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder5     ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder6|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder6     ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder7|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder7     ; FullSubtractor       ; work         ;
;          |FullSubtractor:Adder9|           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder9     ; FullSubtractor       ; work         ;
;       |TristateBus3bit:tri_sll_sh|         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|TristateBus3bit:tri_sll_sh                                ; TristateBus3bit      ; work         ;
;       |TristateBus3bit:tri_srl_sh|         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|TristateBus3bit:tri_srl_sh                                ; TristateBus3bit      ; work         ;
;       |TristateBus:tri_add_out|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|TristateBus:tri_add_out                                   ; TristateBus          ; work         ;
;       |TristateBus:tri_or_out|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|TristateBus:tri_or_out                                    ; TristateBus          ; work         ;
;       |TristateBus:tri_sll_out|            ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|TristateBus:tri_sll_out                                   ; TristateBus          ; work         ;
;       |TristateBus:tri_slt_out|            ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|TristateBus:tri_slt_out                                   ; TristateBus          ; work         ;
;       |TristateBus:tri_srl_out|            ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|TristateBus:tri_srl_out                                   ; TristateBus          ; work         ;
;       |TristateBus:tri_sub_out|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU0|TristateBus:tri_sub_out                                   ; TristateBus          ; work         ;
;    |Clock_Divider:CD|                      ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|Clock_Divider:CD                                                   ; Clock_Divider        ; work         ;
;    |DFlipFlop:overflow_FlipFlop|           ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|DFlipFlop:overflow_FlipFlop                                        ; DFlipFlop            ; work         ;
;       |D_Latch_Clr:Add0|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|DFlipFlop:overflow_FlipFlop|D_Latch_Clr:Add0                       ; D_Latch_Clr          ; work         ;
;       |D_Latch_Clr:Add1|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|DFlipFlop:overflow_FlipFlop|D_Latch_Clr:Add1                       ; D_Latch_Clr          ; work         ;
;    |DFlipFlop:zero_FlipFlop|               ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|DFlipFlop:zero_FlipFlop                                            ; DFlipFlop            ; work         ;
;       |D_Latch_Clr:Add0|                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0                           ; D_Latch_Clr          ; work         ;
;       |D_Latch_Clr:Add1|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add1                           ; D_Latch_Clr          ; work         ;
;    |Decoder:Decode0|                       ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|Decoder:Decode0                                                    ; Decoder              ; work         ;
;    |IR:IR0|                                ; 45 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0                                                             ; IR                   ; work         ;
;       |Reg:r|                              ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r                                                       ; Reg                  ; work         ;
;          |DFlipFlop:REG0|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG0                                        ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG0|D_Latch_Clr:Add0                       ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG0|D_Latch_Clr:Add1                       ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG10|                 ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG10                                       ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG10|D_Latch_Clr:Add0                      ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG10|D_Latch_Clr:Add1                      ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG11|                 ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG11                                       ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG11|D_Latch_Clr:Add0                      ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG11|D_Latch_Clr:Add1                      ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG12|                 ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG12                                       ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG12|D_Latch_Clr:Add0                      ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG12|D_Latch_Clr:Add1                      ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG13|                 ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG13                                       ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG13|D_Latch_Clr:Add0                      ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG13|D_Latch_Clr:Add1                      ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG14|                 ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG14                                       ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG14|D_Latch_Clr:Add0                      ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG14|D_Latch_Clr:Add1                      ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG15|                 ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG15                                       ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG15|D_Latch_Clr:Add0                      ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG15|D_Latch_Clr:Add1                      ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG1|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG1                                        ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG1|D_Latch_Clr:Add0                       ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG1|D_Latch_Clr:Add1                       ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG2|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG2                                        ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG2|D_Latch_Clr:Add0                       ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG2|D_Latch_Clr:Add1                       ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG3|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG3                                        ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG3|D_Latch_Clr:Add0                       ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG3|D_Latch_Clr:Add1                       ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG4|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG4                                        ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG4|D_Latch_Clr:Add0                       ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG4|D_Latch_Clr:Add1                       ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG5|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG5                                        ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG5|D_Latch_Clr:Add0                       ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG5|D_Latch_Clr:Add1                       ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG6|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG6                                        ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG6|D_Latch_Clr:Add0                       ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG6|D_Latch_Clr:Add1                       ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG7|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG7                                        ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG7|D_Latch_Clr:Add0                       ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG7|D_Latch_Clr:Add1                       ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG8|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG8                                        ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG8|D_Latch_Clr:Add0                       ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG8|D_Latch_Clr:Add1                       ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG9|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG9                                        ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG9|D_Latch_Clr:Add0                       ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|IR:IR0|Reg:r|DFlipFlop:REG9|D_Latch_Clr:Add1                       ; D_Latch_Clr          ; work         ;
;    |PC:PC_comp|                            ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|PC:PC_comp                                                         ; PC                   ; work         ;
;    |RAM:RAM_comp|                          ; 30 (30)             ; 1 (1)                     ; 16384             ; 0          ; 0    ; 0            ; |CPU|RAM:RAM_comp                                                       ; RAM                  ; work         ;
;       |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |CPU|RAM:RAM_comp|altsyncram:ram_rtl_0                                  ; altsyncram           ; work         ;
;          |altsyncram_ubn1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |CPU|RAM:RAM_comp|altsyncram:ram_rtl_0|altsyncram_ubn1:auto_generated   ; altsyncram_ubn1      ; work         ;
;    |ROM:ROM_comp|                          ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ROM:ROM_comp                                                       ; ROM                  ; work         ;
;    |RegFile:RF|                            ; 513 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF                                                         ; RegFile              ; work         ;
;       |MUX8to1_16bit:muxa|                 ; 62 (62)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|MUX8to1_16bit:muxa                                      ; MUX8to1_16bit        ; work         ;
;       |MUX8to1_16bit:muxb|                 ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|MUX8to1_16bit:muxb                                      ; MUX8to1_16bit        ; work         ;
;       |Reg:R0|                             ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0                                                  ; Reg                  ; work         ;
;          |DFlipFlop:REG0|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG0                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG0|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG0|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG10|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG10                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG10|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG10|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG11|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG11                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG11|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG11|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG12|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG12                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG12|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG12|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG13|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG13                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG13|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG13|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG14|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG14                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG14|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG14|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG15|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG15                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG15|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG15|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG1|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG1                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG1|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG1|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG2|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG2                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG2|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG2|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG3|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG3                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG3|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG3|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG4|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG4                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG4|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG4|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG5|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG5                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG5|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG5|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG6|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG6                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG6|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG6|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG7|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG7                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG7|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG7|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG8|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG8                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG8|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG8|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG9|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG9                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG9|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R0|DFlipFlop:REG9|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;       |Reg:R1|                             ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1                                                  ; Reg                  ; work         ;
;          |DFlipFlop:REG0|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG0                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG0|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG0|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG10|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG10                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG10|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG10|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG11|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG11                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG11|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG11|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG12|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG12                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG12|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG12|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG13|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG13                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG13|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG13|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG14|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG14                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG14|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG14|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG15|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG15                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG15|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG15|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG1|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG1                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG1|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG1|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG2|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG2                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG2|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG2|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG3|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG3                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG3|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG3|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG4|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG4                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG4|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG4|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG5|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG5                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG5|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG5|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG6|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG6                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG6|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG6|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG7|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG7                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG7|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG7|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG8|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG8                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG8|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG8|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG9|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG9                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG9|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R1|DFlipFlop:REG9|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;       |Reg:R2|                             ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2                                                  ; Reg                  ; work         ;
;          |DFlipFlop:REG0|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG0                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG0|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG0|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG10|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG10                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG10|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG10|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG11|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG11                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG11|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG11|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG12|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG12                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG12|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG12|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG13|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG13                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG13|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG13|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG14|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG14                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG14|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG14|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG15|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG15                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG15|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG15|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG1|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG1                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG1|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG1|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG2|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG2                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG2|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG2|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG3|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG3                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG3|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG3|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG4|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG4                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG4|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG4|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG5|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG5                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG5|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG5|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG6|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG6                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG6|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG6|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG7|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG7                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG7|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG7|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG8|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG8                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG8|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG8|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG9|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG9                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG9|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R2|DFlipFlop:REG9|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;       |Reg:R3|                             ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3                                                  ; Reg                  ; work         ;
;          |DFlipFlop:REG0|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG0                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG0|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG0|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG10|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG10                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG10|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG10|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG11|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG11                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG11|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG11|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG12|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG12                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG12|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG12|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG13|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG13                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG13|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG13|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG14|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG14                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG14|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG14|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG15|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG15                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG15|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG15|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG1|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG1                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG1|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG1|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG2|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG2                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG2|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG2|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG3|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG3                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG3|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG3|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG4|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG4                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG4|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG4|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG5|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG5                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG5|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG5|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG6|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG6                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG6|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG6|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG7|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG7                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG7|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG7|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG8|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG8                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG8|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG8|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG9|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG9                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG9|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R3|DFlipFlop:REG9|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;       |Reg:R4|                             ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4                                                  ; Reg                  ; work         ;
;          |DFlipFlop:REG0|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG0                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG0|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG0|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG10|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG10                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG10|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG10|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG11|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG11                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG11|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG11|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG12|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG12                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG12|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG12|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG13|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG13                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG13|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG13|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG14|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG14                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG14|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG14|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG15|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG15                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG15|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG15|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG1|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG1                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG1|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG1|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG2|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG2                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG2|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG2|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG3|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG3                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG3|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG3|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG4|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG4                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG4|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG4|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG5|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG5                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG5|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG5|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG6|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG6                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG6|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG6|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG7|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG7                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG7|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG7|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG8|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG8                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG8|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG8|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG9|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG9                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG9|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R4|DFlipFlop:REG9|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;       |Reg:R5|                             ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5                                                  ; Reg                  ; work         ;
;          |DFlipFlop:REG0|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG0                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG0|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG0|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG10|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG10                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG10|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG10|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG11|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG11                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG11|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG11|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG12|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG12                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG12|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG12|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG13|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG13                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG13|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG13|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG14|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG14                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG14|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG14|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG15|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG15                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG15|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG15|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG1|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG1                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG1|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG1|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG2|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG2                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG2|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG2|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG3|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG3                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG3|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG3|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG4|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG4                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG4|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG4|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG5|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG5                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG5|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG5|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG6|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG6                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG6|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG6|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG7|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG7                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG7|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG7|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG8|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG8                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG8|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG8|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG9|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG9                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG9|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R5|DFlipFlop:REG9|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;       |Reg:R6|                             ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6                                                  ; Reg                  ; work         ;
;          |DFlipFlop:REG0|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG0                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG0|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG0|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG10|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG10                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG10|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG10|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG11|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG11                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG11|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG11|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG12|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG12                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG12|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG12|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG13|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG13                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG13|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG13|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG14|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG14                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG14|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG14|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG15|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG15                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG15|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG15|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG1|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG1                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG1|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG1|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG2|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG2                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG2|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG2|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG3|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG3                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG3|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG3|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG4|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG4                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG4|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG4|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG5|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG5                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG5|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG5|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG6|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG6                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG6|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG6|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG7|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG7                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG7|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG7|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG8|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG8                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG8|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG8|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG9|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG9                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG9|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R6|DFlipFlop:REG9|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;       |Reg:R7|                             ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7                                                  ; Reg                  ; work         ;
;          |DFlipFlop:REG0|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG0                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG0|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG0|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG10|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG10                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG10|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG10|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG11|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG11                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG11|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG11|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG12|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG12                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG12|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG12|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG13|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG13                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG13|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG13|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG14|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG14                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG14|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG14|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG15|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG15                                  ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG15|D_Latch_Clr:Add0                 ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG15|D_Latch_Clr:Add1                 ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG1|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG1                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG1|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG1|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG2|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG2                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG2|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG2|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG3|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG3                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG3|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG3|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG4|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG4                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG4|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG4|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG5|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG5                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG5|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG5|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG6|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG6                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG6|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG6|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG7|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG7                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG7|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG7|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG8|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG8                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG8|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG8|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;          |DFlipFlop:REG9|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG9                                   ; DFlipFlop            ; work         ;
;             |D_Latch_Clr:Add0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG9|D_Latch_Clr:Add0                  ; D_Latch_Clr          ; work         ;
;             |D_Latch_Clr:Add1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegFile:RF|Reg:R7|DFlipFlop:REG9|D_Latch_Clr:Add1                  ; D_Latch_Clr          ; work         ;
;    |SevenSegment:rom_ss1|                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SevenSegment:rom_ss1                                               ; SevenSegment         ; work         ;
;    |SevenSegment:rom_ss2|                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SevenSegment:rom_ss2                                               ; SevenSegment         ; work         ;
;    |SevenSegment:rom_ss3|                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SevenSegment:rom_ss3                                               ; SevenSegment         ; work         ;
;    |SevenSegment:rom_ss4|                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SevenSegment:rom_ss4                                               ; SevenSegment         ; work         ;
;    |SixteenBitAdder:pc_adder1|             ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1                                          ; SixteenBitAdder      ; work         ;
;       |FullAdder:Adder10|                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder10                        ; FullAdder            ; work         ;
;       |FullAdder:Adder11|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder11                        ; FullAdder            ; work         ;
;       |FullAdder:Adder12|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder12                        ; FullAdder            ; work         ;
;       |FullAdder:Adder13|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder13                        ; FullAdder            ; work         ;
;       |FullAdder:Adder14|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder14                        ; FullAdder            ; work         ;
;       |FullAdder:Adder15|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder15                        ; FullAdder            ; work         ;
;       |FullAdder:Adder3|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder3                         ; FullAdder            ; work         ;
;       |FullAdder:Adder4|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder4                         ; FullAdder            ; work         ;
;       |FullAdder:Adder5|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder5                         ; FullAdder            ; work         ;
;       |FullAdder:Adder6|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder6                         ; FullAdder            ; work         ;
;       |FullAdder:Adder7|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder7                         ; FullAdder            ; work         ;
;       |FullAdder:Adder8|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder8                         ; FullAdder            ; work         ;
;       |FullAdder:Adder9|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder9                         ; FullAdder            ; work         ;
;    |SixteenBitAdder:pc_adder2|             ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2                                          ; SixteenBitAdder      ; work         ;
;       |FullAdder:Adder10|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder10                        ; FullAdder            ; work         ;
;       |FullAdder:Adder11|                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder11                        ; FullAdder            ; work         ;
;       |FullAdder:Adder12|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder12                        ; FullAdder            ; work         ;
;       |FullAdder:Adder13|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder13                        ; FullAdder            ; work         ;
;       |FullAdder:Adder14|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder14                        ; FullAdder            ; work         ;
;       |FullAdder:Adder1|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder1                         ; FullAdder            ; work         ;
;       |FullAdder:Adder2|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder2                         ; FullAdder            ; work         ;
;       |FullAdder:Adder3|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder3                         ; FullAdder            ; work         ;
;       |FullAdder:Adder4|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder4                         ; FullAdder            ; work         ;
;       |FullAdder:Adder5|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder5                         ; FullAdder            ; work         ;
;       |FullAdder:Adder6|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder6                         ; FullAdder            ; work         ;
;       |FullAdder:Adder7|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder7                         ; FullAdder            ; work         ;
;       |FullAdder:Adder8|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder8                         ; FullAdder            ; work         ;
;       |FullAdder:Adder9|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder9                         ; FullAdder            ; work         ;
;    |TristateBus:tri_rf_enable|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|TristateBus:tri_rf_enable                                          ; TristateBus          ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                 ;
+-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; RAM:RAM_comp|altsyncram:ram_rtl_0|altsyncram_ubn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                 ;
+--------------------------------------------------------+-----+
; Logic Cell Name                                        ;     ;
+--------------------------------------------------------+-----+
; RegFile:RF|Reg:R0|DFlipFlop:REG0|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R1|DFlipFlop:REG0|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R3|DFlipFlop:REG0|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R2|DFlipFlop:REG0|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R4|DFlipFlop:REG0|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R5|DFlipFlop:REG0|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R6|DFlipFlop:REG0|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R7|DFlipFlop:REG0|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R0|DFlipFlop:REG1|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R1|DFlipFlop:REG1|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R3|DFlipFlop:REG1|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R2|DFlipFlop:REG1|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R4|DFlipFlop:REG1|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R5|DFlipFlop:REG1|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R6|DFlipFlop:REG1|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R7|DFlipFlop:REG1|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R0|DFlipFlop:REG2|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R1|DFlipFlop:REG2|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R3|DFlipFlop:REG2|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R2|DFlipFlop:REG2|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R4|DFlipFlop:REG2|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R5|DFlipFlop:REG2|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R6|DFlipFlop:REG2|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R7|DFlipFlop:REG2|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R0|DFlipFlop:REG3|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R1|DFlipFlop:REG3|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R3|DFlipFlop:REG3|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R2|DFlipFlop:REG3|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R4|DFlipFlop:REG3|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R5|DFlipFlop:REG3|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R6|DFlipFlop:REG3|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R7|DFlipFlop:REG3|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R0|DFlipFlop:REG4|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R1|DFlipFlop:REG4|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R3|DFlipFlop:REG4|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R2|DFlipFlop:REG4|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R4|DFlipFlop:REG4|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R5|DFlipFlop:REG4|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R6|DFlipFlop:REG4|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R7|DFlipFlop:REG4|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R0|DFlipFlop:REG5|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R1|DFlipFlop:REG5|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R3|DFlipFlop:REG5|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R2|DFlipFlop:REG5|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R4|DFlipFlop:REG5|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R5|DFlipFlop:REG5|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R6|DFlipFlop:REG5|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R7|DFlipFlop:REG5|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R0|DFlipFlop:REG6|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R1|DFlipFlop:REG6|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R3|DFlipFlop:REG6|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R2|DFlipFlop:REG6|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R4|DFlipFlop:REG6|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R5|DFlipFlop:REG6|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R6|DFlipFlop:REG6|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R7|DFlipFlop:REG6|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R0|DFlipFlop:REG7|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R1|DFlipFlop:REG7|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R3|DFlipFlop:REG7|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R2|DFlipFlop:REG7|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R4|DFlipFlop:REG7|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R5|DFlipFlop:REG7|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R6|DFlipFlop:REG7|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R7|DFlipFlop:REG7|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R0|DFlipFlop:REG8|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R1|DFlipFlop:REG8|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R3|DFlipFlop:REG8|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R2|DFlipFlop:REG8|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R4|DFlipFlop:REG8|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R5|DFlipFlop:REG8|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R6|DFlipFlop:REG8|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R7|DFlipFlop:REG8|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R0|DFlipFlop:REG9|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R1|DFlipFlop:REG9|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R3|DFlipFlop:REG9|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R2|DFlipFlop:REG9|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R4|DFlipFlop:REG9|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R5|DFlipFlop:REG9|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R6|DFlipFlop:REG9|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R7|DFlipFlop:REG9|D_Latch_Clr:Add1|q~0  ;     ;
; RegFile:RF|Reg:R0|DFlipFlop:REG10|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R1|DFlipFlop:REG10|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R3|DFlipFlop:REG10|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R2|DFlipFlop:REG10|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R4|DFlipFlop:REG10|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R5|DFlipFlop:REG10|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R6|DFlipFlop:REG10|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R7|DFlipFlop:REG10|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R0|DFlipFlop:REG11|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R1|DFlipFlop:REG11|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R3|DFlipFlop:REG11|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R2|DFlipFlop:REG11|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R4|DFlipFlop:REG11|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R5|DFlipFlop:REG11|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R6|DFlipFlop:REG11|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R7|DFlipFlop:REG11|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R0|DFlipFlop:REG12|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R1|DFlipFlop:REG12|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R3|DFlipFlop:REG12|D_Latch_Clr:Add1|q~0 ;     ;
; RegFile:RF|Reg:R2|DFlipFlop:REG12|D_Latch_Clr:Add1|q~0 ;     ;
; Number of logic cells representing combinational loops ; 292 ;
+--------------------------------------------------------+-----+
Table restricted to first 100 entries. Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+------------------------------------------+--------------------------------------+
; Register name                            ; Reason for Removal                   ;
+------------------------------------------+--------------------------------------+
; ROM:ROM_comp|rom~0                       ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1                       ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~2                       ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~3                       ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~4                       ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~5                       ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~6                       ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~7                       ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~8                       ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~9                       ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~10                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~11                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~12                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~13                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~14                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~15                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~16                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~17                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~18                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~19                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~20                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~21                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~22                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~23                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~24                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~25                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~26                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~27                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~28                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~29                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~30                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~31                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~32                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~33                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~34                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~35                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~36                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~37                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~38                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~39                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~40                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~41                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~42                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~43                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~44                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~45                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~46                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~47                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~48                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~49                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~50                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~51                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~52                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~53                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~54                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~55                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~56                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~57                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~58                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~59                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~60                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~61                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~62                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~63                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~64                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~65                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~66                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~67                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~68                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~69                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~70                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~71                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~72                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~73                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~74                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~75                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~76                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~77                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~78                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~79                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~80                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~81                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~82                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~83                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~84                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~85                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~86                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~87                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~88                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~89                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~90                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~91                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~92                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~93                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~94                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~95                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~96                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~97                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~98                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~99                      ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~100                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~101                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~102                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~103                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~104                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~105                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~106                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~107                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~108                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~109                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~110                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~111                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~112                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~113                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~114                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~115                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~116                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~117                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~118                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~119                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~120                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~121                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~122                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~123                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~124                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~125                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~126                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~127                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~128                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~129                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~130                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~131                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~132                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~133                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~134                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~135                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~136                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~137                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~138                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~139                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~140                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~141                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~142                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~143                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~144                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~145                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~146                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~147                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~148                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~149                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~150                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~151                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~152                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~153                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~154                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~155                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~156                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~157                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~158                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~159                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~160                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~161                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~162                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~163                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~164                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~165                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~166                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~167                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~168                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~169                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~170                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~171                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~172                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~173                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~174                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~175                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~176                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~177                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~178                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~179                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~180                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~181                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~182                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~183                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~184                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~185                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~186                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~187                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~188                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~189                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~190                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~191                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~192                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~193                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~194                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~195                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~196                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~197                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~198                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~199                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~200                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~201                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~202                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~203                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~204                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~205                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~206                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~207                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~208                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~209                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~210                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~211                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~212                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~213                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~214                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~215                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~216                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~217                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~218                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~219                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~220                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~221                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~222                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~223                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~224                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~225                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~226                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~227                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~228                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~229                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~230                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~231                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~232                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~233                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~234                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~235                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~236                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~237                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~238                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~239                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~240                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~241                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~242                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~243                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~244                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~245                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~246                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~247                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~248                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~249                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~250                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~251                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~252                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~253                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~254                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~255                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~256                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~257                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~258                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~259                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~260                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~261                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~262                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~263                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~264                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~265                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~266                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~267                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~268                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~269                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~270                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~271                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~272                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~273                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~274                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~275                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~276                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~277                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~278                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~279                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~280                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~281                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~282                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~283                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~284                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~285                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~286                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~287                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~288                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~289                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~290                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~291                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~292                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~293                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~294                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~295                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~296                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~297                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~298                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~299                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~300                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~301                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~302                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~303                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~304                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~305                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~306                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~307                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~308                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~309                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~310                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~311                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~312                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~313                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~314                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~315                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~316                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~317                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~318                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~319                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~320                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~321                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~322                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~323                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~324                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~325                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~326                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~327                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~328                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~329                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~330                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~331                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~332                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~333                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~334                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~335                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~336                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~337                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~338                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~339                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~340                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~341                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~342                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~343                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~344                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~345                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~346                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~347                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~348                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~349                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~350                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~351                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~352                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~353                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~354                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~355                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~356                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~357                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~358                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~359                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~360                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~361                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~362                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~363                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~364                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~365                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~366                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~367                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~368                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~369                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~370                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~371                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~372                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~373                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~374                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~375                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~376                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~377                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~378                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~379                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~380                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~381                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~382                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~383                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~384                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~385                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~386                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~387                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~388                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~389                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~390                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~391                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~392                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~393                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~394                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~395                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~396                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~397                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~398                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~399                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~400                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~401                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~402                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~403                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~404                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~405                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~406                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~407                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~408                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~409                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~410                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~411                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~412                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~413                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~414                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~415                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~416                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~417                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~418                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~419                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~420                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~421                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~422                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~423                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~424                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~425                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~426                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~427                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~428                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~429                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~430                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~431                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~432                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~433                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~434                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~435                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~436                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~437                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~438                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~439                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~440                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~441                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~442                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~443                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~444                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~445                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~446                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~447                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~448                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~449                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~450                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~451                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~452                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~453                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~454                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~455                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~456                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~457                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~458                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~459                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~460                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~461                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~462                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~463                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~464                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~465                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~466                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~467                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~468                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~469                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~470                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~471                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~472                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~473                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~474                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~475                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~476                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~477                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~478                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~479                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~480                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~481                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~482                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~483                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~484                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~485                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~486                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~487                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~488                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~489                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~490                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~491                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~492                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~493                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~494                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~495                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~496                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~497                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~498                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~499                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~500                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~501                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~502                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~503                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~504                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~505                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~506                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~507                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~508                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~509                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~510                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~511                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~512                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~513                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~514                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~515                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~516                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~517                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~518                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~519                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~520                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~521                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~522                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~523                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~524                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~525                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~526                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~527                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~528                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~529                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~530                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~531                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~532                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~533                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~534                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~535                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~536                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~537                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~538                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~539                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~540                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~541                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~542                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~543                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~544                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~545                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~546                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~547                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~548                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~549                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~550                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~551                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~552                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~553                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~554                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~555                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~556                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~557                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~558                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~559                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~560                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~561                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~562                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~563                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~564                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~565                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~566                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~567                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~568                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~569                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~570                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~571                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~572                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~573                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~574                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~575                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~576                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~577                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~578                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~579                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~580                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~581                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~582                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~583                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~584                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~585                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~586                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~587                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~588                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~589                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~590                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~591                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~592                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~593                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~594                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~595                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~596                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~597                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~598                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~599                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~600                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~601                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~602                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~603                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~604                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~605                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~606                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~607                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~608                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~609                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~610                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~611                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~612                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~613                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~614                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~615                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~616                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~617                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~618                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~619                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~620                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~621                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~622                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~623                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~624                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~625                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~626                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~627                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~628                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~629                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~630                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~631                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~632                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~633                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~634                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~635                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~636                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~637                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~638                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~639                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~640                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~641                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~642                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~643                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~644                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~645                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~646                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~647                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~648                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~649                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~650                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~651                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~652                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~653                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~654                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~655                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~656                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~657                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~658                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~659                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~660                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~661                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~662                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~663                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~664                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~665                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~666                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~667                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~668                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~669                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~670                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~671                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~672                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~673                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~674                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~675                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~676                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~677                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~678                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~679                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~680                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~681                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~682                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~683                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~684                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~685                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~686                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~687                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~688                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~689                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~690                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~691                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~692                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~693                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~694                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~695                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~696                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~697                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~698                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~699                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~700                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~701                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~702                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~703                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~704                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~705                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~706                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~707                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~708                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~709                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~710                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~711                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~712                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~713                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~714                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~715                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~716                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~717                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~718                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~719                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~720                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~721                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~722                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~723                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~724                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~725                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~726                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~727                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~728                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~729                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~730                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~731                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~732                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~733                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~734                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~735                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~736                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~737                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~738                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~739                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~740                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~741                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~742                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~743                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~744                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~745                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~746                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~747                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~748                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~749                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~750                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~751                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~752                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~753                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~754                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~755                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~756                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~757                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~758                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~759                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~760                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~761                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~762                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~763                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~764                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~765                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~766                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~767                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~768                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~769                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~770                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~771                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~772                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~773                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~774                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~775                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~776                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~777                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~778                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~779                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~780                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~781                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~782                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~783                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~784                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~785                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~786                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~787                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~788                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~789                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~790                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~791                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~792                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~793                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~794                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~795                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~796                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~797                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~798                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~799                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~800                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~801                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~802                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~803                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~804                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~805                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~806                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~807                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~808                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~809                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~810                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~811                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~812                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~813                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~814                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~815                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~816                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~817                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~818                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~819                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~820                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~821                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~822                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~823                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~824                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~825                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~826                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~827                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~828                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~829                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~830                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~831                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~832                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~833                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~834                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~835                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~836                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~837                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~838                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~839                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~840                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~841                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~842                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~843                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~844                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~845                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~846                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~847                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~848                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~849                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~850                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~851                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~852                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~853                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~854                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~855                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~856                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~857                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~858                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~859                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~860                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~861                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~862                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~863                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~864                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~865                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~866                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~867                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~868                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~869                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~870                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~871                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~872                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~873                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~874                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~875                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~876                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~877                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~878                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~879                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~880                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~881                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~882                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~883                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~884                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~885                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~886                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~887                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~888                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~889                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~890                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~891                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~892                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~893                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~894                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~895                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~896                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~897                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~898                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~899                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~900                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~901                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~902                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~903                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~904                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~905                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~906                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~907                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~908                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~909                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~910                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~911                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~912                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~913                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~914                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~915                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~916                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~917                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~918                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~919                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~920                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~921                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~922                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~923                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~924                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~925                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~926                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~927                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~928                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~929                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~930                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~931                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~932                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~933                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~934                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~935                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~936                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~937                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~938                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~939                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~940                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~941                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~942                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~943                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~944                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~945                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~946                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~947                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~948                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~949                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~950                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~951                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~952                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~953                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~954                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~955                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~956                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~957                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~958                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~959                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~960                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~961                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~962                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~963                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~964                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~965                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~966                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~967                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~968                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~969                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~970                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~971                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~972                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~973                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~974                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~975                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~976                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~977                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~978                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~979                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~980                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~981                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~982                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~983                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~984                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~985                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~986                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~987                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~988                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~989                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~990                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~991                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~992                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~993                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~994                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~995                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~996                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~997                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~998                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~999                     ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1000                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1001                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1002                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1003                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1004                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1005                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1006                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1007                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1008                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1009                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1010                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1011                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1012                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1013                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1014                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1015                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1016                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1017                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1018                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1019                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1020                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1021                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1022                    ; Stuck at GND due to stuck port clock ;
; ROM:ROM_comp|rom~1023                    ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 1024 ;                                      ;
+------------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Clock_Divider:CD|count[0]              ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                ;
+-----------------------------+------------------------+------+
; Register Name               ; Megafunction           ; Type ;
+-----------------------------+------------------------+------+
; RAM:RAM_comp|dat_out[0..15] ; RAM:RAM_comp|ram_rtl_0 ; RAM  ;
+-----------------------------+------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 1:1                ; 6 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |CPU|IR:IR0|Mux20                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPU|Mux1                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPU|ALU:ALU0|LeftShifter16bit:lshifter|Mux0         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPU|ALU:ALU0|RightShifter16bit:rshifter|ShiftRight0 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPU|RegFile:RF|MUX8to1_16bit:muxb|Mux10             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPU|RegFile:RF|MUX8to1_16bit:muxa|Mux1              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CPU|ALU:ALU0|LeftShifter16bit:lshifter|ShiftLeft0   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CPU|ALU:ALU0|RightShifter16bit:rshifter|ShiftRight0 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CPU|Mux8                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; No         ; |CPU|IR:IR0|Mux9                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; No         ; |CPU|IR:IR0|Mux4                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CPU|Mux14                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for RAM:RAM_comp|altsyncram:ram_rtl_0|altsyncram_ubn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:RAM_comp|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                ;
; WIDTH_A                            ; 16                   ; Untyped                ;
; WIDTHAD_A                          ; 10                   ; Untyped                ;
; NUMWORDS_A                         ; 1024                 ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 16                   ; Untyped                ;
; WIDTHAD_B                          ; 10                   ; Untyped                ;
; NUMWORDS_B                         ; 1024                 ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_ubn1      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                              ;
+-------------------------------------------+-----------------------------------+
; Name                                      ; Value                             ;
+-------------------------------------------+-----------------------------------+
; Number of entity instances                ; 1                                 ;
; Entity Instance                           ; RAM:RAM_comp|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                         ;
;     -- WIDTH_A                            ; 16                                ;
;     -- NUMWORDS_A                         ; 1024                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                      ;
;     -- WIDTH_B                            ; 16                                ;
;     -- NUMWORDS_B                         ; 1024                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ;
+-------------------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DFlipFlop:parity_FlipFlop"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DFlipFlop:sign_FlipFlop"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DFlipFlop:carry_FlipFlop"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SixteenBitAdder:pc_adder2"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SixteenBitAdder:pc_adder1"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[15..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Decoder:Decode0"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ram_strb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IR:IR0|Reg:r|DFlipFlop:REG0|D_Latch_Clr:Add1"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; p    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IR:IR0|Reg:r|DFlipFlop:REG0|D_Latch_Clr:Add0"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; p    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "IR:IR0|Reg:r" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; clrn ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IR:IR0"                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ir_address[11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU0|Tristate:tri_not_c" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; xin  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU0|Tristate:tri_or_c" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; xin  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU0|Tristate:tri_and_c" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; xin  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU0|Tristate:tri_slt_c" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; xin  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU0|TristateBus:tri_slt_out" ;
+------------+-------+----------+------------------------------+
; Port       ; Type  ; Severity ; Details                      ;
+------------+-------+----------+------------------------------+
; xin[15..1] ; Input ; Info     ; Stuck at GND                 ;
+------------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU0|SixteenBitSubtractor:setOnLessThan"                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; borrowin   ; Input  ; Info     ; Stuck at GND                                                                        ;
; borrowout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dif[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU0|SixteenBitSubtractor:subtractor" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; borrowin ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU0|SixteenBitAdder:adder" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; carryin ; Input ; Info     ; Stuck at GND                  ;
+---------+-------+----------+-------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "Clock_Divider:CD" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; reset ; Input ; Info     ; Stuck at GND      ;
+-------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 50                          ;
;     SCLR              ; 31                          ;
;     plain             ; 19                          ;
; arriav_io_obuf        ; 73                          ;
; arriav_lcell_comb     ; 993                         ;
;     arith             ; 38                          ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 939                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 71                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 144                         ;
;         5 data inputs ; 448                         ;
;         6 data inputs ; 222                         ;
; boundary_port         ; 173                         ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Apr 28 20:52:29 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux4to1.vhd
    Info (12022): Found design unit 1: MUX4to1-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/MUX4to1.vhd Line: 19
    Info (12023): Found entity 1: MUX4to1 File: C:/Users/przca/Documents/Digital Logic/CPU/MUX4to1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: Reg-behave File: C:/Users/przca/Documents/Digital Logic/CPU/Reg.vhd Line: 14
    Info (12023): Found entity 1: Reg File: C:/Users/przca/Documents/Digital Logic/CPU/Reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sixteenbitadder.vhd
    Info (12022): Found design unit 1: SixteenBitAdder-behave File: C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitAdder.vhd Line: 17
    Info (12023): Found entity 1: SixteenBitAdder File: C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitAdder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: FullAdder-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/FullAdder.vhd Line: 17
    Info (12023): Found entity 1: FullAdder File: C:/Users/przca/Documents/Digital Logic/CPU/FullAdder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dflipflop.vhd
    Info (12022): Found design unit 1: DFlipFlop-behave File: C:/Users/przca/Documents/Digital Logic/CPU/DFlipFlop.vhd Line: 14
    Info (12023): Found entity 1: DFlipFlop File: C:/Users/przca/Documents/Digital Logic/CPU/DFlipFlop.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file d_latch_clr.vhd
    Info (12022): Found design unit 1: D_Latch_Clr-behave File: C:/Users/przca/Documents/Digital Logic/CPU/D_Latch_Clr.vhd Line: 17
    Info (12023): Found entity 1: D_Latch_Clr File: C:/Users/przca/Documents/Digital Logic/CPU/D_Latch_Clr.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file d_latch.vhd
    Info (12022): Found design unit 1: D_Latch-behave File: C:/Users/przca/Documents/Digital Logic/CPU/D_Latch.vhd Line: 15
    Info (12023): Found entity 1: D_Latch File: C:/Users/przca/Documents/Digital Logic/CPU/D_Latch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: RegFile-behave File: C:/Users/przca/Documents/Digital Logic/CPU/RegFile.vhd Line: 19
    Info (12023): Found entity 1: RegFile File: C:/Users/przca/Documents/Digital Logic/CPU/RegFile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rightshifter16bit.vhd
    Info (12022): Found design unit 1: RightShifter16bit-behave File: C:/Users/przca/Documents/Digital Logic/CPU/RightShifter16bit.vhd Line: 15
    Info (12023): Found entity 1: RightShifter16bit File: C:/Users/przca/Documents/Digital Logic/CPU/RightShifter16bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fullsubstractor.vhd
    Info (12022): Found design unit 1: FullSubtractor-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/FullSubstractor.vhd Line: 16
    Info (12023): Found entity 1: FullSubtractor File: C:/Users/przca/Documents/Digital Logic/CPU/FullSubstractor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sixteenbitsubtractor.vhd
    Info (12022): Found design unit 1: SixteenBitSubtractor-behave File: C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitSubtractor.vhd Line: 16
    Info (12023): Found entity 1: SixteenBitSubtractor File: C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitSubtractor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behave File: C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd Line: 22
    Info (12023): Found entity 1: ALU File: C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file tristatebus.vhd
    Info (12022): Found design unit 1: TristateBus-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 14
    Info (12023): Found entity 1: TristateBus File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file leftshifter16bit.vhd
    Info (12022): Found design unit 1: LeftShifter16bit-behave File: C:/Users/przca/Documents/Digital Logic/CPU/LeftShifter16bit.vhd Line: 15
    Info (12023): Found entity 1: LeftShifter16bit File: C:/Users/przca/Documents/Digital Logic/CPU/LeftShifter16bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/RAM.vhd Line: 16
    Info (12023): Found entity 1: RAM File: C:/Users/przca/Documents/Digital Logic/CPU/RAM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-behave File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 46
    Info (12023): Found entity 1: CPU File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file tristate.vhd
    Info (12022): Found design unit 1: Tristate-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/Tristate.vhd Line: 14
    Info (12023): Found entity 1: Tristate File: C:/Users/przca/Documents/Digital Logic/CPU/Tristate.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 21
    Info (12023): Found entity 1: IR File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: Decoder-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 20
    Info (12023): Found entity 1: Decoder File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file tristatebus4bit.vhd
    Info (12022): Found design unit 1: TristateBus4bit-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus4bit.vhd Line: 14
    Info (12023): Found entity 1: TristateBus4bit File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus4bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/ROM.vhd Line: 13
    Info (12023): Found entity 1: ROM File: C:/Users/przca/Documents/Digital Logic/CPU/ROM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux8to1_16bit.vhd
    Info (12022): Found design unit 1: MUX8to1_16bit-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/MUX8to1_16bit.vhd Line: 22
    Info (12023): Found entity 1: MUX8to1_16bit File: C:/Users/przca/Documents/Digital Logic/CPU/MUX8to1_16bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1_16bit.vhd
    Info (12022): Found design unit 1: MUX2to1_16bit-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/MUX2to1_16bit.vhd Line: 16
    Info (12023): Found entity 1: MUX2to1_16bit File: C:/Users/przca/Documents/Digital Logic/CPU/MUX2to1_16bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file tristatebus3bit.vhd
    Info (12022): Found design unit 1: TristateBus3bit-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd Line: 14
    Info (12023): Found entity 1: TristateBus3bit File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/PC.vhd Line: 14
    Info (12023): Found entity 1: PC File: C:/Users/przca/Documents/Digital Logic/CPU/PC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sevensegment.vhd
    Info (12022): Found design unit 1: SevenSegment-Behavior File: C:/Users/przca/Documents/Digital Logic/CPU/SevenSegment.vhd Line: 13
    Info (12023): Found entity 1: SevenSegment File: C:/Users/przca/Documents/Digital Logic/CPU/SevenSegment.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: Clock_Divider-bhv File: C:/Users/przca/Documents/Digital Logic/CPU/Clock_Divider.vhd Line: 13
    Info (12023): Found entity 1: Clock_Divider File: C:/Users/przca/Documents/Digital Logic/CPU/Clock_Divider.vhd Line: 6
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(25): used implicit default value for signal "op" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(40): used implicit default value for signal "ram_mux" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(213): object "alu_cf" assigned a value but never read File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 213
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(213): object "alu_sf" assigned a value but never read File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 213
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(213): object "alu_pf" assigned a value but never read File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 213
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(242): object "data_memory_strobe" assigned a value but never read File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 242
Warning (10631): VHDL Process Statement warning at CPU.vhd(322): inferring latch(es) for signal or variable "led", which holds its previous value in one or more paths through the process File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 322
Warning (10631): VHDL Process Statement warning at CPU.vhd(334): inferring latch(es) for signal or variable "imm_value", which holds its previous value in one or more paths through the process File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Warning (10631): VHDL Process Statement warning at CPU.vhd(356): inferring latch(es) for signal or variable "rf_mux_out", which holds its previous value in one or more paths through the process File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 356
Warning (10631): VHDL Process Statement warning at CPU.vhd(364): inferring latch(es) for signal or variable "ram_mux_out", which holds its previous value in one or more paths through the process File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Warning (10631): VHDL Process Statement warning at CPU.vhd(372): inferring latch(es) for signal or variable "alu_mux_out", which holds its previous value in one or more paths through the process File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[0]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[1]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[2]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[3]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[4]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[5]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[6]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[7]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[8]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[9]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[10]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[11]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[12]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[13]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[14]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "alu_mux_out[15]" at CPU.vhd(372) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 372
Info (10041): Inferred latch for "ram_mux_out[0]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[1]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[2]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[3]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[4]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[5]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[6]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[7]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[8]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[9]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[10]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[11]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[12]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[13]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[14]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "ram_mux_out[15]" at CPU.vhd(364) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 364
Info (10041): Inferred latch for "rf_mux_out[0]" at CPU.vhd(356) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 356
Info (10041): Inferred latch for "rf_mux_out[1]" at CPU.vhd(356) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 356
Info (10041): Inferred latch for "rf_mux_out[2]" at CPU.vhd(356) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 356
Info (10041): Inferred latch for "imm_value[0]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[1]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[2]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[3]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[4]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[5]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[6]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[7]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[8]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[9]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[10]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[11]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[12]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[13]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[14]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (10041): Inferred latch for "imm_value[15]" at CPU.vhd(334) File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 334
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:CD" File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 279
Warning (10492): VHDL Process Statement warning at Clock_Divider.vhd(32): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/przca/Documents/Digital Logic/CPU/Clock_Divider.vhd Line: 32
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU0" File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 283
Info (12128): Elaborating entity "TristateBus" for hierarchy "ALU:ALU0|TristateBus:tri_add_a" File: C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd Line: 148
Info (12128): Elaborating entity "TristateBus3bit" for hierarchy "ALU:ALU0|TristateBus3bit:tri_sll_sh" File: C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd Line: 166
Info (12128): Elaborating entity "SixteenBitAdder" for hierarchy "ALU:ALU0|SixteenBitAdder:adder" File: C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd Line: 171
Info (12128): Elaborating entity "FullAdder" for hierarchy "ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder0" File: C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitAdder.vhd Line: 32
Info (12128): Elaborating entity "SixteenBitSubtractor" for hierarchy "ALU:ALU0|SixteenBitSubtractor:subtractor" File: C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd Line: 172
Info (12128): Elaborating entity "FullSubtractor" for hierarchy "ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder0" File: C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitSubtractor.vhd Line: 31
Info (12128): Elaborating entity "RightShifter16bit" for hierarchy "ALU:ALU0|RightShifter16bit:rshifter" File: C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd Line: 179
Info (12128): Elaborating entity "LeftShifter16bit" for hierarchy "ALU:ALU0|LeftShifter16bit:lshifter" File: C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd Line: 180
Info (12128): Elaborating entity "Tristate" for hierarchy "ALU:ALU0|Tristate:tri_add_c" File: C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd Line: 184
Info (12128): Elaborating entity "IR" for hierarchy "IR:IR0" File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 285
Info (12128): Elaborating entity "Reg" for hierarchy "IR:IR0|Reg:r" File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 39
Info (12128): Elaborating entity "DFlipFlop" for hierarchy "IR:IR0|Reg:r|DFlipFlop:REG0" File: C:/Users/przca/Documents/Digital Logic/CPU/Reg.vhd Line: 28
Info (12128): Elaborating entity "D_Latch_Clr" for hierarchy "IR:IR0|Reg:r|DFlipFlop:REG0|D_Latch_Clr:Add0" File: C:/Users/przca/Documents/Digital Logic/CPU/DFlipFlop.vhd Line: 30
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder:Decode0" File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 288
Info (12128): Elaborating entity "RegFile" for hierarchy "RegFile:RF" File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 292
Info (12128): Elaborating entity "MUX2to1_16bit" for hierarchy "RegFile:RF|MUX2to1_16bit:m0" File: C:/Users/przca/Documents/Digital Logic/CPU/RegFile.vhd Line: 93
Info (12128): Elaborating entity "MUX8to1_16bit" for hierarchy "RegFile:RF|MUX8to1_16bit:muxa" File: C:/Users/przca/Documents/Digital Logic/CPU/RegFile.vhd Line: 102
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM_comp" File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 294
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:ROM_comp" File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 295
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC_comp" File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 296
Info (12128): Elaborating entity "SevenSegment" for hierarchy "SevenSegment:rom_ss1" File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 315
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "ROM:ROM_comp|rom" is uninferred due to inappropriate RAM size File: C:/Users/przca/Documents/Digital Logic/CPU/ROM.vhd Line: 16
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "IR:IR0|ir_address[0]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 12
    Warning (13049): Converted tri-state buffer "IR:IR0|ir_address[1]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 12
    Warning (13049): Converted tri-state buffer "IR:IR0|ir_address[2]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 12
    Warning (13049): Converted tri-state buffer "IR:IR0|ir_address[3]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 12
    Warning (13049): Converted tri-state buffer "IR:IR0|ir_address[4]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 12
    Warning (13049): Converted tri-state buffer "IR:IR0|ir_address[5]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 12
    Warning (13049): Converted tri-state buffer "IR:IR0|ir_address[6]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 12
    Warning (13049): Converted tri-state buffer "IR:IR0|ir_address[7]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 12
    Warning (13049): Converted tri-state buffer "IR:IR0|ir_address[8]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 12
    Warning (13049): Converted tri-state buffer "IR:IR0|ir_address[9]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 12
    Warning (13049): Converted tri-state buffer "IR:IR0|ir_address[10]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 12
    Warning (13048): Converted tri-state node "ALU:ALU0|carry_sig" into a selector File: C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd Line: 16
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[0]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[1]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[2]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[3]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[4]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[5]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[6]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[7]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[8]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[9]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[10]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[11]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[12]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[13]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[14]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_srl|XOUT[15]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[0]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[1]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[2]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[3]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[4]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[5]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[6]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[7]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[8]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[9]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[10]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[11]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[12]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[13]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[14]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sll|XOUT[15]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[0]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[1]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[2]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[3]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[4]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[5]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[6]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[7]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[8]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[9]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[10]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[11]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[12]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[13]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[14]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_b|XOUT[15]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[0]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[1]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[2]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[3]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[4]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[5]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[6]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[7]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[8]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[9]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[10]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[11]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[12]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[13]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[14]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_or_a|XOUT[15]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[0]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[1]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[2]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[3]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[4]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[5]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[6]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[7]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[8]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[9]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[10]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[11]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[12]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[13]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[14]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_b|XOUT[15]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[0]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[1]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[2]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[3]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[4]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[5]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[6]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[7]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[8]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[9]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[10]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[11]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[12]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[13]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[14]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_and_a|XOUT[15]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[0]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[1]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[2]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[3]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[4]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[5]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[6]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[7]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[8]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[9]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[10]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[11]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[12]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[13]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[14]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_b|XOUT[15]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[0]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[1]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[2]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[3]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[4]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[5]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[6]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[7]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[8]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[9]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[10]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[11]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[12]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[13]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[14]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_slt_a|XOUT[15]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[0]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[1]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[2]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[3]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[4]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[5]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[6]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[7]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[8]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[9]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[10]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[11]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[12]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[13]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[14]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_b|XOUT[15]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[0]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[1]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[2]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[3]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[4]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[5]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[6]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[7]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[8]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[9]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[10]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[11]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[12]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[13]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[14]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_sub_a|XOUT[15]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[0]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[1]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[2]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[3]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[4]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[5]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[6]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[7]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[8]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[9]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[10]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[11]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[12]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[13]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[14]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_b|XOUT[15]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[0]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[1]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[2]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[3]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[4]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[5]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[6]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[7]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[8]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[9]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[10]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[11]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[12]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[13]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[14]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13049): Converted tri-state buffer "ALU:ALU0|TristateBus:tri_add_a|XOUT[15]" feeding internal logic into a wire File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:RAM_comp|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "RAM:RAM_comp|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "RAM:RAM_comp|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ubn1.tdf
    Info (12023): Found entity 1: altsyncram_ubn1 File: C:/Users/przca/Documents/Digital Logic/CPU/db/altsyncram_ubn1.tdf Line: 28
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[0]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[0]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus3bit:tri_srl_sh|XOUT[2]" to the node "ALU:ALU0|LeftShifter16bit:lshifter|ShiftLeft0" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus3bit:tri_srl_sh|XOUT[0]" to the node "ALU:ALU0|LeftShifter16bit:lshifter|ShiftLeft0" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus3bit:tri_srl_sh|XOUT[1]" to the node "ALU:ALU0|LeftShifter16bit:lshifter|ShiftLeft0" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus3bit:tri_sll_sh|XOUT[1]" to the node "ALU:ALU0|RightShifter16bit:rshifter|Mux0" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus3bit:tri_sll_sh|XOUT[0]" to the node "ALU:ALU0|RightShifter16bit:rshifter|ShiftRight0" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus3bit:tri_sll_sh|XOUT[2]" to the node "ALU:ALU0|RightShifter16bit:rshifter|ShiftRight0" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[1]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[1]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[2]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[2]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[3]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[3]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[4]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[4]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[5]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[5]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[6]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[6]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[7]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[7]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[8]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[8]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[9]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[9]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[10]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[10]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[11]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[11]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[12]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[12]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[13]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[13]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[14]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[14]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_not|XOUT[15]" to the node "ALU:ALU0|TristateBus:tri_not_out|XOUT[15]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[0]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[1]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[2]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[3]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[4]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[5]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[6]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[7]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[8]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[9]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[10]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[11]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[12]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[13]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[14]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "TristateBus:tri_rf_enable|XOUT[15]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[0]" to the node "alu_mux_out[0]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[1]" to the node "alu_mux_out[1]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[2]" to the node "alu_mux_out[2]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[3]" to the node "alu_mux_out[3]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[4]" to the node "alu_mux_out[4]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[5]" to the node "alu_mux_out[5]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[6]" to the node "alu_mux_out[6]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[7]" to the node "alu_mux_out[7]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[8]" to the node "alu_mux_out[8]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[9]" to the node "alu_mux_out[9]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[10]" to the node "alu_mux_out[10]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[11]" to the node "alu_mux_out[11]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[12]" to the node "alu_mux_out[12]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[13]" to the node "alu_mux_out[13]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[14]" to the node "alu_mux_out[14]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "TristateBus:tri_rf_enable|XOUT[15]" to the node "alu_mux_out[15]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_rs[0]" to the node "RegFile:RF|MUX8to1_16bit:muxb|Mux10" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_rs[1]" to the node "RegFile:RF|MUX8to1_16bit:muxb|Mux10" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_rs[2]" to the node "RegFile:RF|MUX8to1_16bit:muxb|Mux15" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_rt[0]" to the node "RegFile:RF|MUX8to1_16bit:muxa|Mux1" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_rt[1]" to the node "RegFile:RF|MUX8to1_16bit:muxa|Mux1" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_rt[2]" to the node "rf_mux_out[2]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_rd[0]" to the node "rf_mux_out[0]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_rd[1]" to the node "rf_mux_out[1]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_rd[2]" to the node "rf_mux_out[2]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 14
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_immediate[0]" to the node "SixteenBitAdder:pc_adder2|FullAdder:Adder1|COUT" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_immediate[1]" to the node "SixteenBitAdder:pc_adder2|FullAdder:Adder2|COUT" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_immediate[2]" to the node "SixteenBitAdder:pc_adder2|FullAdder:Adder3|COUT" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_immediate[3]" to the node "SixteenBitAdder:pc_adder2|FullAdder:Adder4|COUT" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_immediate[4]" to the node "SixteenBitAdder:pc_adder2|FullAdder:Adder5|COUT" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_immediate[5]" to the node "SixteenBitAdder:pc_adder2|FullAdder:Adder6|COUT" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|rf_wsel" to the node "rf_mux_out[1]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|rf_dsel" to the node "ram_mux_out[0]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|alu_func[0]" to the node "ALU:ALU0|sub" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|alu_func[1]" to the node "ALU:ALU0|add" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|alu_func[2]" to the node "ALU:ALU0|add" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|alu_sel" to the node "alu_mux_out[0]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "Decoder:Decode0|ram_rw" to the node "RAM:RAM_comp|altsyncram:ram_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a0" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_shift[0]" to the node "ALU:ALU0|TristateBus3bit:tri_srl_sh|XOUT[0]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_shift[1]" to the node "ALU:ALU0|TristateBus3bit:tri_srl_sh|XOUT[1]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_shift[2]" to the node "ALU:ALU0|TristateBus3bit:tri_srl_sh|XOUT[2]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_shift[0]" to the node "ALU:ALU0|TristateBus3bit:tri_sll_sh|XOUT[0]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_shift[1]" to the node "ALU:ALU0|TristateBus3bit:tri_sll_sh|XOUT[1]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "IR:IR0|ir_shift[2]" to the node "ALU:ALU0|TristateBus3bit:tri_sll_sh|XOUT[2]" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd Line: 13
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_add_out|XOUT[0]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[1]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[2]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[3]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[4]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[5]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[6]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[7]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[8]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[9]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[10]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[11]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[12]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[13]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[14]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:ALU0|TristateBus:tri_slt_out|XOUT[15]" to the node "DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0|qsignal" into an OR gate File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_add_out|XOUT[0]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[1]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[2]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[3]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[4]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[5]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[6]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[7]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[8]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[9]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[10]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[11]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[12]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[13]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[14]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
    Warning (13010): Node "ALU:ALU0|TristateBus:tri_slt_out|XOUT[15]~synth" File: C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd Line: 10
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "op" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 25
    Warning (13410): Pin "ram_mux[0]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[1]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[2]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[3]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[4]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[5]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[6]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[7]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[8]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[9]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[10]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[11]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[12]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[13]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[14]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "ram_mux[15]" is stuck at GND File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 40
    Warning (13410): Pin "led" is stuck at VCC File: C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd Line: 42
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1193 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 155 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1004 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 354 warnings
    Info: Peak virtual memory: 4885 megabytes
    Info: Processing ended: Thu Apr 28 20:52:45 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:28


