{
  "sha": "31a8056f2f519fda71682cffd0eac6ba87a59c8e",
  "node_id": "C_kwDOANOeidoAKDMxYTgwNTZmMmY1MTlmZGE3MTY4MmNmZmQwZWFjNmJhODdhNTljOGU",
  "commit": {
    "author": {
      "name": "Richard Sandiford",
      "email": "richard.sandiford@arm.com",
      "date": "2021-11-30T17:50:24Z"
    },
    "committer": {
      "name": "Richard Sandiford",
      "email": "richard.sandiford@arm.com",
      "date": "2021-11-30T17:50:24Z"
    },
    "message": "aarch64: Remove duplicate system register entries\n\nThere is a lot of overlap between the ETM and ETE system registers,\nso some registers were listed twice.\n\nAlready tested by etm.[sd] and ete.[sd].\n\nopcodes/\n\t* aarch64-opc.c (aarch64_sys_regs): Combine ETE and ETM blocks\n\tand remove redundant entries.\n\ngas/\n\t* testsuite/gas/aarch64/etm.s: Remove duplicated test.\n\t* testsuite/gas/aarch64/etm.d: Update accordingly.",
    "tree": {
      "sha": "9434d8f31b29e4ab743cf8c340a33623b9e59a8d",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/9434d8f31b29e4ab743cf8c340a33623b9e59a8d"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/31a8056f2f519fda71682cffd0eac6ba87a59c8e",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/31a8056f2f519fda71682cffd0eac6ba87a59c8e",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/31a8056f2f519fda71682cffd0eac6ba87a59c8e",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/31a8056f2f519fda71682cffd0eac6ba87a59c8e/comments",
  "author": {
    "login": "rsandifo-arm",
    "id": 28043039,
    "node_id": "MDQ6VXNlcjI4MDQzMDM5",
    "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/rsandifo-arm",
    "html_url": "https://github.com/rsandifo-arm",
    "followers_url": "https://api.github.com/users/rsandifo-arm/followers",
    "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs",
    "repos_url": "https://api.github.com/users/rsandifo-arm/repos",
    "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "rsandifo-arm",
    "id": 28043039,
    "node_id": "MDQ6VXNlcjI4MDQzMDM5",
    "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/rsandifo-arm",
    "html_url": "https://github.com/rsandifo-arm",
    "followers_url": "https://api.github.com/users/rsandifo-arm/followers",
    "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs",
    "repos_url": "https://api.github.com/users/rsandifo-arm/repos",
    "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "2dd3146b4ffcb8528a6e093741ba31636afdf8ae",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/2dd3146b4ffcb8528a6e093741ba31636afdf8ae",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/2dd3146b4ffcb8528a6e093741ba31636afdf8ae"
    }
  ],
  "stats": {
    "total": 12,
    "additions": 1,
    "deletions": 11
  },
  "files": [
    {
      "sha": "ea00b868cd31dd273a0161f63732c96a13591ff2",
      "filename": "gas/testsuite/gas/aarch64/etm.d",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/31a8056f2f519fda71682cffd0eac6ba87a59c8e/gas/testsuite/gas/aarch64/etm.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/31a8056f2f519fda71682cffd0eac6ba87a59c8e/gas/testsuite/gas/aarch64/etm.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm.d?ref=31a8056f2f519fda71682cffd0eac6ba87a59c8e",
      "patch": "@@ -90,7 +90,6 @@ Disassembly of section \\.text:\n [^:]+:\td5310a80 \tmrs\tx0, trcextinselr2\n [^:]+:\td5310b80 \tmrs\tx0, trcextinselr3\n [^:]+:\td53100e0 \tmrs\tx0, trcimspec0\n-[^:]+:\td53100e0 \tmrs\tx0, trcimspec0\n [^:]+:\td53101e0 \tmrs\tx0, trcimspec1\n [^:]+:\td53102e0 \tmrs\tx0, trcimspec2\n [^:]+:\td53103e0 \tmrs\tx0, trcimspec3\n@@ -267,7 +266,6 @@ Disassembly of section \\.text:\n [^:]+:\td5110a80 \tmsr\ttrcextinselr2, x0\n [^:]+:\td5110b80 \tmsr\ttrcextinselr3, x0\n [^:]+:\td51100e0 \tmsr\ttrcimspec0, x0\n-[^:]+:\td51100e0 \tmsr\ttrcimspec0, x0\n [^:]+:\td51101e0 \tmsr\ttrcimspec1, x0\n [^:]+:\td51102e0 \tmsr\ttrcimspec2, x0\n [^:]+:\td51103e0 \tmsr\ttrcimspec3, x0"
    },
    {
      "sha": "761f56a2204fabfec590b10423689d25b55d1784",
      "filename": "gas/testsuite/gas/aarch64/etm.s",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/31a8056f2f519fda71682cffd0eac6ba87a59c8e/gas/testsuite/gas/aarch64/etm.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/31a8056f2f519fda71682cffd0eac6ba87a59c8e/gas/testsuite/gas/aarch64/etm.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm.s?ref=31a8056f2f519fda71682cffd0eac6ba87a59c8e",
      "patch": "@@ -86,7 +86,6 @@ mrs x0, trcextinselr1\n mrs x0, trcextinselr2\n mrs x0, trcextinselr3\n mrs x0, trcimspec0\n-mrs x0, trcimspec0\n mrs x0, trcimspec1\n mrs x0, trcimspec2\n mrs x0, trcimspec3\n@@ -265,7 +264,6 @@ msr trcextinselr1, x0\n msr trcextinselr2, x0\n msr trcextinselr3, x0\n msr trcimspec0, x0\n-msr trcimspec0, x0\n msr trcimspec1, x0\n msr trcimspec2, x0\n msr trcimspec3, x0"
    },
    {
      "sha": "714c705ea9172d4c81b8ec26741664974f4a81ed",
      "filename": "opcodes/aarch64-opc.c",
      "status": "modified",
      "additions": 1,
      "deletions": 7,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/31a8056f2f519fda71682cffd0eac6ba87a59c8e/opcodes/aarch64-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/31a8056f2f519fda71682cffd0eac6ba87a59c8e/opcodes/aarch64-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc.c?ref=31a8056f2f519fda71682cffd0eac6ba87a59c8e",
      "patch": "@@ -4486,12 +4486,6 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_CORE(\"trbsr_el1\",  \tCPENC (3,0,C9,C11,3),\t0),\n   SR_CORE(\"trbtrg_el1\", \tCPENC (3,0,C9,C11,6),\t0),\n \n-  SR_CORE (\"trcextinselr0\",\tCPENC (2,1,C0,C8,4),\t0),\n-  SR_CORE (\"trcextinselr1\",\tCPENC (2,1,C0,C9,4),\t0),\n-  SR_CORE (\"trcextinselr2\",\tCPENC (2,1,C0,C10,4),\t0),\n-  SR_CORE (\"trcextinselr3\",\tCPENC (2,1,C0,C11,4),\t0),\n-  SR_CORE (\"trcrsr\",\t\tCPENC (2,1,C0,C10,0),\t0),\n-\n   SR_CORE (\"trcauthstatus\", CPENC (2,1,C7,C14,6), F_REG_READ),\n   SR_CORE (\"trccidr0\",      CPENC (2,1,C7,C12,7), F_REG_READ),\n   SR_CORE (\"trccidr1\",      CPENC (2,1,C7,C13,7), F_REG_READ),\n@@ -4612,7 +4606,6 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_CORE (\"trcextinselr2\", CPENC (2,1,C0,C10,4), 0),\n   SR_CORE (\"trcextinselr3\", CPENC (2,1,C0,C11,4), 0),\n   SR_CORE (\"trcimspec0\",    CPENC (2,1,C0,C0,7),  0),\n-  SR_CORE (\"trcimspec0\",    CPENC (2,1,C0,C0,7),  0),\n   SR_CORE (\"trcimspec1\",    CPENC (2,1,C0,C1,7),  0),\n   SR_CORE (\"trcimspec2\",    CPENC (2,1,C0,C2,7),  0),\n   SR_CORE (\"trcimspec3\",    CPENC (2,1,C0,C3,7),  0),\n@@ -4625,6 +4618,7 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_CORE (\"trcprgctlr\",    CPENC (2,1,C0,C1,0),  0),\n   SR_CORE (\"trcprocselr\",   CPENC (2,1,C0,C2,0),  0),\n   SR_CORE (\"trcqctlr\",      CPENC (2,1,C0,C1,1),  0),\n+  SR_CORE (\"trcrsr\",        CPENC (2,1,C0,C10,0), 0),\n   SR_CORE (\"trcrsctlr2\",    CPENC (2,1,C1,C2,0),  0),\n   SR_CORE (\"trcrsctlr3\",    CPENC (2,1,C1,C3,0),  0),\n   SR_CORE (\"trcrsctlr4\",    CPENC (2,1,C1,C4,0),  0),"
    }
  ]
}