// Seed: 1768397097
module module_0;
  logic [7:0] id_1;
  assign id_1[1] = id_1;
  uwire id_2;
  assign id_2 = -1;
  final $unsigned(24);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd21
) (
    input  uwire id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  uwire _id_3,
    output tri0  id_4
);
  tri0 [-1 : id_3] id_6;
  module_0 modCall_1 ();
  assign id_6 = -1;
endmodule
module module_2 (
    input  wor   id_0,
    input  tri1  id_1
    , id_6,
    output logic id_2,
    input  wire  id_3,
    output uwire id_4
);
  always @(id_0 or id_1)
    if (-1) begin : LABEL_0
      id_2 = "" == -1;
    end
  module_0 modCall_1 ();
endmodule
