swallow scalabl core system investig perform energi effici core applic oper system simon holli steve kerrison depart comput scienc univers bristol simon dual core processor dual core processor dual core processor dual core processor dual core processor dual core processor dual core processor dual core processor ethernet interfac sdram board link xmos core energi measur domain figur swallow slice topolog left photograph abstract swallow scalabl core architec ture current configur bit processor swallow open sourc architectur design ground deliv scalabl increas usabl comput power allow experiment core applic oper system support scalabl enabl creation tile sys tem low latenc interconnect featur attract communic comput ratio distribut memori configur analys energi comput communic perform swallow system core consum depend workload power consumpt instruct lower system compar scale distribut oper system allow easi creation scalabl softwar exploit potenti final case studi model neuron overlay share memori distribut memori system introduct paper introduc swallow system high scalabl core system develop univers bristol swallow develop experiment system investig techniqu progress energi effici scalabl parallel system key aim swallow experi techniqu parallel program ming hundr process core factor energi consumpt user program ming paradigm oper system decis develop high perform energi awar oper system support thousand process thread hundr process core minim user interac tion support aim need build scalabl analys core system augment energi measur good processor processor communic perform swallow realis explain technic detail swallow consid core system asso ciat program oper system comput grow core accept energi cost effici method continu growth reach limit moor scale well applic will parallelis extent need exploit larg scale core system design swallow assum case convent case user develop high parallelis implement singl applic second exploit core swallow task embarrass parallel categori support multipl interact applic run simultan allow effici system utilis develop swallow number applic motiv exampl evalu impact design decis high parallel imag process neural network stream match algorithm goal simultan task support develop distribut multi task oper system support number smaller process detail paper focus categori parallelis algorithm paper requir scalabl core ensur featur architectur eval uation program interfer fundement properti explor build scalabl architectur scalabl core system area well focus academ communiti larg scale real usabl implement reason fact build scalabl core system sourc creat compon processor network memori system differ common singl multi core system fresh program practic larg invest time engin effort solv problem novel commerci processor architectur integr chip network class primit combin simplifi memori hierarchi extens develop multi core commerci program languag creation design pattern effici exploit under capabl larg invest time engin effort scale free system work extend pram model comput valient gibbon culler good agreement academ communiti scale free comput system properti independ processor behaviour time processor depend current activ processor storag total capac processor remain constant scale storag access time independ number processor communic system capac scale linear number processor constant predict latenc predict execut time processor processor synchronis need establish properti yield system perform singl processor system constrain action processor processor system oper maximum capac system processor process ing capac maximum theoret process capac note formul independ system homogen heterogen scalabl communic work valient extend applic parallel system limit bound perform data sourc sink throughput communic throughput system data sourc sink throughput total communic throughput express communic peform max formal defin amount communi cation bandwidth requir ensur communic throttl perform build system gurante properti rule berkeley dwarv theoret empir insight fact major data transfer parallel system localis whilst desir system circumst system long rang capac larg suggest eqn uniform capac applic observ throw question assert advoc pram model scalabl system logp scale communic latenc system size whilst clear system global communic synchronis system local traffic requir aggress network perform real applic scenario limit farmer worker pipelin execut pattern high perform cal interconnect will provid close match requir reason swallow initi evalu mesh network structur swallow support richer network stage judg unnecessari implement choic applic domain target support multipl disjoint applic impli degre local communic farmer worker comput demonstr local scalabl memori main bottleneck modern comput system memori system compar process element memori high latenc limit data bandwidth compon design scalabl architectur eas program share memori architectur common multipl processor interconnect share storag structur demand intercon nection high common full cross bar limit scalabl content memori system increas reduc averag case perform latenc processor bandwidth optimis problem level independ cach processor share memori share memori model demand consist view pro cessor valu store share structur led develop cach coher protocol wealth literatur whilst advanc problem coher share memori fundament unscal long term evidenc limit number processor share memori system tend will meet goal scale thousand processor approach outlin sect iii summari scalabl requir requir outlin rise follow ing design decis swallow interact instruct execut processor perform comput independ extern interact explicit defin program languag processor share memori processor independ memori approach ensur execut depend memori access pattern simpl memori hierarchi keep memori erarchi simpl ensur memori access remain predict explicit communic data valu proce sor make communic explicit allow clear anali sis requir data rate impact communica tion latenc program allow analysi data path aid alloc communic resourc communic network well provis parison volum data inject processor system well provis network reduc chanc network bottleneck data communic interfer processor independ maintain communic network set circuit switch mode offer predict block communic net design decis creat system scalabl term processor memori network capac facilit predict execut gain system effici static analysi result section outlin detail implement decis result gain assert iii memori subsystem design swallow specif goal mind creat system creat scalabl problem suffer commerci experiment core system demonstr time time creat effici share memori difficult problem system share memori bottleneck consist preserv small number process node swallow wish build system scale thousand necessit aggress design decis earli stage design decis build swallow distribut memori system core possess privat memori thing guarante interfer order ensur scalabl softwar well hardwar wish extend provid predict access time reason swallow cach free design singl level memori hierarchi regist ensur process node swallow predict memori comput time eas job programm creat balanc scalabl distribut comput decis process node direct access store share instruct data swallow incorpor singl dram slice attach core board devic dram access run thread core memori control function develop code emul hardwar function larger memori softwar memori coordin process listen memori address request come messag swallow core commit return data valu respons note point view access core dram appear processor task run load store data assumpt predict individu core time local memori access hold whilst size local store appear limit factor program data case practic program size fundament limit factor comput structur seri putat spread multipl core produc pipelin comput fig data storag capac fundament limit applic support larg data set address number way farmer worker scatter gather approach split data set set assign separ processor execut program requir coordin node appropri fig comput arrang set stream comput small larger data set store process node time larger proport set store node involv comput blue fig entireti data set store extern network interfac board processor dram assert stream prefer effi cienci point view introduc centralis point content contemporari algorithm high level program languag construct scatter gather approach support node remot data storag key observ construct larg scale distribut memori system node process take place remot data store data size store expens process worker process worker process worker process work scatter gather farmer worker comput data sourc data sink data sourc step data sink comput step comput step step pipelin figur swallow target comput paradigm proport number processor small scale system sacrif process abil deliv satisfactori throughput system swallow hundr node processor will unus applic resourc dedic storag minim impact under comput support small comput larg chang under process fabric approach deploy idl core memori present solut dark silicon problem core system insuffici power thermal budget fulli utilis processor fig swallow support multipl case balanc comput memori consid build swallow system exponenti increas size build system singl task exponenti increas amount memori blue exponenti number task fix memori size yellow third exampl red number task scale linear exponenti growth number processor slower exponenti growth memori task task support three curv illustr full continuum process number memori requir support swal low remot code storag addit softwar handler larger data storag dram support larger code section fit local memori code overlay overlay allow time swap code segment individu processor seri interrupt handler trigger execut cross overlay boundari fig potenti map system word overlay program region size overlay allow rang overlaid reduc program size note similar overlay virtual memori system demand page differ overlay part program subject overlay access figur memori task number task link address region overlay time address code overlaid code code code overlaid figur code overlay relat memori address base physic address time critic section code guarante chang simpli disallow overlaid recommend overlay interrupt wait execut addit instruct load network result reduct predict target applic better engin applic fewer instruct static data processor overlay provid altern solut swallow overview explain design choic realis swallow scalabl construct econom reliabl reason decid con struct swallow slice slice fig swallow slice compris sixteen processor memori direct board network link board network link highlight pes red sdram spi interfac magenta slice slice link green debug interfac yellow blue card measur wide high consum maximum multipl slice stack spread mount hole flexibl ffc type cabl allow physic rearrang board link arrang network topolog creat grid grid topolog built slice swallow enabl construct processor system yield issu connector largest machin build fulli test core processor choic design decis commerci part construct swallow processor select meant evalu commerci core search system scalabl comput properti outlin sii definit requir data path time predict simpl flat memori rich interconnect summari find tab commerci processor characterist scalabl architectur xmos architectur candid provid investig architectur determin featur set excel match system requir key technic characterist xmos architectur order singl scalar processor instruct complet cycl port network base block overhead free context switch hardwar thread network input output isa level primit memori access singl cycl predict execut level thread time static analys built network extend chip network support node oper speed control softwar devic base implement three singl core dual core quad core devic maximis densiti final con figur whilst leav power budget modest dual core devic select rate oper frequenc devic core offer integ oper second share thread maximum thread rate thread throughput fig thread throughput processor aggreg throughput scale predict num ber thread activ run state system data slot pipelin architectur thread throughput constant thread declin linear processor aggreg throughput maximis thread activ figur scale thread throughput number thread architectur clock speed network chip implement swallow build network includ architectur architectur processor suppli extern communic link link flexibl alloc partit rout set softwar link aggreg form singl logic channel increas bandwidth connect separ part network includ dimension network topolog left unus link connect port switch core rout select switch implement seri longest prefix address comparison effici lead low latenc rout swallow interconnect swallow rich high perform interconnect suitabl support arbitrari traffic type mix parallel parallel applic section overview interconnect implement detail three target case farmer worker pipelin multipl independ applic produc fulli connect interconnect topolog communi cation pattern case exhibit high spatial local cluster associ process element case topolog mesh univers scalabl remain provid accept latenc bandwidth core system benefici side expens high degre topolog clos hypercub unnecessari fundament properti investig swallow allow simplifi topolog fix degre independ number node network topolog devic chosen swallow system process core expos network link fig intern link time bandwidth extern link data transfer core network hardwar three cycl latenc compar core data width order pipelin type cach memori configur multi core interconnect time determinist suitabl arm cortex bit singl scalar option vari nocach arm cortex singl core bit super scalar vari arm cortex multi core bit super scalar vari memorycoher parallela epiphani bit super scalar local globalsram network chip xmos bit singl scalar unifi singlecycl sram network chip bit singl scalar flash sram avr bit singl scalar flash sram quark bit singl scalar unifi dram ethernet tabl comparison candid swallow processor suitabl unsuit meet requir bluegen system swallow extern link arrang connect north south east west devic notion arrang grid pattern interest artefact devic select fig convent mesh topolog intern link utilis core core connect attempt creat grid fact creation lattic structur resembl fig present interest rout challeng default approach will lead fulli connect network solv implement network rout tabl generat tool dimens order rout solv connect problem network effect compos layer layer half core layer rout vertic dimens layer rout horizont dimens node network connect node opposit layer take place chip packag topolog requir rout translat form rout rout layer requir chang horizont vertic direct dimens order rout strategi prioritis vertic dimens node attach horizont layer vertic communic requir data layer scheme will layer transit case node attach horizont layer share vertic swallow link flexibl cabl allow physic topolog network adjust wide varieti configur extend rang experi carri rout algorithm simpli program softwar cope network implement swallow node processor switch network link network link swallow physic format wire direct wormhol rout credit base flow control abstract instruct set level channel communic form channel switch packet oper packet oper rout open three byte header prefix front token emit figur network link configur singl swallow node figur lattic network topolog communic channel network link utilis rout direct held open channel close control token emit close token emit link perman held open effect creat dedic channel endpoint mechan realis channel switch packet transfer incur overhead header switch setup time typic effect data rate depend packet size channel switch increas effect data rate remov header control token overhead physic link unavail channel multipl link assign rout direct communic will unus link increas bandwidth provid number concurr communic direct equal greater number link network detail link signal protocol speed link connect speed set swallow fig intern bandwidth red blue exceed extern bandwidth green factor allow node configur inact processor rout impact bandwidth network data maximum throughput intern link extern link devic packag intern bandwidth extern bandwidth link send data bit token compris bit symbol transmit time inter symbol delay inter token delay measur switch clock cycl fastest mode yield aforement mhz extern link larger delay preserv signal integr throughput extern link total core core latenc bit token total core core latenc bit word packag equival time send thread execut instruct core packag reduc instruct core local channel communic place approx imat instruct time synchronis communic channel end incur small overhead ratio communic comput calcul theoret maximum ratio munic comput swallow singl thread execut swallow processor issu byte bit long communic instruct complet singl cycl impli maximum thread communic throughput thread maximum process demand realiti serialis data network requir cycl byte frequenc extern link travers network interfac communic instruct type issu thread time will block network interfac free maximum rate issu communic processor byte byte receiv cycl extern cycl thread compil time well structur program swallow will account calcul calcul maximum well form set thread swallow impli ratio data rate devic extern network link quarter intern link byte requir transmit peak data rate case high level network traffic network will congest interfac rout requir thread caus case stream path congest occur global swallow rang execut communic throughput extern network interfac communic swallow perform ethernet bridg modul modul attach swallow network address node network forward data ethernet interfac bridg bootstrap load program data swallow well stream data time swallow support number ethernet interfac slice support south extern link bridg support data transfer direct place limit proport network traffic extern traffic limit construct bridg modul softwar futur version match total network capac energi measur swallow design energi transpar system number power measur point design system swallow core power separ switch mode power suppli fed main switch suppli suppli core suppli power devic core suppli pin devic well ancillari reset configur circuitri power suppli shunt resistor output associ probe point creat daughter board incorpor sensit differenti voltag amplifi high speed multi channel analogu digit convert system measur individu power suppli energi consumpt suppli sampl simultan schemat system onlin swallow project open sourc contribut sect novel featur energi measur measur data offload swallow slice creat program measur power consumpt adapt altern stream system ethernet interfac separ measur point swallow monitor balanc energi consum process core extern communic channel system type data rate max link power energi bit die bit board vertic bit board horizont bit board ffc bit tabl bit energi three type swallow link neglig capacit communic link board flexibl cabl swallow present high data rate link expect measur amount power dissip link energi bit link tab link energi effici bit packag packag transmiss data rate low attribut spars encod link requir wire transit signal byte data worst case energi usag communic half naïv serial parallel link transmiss board long flexibl cabl capacit cabl domin factor energi energi cost bit rise shorten cabl reduc cost proportion optimis design vii energi proport order core system scalabl energi consumpt scalabl proport comput undertak modern high perform pute centr consum vast quantiti energi energi densiti issu throttler continu integr comput power fix space scalabl comput system energi effici consum energi proport comput undertaken swallow energi effici energi proport scalabl swallow energi effici swallow energi effici processor memori architectur target embed applic space energi primari design goal singl processor swallow consum maximum activ lead ing slice loss board power suppli support logic increas power consumpt slice equival core complet core slice system consum power power suppli convers support logic consum perform comput wast comput static dynam power remain network interfac fig figur power consumpt breakdown swallow node figur power consumpt dynam frequenc scale processor swallow energi proport swallow energi proport support dynam frequenc scale base time load factor fig power consumpt stripe processor scale clock frequenc set devic power consum core core fulli load work blue squar core thread idl red diamond characterist linear direct energi propor tional respons clock speed power consumpt core static power dissip core dynam dissip mhz current version swallow support voltag scale newer devic isa support full dvfs addit power save voltag scale top frequenc scale reliabl calcul know power formula capacit switch transistor vdd determin minimum allow voltag experiment calcul equival dvfs save swallow tab viii oper system swallow key enabl larg scale comput system swallow abstract implement detail impact voltag frequenc scale power consumpt activ thread load thread creation map network configur energi optimis provid programm primit need construct program style swallow target oper system creat swal low function optimis time scenario limit programm intervent oper system call nano oper system outlin separ public work build extens energi measur activ adapt workload time energi consumpt work embed system scale swallow fewer design general purpos comput tilera tile closest match swal goal form tile system compris core system seri overlaid network provid low latenc high throughput core softwar configur provid agreeabl core general purpos comput support well sophist network traffic manipu lation system high optimis stream traffic reli addit network improv network perform larger system clear scalabl long limit growth system aim stack die implement core system base arm cortex processor whilst scale order magnitud swallow clear system reli seri crossbar coher dram storag fundament scalabl need build larg system design choic leav undesir ratio tab iii spinnak system best provis system larg scale spinnak base arm core connect part high connect network system target solv singl problem make difficult overlay general comput task make hard draw parallel swallow system mention system processor sourc potenti bps local sink capac bps router capac bps swallow spinnak tile epiphani tabl iii communic comput ratio contem porari core system whilst modern system transput architec ture bear strong resembl xmos chitectur swallow design interconnect scale thousand process node interconnect standard link famili devic scale core machin produc board capabl high parallel comput comparison ratio contemporari core system compar communic comput ratio compar contemporari core sys tem key data display tab iii wide rang valu rang notabl system display mini mum fold drop communic capac measur global oppos local spinnak system fare best general purpos categori swallow tile lowest reduct communic capac time data illustr difficulti build scalabl network larg size emphasis design care global throughput applic domain requir energi comparison contemporari core system tab compar power consumpt swallow varieti contemporari core system power core middl rang explain fact oper frequenc process node middl group spinnak devic characterist node design lower perform core data instruct memori singl dram slice consum power averag processor dens integr swallow core devic applic specif swallow economi scale improv clock equival level power effici system exploit threshold comput small arm cortex core consum core depend configur cen high power cost cach centric design swallow abandon core devic consum core devic specialis float point epiphani architectur claim requir core devic core data current verifi applic swallow swallow built general purpos comput system scale select applic will exploit parallel expos implement algorithm imag recognit path search network simul map well farmer worker pipelin paradigm space describ introduc case studi swallow describ behaviour scale well case studi neural network simul creat simul neural network izhikevich spike neuron model adopt furber moor approach singl neuron repres copi state variabl izhikevich model neuron combin singl core neuron connect messag pass simul spike behaviour event driven natur processor neuron sleep stimulus arriv increas scalabl comput ensur simul comput occur neuron receiv stimuli simul time step state variabl data memori byte state byte buffer space simul code compact share code copi requir stack appear simul effici scalabl amalgam neuron singl core distribut neuron core memori base limit singl core neuron term memori usag scale number neu ron core linear term comput perform linear real limit scale simul provid communic spike neuron izhikevich model neuron spike respons stimulus stimulus spike repres swallow arriv departur messag network provid realist simul human brain neuron connect neuron popul size spike manufactur deliv input connect neuron entail larg scale multi cast messag tempt reduc percentag ensur comput remain tractabl render simul worthless simul human brain reason treat minimum connect constraint simul constraint scale surpris difficult whilst network flexibl implement point point rout hardwar rout tabl figur scalabl izhikevich neuron model simula tion capac store requir number entri link neuron neuron softwar rout overlaid point point network manufactur multi cast need spike output interest thing rout tabl softwar router domin factor scale simul indic popul neuron connect neuron neuron connect initialis random simul neuron store uniqu copi tabl strategi connect store singl bit neuron tabl bit long whilst size small compar core memori singl neuron addit neuron simul neuron need core larger tabl neuron doubl whammi remov neuron core order alloc suffici memori maintain scale add processor simul fewer fewer neuron asymptot limit neuron simul larg curv fig scale assumpt core axi number neuron alloc core red total number neuron simul number processor need increas swallow architectur hard memori limit neuron requir processor actual number neuron simul processor modest mid thousand neuron poor scale well understood communiti attempt solv increas network connect partial connect toroid network spinnak substitut random access memori system isa core devic core system technolog node power core oper speed mhz swallow xmos vii eqn spinnak arm cortex tilera tile adapteva epiphani epiphani tabl comparison core power contemporari core system connect larg dram bank bluehiv approach eventu constrain fact connect continu increas rate swallow natur limit kind prob lem larg swallow system better run multipl simultan copi modest neural simul neuron attempt scale number neuron simul fundament scale properti simul insight effici realis case studi emul share memori case studi explor swallow power allow assumpt under comput model broken assum goal offer global share memori user program number way effici add singl larg memori store alloc thread execut memori control respond read write request memori locat thread channel control pass instanc port user call shared_read address shared_writ address translat munic control cours strategi singl point content presenc frequent transfer congest network eleg strategi emul share memori collect distribut memori size bit produc total capac size bit realis involv instanc act memori control address space optim case equal control identifi simpli calcul instanc address open sourc releas swallow open sourc project will releas intern licens design element document swallow oper system releas https simonholli swallow support code librari hardwar platform will releas compat licens futur latest status releas http micro xii conclus present process system architectur name swallow swallow design inher scalabl thousand core led design decis distribut memori scalabl network chip plement best case comput communic ratio swallow modular exampl system compris core network node high energi effici core activ thread swallow support dynam frequenc scale allow energi reduct core idl key applic paradigm target swallow includ farmer worker comput pipelin case studi motiv applic space larg data set larg applic code base support individu process node limit storag distribut oper system design eas programm interact time optimis refer bailey barszcz barton brown carter dagum fatoohi fineberg frederickson lasinski schreiber weeratunga nas parallel benchmark nasa ame center tech rep onlin http asset pdf techreport rnr pdf holli marculescu nano size distribut oper system resourc optimis core system submiss onlin http simon paper valient bridg model parallel comput commu nicat acm gibbon practic pram model proceed annual acm symposium parallel algorithm architectur culler karp patterson sahay santo schauser subramonian von eicken logp practic model parallel comput commun acm nov onlin http communic processor futur network chip intern symposium onlin http dave landman russo pin versus block relationship partit logic graph ieee transact comput asanov bodik catanzaro gebi husband keutzer patterson plishker shalf william yelick landscap parallel comput view berkeley electr engin comput scienc univers california berkeley tech rep dec onlin http pub techrpt eec html xmos datasheet kumar challeng exascal messag librari design case studi blue gene machin cass workshop onlin http talk bell edward amann conlin joyc leung mackay reif bao brown mattina miao ramey wentzlaff anderson berger fairbank khan montenegro stickney zook processor core soc mesh interconnect digest technic paper ieee intern solid state circuit confer fick dreslinski giridhar kim seo fojtik satpathi lee kim liu wieckowski chen mudg blaauw sylvest cluster base ntc architectur arm cortex core stack cmos ieee journal solid state circuit furber lester plana garsid overview spinnak system architectur ieee transact comput onlin http xpls arnumb homewood shepherd shepherd transput micro ieee oct adapteva epiphanytm core microprocessor datasheet onlin http doc pdf agarw bao brown edward mattina miao ramey david tile processor architectur embed multicor network multimedia hot chip moor fox marsh marketto mujumdar bluehiv field program custom comput machin extrem scale real time neural network simul field programm custom comput machin fccm ieee annual intern symposium april 