Voltageboard settings: [1.15, 1, 0, 0, 1, 1.1, 0, 0]
Digital: {'interrupt_pushpull': 1, 'En_Inj1': 0, 'En_Inj2': 0, 'En_Inj3': 0, 'En_Inj4': 0, 'En_Inj5': 0, 'En_Inj6': 0, 'En_Inj7': 0, 'En_Inj8': 0, 'En_Inj9': 0, 'En_Inj10': 0, 'En_Inj11': 0, 'En_Inj12': 0, 'En_Inj13': 0, 'En_Inj14': 0, 'En_Inj15': 0, 'En_Inj16': 0, 'En_Inj17': 0, 'En_Inj18': 0, 'ResetB': 0, 'Extrabit0': 1, 'Extrabit1': 1, 'Extrabit2': 1, 'Extrabit3': 1, 'Extrabit4': 1, 'Extrabit5': 1, 'Extrabit6': 1, 'Extrabit7': 1, 'Extrabit8': 0, 'Extrabit9': 0, 'Extrabit10': 0, 'Extrabit11': 0, 'Extrabit12': 0, 'Extrabit13': 0, 'Extrabit14': 0}
Biasblock: {'DisHiDR': 0, 'q01': 0, 'qon0': 0, 'qon1': 1, 'qon2': 0, 'qon3': 1}
DAC: {'blres': 0, 'nu1': 0, 'vn1': 20, 'vnfb': 1, 'vnfoll': 10, 'nu5': 0, 'nu6': 0, 'nu7': 0, 'nu8': 0, 'vn2': 0, 'vnfoll2': 1, 'vnbias': 0, 'vpload': 5, 'nu13': 0, 'vncomp': 2, 'vpfoll': 60, 'nu16': 0, 'vprec': 30, 'vnrec': 30}
Receiver: {'ColConfig0': 34605772497, 'ColConfig1': 68719476734, 'ColConfig2': 68719476734, 'ColConfig3': 68719476734, 'ColConfig4': 68719476734, 'ColConfig5': 68719476734, 'ColConfig6': 68719476734, 'ColConfig7': 68719476734, 'ColConfig8': 68719476734, 'ColConfig9': 68719476734, 'ColConfig10': 68719476734, 'ColConfig11': 68719476734, 'ColConfig12': 68719476734, 'ColConfig13': 68719476734, 'ColConfig14': 68719476734, 'ColConfig15': 68719476734, 'ColConfig16': 68719476734, 'ColConfig17': 68719476734, 'ColConfig18': 68719476734, 'ColConfig19': 68719476734, 'ColConfig20': 68719476734, 'ColConfig21': 68719476734, 'ColConfig22': 68719476734, 'ColConfig23': 68719476734, 'ColConfig24': 68719476734, 'ColConfig25': 68719476734, 'ColConfig26': 68719476734, 'ColConfig27': 68719476734, 'ColConfig28': 68719476734, 'ColConfig29': 68719476734, 'ColConfig30': 68719476734, 'ColConfig31': 68719476734, 'ColConfig32': 68719476734, 'ColConfig33': 68719476734, 'ColConfig34': 68719476734}

NEvent	ChipId	Payload	Locatn	Row/Col	tStamp	MSB	LSB	ToT	ToT(us)	RealTime
0	0	 4	 0	Row	92	 3	136 	 904 	 9.04	1656113263.9422495 
0	0	 4	 1	Row	91	 3	58 	 826 	 8.26	1656113263.9422495 
0	0	 4	 2	Row	91	 14	254 	 3838 	 38.38	1656113263.9422495 
0	0	 4	 4	Row	92	 11	77 	 2893 	 28.93	1656113263.9422495 
0	0	 4	 7	Row	254	 4	4 	 1028 	 10.28	1656113263.9422495 
0	[0;31;40m11[0m	 4	 11	Row	77	 4	7 	 1031 	 10.31	1656113263.9422495 
0	0	 4	 9	Row	69	 4	13 	 1037 	 10.37	1656113263.9422495 
0	0	 [0;31;40m3[0m	 1	Row	81	 4	6 	 1030 	 10.3	1656113263.9422495 
0	[0;31;40m11[0m	 [0;31;40m3[0m	 2	Row	235	 4	15 	 1039 	 10.39	1656113263.9422495 
0	[0;31;40m11[0m	 4	 5	Row	94	 4	17 	 1041 	 10.41	1656113263.9422495 
0	[0;31;40m11[0m	 4	 11	Row	7	 4	19 	 1043 	 10.43	1656113263.9422495 
0	[0;31;40m11[0m	 [0;31;40m3[0m	 4	Row	252	 4	21 	 1045 	 10.45	1656113263.9422495 
0	0	 [0;31;40m3[0m	 10	Row	128	 4	7 	 1031 	 10.31	1656113263.9422495 
0	[0;31;40m11[0m	 4	 9	Row	74	 4	27 	 1051 	 10.51	1656113263.9422495 
0	[0;31;40m11[0m	 [0;31;40m3[0m	 3	Row	7	 4	28 	 1052 	 10.52	1656113263.9422495 
0	[0;31;40m11[0m	 4	 13	Row	112	 4	29 	 1053 	 10.53	1656113263.9422495 
0	0	 [0;31;40m2[0m	 12	Row	6	 4	30 	 1054 	 10.54	1656113263.9422495 
0	[0;31;40m11[0m	 4	 5	Row	182	 4	31 	 1055 	 10.55	1656113263.9422495 
0	[0;31;40m11[0m	 4	 4	Row	225	 4	32 	 1056 	 10.56	1656113263.9422495 
0	[0;31;40m11[0m	 4	 6	Row	239	 4	33 	 1057 	 10.57	1656113263.9422495 
0	[0;31;40m9[0m	 [0;31;40m2[0m	 8	Row	188	 4	128 	 1152 	 11.52	1656113263.9422495 
0	[0;31;40m9[0m	 [0;31;40m2[0m	 13	Row	3	 13	61 	 3389 	 33.89	1656113263.9422495 
