// Seed: 3973899167
module module_0 (
    output supply1 id_0,
    output wor id_1
    , id_6,
    output supply1 id_2,
    input supply0 id_3,
    output supply0 id_4
);
  logic [7:0] id_7, id_8;
  wire id_9;
  assign id_1 = 1;
  assign id_8[1] = 1;
  wire id_10, id_11, id_12, id_13;
  wire id_14;
  wire id_15;
  wire id_16;
  assign #id_17 id_16 = id_15;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wor id_3
);
  logic [7:0][1 'h0 : 1] id_5 = id_3;
  module_0(
      id_0, id_2, id_5, id_3, id_0
  );
endmodule
