/* This code snippet is a flat-to-bit converter in FPGA using Verilog. It takes a two dimensional array of 8x8 bits and converts it into a 64-bit flat signal */
input [7:0] array [7:0];
output reg [63:0] flat;

always @(*) begin
  case ({array[7], array[6], array[5], array[4], array[3], array[2], array[1], array[0]})
    8'b00000000: flat <= 64'b0;
    8'b00000001: flat <= 64'b1;
    8'b00000010: flat <= 64'b10;
    8'b00000011: flat <= 64'b11;
    8'b00000100: flat <= 64'b100;
    8'b00000101: flat <= 64'b101;
    8'b00000110: flat <= 64'b110;
    8'b00000111: flat <= 64'b111;
    8'b00001000: flat <= 64'b1000;
    8'b00001001: flat <= 64'b1001;
    8'b00001010: flat <= 64'b1010;
    8'b00001011: flat <= 64'b1011;
    8'b00001100: flat <= 64'b1100;
    8'b00001101: flat <= 64'b1101;
    8'b00001110: flat <= 64'b1110;
    8'b00001111: flat <= 64'b1111;
    8'b00010000: flat <= 64'b10000;
    8'b00010001: flat <= 64'b10001;
    8'b00010010: flat <= 64'b10010;
    8'b00010011: flat <= 64'b10011;
    8'b00010100: flat <= 64'b10100;
    8'b00010101: flat <= 64'b10101;
    8'b00010110: flat <= 64'b10110;
    8'b00010111: flat <= 64'b10111;
    8'b00011000: flat <= 64'b11000;
    8'b00011001: flat <= 64'b11001;
    8'b00011010: flat <= 64'b11010;
    8'b00011011: flat <= 64'b11011;
    8'b00011100: flat <= 64'b11100;
    8'b00011101: flat <= 64'b11101;
    8'b00011110: flat <= 64'b11110;
    8'b00011111: flat <= 64'b11111;
    8'b00100000: flat <= 64'b100000;
    8'b00100001: flat <= 64'b100001;
    8'b00100010: flat <= 64'b100010;
    8'b00100011: flat <= 64'b100011;
    8'b00100100: flat <= 64'b100100;
    8'b00100101: flat <= 64'b100101;
    8'b00100110: flat <= 64'b100110;
    8'b00100111: flat <= 64'b100111;
    8'b00101000: flat <= 64'b101000;
    8'b00101001: flat <= 64'b101001;
    8'b00101010: flat <= 64'b101010;
    8'b00101011: flat <= 64'b101011;
    8'b00101100: flat <= 64'b101100;
    8'b00101101: flat <= 64'b101101;
    8'b00101110: flat <= 64'b101110;
    8'b00101111: flat <= 64'b101111;
    8'b00110000: flat <= 64'b110000;
    8'b00110001: flat <= 64'b110001;
    8'b00110010: flat <= 64'b110010;
    8'b00110011: flat <= 64'b110011;
    8'b00110100: flat <= 64'b110100;
    8'b00110101: flat <= 64'b110101;
    8'b00110110: flat <= 64'b110110;
    8'b00110111: flat <= 64'b110111;
    8'b00111000: flat <= 64'b111000;
    8'b00111001: flat <= 64'b111001;
    8'b00111010: flat <= 64'b111010;
    8'b00111011: flat <= 64'b111011;
    8'b00111100: flat <= 64'b111100;
    8'b00111101: flat <= 64'b111101;
    8'b00111110: flat <= 64'b111110;
    8'b00111111: flat <= 64'b111111;
    8'b01000000: flat <= 64'b1000000;
    8'b01000001: flat <= 64'b1000001;
    8'b01000010: flat <= 64'b1000010;
    8'b01000011: flat <= 64'b1000011;
    8'b01000100: flat <= 64'b1000100;
    8'b01000101: flat <= 64'b1000101;
    8'b01000110: flat <= 64'b1000110;
    8'b01000111: flat <= 64'b1000111;
    8'b01001000: flat <= 64'b1001000;
    8'b01001001: flat <= 64'b1001001;
    8'b01001010: flat <= 64'b1001010;
    8'b01001011: flat <= 64'b1001011;
    8'b01001100: flat <= 64'b1001100;
    8'b01001101: flat <= 64'b1001101;
    8'b01001110: flat <= 64'b1001110;
    8'b01001111: flat <= 64'b1001111;
    8'b01010000: flat <= 64'b1010000;
    8'b01010001: flat <= 64'b1010001;
    8'b01010010: flat <= 64'b1010010;
    8'b01010011: flat <= 64'b1010011;
    8'b01010100: flat <= 64'b1010100;
    8'b01010101: flat <= 64'b1010101;
    8'b01010110: flat <= 64'b1010110;
    8'b01010111: flat <= 64'b1010111;
    8'b01011000: flat <= 64'b1011000;
    8'b01011001: flat <= 64'b1011001;
    8'b01011010: flat <= 64'b1011010;
    8'b01011011: flat <= 64'b1011011;
    8'b01011100: flat <= 64'b1011100;
    8'b01011101: flat <= 64'b1011101;
    8'b01011110: flat <= 64'b1011110;
    8'b01011111: flat <= 64'b1011111;
    8'b01100000: flat <= 64'b1100000;
    8'b01100001: flat <= 64'b1100001;
    8'b01100010: flat <= 64'b1100010;
    8'b01100011: flat <= 64'b1100011;
    8'b01100100: flat <= 64'b1100100;
    8'b01100101: flat <= 64'b1100101;
    8'b01100110: flat <= 64'b1100110;
    8'b01100111: flat <= 64'b1100111;
    8'b01101000: flat <= 64'b1101000;
    8'b01101001: flat <= 64'b1101001;
    8'b01101010: flat <= 64'b1101010;
    8'b01101011: flat <= 64'b1101011;
    8'b01101100: flat <= 64'b1101100;
    8'b01101101: flat <= 64'b1101101;
    8'b01101110: flat <= 64'b1101110;
    8'b01101111: flat <= 64'b1101111;
    8'b01110000: flat <= 64'b1110000;
    8'b01110001: flat <= 64'b1110001;
    8'b01110010: flat <= 64'b1110010;
    8'b01110011: flat <= 64'b1110011;
    8'b01110100: flat <= 64'b1110100;
    8'b01110101: flat <= 64'b1110101;
    8'b01110110: flat <= 64'b1110110;
    8'b01110111: flat <= 64'b1110111;
    8'b01111000: flat <= 64'b1111000;
    8'b01111001: flat <= 64'b1111001;
    8'b01111010: flat <= 64'b1111010;
    8'b01111011: flat <= 64'b1111011;
    8'b01111100: flat <= 64'b1111100;
    8'b01111101: flat <= 64'b1111101;
    8'b01111110: flat <= 64'b1111110;
    8'b01111111: flat <= 64'b1111111;
    default: flat <= 64'b0;
  endcase
end