INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_common_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RX_common_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/support/tx_rx_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RX_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RX_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_gt_usrclk_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RX_GT_USRCLK_SOURCE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RX_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_cpll_railing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RX_cpll_railing
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/tx_rx_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RX_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/tx_rx_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RX_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RX_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RX_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RX_multi_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/tx_rx_gtrxreset_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_rx_gtrxreset_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/tx_rx_rxpmarst_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_rx_rxpmarst_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/tx_rx_rxrate_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_rx_rxrate_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/tx_rx_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RX_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/ip/TX_RX/tx_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/FMSC_noCRC1/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO34
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/FMSC_noCRC1/FMSC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMSC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/FMSC_noCRC1/PRBS_DATA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_DATA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_RXex
INFO: [VRFC 10-2458] undeclared symbol zero_vector_rx_80, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:105]
INFO: [VRFC 10-2458] undeclared symbol zero_vector_rx_8, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:106]
INFO: [VRFC 10-2458] undeclared symbol gt0_txusrclk_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:143]
INFO: [VRFC 10-2458] undeclared symbol gt0_rxusrclk_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:145]
INFO: [VRFC 10-2458] undeclared symbol gt1_txusrclk_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:148]
INFO: [VRFC 10-2458] undeclared symbol gt1_rxusrclk_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:150]
INFO: [VRFC 10-2458] undeclared symbol gt0_drpaddr_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:159]
INFO: [VRFC 10-2458] undeclared symbol gt0_drpdi_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:160]
INFO: [VRFC 10-2458] undeclared symbol gt0_drpen_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:162]
INFO: [VRFC 10-2458] undeclared symbol gt0_drpwe_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:164]
INFO: [VRFC 10-2458] undeclared symbol gt0_rxlpmreset_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:194]
INFO: [VRFC 10-2458] undeclared symbol gt0_rxresetdone_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:196]
INFO: [VRFC 10-2458] undeclared symbol gt1_drpaddr_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:219]
INFO: [VRFC 10-2458] undeclared symbol gt1_drpdi_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:220]
INFO: [VRFC 10-2458] undeclared symbol gt1_drpen_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:222]
INFO: [VRFC 10-2458] undeclared symbol gt1_drpwe_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:224]
INFO: [VRFC 10-2458] undeclared symbol gt1_rxlpmreset_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:254]
INFO: [VRFC 10-2458] undeclared symbol gt1_txcharisk_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:263]
INFO: [VRFC 10-2458] undeclared symbol gt1_txresetdone_i, assumed default net type wire [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:271]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
