Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 18:28:53 2023
| Host         : LAPTOP-8JURG2GT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-20  Warning   Non-clocked latch               540         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12368)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1069)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (277)

1. checking no_clock (12368)
----------------------------
 There are 263 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[0]/Q (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[1]/Q (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[2]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[10]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[2]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[3]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/Q (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[9]/Q (HIGH)

 There are 539 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q (HIGH)

 There are 539 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q (HIGH)

 There are 539 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[10]/Q (HIGH)

 There are 539 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[4]/Q (HIGH)

 There are 539 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[8]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[7][8]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[7][9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1069)
---------------------------------------------------
 There are 1069 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (277)
------------------------------
 There are 277 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.162        0.000                      0                27505        0.025        0.000                      0                27505       23.750        0.000                       0                  9890  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         37.162        0.000                      0                26941        0.025        0.000                      0                26941       23.750        0.000                       0                  9890  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              38.425        0.000                      0                  564        0.336        0.000                      0                  564  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       37.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.162ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.703ns  (logic 0.670ns (5.725%)  route 11.033ns (94.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 52.724 - 50.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/Q
                         net (fo=263, routed)         3.344     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/Q[0]
    SLICE_X61Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r[7]_i_2/O
                         net (fo=257, routed)         7.688    14.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in[1]
    SLICE_X81Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.545    52.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X81Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][30]/C
                         clock pessimism              0.229    52.953    
                         clock uncertainty           -0.751    52.202    
    SLICE_X81Y94         FDCE (Setup_fdce_C_CE)      -0.407    51.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][30]
  -------------------------------------------------------------------
                         required time                         51.795    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 37.162    

Slack (MET) :             37.162ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.703ns  (logic 0.670ns (5.725%)  route 11.033ns (94.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 52.724 - 50.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/Q
                         net (fo=263, routed)         3.344     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/Q[0]
    SLICE_X61Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r[7]_i_2/O
                         net (fo=257, routed)         7.688    14.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in[1]
    SLICE_X81Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.545    52.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X81Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][13]/C
                         clock pessimism              0.229    52.953    
                         clock uncertainty           -0.751    52.202    
    SLICE_X81Y94         FDCE (Setup_fdce_C_CE)      -0.407    51.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][13]
  -------------------------------------------------------------------
                         required time                         51.795    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 37.162    

Slack (MET) :             37.167ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 0.670ns (5.727%)  route 11.029ns (94.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 52.725 - 50.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/Q
                         net (fo=263, routed)         3.344     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/Q[0]
    SLICE_X61Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r[7]_i_2/O
                         net (fo=257, routed)         7.684    14.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in[1]
    SLICE_X89Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.546    52.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X89Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][13]/C
                         clock pessimism              0.229    52.954    
                         clock uncertainty           -0.751    52.203    
    SLICE_X89Y95         FDCE (Setup_fdce_C_CE)      -0.407    51.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][13]
  -------------------------------------------------------------------
                         required time                         51.796    
                         arrival time                         -14.629    
  -------------------------------------------------------------------
                         slack                                 37.167    

Slack (MET) :             37.300ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 0.670ns (5.793%)  route 10.896ns (94.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 52.725 - 50.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/Q
                         net (fo=263, routed)         3.344     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/Q[0]
    SLICE_X61Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r[7]_i_2/O
                         net (fo=257, routed)         7.551    14.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in[1]
    SLICE_X87Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.546    52.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][14]/C
                         clock pessimism              0.229    52.954    
                         clock uncertainty           -0.751    52.203    
    SLICE_X87Y95         FDCE (Setup_fdce_C_CE)      -0.407    51.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][14]
  -------------------------------------------------------------------
                         required time                         51.796    
                         arrival time                         -14.496    
  -------------------------------------------------------------------
                         slack                                 37.300    

Slack (MET) :             37.300ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 0.670ns (5.793%)  route 10.896ns (94.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 52.725 - 50.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/Q
                         net (fo=263, routed)         3.344     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/Q[0]
    SLICE_X61Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r[7]_i_2/O
                         net (fo=257, routed)         7.551    14.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in[1]
    SLICE_X87Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.546    52.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][14]/C
                         clock pessimism              0.229    52.954    
                         clock uncertainty           -0.751    52.203    
    SLICE_X87Y95         FDCE (Setup_fdce_C_CE)      -0.407    51.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][14]
  -------------------------------------------------------------------
                         required time                         51.796    
                         arrival time                         -14.496    
  -------------------------------------------------------------------
                         slack                                 37.300    

Slack (MET) :             37.300ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 0.670ns (5.793%)  route 10.896ns (94.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 52.725 - 50.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/Q
                         net (fo=263, routed)         3.344     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/Q[0]
    SLICE_X61Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r[7]_i_2/O
                         net (fo=257, routed)         7.551    14.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in[1]
    SLICE_X87Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.546    52.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][14]/C
                         clock pessimism              0.229    52.954    
                         clock uncertainty           -0.751    52.203    
    SLICE_X87Y95         FDCE (Setup_fdce_C_CE)      -0.407    51.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][14]
  -------------------------------------------------------------------
                         required time                         51.796    
                         arrival time                         -14.496    
  -------------------------------------------------------------------
                         slack                                 37.300    

Slack (MET) :             37.300ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 0.670ns (5.793%)  route 10.896ns (94.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 52.725 - 50.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/Q
                         net (fo=263, routed)         3.344     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/Q[0]
    SLICE_X61Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r[7]_i_2/O
                         net (fo=257, routed)         7.551    14.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in[1]
    SLICE_X87Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.546    52.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][13]/C
                         clock pessimism              0.229    52.954    
                         clock uncertainty           -0.751    52.203    
    SLICE_X87Y95         FDCE (Setup_fdce_C_CE)      -0.407    51.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][13]
  -------------------------------------------------------------------
                         required time                         51.796    
                         arrival time                         -14.496    
  -------------------------------------------------------------------
                         slack                                 37.300    

Slack (MET) :             37.336ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 0.670ns (5.793%)  route 10.896ns (94.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 52.725 - 50.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/Q
                         net (fo=263, routed)         3.344     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/Q[0]
    SLICE_X61Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r[7]_i_2/O
                         net (fo=257, routed)         7.551    14.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in[1]
    SLICE_X86Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.546    52.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X86Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][14]/C
                         clock pessimism              0.229    52.954    
                         clock uncertainty           -0.751    52.203    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.371    51.832    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][14]
  -------------------------------------------------------------------
                         required time                         51.832    
                         arrival time                         -14.496    
  -------------------------------------------------------------------
                         slack                                 37.336    

Slack (MET) :             37.336ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 0.670ns (5.793%)  route 10.896ns (94.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 52.725 - 50.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/Q
                         net (fo=263, routed)         3.344     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/Q[0]
    SLICE_X61Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r[7]_i_2/O
                         net (fo=257, routed)         7.551    14.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in[1]
    SLICE_X86Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.546    52.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X86Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][14]/C
                         clock pessimism              0.229    52.954    
                         clock uncertainty           -0.751    52.203    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.371    51.832    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][14]
  -------------------------------------------------------------------
                         required time                         51.832    
                         arrival time                         -14.496    
  -------------------------------------------------------------------
                         slack                                 37.336    

Slack (MET) :             37.336ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 0.670ns (5.793%)  route 10.896ns (94.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 52.725 - 50.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/Q
                         net (fo=263, routed)         3.344     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/Q[0]
    SLICE_X61Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r[7]_i_2/O
                         net (fo=257, routed)         7.551    14.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in[1]
    SLICE_X86Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.546    52.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X86Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][14]/C
                         clock pessimism              0.229    52.954    
                         clock uncertainty           -0.751    52.203    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.371    51.832    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][14]
  -------------------------------------------------------------------
                         required time                         51.832    
                         arrival time                         -14.496    
  -------------------------------------------------------------------
                         slack                                 37.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.031%)  route 0.230ns (61.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.583     0.919    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X84Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/Q
                         net (fo=1, routed)           0.230     1.289    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[31]
    SLICE_X80Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.858     1.224    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X80Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X80Y49         FDRE (Hold_fdre_C_D)         0.070     1.264    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.943%)  route 0.231ns (62.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.583     0.919    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X84Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/Q
                         net (fo=1, routed)           0.231     1.290    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[28]
    SLICE_X80Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.858     1.224    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X80Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X80Y49         FDRE (Hold_fdre_C_D)         0.070     1.264    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.249ns (60.425%)  route 0.163ns (39.575%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.580     0.916    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X60Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/Q
                         net (fo=1, routed)           0.163     1.220    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[11]
    SLICE_X63Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.265 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[8]_i_2/O
                         net (fo=1, routed)           0.000     1.265    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[8]_i_2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.328 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.328    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]_i_1_n_4
    SLICE_X63Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.854     1.220    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X63Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.105     1.295    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.147     1.179    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X46Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.821     1.187    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.905    
    SLICE_X46Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.145    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.147     1.179    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X46Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.821     1.187    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.282     0.905    
    SLICE_X46Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.145    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.147     1.179    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X46Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.821     1.187    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.282     0.905    
    SLICE_X46Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.145    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.147     1.179    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X46Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.821     1.187    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.282     0.905    
    SLICE_X46Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.145    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.147     1.179    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X46Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.821     1.187    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.282     0.905    
    SLICE_X46Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.145    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.147     1.179    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X46Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.821     1.187    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.282     0.905    
    SLICE_X46Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.145    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.147     1.179    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X46Y32         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.821     1.187    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y32         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.282     0.905    
    SLICE_X46Y32         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.145    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y12    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y12    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y30    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X23Y35    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y34    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y35    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y35    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y49    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.425ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.580ns (5.612%)  route 9.755ns (94.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 52.775 - 50.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.694     2.988    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.541     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.109 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1629, routed)        8.214    13.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X95Y71         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.596    52.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X95Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/C
                         clock pessimism              0.129    52.904    
                         clock uncertainty           -0.751    52.153    
    SLICE_X95Y71         FDCE (Recov_fdce_C_CLR)     -0.405    51.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                 38.425    

Slack (MET) :             38.425ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.580ns (5.612%)  route 9.755ns (94.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 52.775 - 50.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.694     2.988    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.541     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.109 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1629, routed)        8.214    13.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X95Y71         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.596    52.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X95Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][20]/C
                         clock pessimism              0.129    52.904    
                         clock uncertainty           -0.751    52.153    
    SLICE_X95Y71         FDCE (Recov_fdce_C_CLR)     -0.405    51.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][20]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                 38.425    

Slack (MET) :             38.425ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.580ns (5.612%)  route 9.755ns (94.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 52.775 - 50.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.694     2.988    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.541     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.109 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1629, routed)        8.214    13.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X95Y71         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.596    52.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X95Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][20]/C
                         clock pessimism              0.129    52.904    
                         clock uncertainty           -0.751    52.153    
    SLICE_X95Y71         FDCE (Recov_fdce_C_CLR)     -0.405    51.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][20]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                 38.425    

Slack (MET) :             38.425ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.580ns (5.612%)  route 9.755ns (94.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 52.775 - 50.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.694     2.988    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.541     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.109 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1629, routed)        8.214    13.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X95Y71         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.596    52.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X95Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][3]/C
                         clock pessimism              0.129    52.904    
                         clock uncertainty           -0.751    52.153    
    SLICE_X95Y71         FDCE (Recov_fdce_C_CLR)     -0.405    51.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][3]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                 38.425    

Slack (MET) :             38.425ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.580ns (5.612%)  route 9.755ns (94.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 52.775 - 50.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.694     2.988    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.541     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.109 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1629, routed)        8.214    13.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X95Y71         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.596    52.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X95Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][20]/C
                         clock pessimism              0.129    52.904    
                         clock uncertainty           -0.751    52.153    
    SLICE_X95Y71         FDCE (Recov_fdce_C_CLR)     -0.405    51.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][20]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                 38.425    

Slack (MET) :             38.425ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.580ns (5.612%)  route 9.755ns (94.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 52.775 - 50.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.694     2.988    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.541     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.109 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1629, routed)        8.214    13.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X95Y71         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.596    52.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X95Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][3]/C
                         clock pessimism              0.129    52.904    
                         clock uncertainty           -0.751    52.153    
    SLICE_X95Y71         FDCE (Recov_fdce_C_CLR)     -0.405    51.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][3]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                 38.425    

Slack (MET) :             38.425ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.580ns (5.612%)  route 9.755ns (94.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 52.775 - 50.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.694     2.988    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.541     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.109 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1629, routed)        8.214    13.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X95Y71         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.596    52.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X95Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][20]/C
                         clock pessimism              0.129    52.904    
                         clock uncertainty           -0.751    52.153    
    SLICE_X95Y71         FDCE (Recov_fdce_C_CLR)     -0.405    51.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][20]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                 38.425    

Slack (MET) :             38.791ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.056ns  (logic 0.580ns (5.768%)  route 9.476ns (94.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 52.776 - 50.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.694     2.988    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.541     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.109 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1629, routed)        7.935    13.044    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X94Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.597    52.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X94Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][3]/C
                         clock pessimism              0.129    52.905    
                         clock uncertainty           -0.751    52.154    
    SLICE_X94Y69         FDCE (Recov_fdce_C_CLR)     -0.319    51.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][3]
  -------------------------------------------------------------------
                         required time                         51.835    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                 38.791    

Slack (MET) :             38.869ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.902ns  (logic 0.580ns (5.857%)  route 9.322ns (94.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 52.786 - 50.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.694     2.988    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.541     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.109 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1629, routed)        7.782    12.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X95Y92         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.607    52.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X95Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][13]/C
                         clock pessimism              0.129    52.915    
                         clock uncertainty           -0.751    52.164    
    SLICE_X95Y92         FDCE (Recov_fdce_C_CLR)     -0.405    51.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][13]
  -------------------------------------------------------------------
                         required time                         51.759    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 38.869    

Slack (MET) :             38.869ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.902ns  (logic 0.580ns (5.857%)  route 9.322ns (94.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 52.786 - 50.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.694     2.988    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.541     4.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.109 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1629, routed)        7.782    12.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X95Y92         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.607    52.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X95Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][29]/C
                         clock pessimism              0.129    52.915    
                         clock uncertainty           -0.751    52.164    
    SLICE_X95Y92         FDCE (Recov_fdce_C_CLR)     -0.405    51.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][29]
  -------------------------------------------------------------------
                         required time                         51.759    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 38.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.125%)  route 0.363ns (68.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/Q
                         net (fo=20, routed)          0.363     1.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X46Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X46Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X46Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[8]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.125%)  route 0.363ns (68.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/Q
                         net (fo=20, routed)          0.363     1.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X46Y79         FDPE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X46Y79         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[8]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X46Y79         FDPE (Remov_fdpe_C_PRE)     -0.071     1.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.348%)  route 0.483ns (74.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/Q
                         net (fo=20, routed)          0.483     1.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X45Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X45Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X45Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.348%)  route 0.483ns (74.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/Q
                         net (fo=20, routed)          0.483     1.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X45Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X45Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X45Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.348%)  route 0.483ns (74.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/Q
                         net (fo=20, routed)          0.483     1.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X45Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X45Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X45Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.348%)  route 0.483ns (74.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/Q
                         net (fo=20, routed)          0.483     1.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X45Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X45Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X45Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.348%)  route 0.483ns (74.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/Q
                         net (fo=20, routed)          0.483     1.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X45Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X45Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X45Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.348%)  route 0.483ns (74.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/Q
                         net (fo=20, routed)          0.483     1.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X45Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X45Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X45Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.348%)  route 0.483ns (74.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/Q
                         net (fo=20, routed)          0.483     1.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X45Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X45Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X45Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.990%)  route 0.268ns (62.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/Q
                         net (fo=20, routed)          0.268     1.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X51Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.818     1.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/C
                         clock pessimism             -0.285     0.899    
    SLICE_X51Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.511    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.332ns  (logic 0.124ns (9.307%)  route 1.208ns (90.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.208     1.208    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.332 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.332    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.518     2.697    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.045ns (9.408%)  route 0.433ns (90.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.433     0.433    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.478 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.478    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.837     1.203    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.199ns  (logic 0.642ns (15.289%)  route 3.557ns (84.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.741     3.035    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518     3.553 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.008     6.561    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.685 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.550     7.234    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y67         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.471     2.650    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y67         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.199ns  (logic 0.642ns (15.289%)  route 3.557ns (84.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.741     3.035    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518     3.553 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.008     6.561    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.685 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.550     7.234    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y67         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.471     2.650    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y67         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.199ns  (logic 0.642ns (15.289%)  route 3.557ns (84.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.741     3.035    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518     3.553 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.008     6.561    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.685 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.550     7.234    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y67         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.471     2.650    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y67         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 0.671ns (16.081%)  route 3.501ns (83.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.741     3.035    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518     3.553 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.008     6.561    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y67         LUT1 (Prop_lut1_I0_O)        0.153     6.714 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.494     7.207    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X42Y65         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.473     2.652    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y65         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 0.671ns (16.081%)  route 3.501ns (83.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.741     3.035    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518     3.553 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.008     6.561    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y67         LUT1 (Prop_lut1_I0_O)        0.153     6.714 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.494     7.207    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X42Y65         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.473     2.652    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y65         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 0.671ns (16.081%)  route 3.501ns (83.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.741     3.035    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518     3.553 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.008     6.561    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y67         LUT1 (Prop_lut1_I0_O)        0.153     6.714 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.494     7.207    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X42Y65         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.473     2.652    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y65         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.112ns  (logic 0.642ns (15.613%)  route 3.470ns (84.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.741     3.035    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518     3.553 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.857     6.410    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.534 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     7.147    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X42Y67         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.471     2.650    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y67         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.112ns  (logic 0.642ns (15.613%)  route 3.470ns (84.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.741     3.035    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518     3.553 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.857     6.410    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.534 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     7.147    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X42Y67         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.471     2.650    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y67         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.112ns  (logic 0.642ns (15.613%)  route 3.470ns (84.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.741     3.035    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518     3.553 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.857     6.410    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.534 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     7.147    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X42Y67         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.471     2.650    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y67         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 0.672ns (16.922%)  route 3.299ns (83.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.741     3.035    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518     3.553 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.661     6.214    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y60         LUT1 (Prop_lut1_I0_O)        0.154     6.368 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.638     7.006    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y60         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.477     2.656    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y60         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.713%)  route 0.817ns (85.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.572     0.908    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.817     1.866    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X45Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.824     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X45Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.209ns (20.895%)  route 0.791ns (79.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.587     0.923    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.675     1.762    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.807 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.116     1.923    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y36         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.824     1.190    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y36         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.209ns (20.895%)  route 0.791ns (79.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.587     0.923    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.675     1.762    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.807 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.116     1.923    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y36         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.824     1.190    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y36         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.209ns (20.895%)  route 0.791ns (79.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.587     0.923    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.675     1.762    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.807 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.116     1.923    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y36         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.824     1.190    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y36         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.209ns (19.934%)  route 0.839ns (80.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.587     0.923    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.665     1.752    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.797 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.174     1.971    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.209ns (19.934%)  route 0.839ns (80.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.587     0.923    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.665     1.752    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.797 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.174     1.971    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.209ns (19.934%)  route 0.839ns (80.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.587     0.923    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.665     1.752    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.797 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.174     1.971    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.208ns (19.812%)  route 0.842ns (80.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.587     0.923    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.665     1.752    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.044     1.796 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.972    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y31         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.820     1.186    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y31         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.208ns (19.812%)  route 0.842ns (80.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.587     0.923    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.665     1.752    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.044     1.796 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.972    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y31         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.820     1.186    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y31         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.208ns (19.812%)  route 0.842ns (80.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.587     0.923    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X22Y30         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.665     1.752    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.044     1.796 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.972    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y31         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.820     1.186    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y31         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1069 Endpoints
Min Delay          1069 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[130]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.908ns  (logic 6.795ns (32.500%)  route 14.113ns (67.500%))
  Logic Levels:           37  (CARRY4=31 LDCE=2 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898     8.619 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284     9.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    10.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    10.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.855 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.782    19.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.367    20.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[130]_i_1/O
                         net (fo=1, routed)           0.544    20.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[130]_i_1_n_0
    SLICE_X58Y67         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[130]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[128]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.680ns  (logic 6.795ns (32.858%)  route 13.885ns (67.142%))
  Logic Levels:           37  (CARRY4=31 LDCE=2 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898     8.619 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284     9.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    10.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    10.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.855 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.291    19.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.367    19.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[128]_i_1/O
                         net (fo=1, routed)           0.806    20.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[128]_i_1_n_0
    SLICE_X57Y67         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[128]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[148]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.673ns  (logic 6.795ns (32.869%)  route 13.878ns (67.131%))
  Logic Levels:           37  (CARRY4=31 LDCE=2 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898     8.619 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284     9.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    10.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    10.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.855 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.313    19.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X51Y72         LUT6 (Prop_lut6_I4_O)        0.367    19.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[148]_i_1/O
                         net (fo=1, routed)           0.777    20.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[148]_i_1_n_0
    SLICE_X53Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[148]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.515ns  (logic 6.795ns (33.121%)  route 13.720ns (66.879%))
  Logic Levels:           37  (CARRY4=31 LDCE=2 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898     8.619 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284     9.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    10.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    10.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.855 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.301    19.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.367    19.883 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_1/O
                         net (fo=1, routed)           0.632    20.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_1_n_0
    SLICE_X57Y67         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[131]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.470ns  (logic 6.795ns (33.194%)  route 13.675ns (66.806%))
  Logic Levels:           37  (CARRY4=31 LDCE=2 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898     8.619 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284     9.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    10.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    10.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.855 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.276    19.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.367    19.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[131]_i_1/O
                         net (fo=1, routed)           0.612    20.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[131]_i_1_n_0
    SLICE_X58Y67         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[131]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.446ns  (logic 6.795ns (33.234%)  route 13.651ns (66.766%))
  Logic Levels:           37  (CARRY4=31 LDCE=2 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898     8.619 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284     9.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    10.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    10.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.855 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.314    19.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X51Y72         LUT6 (Prop_lut6_I4_O)        0.367    19.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_1/O
                         net (fo=1, routed)           0.549    20.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_1_n_0
    SLICE_X53Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.416ns  (logic 6.795ns (33.283%)  route 13.621ns (66.717%))
  Logic Levels:           37  (CARRY4=31 LDCE=2 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898     8.619 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284     9.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    10.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    10.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.855 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.644    19.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X59Y68         LUT6 (Prop_lut6_I4_O)        0.367    20.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]_i_1/O
                         net (fo=1, routed)           0.190    20.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]_i_1_n_0
    SLICE_X58Y68         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[144]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.254ns  (logic 6.795ns (33.549%)  route 13.459ns (66.451%))
  Logic Levels:           37  (CARRY4=31 LDCE=2 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898     8.619 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284     9.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    10.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    10.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.855 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.118    19.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X56Y71         LUT6 (Prop_lut6_I4_O)        0.367    19.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[144]_i_1/O
                         net (fo=1, routed)           0.554    20.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[144]_i_1_n_0
    SLICE_X56Y71         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[144]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[142]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.183ns  (logic 6.795ns (33.668%)  route 13.388ns (66.332%))
  Logic Levels:           37  (CARRY4=31 LDCE=2 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898     8.619 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284     9.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    10.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    10.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.855 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.269    19.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X55Y69         LUT6 (Prop_lut6_I4_O)        0.367    19.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[142]_i_1/O
                         net (fo=1, routed)           0.331    20.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[142]_i_1_n_0
    SLICE_X55Y70         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[142]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.182ns  (logic 6.795ns (33.668%)  route 13.387ns (66.332%))
  Logic Levels:           37  (CARRY4=31 LDCE=2 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898     8.619 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284     9.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    10.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    10.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.855 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.411    19.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X59Y68         LUT6 (Prop_lut6_I4_O)        0.367    19.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_1/O
                         net (fo=1, routed)           0.189    20.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_1_n_0
    SLICE_X58Y68         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.226ns (56.724%)  route 0.172ns (43.276%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[0]/G
    SLICE_X50Y97         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[0]/Q
                         net (fo=7, routed)           0.172     0.350    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state[0]
    SLICE_X50Y96         LUT3 (Prop_lut3_I1_O)        0.048     0.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[1]_i_1_n_0
    SLICE_X50Y96         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.223ns (54.478%)  route 0.186ns (45.522%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[0]/G
    SLICE_X50Y97         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[0]/Q
                         net (fo=7, routed)           0.186     0.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state[0]
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[0]_i_1_n_0
    SLICE_X50Y97         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[154]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[154]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.206ns (43.878%)  route 0.263ns (56.122%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[154]/G
    SLICE_X59Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[154]/Q
                         net (fo=9, routed)           0.263     0.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[154]
    SLICE_X55Y66         LUT2 (Prop_lut2_I1_O)        0.048     0.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[154]_i_1/O
                         net (fo=1, routed)           0.000     0.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[154]_i_1_n_0
    SLICE_X55Y66         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[154]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.203ns (43.231%)  route 0.267ns (56.769%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]/G
    SLICE_X61Y69         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]/Q
                         net (fo=6, routed)           0.267     0.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[23]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[23]_i_1_n_0
    SLICE_X63Y67         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.223ns (45.834%)  route 0.264ns (54.166%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]/G
    SLICE_X54Y66         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]/Q
                         net (fo=6, routed)           0.264     0.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[11]
    SLICE_X59Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[11]_i_1_n_0
    SLICE_X59Y67         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[124]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[124]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.207ns (40.079%)  route 0.309ns (59.921%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[124]/G
    SLICE_X63Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[124]/Q
                         net (fo=6, routed)           0.161     0.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[124]
    SLICE_X63Y95         LUT2 (Prop_lut2_I1_O)        0.049     0.368 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[124]_i_1/O
                         net (fo=1, routed)           0.149     0.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[124]_i_1_n_0
    SLICE_X63Y95         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[124]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.226ns (43.488%)  route 0.294ns (56.512%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[1]/G
    SLICE_X50Y96         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[1]/Q
                         net (fo=6, routed)           0.174     0.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state[1]
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.048     0.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.119     0.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[2]_i_1_n_0
    SLICE_X50Y97         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakely_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.303ns (57.170%)  route 0.227ns (42.830%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]/G
    SLICE_X59Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]/Q
                         net (fo=6, routed)           0.227     0.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[13]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.051     0.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_5/O
                         net (fo=1, routed)           0.000     0.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_1/CO[3]
                         net (fo=3, routed)           0.000     0.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_1_n_0
    SLICE_X59Y92         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.203ns (37.437%)  route 0.339ns (62.563%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]/G
    SLICE_X59Y64         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]/Q
                         net (fo=6, routed)           0.339     0.497    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[1]
    SLICE_X64Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[1]_i_1_n_0
    SLICE_X64Y64         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[125]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[125]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.223ns (40.812%)  route 0.323ns (59.188%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[125]/G
    SLICE_X58Y96         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[125]/Q
                         net (fo=6, routed)           0.323     0.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[125]
    SLICE_X66Y95         LUT2 (Prop_lut2_I1_O)        0.045     0.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[125]_i_1/O
                         net (fo=1, routed)           0.000     0.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[125]_i_1_n_0
    SLICE_X66Y95         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[125]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay          1066 Endpoints
Min Delay          1066 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[130]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.111ns  (logic 6.525ns (30.907%)  route 14.586ns (69.093%))
  Logic Levels:           36  (CARRY4=31 LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.635     2.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.456     3.385 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          1.052     4.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X50Y88         LUT5 (Prop_lut5_I2_O)        0.152     4.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     5.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     5.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258    10.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898    11.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284    13.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    13.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.782    23.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.367    23.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[130]_i_1/O
                         net (fo=1, routed)           0.544    24.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[130]_i_1_n_0
    SLICE_X58Y67         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[130]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[128]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.883ns  (logic 6.525ns (31.245%)  route 14.358ns (68.755%))
  Logic Levels:           36  (CARRY4=31 LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.635     2.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.456     3.385 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          1.052     4.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X50Y88         LUT5 (Prop_lut5_I2_O)        0.152     4.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     5.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     5.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258    10.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898    11.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284    13.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    13.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.291    22.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.367    23.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[128]_i_1/O
                         net (fo=1, routed)           0.806    23.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[128]_i_1_n_0
    SLICE_X57Y67         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[128]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[148]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.876ns  (logic 6.525ns (31.256%)  route 14.351ns (68.745%))
  Logic Levels:           36  (CARRY4=31 LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.635     2.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.456     3.385 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          1.052     4.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X50Y88         LUT5 (Prop_lut5_I2_O)        0.152     4.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     5.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     5.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258    10.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898    11.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284    13.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    13.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.313    22.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X51Y72         LUT6 (Prop_lut6_I4_O)        0.367    23.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[148]_i_1/O
                         net (fo=1, routed)           0.777    23.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[148]_i_1_n_0
    SLICE_X53Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[148]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.719ns  (logic 6.525ns (31.493%)  route 14.194ns (68.507%))
  Logic Levels:           36  (CARRY4=31 LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.635     2.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.456     3.385 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          1.052     4.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X50Y88         LUT5 (Prop_lut5_I2_O)        0.152     4.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     5.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     5.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258    10.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898    11.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284    13.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    13.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.301    22.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.367    23.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_1/O
                         net (fo=1, routed)           0.632    23.648    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_1_n_0
    SLICE_X57Y67         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[131]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.674ns  (logic 6.525ns (31.562%)  route 14.149ns (68.439%))
  Logic Levels:           36  (CARRY4=31 LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.635     2.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.456     3.385 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          1.052     4.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X50Y88         LUT5 (Prop_lut5_I2_O)        0.152     4.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     5.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     5.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258    10.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898    11.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284    13.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    13.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.276    22.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.367    22.991 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[131]_i_1/O
                         net (fo=1, routed)           0.612    23.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[131]_i_1_n_0
    SLICE_X58Y67         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[131]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.650ns  (logic 6.525ns (31.598%)  route 14.125ns (68.402%))
  Logic Levels:           36  (CARRY4=31 LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.635     2.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.456     3.385 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          1.052     4.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X50Y88         LUT5 (Prop_lut5_I2_O)        0.152     4.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     5.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     5.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258    10.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898    11.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284    13.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    13.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.314    22.662    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X51Y72         LUT6 (Prop_lut6_I4_O)        0.367    23.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_1/O
                         net (fo=1, routed)           0.549    23.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_1_n_0
    SLICE_X53Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.620ns  (logic 6.525ns (31.644%)  route 14.095ns (68.356%))
  Logic Levels:           36  (CARRY4=31 LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.635     2.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.456     3.385 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          1.052     4.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X50Y88         LUT5 (Prop_lut5_I2_O)        0.152     4.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     5.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     5.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258    10.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898    11.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284    13.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    13.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.644    22.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X59Y68         LUT6 (Prop_lut6_I4_O)        0.367    23.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]_i_1/O
                         net (fo=1, routed)           0.190    23.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]_i_1_n_0
    SLICE_X58Y68         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[144]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.458ns  (logic 6.525ns (31.895%)  route 13.933ns (68.105%))
  Logic Levels:           36  (CARRY4=31 LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.635     2.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.456     3.385 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          1.052     4.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X50Y88         LUT5 (Prop_lut5_I2_O)        0.152     4.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     5.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     5.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258    10.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898    11.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284    13.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    13.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.118    22.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X56Y71         LUT6 (Prop_lut6_I4_O)        0.367    22.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[144]_i_1/O
                         net (fo=1, routed)           0.554    23.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[144]_i_1_n_0
    SLICE_X56Y71         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[144]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[142]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.386ns  (logic 6.525ns (32.007%)  route 13.861ns (67.993%))
  Logic Levels:           36  (CARRY4=31 LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.635     2.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.456     3.385 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          1.052     4.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X50Y88         LUT5 (Prop_lut5_I2_O)        0.152     4.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     5.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     5.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258    10.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898    11.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284    13.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    13.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.269    22.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X55Y69         LUT6 (Prop_lut6_I4_O)        0.367    22.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[142]_i_1/O
                         net (fo=1, routed)           0.331    23.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[142]_i_1_n_0
    SLICE_X55Y70         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[142]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.386ns  (logic 6.525ns (32.008%)  route 13.861ns (67.992%))
  Logic Levels:           36  (CARRY4=31 LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.635     2.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.456     3.385 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          1.052     4.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X50Y88         LUT5 (Prop_lut5_I2_O)        0.152     4.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     5.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     5.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.258    10.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X50Y66         LDCE (SetClr_ldce_CLR_Q)     0.898    11.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=6, routed)           1.284    13.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    13.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]_i_3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[15]_i_3_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_3_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_3_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_3_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_3_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_3_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_3_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_3_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_3_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_3_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_3_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_3_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_3_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_3_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_3_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_3_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_3_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_3_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_3_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_3_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6/CO[0]
                         net (fo=129, routed)         5.411    22.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_6_n_3
    SLICE_X59Y68         LUT6 (Prop_lut6_I4_O)        0.367    23.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_1/O
                         net (fo=1, routed)           0.189    23.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_1_n_0
    SLICE_X58Y68         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.209ns (43.965%)  route 0.266ns (56.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[4]/Q
                         net (fo=6, routed)           0.266     1.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[2]
    SLICE_X52Y90         LUT3 (Prop_lut3_I1_O)        0.045     1.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg_i_1/O
                         net (fo=1, routed)           0.000     1.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg_i_1_n_0
    SLICE_X52Y90         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[207]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.186ns (29.724%)  route 0.440ns (70.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          0.192     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.263 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         0.248     1.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X52Y82         LDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[207]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[212]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.186ns (29.724%)  route 0.440ns (70.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          0.192     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.263 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         0.248     1.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X52Y82         LDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[212]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[229]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.186ns (29.027%)  route 0.455ns (70.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          0.192     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.263 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         0.263     1.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X52Y85         LDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[229]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[232]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.186ns (29.027%)  route 0.455ns (70.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          0.192     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.263 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         0.263     1.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X52Y85         LDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[232]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[235]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.186ns (29.027%)  route 0.455ns (70.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          0.192     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.263 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         0.263     1.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X52Y85         LDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[235]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[86]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.186ns (26.103%)  route 0.527ns (73.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          0.192     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.263 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         0.334     1.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X58Y85         LDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[224]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.186ns (24.971%)  route 0.559ns (75.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          0.192     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.263 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         0.367     1.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X61Y85         LDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[224]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[228]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.186ns (24.971%)  route 0.559ns (75.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          0.192     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.263 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         0.367     1.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X61Y85         LDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[228]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[139]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.186ns (24.723%)  route 0.566ns (75.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X51Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q
                         net (fo=10, routed)          0.192     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[0]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.263 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         0.374     1.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X52Y80         LDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[139]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           268 Endpoints
Min Delay           268 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.416ns  (logic 2.111ns (22.418%)  route 7.305ns (77.582%))
  Logic Levels:           4  (LDCE=2 LUT5=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.029     7.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X55Y66         LDCE (SetClr_ldce_CLR_Q)     0.885     8.377 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[154]/Q
                         net (fo=1, routed)           1.040     9.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[154]
    SLICE_X84Y66         FDRE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.539     2.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X84Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[154]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.860ns  (logic 2.124ns (23.973%)  route 6.736ns (76.027%))
  Logic Levels:           4  (LDCE=2 LUT5=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         5.167     7.630    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X54Y67         LDCE (SetClr_ldce_CLR_Q)     0.898     8.528 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[149]/Q
                         net (fo=1, routed)           0.332     8.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[149]
    SLICE_X55Y68         FDRE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.526     2.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X55Y68         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[149]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.609ns  (logic 2.111ns (24.522%)  route 6.498ns (75.478%))
  Logic Levels:           4  (LDCE=2 LUT5=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         4.261     6.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X60Y68         LDCE (SetClr_ldce_CLR_Q)     0.885     7.609 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[153]/Q
                         net (fo=1, routed)           1.000     8.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[153]
    SLICE_X83Y69         FDRE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.535     2.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X83Y69         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[153]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.540ns  (logic 2.111ns (24.719%)  route 6.429ns (75.281%))
  Logic Levels:           4  (LDCE=2 LUT5=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         4.231     6.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X57Y68         LDCE (SetClr_ldce_CLR_Q)     0.885     7.578 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[155]/Q
                         net (fo=1, routed)           0.962     8.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[155]
    SLICE_X80Y71         FDRE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.533     2.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X80Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[155]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.460ns  (logic 2.111ns (24.952%)  route 6.349ns (75.048%))
  Logic Levels:           4  (LDCE=2 LUT5=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         4.424     6.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X60Y64         LDCE (SetClr_ldce_CLR_Q)     0.885     7.772 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[143]/Q
                         net (fo=1, routed)           0.688     8.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[143]
    SLICE_X62Y70         FDRE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.529     2.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X62Y70         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[143]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.362ns  (logic 2.111ns (25.246%)  route 6.251ns (74.754%))
  Logic Levels:           4  (LDCE=2 LUT5=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         4.424     6.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X60Y64         LDCE (SetClr_ldce_CLR_Q)     0.885     7.772 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[10]/Q
                         net (fo=1, routed)           0.590     8.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[10]
    SLICE_X62Y64         FDRE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.535     2.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X62Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[10]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.311ns  (logic 2.111ns (25.399%)  route 6.200ns (74.601%))
  Logic Levels:           4  (LDCE=2 LUT5=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         4.424     6.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X60Y64         LDCE (SetClr_ldce_CLR_Q)     0.885     7.772 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[144]/Q
                         net (fo=1, routed)           0.539     8.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[144]
    SLICE_X60Y71         FDRE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.528     2.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X60Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[144]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.301ns  (logic 2.111ns (25.431%)  route 6.190ns (74.569%))
  Logic Levels:           4  (LDCE=2 LUT5=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         4.424     6.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X60Y64         LDCE (SetClr_ldce_CLR_Q)     0.885     7.772 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[9]/Q
                         net (fo=1, routed)           0.529     8.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[9]
    SLICE_X60Y65         FDRE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.534     2.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X60Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[9]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.256ns  (logic 2.111ns (25.569%)  route 6.145ns (74.431%))
  Logic Levels:           4  (LDCE=2 LUT5=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         4.280     6.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X64Y64         LDCE (SetClr_ldce_CLR_Q)     0.885     7.628 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[6]/Q
                         net (fo=1, routed)           0.628     8.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[6]
    SLICE_X64Y65         FDRE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.535     2.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X64Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[6]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.230ns  (logic 2.111ns (25.651%)  route 6.119ns (74.349%))
  Logic Levels:           4  (LDCE=2 LUT5=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X52Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.578     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.117     1.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11/O
                         net (fo=538, routed)         0.659     2.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_11_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.348     2.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[255]_i_3/O
                         net (fo=529, routed)         4.125     6.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X63Y65         LDCE (SetClr_ldce_CLR_Q)     0.885     7.473 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[4]/Q
                         net (fo=1, routed)           0.757     8.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[4]
    SLICE_X84Y65         FDRE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        1.540     2.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X84Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[50]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.158ns (73.036%)  route 0.058ns (26.964%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[50]/G
    SLICE_X89Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[50]/Q
                         net (fo=1, routed)           0.058     0.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[50]
    SLICE_X88Y68         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.844     1.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X88Y68         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[50]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[199]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.158ns (64.839%)  route 0.086ns (35.161%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[199]/G
    SLICE_X52Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[199]/Q
                         net (fo=1, routed)           0.086     0.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[199]
    SLICE_X53Y76         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.805     1.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X53Y76         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[199]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[228]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[228]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[228]/G
    SLICE_X61Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[228]/Q
                         net (fo=1, routed)           0.099     0.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[228]
    SLICE_X62Y86         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[228]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.843     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X62Y86         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[228]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[230]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[230]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[230]/G
    SLICE_X61Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[230]/Q
                         net (fo=1, routed)           0.101     0.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[230]
    SLICE_X63Y84         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.842     1.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X63Y84         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[230]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[79]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[79]/G
    SLICE_X85Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[79]/Q
                         net (fo=1, routed)           0.101     0.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[79]
    SLICE_X82Y80         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.842     1.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y80         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[79]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[59]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (60.988%)  route 0.101ns (39.012%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[59]/G
    SLICE_X88Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[59]/Q
                         net (fo=1, routed)           0.101     0.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[59]
    SLICE_X86Y79         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.842     1.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X86Y79         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[59]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[65]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (60.988%)  route 0.101ns (39.012%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[65]/G
    SLICE_X88Y69         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[65]/Q
                         net (fo=1, routed)           0.101     0.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[65]
    SLICE_X86Y70         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.842     1.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X86Y70         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[65]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[106]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.809%)  route 0.102ns (39.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[106]/G
    SLICE_X84Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[106]/Q
                         net (fo=1, routed)           0.102     0.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[106]
    SLICE_X83Y87         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.848     1.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X83Y87         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[106]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[21]/G
    SLICE_X61Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[21]/Q
                         net (fo=1, routed)           0.102     0.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[21]
    SLICE_X62Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.841     1.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X62Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[21]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[194]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.520%)  route 0.103ns (39.480%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[194]/G
    SLICE_X60Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[194]/Q
                         net (fo=1, routed)           0.103     0.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[194]
    SLICE_X62Y73         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9891, routed)        0.833     1.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X62Y73         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[194]/C





