Selecting top level module MODULE_FIR
@N: CG364 :"C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v":11:7:11:13|Synthesizing module FIR_FUN

	COEFF_WIDTH=32'b00000000000000000000000000011000
	INPUT_WIDTH=32'b00000000000000000000000000011000
	OUTPUT_WIDTH=32'b00000000000000000000000001000000
	MULT_OUTPUT_WIDTH=32'b00000000000000000000000000110001
	ADDER_OUTPUT_WIDTH=32'b00000000000000000000000001000000
	FILTER_MULTER_NUM=32'b00000000000000000000000000011000
	FIR_MAX_CHANNELS=32'b00000000000000000000000000000010
	MULT_ITERATION_NUM=32'b00000000000000000000000000000101
	FILTER_MAX_ORDER=32'b00000000000000000000000100000000
	FIR_FUN_DATA_OUT_VALID_SHIFT=32'b00000000000000000000000000001001
	FILTER_MAX_ORDER_HALF=32'b00000000000000000000000010000000
	MULT_REMAIN_ITERATION_NUM=32'b00000000000000000000000000001001
	DATA_REG_NUM=32'b00000000000000000000001000000010
   Generated name = FIR_FUN_Z1

@E: CG1167 :"C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\MULT_24BIT25BIT49BIT_IP\MULT_24BIT25BIT49BIT_IP.v":62:2:62:28|Module lpm_mult is undefined, hence parameters cannot be found
