C:\lscc\diamond\3.10_x64\synpbase\bin64\syn_nfilter.exe  -link  -top  tester_module  -multisrs  E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\synwork\tester_module_tester_module_comp.srs  -osyn  E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\synwork\tester_module_tester_module_mult.srs  -log  E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\synlog\tester_module_tester_module_multi_srs_gen.srr 
relcom:C:\lscc\diamond\3.10_x64\synpbase\bin64\syn_nfilter.exe -link -top tester_module -multisrs ..\synwork\tester_module_tester_module_comp.srs -osyn ..\synwork\tester_module_tester_module_mult.srs -log ..\synlog\tester_module_tester_module_multi_srs_gen.srr
rc:0 success:1 runtime:1
file:..\synwork\tester_module_tester_module_comp.srs|io:i|time:1572986579|size:15503|exec:0|csum:FE98EBC223878527FCC847AF916110CA
file:..\synwork\tester_module_tester_module_mult.srs|io:o|time:1572986581|size:3155|exec:0|csum:
file:..\synlog\tester_module_tester_module_multi_srs_gen.srr|io:o|time:1572986581|size:440|exec:0|csum:
file:C:\lscc\diamond\3.10_x64\synpbase\bin64\syn_nfilter.exe|io:i|time:1501881390|size:8865280|exec:1|csum:B37FCE9CF34F30C81898D8440E6E88C7
