<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: Adc12b Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00034.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="a01754.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Adc12b Struct Reference<div class="ingroups"><a class="el" href="a01542.html">Analog-to-Digital-Converter 12bits</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> hardware registers.  
 <a href="a00034.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="a00887_source.html">component_adc12b.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a8990bf9f4d99009e10e5cba6974a0e26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8990bf9f4d99009e10e5cba6974a0e26"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a8990bf9f4d99009e10e5cba6974a0e26">ADC12B_CR</a></td></tr>
<tr class="memdesc:a8990bf9f4d99009e10e5cba6974a0e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x00) Control Register <br /></td></tr>
<tr class="separator:a8990bf9f4d99009e10e5cba6974a0e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7304a8542f0d199626b81579c03a603b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7304a8542f0d199626b81579c03a603b"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a7304a8542f0d199626b81579c03a603b">ADC12B_MR</a></td></tr>
<tr class="memdesc:a7304a8542f0d199626b81579c03a603b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x04) Mode Register <br /></td></tr>
<tr class="separator:a7304a8542f0d199626b81579c03a603b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974c2c89e9a6bda3471204588672ffba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a974c2c89e9a6bda3471204588672ffba"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [2]</td></tr>
<tr class="separator:a974c2c89e9a6bda3471204588672ffba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c30b0d285db412a5b1f3496b25263d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82c30b0d285db412a5b1f3496b25263d"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a82c30b0d285db412a5b1f3496b25263d">ADC12B_CHER</a></td></tr>
<tr class="memdesc:a82c30b0d285db412a5b1f3496b25263d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x10) Channel Enable Register <br /></td></tr>
<tr class="separator:a82c30b0d285db412a5b1f3496b25263d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dbfb524d7abf5759e6038a36a3e0de1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6dbfb524d7abf5759e6038a36a3e0de1"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a6dbfb524d7abf5759e6038a36a3e0de1">ADC12B_CHDR</a></td></tr>
<tr class="memdesc:a6dbfb524d7abf5759e6038a36a3e0de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x14) Channel Disable Register <br /></td></tr>
<tr class="separator:a6dbfb524d7abf5759e6038a36a3e0de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6966a769c2286d4aff7eb2c2ac586c1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6966a769c2286d4aff7eb2c2ac586c1e"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a6966a769c2286d4aff7eb2c2ac586c1e">ADC12B_CHSR</a></td></tr>
<tr class="memdesc:a6966a769c2286d4aff7eb2c2ac586c1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x18) Channel Status Register <br /></td></tr>
<tr class="separator:a6966a769c2286d4aff7eb2c2ac586c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2958e1daaeeff0561c1db3b95086da7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2958e1daaeeff0561c1db3b95086da7a"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a2958e1daaeeff0561c1db3b95086da7a">ADC12B_SR</a></td></tr>
<tr class="memdesc:a2958e1daaeeff0561c1db3b95086da7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x1C) Status Register <br /></td></tr>
<tr class="separator:a2958e1daaeeff0561c1db3b95086da7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e570de23d0f6314ca068ecfa305b0bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e570de23d0f6314ca068ecfa305b0bd"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a1e570de23d0f6314ca068ecfa305b0bd">ADC12B_LCDR</a></td></tr>
<tr class="memdesc:a1e570de23d0f6314ca068ecfa305b0bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x20) Last Converted Data Register <br /></td></tr>
<tr class="separator:a1e570de23d0f6314ca068ecfa305b0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e12ad4dbc90009f7208e07f6f8e89b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73e12ad4dbc90009f7208e07f6f8e89b"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a73e12ad4dbc90009f7208e07f6f8e89b">ADC12B_IER</a></td></tr>
<tr class="memdesc:a73e12ad4dbc90009f7208e07f6f8e89b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x24) Interrupt Enable Register <br /></td></tr>
<tr class="separator:a73e12ad4dbc90009f7208e07f6f8e89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a85e18922e972a660280b67957b4b1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a85e18922e972a660280b67957b4b1c"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a2a85e18922e972a660280b67957b4b1c">ADC12B_IDR</a></td></tr>
<tr class="memdesc:a2a85e18922e972a660280b67957b4b1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x28) Interrupt Disable Register <br /></td></tr>
<tr class="separator:a2a85e18922e972a660280b67957b4b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afebd95223148583fc2affab40efef6b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afebd95223148583fc2affab40efef6b9"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#afebd95223148583fc2affab40efef6b9">ADC12B_IMR</a></td></tr>
<tr class="memdesc:afebd95223148583fc2affab40efef6b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x2C) Interrupt Mask Register <br /></td></tr>
<tr class="separator:afebd95223148583fc2affab40efef6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d358b28882f9505deb02e74aa6ed7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49d358b28882f9505deb02e74aa6ed7e"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a49d358b28882f9505deb02e74aa6ed7e">ADC12B_CDR</a> [8]</td></tr>
<tr class="memdesc:a49d358b28882f9505deb02e74aa6ed7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x30) Channel Data Register <br /></td></tr>
<tr class="separator:a49d358b28882f9505deb02e74aa6ed7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8db0e1a3bdb4c4eeb0ab5d2645a1e06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8db0e1a3bdb4c4eeb0ab5d2645a1e06"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [5]</td></tr>
<tr class="separator:aa8db0e1a3bdb4c4eeb0ab5d2645a1e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a808e4b23cd7cb4b87219448babb88741"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a808e4b23cd7cb4b87219448babb88741"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a808e4b23cd7cb4b87219448babb88741">ADC12B_ACR</a></td></tr>
<tr class="memdesc:a808e4b23cd7cb4b87219448babb88741"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x64) Analog Control Register <br /></td></tr>
<tr class="separator:a808e4b23cd7cb4b87219448babb88741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512d577d91a7fced01503a280518eb95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a512d577d91a7fced01503a280518eb95"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a512d577d91a7fced01503a280518eb95">ADC12B_EMR</a></td></tr>
<tr class="memdesc:a512d577d91a7fced01503a280518eb95"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x68) Extended Mode Register <br /></td></tr>
<tr class="separator:a512d577d91a7fced01503a280518eb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d5cb19e149929a0286ee7e6f5e1bad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39d5cb19e149929a0286ee7e6f5e1bad"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [37]</td></tr>
<tr class="separator:a39d5cb19e149929a0286ee7e6f5e1bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb868d8adee528d3d029bdd4214ae48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8eb868d8adee528d3d029bdd4214ae48"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a8eb868d8adee528d3d029bdd4214ae48">ADC12B_RPR</a></td></tr>
<tr class="memdesc:a8eb868d8adee528d3d029bdd4214ae48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x100) Receive Pointer Register <br /></td></tr>
<tr class="separator:a8eb868d8adee528d3d029bdd4214ae48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f34cd68498ee1c24905f2f0161e251e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f34cd68498ee1c24905f2f0161e251e"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a5f34cd68498ee1c24905f2f0161e251e">ADC12B_RCR</a></td></tr>
<tr class="memdesc:a5f34cd68498ee1c24905f2f0161e251e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x104) Receive Counter Register <br /></td></tr>
<tr class="separator:a5f34cd68498ee1c24905f2f0161e251e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7028f02026556b353fc3e881f8932fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7028f02026556b353fc3e881f8932fa"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [2]</td></tr>
<tr class="separator:ac7028f02026556b353fc3e881f8932fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2abd8daae6829fd9a43c8b5b6d80d63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2abd8daae6829fd9a43c8b5b6d80d63"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#ae2abd8daae6829fd9a43c8b5b6d80d63">ADC12B_RNPR</a></td></tr>
<tr class="memdesc:ae2abd8daae6829fd9a43c8b5b6d80d63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x110) Receive Next Pointer Register <br /></td></tr>
<tr class="separator:ae2abd8daae6829fd9a43c8b5b6d80d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a852439391cda7be065223e771c1794b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a852439391cda7be065223e771c1794b2"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a852439391cda7be065223e771c1794b2">ADC12B_RNCR</a></td></tr>
<tr class="memdesc:a852439391cda7be065223e771c1794b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x114) Receive Next Counter Register <br /></td></tr>
<tr class="separator:a852439391cda7be065223e771c1794b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a703d5678dd5cbe758bce9b91f81b4e35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a703d5678dd5cbe758bce9b91f81b4e35"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [2]</td></tr>
<tr class="separator:a703d5678dd5cbe758bce9b91f81b4e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f1b4bbdbdeeceee7724fe0b4efc0895"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f1b4bbdbdeeceee7724fe0b4efc0895"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#a8f1b4bbdbdeeceee7724fe0b4efc0895">ADC12B_PTCR</a></td></tr>
<tr class="memdesc:a8f1b4bbdbdeeceee7724fe0b4efc0895"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x120) Transfer Control Register <br /></td></tr>
<tr class="separator:a8f1b4bbdbdeeceee7724fe0b4efc0895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda22ac78dcf6e27eba5ef47ad5a523f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adda22ac78dcf6e27eba5ef47ad5a523f"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00034.html#adda22ac78dcf6e27eba5ef47ad5a523f">ADC12B_PTSR</a></td></tr>
<tr class="memdesc:adda22ac78dcf6e27eba5ef47ad5a523f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> Offset: 0x124) Transfer Status Register <br /></td></tr>
<tr class="separator:adda22ac78dcf6e27eba5ef47ad5a523f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="a00034.html" title="Adc12b hardware registers. ">Adc12b</a> hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/CMSIS/Device/ATMEL/sam3u/include/component/<a class="el" href="a00887_source.html">component_adc12b.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="a00034.html">Adc12b</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
