$date
	Sat Oct 22 20:41:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#245777
b110 !
1"
#245778
b110 &
b110 %
1$
#245779
0"
#245782
b11 &
b11 %
#245786
b1010 &
b1010 %
#245790
b101 &
b101 %
#245794
b10000 &
b10000 %
#245798
b1000 &
b1000 %
#245802
b100 &
b100 %
#245806
b10 &
b10 %
#245810
b1 &
b1 %
1#
#245814
b0 &
0#
b0 %
0$
#1278507
b1110 !
1"
#1278510
b1110 &
b1110 %
1$
#1278511
0"
#1278514
b111 &
b111 %
#1278518
b10110 &
b10110 %
#1278522
b1011 &
b1011 %
#1278526
b100010 &
b100010 %
#1278530
b10001 &
b10001 %
#1278534
b110100 &
b110100 %
#1278538
b11010 &
b11010 %
#1278542
b1101 &
b1101 %
#1278546
b101000 &
b101000 %
#1278550
b10100 &
b10100 %
#1278554
b1010 &
b1010 %
#1278558
b101 &
b101 %
#1278562
b10000 &
b10000 %
#1278566
b1000 &
b1000 %
#1278570
b100 &
b100 %
#1278574
b10 &
b10 %
#1278578
b1 &
b1 %
1#
#1278582
b0 &
0#
b0 %
0$
#2288049
b10 !
1"
#2288050
b10 &
b10 %
1$
#2288051
0"
#2288054
b1 &
1#
b1 %
#2288058
b0 &
b0 %
0#
0$
#4500012
