-- VHDL Entity mcu8051_lib.program_counter_register.symbol
--
-- Created:
--          by - user.UNKNOWN (WIN-ELLKH8V1UPP)
--          at - 16:36:11 11.09.2023
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2021.1 Built on 14 Jan 2021 at 15:11:42
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
--USE ieee.std_logic_arith.all;
USE IEEE.std_logic_signed.all;
USE ieee.numeric_std.all;

ENTITY program_counter_register IS
   GENERIC( 
      address_bus_width : integer := 8
   );
   PORT( 
      clk             : IN     std_logic;
      enable          : IN     std_logic;
      command_address : OUT    std_logic_vector (address_bus_width-1 DOWNTO 0) := (others => '0')
   );

-- Declarations

END program_counter_register ;

--
-- VHDL Architecture mcu8051_lib.program_counter_register.Behavioral
--
-- Created:
--          by - user.UNKNOWN (WIN-ELLKH8V1UPP)
--          at - 16:36:11 11.09.2023
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2021.1 Built on 14 Jan 2021 at 15:11:42
--



ARCHITECTURE Behavioral OF program_counter_register IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL command_number : std_logic_vector(address_bus_width-1 DOWNTO 0) := (others => '0');



BEGIN
   -- Architecture concurrent statements
   -- HDL Embedded Text Block 1 eb1
   Process (clk) is
      begin
         if rising_edge(clk) then
            if (enable = '1') then
               command_number <= command_number + 1;
            end if;
         command_address <= command_number;
         end if;
      end process;


   -- Instance port mappings.

END Behavioral;
