
AS5600_coba.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007dfc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08007f10  08007f10  00017f10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800830c  0800830c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  0800830c  0800830c  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800830c  0800830c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800830c  0800830c  0001830c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008310  08008310  00018310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008314  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000214  200001d4  080084e8  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  080084e8  000203e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000aea0  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c4f  00000000  00000000  0002b0e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a50  00000000  00000000  0002cd30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000804  00000000  00000000  0002d780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017feb  00000000  00000000  0002df84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ca26  00000000  00000000  00045f6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008646e  00000000  00000000  00052995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003ab4  00000000  00000000  000d8e04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000dc8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007ef4 	.word	0x08007ef4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08007ef4 	.word	0x08007ef4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <AS5600_Init>:

#include "AS5600.h"
#include "stm32f1xx_hal.h"

// Fungsi untuk menginisialisasi AS5600
void AS5600_Init(AS5600_TypeDef *as5600, I2C_HandleTypeDef *hi2c) {
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
    as5600->hi2c = hi2c;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	683a      	ldr	r2, [r7, #0]
 8000f52:	601a      	str	r2, [r3, #0]
    as5600->address = AS5600_I2C_ADDRESS;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	226c      	movs	r2, #108	; 0x6c
 8000f58:	809a      	strh	r2, [r3, #4]
}
 8000f5a:	bf00      	nop
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bc80      	pop	{r7}
 8000f62:	4770      	bx	lr

08000f64 <AS5600_ReadRegister>:

// Fungsi untuk membaca data 16-bit dari register AS5600
HAL_StatusTypeDef AS5600_ReadRegister(AS5600_TypeDef *as5600, uint8_t reg, uint16_t *data) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b08a      	sub	sp, #40	; 0x28
 8000f68:	af04      	add	r7, sp, #16
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	607a      	str	r2, [r7, #4]
 8000f70:	72fb      	strb	r3, [r7, #11]
    uint8_t buffer[2] = {0};
 8000f72:	2300      	movs	r3, #0
 8000f74:	82bb      	strh	r3, [r7, #20]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Read(as5600->hi2c, as5600->address, reg, I2C_MEMADD_SIZE_8BIT, buffer, 2, HAL_MAX_DELAY);
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	6818      	ldr	r0, [r3, #0]
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	8899      	ldrh	r1, [r3, #4]
 8000f7e:	7afb      	ldrb	r3, [r7, #11]
 8000f80:	b29a      	uxth	r2, r3
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f86:	9302      	str	r3, [sp, #8]
 8000f88:	2302      	movs	r3, #2
 8000f8a:	9301      	str	r3, [sp, #4]
 8000f8c:	f107 0314 	add.w	r3, r7, #20
 8000f90:	9300      	str	r3, [sp, #0]
 8000f92:	2301      	movs	r3, #1
 8000f94:	f001 f87e 	bl	8002094 <HAL_I2C_Mem_Read>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK) {
 8000f9c:	7dfb      	ldrb	r3, [r7, #23]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d109      	bne.n	8000fb6 <AS5600_ReadRegister+0x52>
        *data = (buffer[0] << 8) | buffer[1]; // Gabungkan dua byte menjadi 16-bit
 8000fa2:	7d3b      	ldrb	r3, [r7, #20]
 8000fa4:	021b      	lsls	r3, r3, #8
 8000fa6:	b21a      	sxth	r2, r3
 8000fa8:	7d7b      	ldrb	r3, [r7, #21]
 8000faa:	b21b      	sxth	r3, r3
 8000fac:	4313      	orrs	r3, r2
 8000fae:	b21b      	sxth	r3, r3
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	801a      	strh	r2, [r3, #0]
    }

    return status;
 8000fb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3718      	adds	r7, #24
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <AS5600_GetRawAngle>:

// Fungsi untuk membaca sudut mentah dari AS5600
uint16_t AS5600_GetRawAngle(AS5600_TypeDef *as5600) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
    uint16_t rawAngle = 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	81fb      	strh	r3, [r7, #14]
    if (AS5600_ReadRegister(as5600, AS5600_RAW_ANGLE_REGISTER, &rawAngle) == HAL_OK) {
 8000fcc:	f107 030e 	add.w	r3, r7, #14
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	210c      	movs	r1, #12
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f7ff ffc5 	bl	8000f64 <AS5600_ReadRegister>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d101      	bne.n	8000fe4 <AS5600_GetRawAngle+0x24>
        return rawAngle;
 8000fe0:	89fb      	ldrh	r3, [r7, #14]
 8000fe2:	e000      	b.n	8000fe6 <AS5600_GetRawAngle+0x26>
    }
    return 0; // Jika gagal, kembalikan 0
 8000fe4:	2300      	movs	r3, #0
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
	...

08000ff0 <AS5600_GetAngleDegrees>:

// Fungsi untuk membaca sudut dalam derajat
float AS5600_GetAngleDegrees(AS5600_TypeDef *as5600) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
    uint16_t rawAngle = AS5600_GetRawAngle(as5600);
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff ffe1 	bl	8000fc0 <AS5600_GetRawAngle>
 8000ffe:	4603      	mov	r3, r0
 8001000:	81fb      	strh	r3, [r7, #14]
    return (rawAngle * 360.0f) / 4096.0f; // Konversi ke derajat
 8001002:	89fb      	ldrh	r3, [r7, #14]
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff fdf9 	bl	8000bfc <__aeabi_i2f>
 800100a:	4603      	mov	r3, r0
 800100c:	4907      	ldr	r1, [pc, #28]	; (800102c <AS5600_GetAngleDegrees+0x3c>)
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff fe48 	bl	8000ca4 <__aeabi_fmul>
 8001014:	4603      	mov	r3, r0
 8001016:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff fef6 	bl	8000e0c <__aeabi_fdiv>
 8001020:	4603      	mov	r3, r0
}
 8001022:	4618      	mov	r0, r3
 8001024:	3710      	adds	r7, #16
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	43b40000 	.word	0x43b40000

08001030 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
AS5600_TypeDef sensor;

int _write(int file, char *ptr, int len){ //buat printf
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit_IT(&huart1, (uint8_t*)ptr, len);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	b29b      	uxth	r3, r3
 8001040:	461a      	mov	r2, r3
 8001042:	68b9      	ldr	r1, [r7, #8]
 8001044:	4803      	ldr	r0, [pc, #12]	; (8001054 <_write+0x24>)
 8001046:	f003 fd87 	bl	8004b58 <HAL_UART_Transmit_IT>
	return len;
 800104a:	687b      	ldr	r3, [r7, #4]
}
 800104c:	4618      	mov	r0, r3
 800104e:	3710      	adds	r7, #16
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	20000244 	.word	0x20000244

08001058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800105e:	f000 faf5 	bl	800164c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001062:	f000 f81d 	bl	80010a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001066:	f000 f8b9 	bl	80011dc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800106a:	f000 f88d 	bl	8001188 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 800106e:	f000 f85d 	bl	800112c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  AS5600_Init(&sensor, &hi2c2);
 8001072:	4908      	ldr	r1, [pc, #32]	; (8001094 <main+0x3c>)
 8001074:	4808      	ldr	r0, [pc, #32]	; (8001098 <main+0x40>)
 8001076:	f7ff ff65 	bl	8000f44 <AS5600_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Membaca sudut dalam derajat
      float angle = AS5600_GetAngleDegrees(&sensor);
 800107a:	4807      	ldr	r0, [pc, #28]	; (8001098 <main+0x40>)
 800107c:	f7ff ffb8 	bl	8000ff0 <AS5600_GetAngleDegrees>
 8001080:	6078      	str	r0, [r7, #4]
      printf("Angle: %.2f degrees\r\n", angle);
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f7ff f9d0 	bl	8000428 <__aeabi_f2d>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	4803      	ldr	r0, [pc, #12]	; (800109c <main+0x44>)
 800108e:	f004 ff9b 	bl	8005fc8 <iprintf>
  {
 8001092:	e7f2      	b.n	800107a <main+0x22>
 8001094:	200001f0 	.word	0x200001f0
 8001098:	2000028c 	.word	0x2000028c
 800109c:	08007f5c 	.word	0x08007f5c

080010a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b090      	sub	sp, #64	; 0x40
 80010a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010a6:	f107 0318 	add.w	r3, r7, #24
 80010aa:	2228      	movs	r2, #40	; 0x28
 80010ac:	2100      	movs	r1, #0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f005 f874 	bl	800619c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b4:	1d3b      	adds	r3, r7, #4
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	60da      	str	r2, [r3, #12]
 80010c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010c2:	2301      	movs	r3, #1
 80010c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010ca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80010cc:	2300      	movs	r3, #0
 80010ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010d0:	2301      	movs	r3, #1
 80010d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010d4:	2302      	movs	r3, #2
 80010d6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80010de:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80010e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010e4:	f107 0318 	add.w	r3, r7, #24
 80010e8:	4618      	mov	r0, r3
 80010ea:	f003 f8d5 	bl	8004298 <HAL_RCC_OscConfig>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80010f4:	f000 f8ca 	bl	800128c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010f8:	230f      	movs	r3, #15
 80010fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010fc:	2302      	movs	r3, #2
 80010fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001100:	2300      	movs	r3, #0
 8001102:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001104:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001108:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800110a:	2300      	movs	r3, #0
 800110c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800110e:	1d3b      	adds	r3, r7, #4
 8001110:	2102      	movs	r1, #2
 8001112:	4618      	mov	r0, r3
 8001114:	f003 fb42 	bl	800479c <HAL_RCC_ClockConfig>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800111e:	f000 f8b5 	bl	800128c <Error_Handler>
  }
}
 8001122:	bf00      	nop
 8001124:	3740      	adds	r7, #64	; 0x40
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
	...

0800112c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001130:	4b12      	ldr	r3, [pc, #72]	; (800117c <MX_I2C2_Init+0x50>)
 8001132:	4a13      	ldr	r2, [pc, #76]	; (8001180 <MX_I2C2_Init+0x54>)
 8001134:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001136:	4b11      	ldr	r3, [pc, #68]	; (800117c <MX_I2C2_Init+0x50>)
 8001138:	4a12      	ldr	r2, [pc, #72]	; (8001184 <MX_I2C2_Init+0x58>)
 800113a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800113c:	4b0f      	ldr	r3, [pc, #60]	; (800117c <MX_I2C2_Init+0x50>)
 800113e:	2200      	movs	r2, #0
 8001140:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001142:	4b0e      	ldr	r3, [pc, #56]	; (800117c <MX_I2C2_Init+0x50>)
 8001144:	2200      	movs	r2, #0
 8001146:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001148:	4b0c      	ldr	r3, [pc, #48]	; (800117c <MX_I2C2_Init+0x50>)
 800114a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800114e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001150:	4b0a      	ldr	r3, [pc, #40]	; (800117c <MX_I2C2_Init+0x50>)
 8001152:	2200      	movs	r2, #0
 8001154:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001156:	4b09      	ldr	r3, [pc, #36]	; (800117c <MX_I2C2_Init+0x50>)
 8001158:	2200      	movs	r2, #0
 800115a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800115c:	4b07      	ldr	r3, [pc, #28]	; (800117c <MX_I2C2_Init+0x50>)
 800115e:	2200      	movs	r2, #0
 8001160:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001162:	4b06      	ldr	r3, [pc, #24]	; (800117c <MX_I2C2_Init+0x50>)
 8001164:	2200      	movs	r2, #0
 8001166:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001168:	4804      	ldr	r0, [pc, #16]	; (800117c <MX_I2C2_Init+0x50>)
 800116a:	f000 fe3b 	bl	8001de4 <HAL_I2C_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001174:	f000 f88a 	bl	800128c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001178:	bf00      	nop
 800117a:	bd80      	pop	{r7, pc}
 800117c:	200001f0 	.word	0x200001f0
 8001180:	40005800 	.word	0x40005800
 8001184:	00061a80 	.word	0x00061a80

08001188 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800118c:	4b11      	ldr	r3, [pc, #68]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 800118e:	4a12      	ldr	r2, [pc, #72]	; (80011d8 <MX_USART1_UART_Init+0x50>)
 8001190:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001192:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 8001194:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001198:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800119a:	4b0e      	ldr	r3, [pc, #56]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 800119c:	2200      	movs	r2, #0
 800119e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011a6:	4b0b      	ldr	r3, [pc, #44]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011ac:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 80011ae:	220c      	movs	r2, #12
 80011b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011b2:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011be:	4805      	ldr	r0, [pc, #20]	; (80011d4 <MX_USART1_UART_Init+0x4c>)
 80011c0:	f003 fc7a 	bl	8004ab8 <HAL_UART_Init>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011ca:	f000 f85f 	bl	800128c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000244 	.word	0x20000244
 80011d8:	40013800 	.word	0x40013800

080011dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b088      	sub	sp, #32
 80011e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e2:	f107 0310 	add.w	r3, r7, #16
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011f0:	4b24      	ldr	r3, [pc, #144]	; (8001284 <MX_GPIO_Init+0xa8>)
 80011f2:	699b      	ldr	r3, [r3, #24]
 80011f4:	4a23      	ldr	r2, [pc, #140]	; (8001284 <MX_GPIO_Init+0xa8>)
 80011f6:	f043 0310 	orr.w	r3, r3, #16
 80011fa:	6193      	str	r3, [r2, #24]
 80011fc:	4b21      	ldr	r3, [pc, #132]	; (8001284 <MX_GPIO_Init+0xa8>)
 80011fe:	699b      	ldr	r3, [r3, #24]
 8001200:	f003 0310 	and.w	r3, r3, #16
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001208:	4b1e      	ldr	r3, [pc, #120]	; (8001284 <MX_GPIO_Init+0xa8>)
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	4a1d      	ldr	r2, [pc, #116]	; (8001284 <MX_GPIO_Init+0xa8>)
 800120e:	f043 0320 	orr.w	r3, r3, #32
 8001212:	6193      	str	r3, [r2, #24]
 8001214:	4b1b      	ldr	r3, [pc, #108]	; (8001284 <MX_GPIO_Init+0xa8>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	f003 0320 	and.w	r3, r3, #32
 800121c:	60bb      	str	r3, [r7, #8]
 800121e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001220:	4b18      	ldr	r3, [pc, #96]	; (8001284 <MX_GPIO_Init+0xa8>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	4a17      	ldr	r2, [pc, #92]	; (8001284 <MX_GPIO_Init+0xa8>)
 8001226:	f043 0308 	orr.w	r3, r3, #8
 800122a:	6193      	str	r3, [r2, #24]
 800122c:	4b15      	ldr	r3, [pc, #84]	; (8001284 <MX_GPIO_Init+0xa8>)
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	f003 0308 	and.w	r3, r3, #8
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001238:	4b12      	ldr	r3, [pc, #72]	; (8001284 <MX_GPIO_Init+0xa8>)
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	4a11      	ldr	r2, [pc, #68]	; (8001284 <MX_GPIO_Init+0xa8>)
 800123e:	f043 0304 	orr.w	r3, r3, #4
 8001242:	6193      	str	r3, [r2, #24]
 8001244:	4b0f      	ldr	r3, [pc, #60]	; (8001284 <MX_GPIO_Init+0xa8>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	f003 0304 	and.w	r3, r3, #4
 800124c:	603b      	str	r3, [r7, #0]
 800124e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_RESET);
 8001250:	2200      	movs	r2, #0
 8001252:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001256:	480c      	ldr	r0, [pc, #48]	; (8001288 <MX_GPIO_Init+0xac>)
 8001258:	f000 fdac 	bl	8001db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIR_Pin */
  GPIO_InitStruct.Pin = DIR_Pin;
 800125c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001260:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001262:	2301      	movs	r3, #1
 8001264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2300      	movs	r3, #0
 8001268:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126a:	2302      	movs	r3, #2
 800126c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR_GPIO_Port, &GPIO_InitStruct);
 800126e:	f107 0310 	add.w	r3, r7, #16
 8001272:	4619      	mov	r1, r3
 8001274:	4804      	ldr	r0, [pc, #16]	; (8001288 <MX_GPIO_Init+0xac>)
 8001276:	f000 fc19 	bl	8001aac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800127a:	bf00      	nop
 800127c:	3720      	adds	r7, #32
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40021000 	.word	0x40021000
 8001288:	40011000 	.word	0x40011000

0800128c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001290:	b672      	cpsid	i
}
 8001292:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001294:	e7fe      	b.n	8001294 <Error_Handler+0x8>
	...

08001298 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800129e:	4b15      	ldr	r3, [pc, #84]	; (80012f4 <HAL_MspInit+0x5c>)
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	4a14      	ldr	r2, [pc, #80]	; (80012f4 <HAL_MspInit+0x5c>)
 80012a4:	f043 0301 	orr.w	r3, r3, #1
 80012a8:	6193      	str	r3, [r2, #24]
 80012aa:	4b12      	ldr	r3, [pc, #72]	; (80012f4 <HAL_MspInit+0x5c>)
 80012ac:	699b      	ldr	r3, [r3, #24]
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	60bb      	str	r3, [r7, #8]
 80012b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b6:	4b0f      	ldr	r3, [pc, #60]	; (80012f4 <HAL_MspInit+0x5c>)
 80012b8:	69db      	ldr	r3, [r3, #28]
 80012ba:	4a0e      	ldr	r2, [pc, #56]	; (80012f4 <HAL_MspInit+0x5c>)
 80012bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012c0:	61d3      	str	r3, [r2, #28]
 80012c2:	4b0c      	ldr	r3, [pc, #48]	; (80012f4 <HAL_MspInit+0x5c>)
 80012c4:	69db      	ldr	r3, [r3, #28]
 80012c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ca:	607b      	str	r3, [r7, #4]
 80012cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012ce:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <HAL_MspInit+0x60>)
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	4a04      	ldr	r2, [pc, #16]	; (80012f8 <HAL_MspInit+0x60>)
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ea:	bf00      	nop
 80012ec:	3714      	adds	r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr
 80012f4:	40021000 	.word	0x40021000
 80012f8:	40010000 	.word	0x40010000

080012fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b088      	sub	sp, #32
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001304:	f107 0310 	add.w	r3, r7, #16
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a1a      	ldr	r2, [pc, #104]	; (8001380 <HAL_I2C_MspInit+0x84>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d12c      	bne.n	8001376 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800131c:	4b19      	ldr	r3, [pc, #100]	; (8001384 <HAL_I2C_MspInit+0x88>)
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	4a18      	ldr	r2, [pc, #96]	; (8001384 <HAL_I2C_MspInit+0x88>)
 8001322:	f043 0308 	orr.w	r3, r3, #8
 8001326:	6193      	str	r3, [r2, #24]
 8001328:	4b16      	ldr	r3, [pc, #88]	; (8001384 <HAL_I2C_MspInit+0x88>)
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	f003 0308 	and.w	r3, r3, #8
 8001330:	60fb      	str	r3, [r7, #12]
 8001332:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001334:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001338:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800133a:	2312      	movs	r3, #18
 800133c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800133e:	2303      	movs	r3, #3
 8001340:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001342:	f107 0310 	add.w	r3, r7, #16
 8001346:	4619      	mov	r1, r3
 8001348:	480f      	ldr	r0, [pc, #60]	; (8001388 <HAL_I2C_MspInit+0x8c>)
 800134a:	f000 fbaf 	bl	8001aac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800134e:	4b0d      	ldr	r3, [pc, #52]	; (8001384 <HAL_I2C_MspInit+0x88>)
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	4a0c      	ldr	r2, [pc, #48]	; (8001384 <HAL_I2C_MspInit+0x88>)
 8001354:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001358:	61d3      	str	r3, [r2, #28]
 800135a:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <HAL_I2C_MspInit+0x88>)
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001366:	2200      	movs	r2, #0
 8001368:	2100      	movs	r1, #0
 800136a:	2021      	movs	r0, #33	; 0x21
 800136c:	f000 faa7 	bl	80018be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001370:	2021      	movs	r0, #33	; 0x21
 8001372:	f000 fac0 	bl	80018f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001376:	bf00      	nop
 8001378:	3720      	adds	r7, #32
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40005800 	.word	0x40005800
 8001384:	40021000 	.word	0x40021000
 8001388:	40010c00 	.word	0x40010c00

0800138c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b088      	sub	sp, #32
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001394:	f107 0310 	add.w	r3, r7, #16
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a20      	ldr	r2, [pc, #128]	; (8001428 <HAL_UART_MspInit+0x9c>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d139      	bne.n	8001420 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013ac:	4b1f      	ldr	r3, [pc, #124]	; (800142c <HAL_UART_MspInit+0xa0>)
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	4a1e      	ldr	r2, [pc, #120]	; (800142c <HAL_UART_MspInit+0xa0>)
 80013b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013b6:	6193      	str	r3, [r2, #24]
 80013b8:	4b1c      	ldr	r3, [pc, #112]	; (800142c <HAL_UART_MspInit+0xa0>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013c0:	60fb      	str	r3, [r7, #12]
 80013c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c4:	4b19      	ldr	r3, [pc, #100]	; (800142c <HAL_UART_MspInit+0xa0>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	4a18      	ldr	r2, [pc, #96]	; (800142c <HAL_UART_MspInit+0xa0>)
 80013ca:	f043 0304 	orr.w	r3, r3, #4
 80013ce:	6193      	str	r3, [r2, #24]
 80013d0:	4b16      	ldr	r3, [pc, #88]	; (800142c <HAL_UART_MspInit+0xa0>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	f003 0304 	and.w	r3, r3, #4
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e2:	2302      	movs	r3, #2
 80013e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e6:	2303      	movs	r3, #3
 80013e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ea:	f107 0310 	add.w	r3, r7, #16
 80013ee:	4619      	mov	r1, r3
 80013f0:	480f      	ldr	r0, [pc, #60]	; (8001430 <HAL_UART_MspInit+0xa4>)
 80013f2:	f000 fb5b 	bl	8001aac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001404:	f107 0310 	add.w	r3, r7, #16
 8001408:	4619      	mov	r1, r3
 800140a:	4809      	ldr	r0, [pc, #36]	; (8001430 <HAL_UART_MspInit+0xa4>)
 800140c:	f000 fb4e 	bl	8001aac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001410:	2200      	movs	r2, #0
 8001412:	2100      	movs	r1, #0
 8001414:	2025      	movs	r0, #37	; 0x25
 8001416:	f000 fa52 	bl	80018be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800141a:	2025      	movs	r0, #37	; 0x25
 800141c:	f000 fa6b 	bl	80018f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001420:	bf00      	nop
 8001422:	3720      	adds	r7, #32
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40013800 	.word	0x40013800
 800142c:	40021000 	.word	0x40021000
 8001430:	40010800 	.word	0x40010800

08001434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001438:	e7fe      	b.n	8001438 <NMI_Handler+0x4>

0800143a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800143e:	e7fe      	b.n	800143e <HardFault_Handler+0x4>

08001440 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001444:	e7fe      	b.n	8001444 <MemManage_Handler+0x4>

08001446 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001446:	b480      	push	{r7}
 8001448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800144a:	e7fe      	b.n	800144a <BusFault_Handler+0x4>

0800144c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001450:	e7fe      	b.n	8001450 <UsageFault_Handler+0x4>

08001452 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001456:	bf00      	nop
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr

0800145e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	46bd      	mov	sp, r7
 8001466:	bc80      	pop	{r7}
 8001468:	4770      	bx	lr

0800146a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr

08001476 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800147a:	f000 f92d 	bl	80016d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
	...

08001484 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001488:	4802      	ldr	r0, [pc, #8]	; (8001494 <I2C2_EV_IRQHandler+0x10>)
 800148a:	f001 f877 	bl	800257c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	200001f0 	.word	0x200001f0

08001498 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800149c:	4802      	ldr	r0, [pc, #8]	; (80014a8 <USART1_IRQHandler+0x10>)
 800149e:	f003 fb91 	bl	8004bc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80014a2:	bf00      	nop
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	20000244 	.word	0x20000244

080014ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  return 1;
 80014b0:	2301      	movs	r3, #1
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bc80      	pop	{r7}
 80014b8:	4770      	bx	lr

080014ba <_kill>:

int _kill(int pid, int sig)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b082      	sub	sp, #8
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
 80014c2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014c4:	f004 febc 	bl	8006240 <__errno>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2216      	movs	r2, #22
 80014cc:	601a      	str	r2, [r3, #0]
  return -1;
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <_exit>:

void _exit (int status)
{
 80014da:	b580      	push	{r7, lr}
 80014dc:	b082      	sub	sp, #8
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014e2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f7ff ffe7 	bl	80014ba <_kill>
  while (1) {}    /* Make sure we hang here */
 80014ec:	e7fe      	b.n	80014ec <_exit+0x12>

080014ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014ee:	b580      	push	{r7, lr}
 80014f0:	b086      	sub	sp, #24
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	60f8      	str	r0, [r7, #12]
 80014f6:	60b9      	str	r1, [r7, #8]
 80014f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014fa:	2300      	movs	r3, #0
 80014fc:	617b      	str	r3, [r7, #20]
 80014fe:	e00a      	b.n	8001516 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001500:	f3af 8000 	nop.w
 8001504:	4601      	mov	r1, r0
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	1c5a      	adds	r2, r3, #1
 800150a:	60ba      	str	r2, [r7, #8]
 800150c:	b2ca      	uxtb	r2, r1
 800150e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	3301      	adds	r3, #1
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	697a      	ldr	r2, [r7, #20]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	429a      	cmp	r2, r3
 800151c:	dbf0      	blt.n	8001500 <_read+0x12>
  }

  return len;
 800151e:	687b      	ldr	r3, [r7, #4]
}
 8001520:	4618      	mov	r0, r3
 8001522:	3718      	adds	r7, #24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001530:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001534:	4618      	mov	r0, r3
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr

0800153e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800153e:	b480      	push	{r7}
 8001540:	b083      	sub	sp, #12
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
 8001546:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800154e:	605a      	str	r2, [r3, #4]
  return 0;
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr

0800155c <_isatty>:

int _isatty(int file)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001564:	2301      	movs	r3, #1
}
 8001566:	4618      	mov	r0, r3
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr

08001570 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3714      	adds	r7, #20
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr

08001588 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b086      	sub	sp, #24
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001590:	4a14      	ldr	r2, [pc, #80]	; (80015e4 <_sbrk+0x5c>)
 8001592:	4b15      	ldr	r3, [pc, #84]	; (80015e8 <_sbrk+0x60>)
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800159c:	4b13      	ldr	r3, [pc, #76]	; (80015ec <_sbrk+0x64>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d102      	bne.n	80015aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015a4:	4b11      	ldr	r3, [pc, #68]	; (80015ec <_sbrk+0x64>)
 80015a6:	4a12      	ldr	r2, [pc, #72]	; (80015f0 <_sbrk+0x68>)
 80015a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015aa:	4b10      	ldr	r3, [pc, #64]	; (80015ec <_sbrk+0x64>)
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4413      	add	r3, r2
 80015b2:	693a      	ldr	r2, [r7, #16]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d207      	bcs.n	80015c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015b8:	f004 fe42 	bl	8006240 <__errno>
 80015bc:	4603      	mov	r3, r0
 80015be:	220c      	movs	r2, #12
 80015c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015c6:	e009      	b.n	80015dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015c8:	4b08      	ldr	r3, [pc, #32]	; (80015ec <_sbrk+0x64>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015ce:	4b07      	ldr	r3, [pc, #28]	; (80015ec <_sbrk+0x64>)
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4413      	add	r3, r2
 80015d6:	4a05      	ldr	r2, [pc, #20]	; (80015ec <_sbrk+0x64>)
 80015d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015da:	68fb      	ldr	r3, [r7, #12]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3718      	adds	r7, #24
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	20005000 	.word	0x20005000
 80015e8:	00000400 	.word	0x00000400
 80015ec:	20000294 	.word	0x20000294
 80015f0:	200003e8 	.word	0x200003e8

080015f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bc80      	pop	{r7}
 80015fe:	4770      	bx	lr

08001600 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001600:	f7ff fff8 	bl	80015f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001604:	480b      	ldr	r0, [pc, #44]	; (8001634 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001606:	490c      	ldr	r1, [pc, #48]	; (8001638 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001608:	4a0c      	ldr	r2, [pc, #48]	; (800163c <LoopFillZerobss+0x16>)
  movs r3, #0
 800160a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800160c:	e002      	b.n	8001614 <LoopCopyDataInit>

0800160e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800160e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001610:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001612:	3304      	adds	r3, #4

08001614 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001614:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001616:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001618:	d3f9      	bcc.n	800160e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800161a:	4a09      	ldr	r2, [pc, #36]	; (8001640 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800161c:	4c09      	ldr	r4, [pc, #36]	; (8001644 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800161e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001620:	e001      	b.n	8001626 <LoopFillZerobss>

08001622 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001622:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001624:	3204      	adds	r2, #4

08001626 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001626:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001628:	d3fb      	bcc.n	8001622 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800162a:	f004 fe0f 	bl	800624c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800162e:	f7ff fd13 	bl	8001058 <main>
  bx lr
 8001632:	4770      	bx	lr
  ldr r0, =_sdata
 8001634:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001638:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800163c:	08008314 	.word	0x08008314
  ldr r2, =_sbss
 8001640:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001644:	200003e8 	.word	0x200003e8

08001648 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001648:	e7fe      	b.n	8001648 <ADC1_2_IRQHandler>
	...

0800164c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001650:	4b08      	ldr	r3, [pc, #32]	; (8001674 <HAL_Init+0x28>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a07      	ldr	r2, [pc, #28]	; (8001674 <HAL_Init+0x28>)
 8001656:	f043 0310 	orr.w	r3, r3, #16
 800165a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800165c:	2003      	movs	r0, #3
 800165e:	f000 f923 	bl	80018a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001662:	200f      	movs	r0, #15
 8001664:	f000 f808 	bl	8001678 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001668:	f7ff fe16 	bl	8001298 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800166c:	2300      	movs	r3, #0
}
 800166e:	4618      	mov	r0, r3
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40022000 	.word	0x40022000

08001678 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <HAL_InitTick+0x54>)
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	4b12      	ldr	r3, [pc, #72]	; (80016d0 <HAL_InitTick+0x58>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	4619      	mov	r1, r3
 800168a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800168e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001692:	fbb2 f3f3 	udiv	r3, r2, r3
 8001696:	4618      	mov	r0, r3
 8001698:	f000 f93b 	bl	8001912 <HAL_SYSTICK_Config>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e00e      	b.n	80016c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2b0f      	cmp	r3, #15
 80016aa:	d80a      	bhi.n	80016c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016ac:	2200      	movs	r2, #0
 80016ae:	6879      	ldr	r1, [r7, #4]
 80016b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80016b4:	f000 f903 	bl	80018be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016b8:	4a06      	ldr	r2, [pc, #24]	; (80016d4 <HAL_InitTick+0x5c>)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016be:	2300      	movs	r3, #0
 80016c0:	e000      	b.n	80016c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	20000000 	.word	0x20000000
 80016d0:	20000008 	.word	0x20000008
 80016d4:	20000004 	.word	0x20000004

080016d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016dc:	4b05      	ldr	r3, [pc, #20]	; (80016f4 <HAL_IncTick+0x1c>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	461a      	mov	r2, r3
 80016e2:	4b05      	ldr	r3, [pc, #20]	; (80016f8 <HAL_IncTick+0x20>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4413      	add	r3, r2
 80016e8:	4a03      	ldr	r2, [pc, #12]	; (80016f8 <HAL_IncTick+0x20>)
 80016ea:	6013      	str	r3, [r2, #0]
}
 80016ec:	bf00      	nop
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr
 80016f4:	20000008 	.word	0x20000008
 80016f8:	20000298 	.word	0x20000298

080016fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001700:	4b02      	ldr	r3, [pc, #8]	; (800170c <HAL_GetTick+0x10>)
 8001702:	681b      	ldr	r3, [r3, #0]
}
 8001704:	4618      	mov	r0, r3
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr
 800170c:	20000298 	.word	0x20000298

08001710 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001710:	b480      	push	{r7}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f003 0307 	and.w	r3, r3, #7
 800171e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001720:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <__NVIC_SetPriorityGrouping+0x44>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001726:	68ba      	ldr	r2, [r7, #8]
 8001728:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800172c:	4013      	ands	r3, r2
 800172e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001738:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800173c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001740:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001742:	4a04      	ldr	r2, [pc, #16]	; (8001754 <__NVIC_SetPriorityGrouping+0x44>)
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	60d3      	str	r3, [r2, #12]
}
 8001748:	bf00      	nop
 800174a:	3714      	adds	r7, #20
 800174c:	46bd      	mov	sp, r7
 800174e:	bc80      	pop	{r7}
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	e000ed00 	.word	0xe000ed00

08001758 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800175c:	4b04      	ldr	r3, [pc, #16]	; (8001770 <__NVIC_GetPriorityGrouping+0x18>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	0a1b      	lsrs	r3, r3, #8
 8001762:	f003 0307 	and.w	r3, r3, #7
}
 8001766:	4618      	mov	r0, r3
 8001768:	46bd      	mov	sp, r7
 800176a:	bc80      	pop	{r7}
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800177e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001782:	2b00      	cmp	r3, #0
 8001784:	db0b      	blt.n	800179e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	f003 021f 	and.w	r2, r3, #31
 800178c:	4906      	ldr	r1, [pc, #24]	; (80017a8 <__NVIC_EnableIRQ+0x34>)
 800178e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001792:	095b      	lsrs	r3, r3, #5
 8001794:	2001      	movs	r0, #1
 8001796:	fa00 f202 	lsl.w	r2, r0, r2
 800179a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800179e:	bf00      	nop
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr
 80017a8:	e000e100 	.word	0xe000e100

080017ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	6039      	str	r1, [r7, #0]
 80017b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	db0a      	blt.n	80017d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	490c      	ldr	r1, [pc, #48]	; (80017f8 <__NVIC_SetPriority+0x4c>)
 80017c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ca:	0112      	lsls	r2, r2, #4
 80017cc:	b2d2      	uxtb	r2, r2
 80017ce:	440b      	add	r3, r1
 80017d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017d4:	e00a      	b.n	80017ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	4908      	ldr	r1, [pc, #32]	; (80017fc <__NVIC_SetPriority+0x50>)
 80017dc:	79fb      	ldrb	r3, [r7, #7]
 80017de:	f003 030f 	and.w	r3, r3, #15
 80017e2:	3b04      	subs	r3, #4
 80017e4:	0112      	lsls	r2, r2, #4
 80017e6:	b2d2      	uxtb	r2, r2
 80017e8:	440b      	add	r3, r1
 80017ea:	761a      	strb	r2, [r3, #24]
}
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bc80      	pop	{r7}
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	e000e100 	.word	0xe000e100
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001800:	b480      	push	{r7}
 8001802:	b089      	sub	sp, #36	; 0x24
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	f1c3 0307 	rsb	r3, r3, #7
 800181a:	2b04      	cmp	r3, #4
 800181c:	bf28      	it	cs
 800181e:	2304      	movcs	r3, #4
 8001820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	3304      	adds	r3, #4
 8001826:	2b06      	cmp	r3, #6
 8001828:	d902      	bls.n	8001830 <NVIC_EncodePriority+0x30>
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	3b03      	subs	r3, #3
 800182e:	e000      	b.n	8001832 <NVIC_EncodePriority+0x32>
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001834:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	43da      	mvns	r2, r3
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	401a      	ands	r2, r3
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001848:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	fa01 f303 	lsl.w	r3, r1, r3
 8001852:	43d9      	mvns	r1, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001858:	4313      	orrs	r3, r2
         );
}
 800185a:	4618      	mov	r0, r3
 800185c:	3724      	adds	r7, #36	; 0x24
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr

08001864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3b01      	subs	r3, #1
 8001870:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001874:	d301      	bcc.n	800187a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001876:	2301      	movs	r3, #1
 8001878:	e00f      	b.n	800189a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800187a:	4a0a      	ldr	r2, [pc, #40]	; (80018a4 <SysTick_Config+0x40>)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	3b01      	subs	r3, #1
 8001880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001882:	210f      	movs	r1, #15
 8001884:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001888:	f7ff ff90 	bl	80017ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800188c:	4b05      	ldr	r3, [pc, #20]	; (80018a4 <SysTick_Config+0x40>)
 800188e:	2200      	movs	r2, #0
 8001890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001892:	4b04      	ldr	r3, [pc, #16]	; (80018a4 <SysTick_Config+0x40>)
 8001894:	2207      	movs	r2, #7
 8001896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001898:	2300      	movs	r3, #0
}
 800189a:	4618      	mov	r0, r3
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	e000e010 	.word	0xe000e010

080018a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f7ff ff2d 	bl	8001710 <__NVIC_SetPriorityGrouping>
}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018be:	b580      	push	{r7, lr}
 80018c0:	b086      	sub	sp, #24
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	4603      	mov	r3, r0
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	607a      	str	r2, [r7, #4]
 80018ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018d0:	f7ff ff42 	bl	8001758 <__NVIC_GetPriorityGrouping>
 80018d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	68b9      	ldr	r1, [r7, #8]
 80018da:	6978      	ldr	r0, [r7, #20]
 80018dc:	f7ff ff90 	bl	8001800 <NVIC_EncodePriority>
 80018e0:	4602      	mov	r2, r0
 80018e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018e6:	4611      	mov	r1, r2
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff5f 	bl	80017ac <__NVIC_SetPriority>
}
 80018ee:	bf00      	nop
 80018f0:	3718      	adds	r7, #24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b082      	sub	sp, #8
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	4603      	mov	r3, r0
 80018fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff ff35 	bl	8001774 <__NVIC_EnableIRQ>
}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001912:	b580      	push	{r7, lr}
 8001914:	b082      	sub	sp, #8
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f7ff ffa2 	bl	8001864 <SysTick_Config>
 8001920:	4603      	mov	r3, r0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800192a:	b480      	push	{r7}
 800192c:	b085      	sub	sp, #20
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001932:	2300      	movs	r3, #0
 8001934:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800193c:	b2db      	uxtb	r3, r3
 800193e:	2b02      	cmp	r3, #2
 8001940:	d008      	beq.n	8001954 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2204      	movs	r2, #4
 8001946:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2200      	movs	r2, #0
 800194c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	e020      	b.n	8001996 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f022 020e 	bic.w	r2, r2, #14
 8001962:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f022 0201 	bic.w	r2, r2, #1
 8001972:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800197c:	2101      	movs	r1, #1
 800197e:	fa01 f202 	lsl.w	r2, r1, r2
 8001982:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2201      	movs	r2, #1
 8001988:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001994:	7bfb      	ldrb	r3, [r7, #15]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr

080019a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019a8:	2300      	movs	r3, #0
 80019aa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d005      	beq.n	80019c4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2204      	movs	r2, #4
 80019bc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	73fb      	strb	r3, [r7, #15]
 80019c2:	e051      	b.n	8001a68 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f022 020e 	bic.w	r2, r2, #14
 80019d2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f022 0201 	bic.w	r2, r2, #1
 80019e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a22      	ldr	r2, [pc, #136]	; (8001a74 <HAL_DMA_Abort_IT+0xd4>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d029      	beq.n	8001a42 <HAL_DMA_Abort_IT+0xa2>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a21      	ldr	r2, [pc, #132]	; (8001a78 <HAL_DMA_Abort_IT+0xd8>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d022      	beq.n	8001a3e <HAL_DMA_Abort_IT+0x9e>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a1f      	ldr	r2, [pc, #124]	; (8001a7c <HAL_DMA_Abort_IT+0xdc>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d01a      	beq.n	8001a38 <HAL_DMA_Abort_IT+0x98>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a1e      	ldr	r2, [pc, #120]	; (8001a80 <HAL_DMA_Abort_IT+0xe0>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d012      	beq.n	8001a32 <HAL_DMA_Abort_IT+0x92>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a1c      	ldr	r2, [pc, #112]	; (8001a84 <HAL_DMA_Abort_IT+0xe4>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d00a      	beq.n	8001a2c <HAL_DMA_Abort_IT+0x8c>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a1b      	ldr	r2, [pc, #108]	; (8001a88 <HAL_DMA_Abort_IT+0xe8>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d102      	bne.n	8001a26 <HAL_DMA_Abort_IT+0x86>
 8001a20:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001a24:	e00e      	b.n	8001a44 <HAL_DMA_Abort_IT+0xa4>
 8001a26:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a2a:	e00b      	b.n	8001a44 <HAL_DMA_Abort_IT+0xa4>
 8001a2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a30:	e008      	b.n	8001a44 <HAL_DMA_Abort_IT+0xa4>
 8001a32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a36:	e005      	b.n	8001a44 <HAL_DMA_Abort_IT+0xa4>
 8001a38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a3c:	e002      	b.n	8001a44 <HAL_DMA_Abort_IT+0xa4>
 8001a3e:	2310      	movs	r3, #16
 8001a40:	e000      	b.n	8001a44 <HAL_DMA_Abort_IT+0xa4>
 8001a42:	2301      	movs	r3, #1
 8001a44:	4a11      	ldr	r2, [pc, #68]	; (8001a8c <HAL_DMA_Abort_IT+0xec>)
 8001a46:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d003      	beq.n	8001a68 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	4798      	blx	r3
    } 
  }
  return status;
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40020008 	.word	0x40020008
 8001a78:	4002001c 	.word	0x4002001c
 8001a7c:	40020030 	.word	0x40020030
 8001a80:	40020044 	.word	0x40020044
 8001a84:	40020058 	.word	0x40020058
 8001a88:	4002006c 	.word	0x4002006c
 8001a8c:	40020000 	.word	0x40020000

08001a90 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a9e:	b2db      	uxtb	r3, r3
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr
	...

08001aac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b08b      	sub	sp, #44	; 0x2c
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001aba:	2300      	movs	r3, #0
 8001abc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001abe:	e169      	b.n	8001d94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	69fa      	ldr	r2, [r7, #28]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	f040 8158 	bne.w	8001d8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	4a9a      	ldr	r2, [pc, #616]	; (8001d4c <HAL_GPIO_Init+0x2a0>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d05e      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001ae8:	4a98      	ldr	r2, [pc, #608]	; (8001d4c <HAL_GPIO_Init+0x2a0>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d875      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001aee:	4a98      	ldr	r2, [pc, #608]	; (8001d50 <HAL_GPIO_Init+0x2a4>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d058      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001af4:	4a96      	ldr	r2, [pc, #600]	; (8001d50 <HAL_GPIO_Init+0x2a4>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d86f      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001afa:	4a96      	ldr	r2, [pc, #600]	; (8001d54 <HAL_GPIO_Init+0x2a8>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d052      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001b00:	4a94      	ldr	r2, [pc, #592]	; (8001d54 <HAL_GPIO_Init+0x2a8>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d869      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001b06:	4a94      	ldr	r2, [pc, #592]	; (8001d58 <HAL_GPIO_Init+0x2ac>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d04c      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001b0c:	4a92      	ldr	r2, [pc, #584]	; (8001d58 <HAL_GPIO_Init+0x2ac>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d863      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001b12:	4a92      	ldr	r2, [pc, #584]	; (8001d5c <HAL_GPIO_Init+0x2b0>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d046      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001b18:	4a90      	ldr	r2, [pc, #576]	; (8001d5c <HAL_GPIO_Init+0x2b0>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d85d      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001b1e:	2b12      	cmp	r3, #18
 8001b20:	d82a      	bhi.n	8001b78 <HAL_GPIO_Init+0xcc>
 8001b22:	2b12      	cmp	r3, #18
 8001b24:	d859      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001b26:	a201      	add	r2, pc, #4	; (adr r2, 8001b2c <HAL_GPIO_Init+0x80>)
 8001b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b2c:	08001ba7 	.word	0x08001ba7
 8001b30:	08001b81 	.word	0x08001b81
 8001b34:	08001b93 	.word	0x08001b93
 8001b38:	08001bd5 	.word	0x08001bd5
 8001b3c:	08001bdb 	.word	0x08001bdb
 8001b40:	08001bdb 	.word	0x08001bdb
 8001b44:	08001bdb 	.word	0x08001bdb
 8001b48:	08001bdb 	.word	0x08001bdb
 8001b4c:	08001bdb 	.word	0x08001bdb
 8001b50:	08001bdb 	.word	0x08001bdb
 8001b54:	08001bdb 	.word	0x08001bdb
 8001b58:	08001bdb 	.word	0x08001bdb
 8001b5c:	08001bdb 	.word	0x08001bdb
 8001b60:	08001bdb 	.word	0x08001bdb
 8001b64:	08001bdb 	.word	0x08001bdb
 8001b68:	08001bdb 	.word	0x08001bdb
 8001b6c:	08001bdb 	.word	0x08001bdb
 8001b70:	08001b89 	.word	0x08001b89
 8001b74:	08001b9d 	.word	0x08001b9d
 8001b78:	4a79      	ldr	r2, [pc, #484]	; (8001d60 <HAL_GPIO_Init+0x2b4>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d013      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b7e:	e02c      	b.n	8001bda <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	623b      	str	r3, [r7, #32]
          break;
 8001b86:	e029      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	623b      	str	r3, [r7, #32]
          break;
 8001b90:	e024      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	3308      	adds	r3, #8
 8001b98:	623b      	str	r3, [r7, #32]
          break;
 8001b9a:	e01f      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	330c      	adds	r3, #12
 8001ba2:	623b      	str	r3, [r7, #32]
          break;
 8001ba4:	e01a      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d102      	bne.n	8001bb4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bae:	2304      	movs	r3, #4
 8001bb0:	623b      	str	r3, [r7, #32]
          break;
 8001bb2:	e013      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d105      	bne.n	8001bc8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bbc:	2308      	movs	r3, #8
 8001bbe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	69fa      	ldr	r2, [r7, #28]
 8001bc4:	611a      	str	r2, [r3, #16]
          break;
 8001bc6:	e009      	b.n	8001bdc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bc8:	2308      	movs	r3, #8
 8001bca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	69fa      	ldr	r2, [r7, #28]
 8001bd0:	615a      	str	r2, [r3, #20]
          break;
 8001bd2:	e003      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	623b      	str	r3, [r7, #32]
          break;
 8001bd8:	e000      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          break;
 8001bda:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	2bff      	cmp	r3, #255	; 0xff
 8001be0:	d801      	bhi.n	8001be6 <HAL_GPIO_Init+0x13a>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	e001      	b.n	8001bea <HAL_GPIO_Init+0x13e>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	3304      	adds	r3, #4
 8001bea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	2bff      	cmp	r3, #255	; 0xff
 8001bf0:	d802      	bhi.n	8001bf8 <HAL_GPIO_Init+0x14c>
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	e002      	b.n	8001bfe <HAL_GPIO_Init+0x152>
 8001bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfa:	3b08      	subs	r3, #8
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	210f      	movs	r1, #15
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	401a      	ands	r2, r3
 8001c10:	6a39      	ldr	r1, [r7, #32]
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	fa01 f303 	lsl.w	r3, r1, r3
 8001c18:	431a      	orrs	r2, r3
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	f000 80b1 	beq.w	8001d8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c2c:	4b4d      	ldr	r3, [pc, #308]	; (8001d64 <HAL_GPIO_Init+0x2b8>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	4a4c      	ldr	r2, [pc, #304]	; (8001d64 <HAL_GPIO_Init+0x2b8>)
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	6193      	str	r3, [r2, #24]
 8001c38:	4b4a      	ldr	r3, [pc, #296]	; (8001d64 <HAL_GPIO_Init+0x2b8>)
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c44:	4a48      	ldr	r2, [pc, #288]	; (8001d68 <HAL_GPIO_Init+0x2bc>)
 8001c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c48:	089b      	lsrs	r3, r3, #2
 8001c4a:	3302      	adds	r3, #2
 8001c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c54:	f003 0303 	and.w	r3, r3, #3
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	220f      	movs	r2, #15
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	43db      	mvns	r3, r3
 8001c62:	68fa      	ldr	r2, [r7, #12]
 8001c64:	4013      	ands	r3, r2
 8001c66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	4a40      	ldr	r2, [pc, #256]	; (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d013      	beq.n	8001c98 <HAL_GPIO_Init+0x1ec>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a3f      	ldr	r2, [pc, #252]	; (8001d70 <HAL_GPIO_Init+0x2c4>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d00d      	beq.n	8001c94 <HAL_GPIO_Init+0x1e8>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a3e      	ldr	r2, [pc, #248]	; (8001d74 <HAL_GPIO_Init+0x2c8>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d007      	beq.n	8001c90 <HAL_GPIO_Init+0x1e4>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a3d      	ldr	r2, [pc, #244]	; (8001d78 <HAL_GPIO_Init+0x2cc>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d101      	bne.n	8001c8c <HAL_GPIO_Init+0x1e0>
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e006      	b.n	8001c9a <HAL_GPIO_Init+0x1ee>
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	e004      	b.n	8001c9a <HAL_GPIO_Init+0x1ee>
 8001c90:	2302      	movs	r3, #2
 8001c92:	e002      	b.n	8001c9a <HAL_GPIO_Init+0x1ee>
 8001c94:	2301      	movs	r3, #1
 8001c96:	e000      	b.n	8001c9a <HAL_GPIO_Init+0x1ee>
 8001c98:	2300      	movs	r3, #0
 8001c9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c9c:	f002 0203 	and.w	r2, r2, #3
 8001ca0:	0092      	lsls	r2, r2, #2
 8001ca2:	4093      	lsls	r3, r2
 8001ca4:	68fa      	ldr	r2, [r7, #12]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001caa:	492f      	ldr	r1, [pc, #188]	; (8001d68 <HAL_GPIO_Init+0x2bc>)
 8001cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cae:	089b      	lsrs	r3, r3, #2
 8001cb0:	3302      	adds	r3, #2
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d006      	beq.n	8001cd2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cc4:	4b2d      	ldr	r3, [pc, #180]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cc6:	689a      	ldr	r2, [r3, #8]
 8001cc8:	492c      	ldr	r1, [pc, #176]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	608b      	str	r3, [r1, #8]
 8001cd0:	e006      	b.n	8001ce0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001cd2:	4b2a      	ldr	r3, [pc, #168]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cd4:	689a      	ldr	r2, [r3, #8]
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	4928      	ldr	r1, [pc, #160]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cdc:	4013      	ands	r3, r2
 8001cde:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d006      	beq.n	8001cfa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001cec:	4b23      	ldr	r3, [pc, #140]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cee:	68da      	ldr	r2, [r3, #12]
 8001cf0:	4922      	ldr	r1, [pc, #136]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	60cb      	str	r3, [r1, #12]
 8001cf8:	e006      	b.n	8001d08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cfa:	4b20      	ldr	r3, [pc, #128]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cfc:	68da      	ldr	r2, [r3, #12]
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	491e      	ldr	r1, [pc, #120]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d04:	4013      	ands	r3, r2
 8001d06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d006      	beq.n	8001d22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d14:	4b19      	ldr	r3, [pc, #100]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d16:	685a      	ldr	r2, [r3, #4]
 8001d18:	4918      	ldr	r1, [pc, #96]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	604b      	str	r3, [r1, #4]
 8001d20:	e006      	b.n	8001d30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d22:	4b16      	ldr	r3, [pc, #88]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d24:	685a      	ldr	r2, [r3, #4]
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	4914      	ldr	r1, [pc, #80]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d021      	beq.n	8001d80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d3c:	4b0f      	ldr	r3, [pc, #60]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	490e      	ldr	r1, [pc, #56]	; (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	600b      	str	r3, [r1, #0]
 8001d48:	e021      	b.n	8001d8e <HAL_GPIO_Init+0x2e2>
 8001d4a:	bf00      	nop
 8001d4c:	10320000 	.word	0x10320000
 8001d50:	10310000 	.word	0x10310000
 8001d54:	10220000 	.word	0x10220000
 8001d58:	10210000 	.word	0x10210000
 8001d5c:	10120000 	.word	0x10120000
 8001d60:	10110000 	.word	0x10110000
 8001d64:	40021000 	.word	0x40021000
 8001d68:	40010000 	.word	0x40010000
 8001d6c:	40010800 	.word	0x40010800
 8001d70:	40010c00 	.word	0x40010c00
 8001d74:	40011000 	.word	0x40011000
 8001d78:	40011400 	.word	0x40011400
 8001d7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d80:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <HAL_GPIO_Init+0x304>)
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	43db      	mvns	r3, r3
 8001d88:	4909      	ldr	r1, [pc, #36]	; (8001db0 <HAL_GPIO_Init+0x304>)
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d90:	3301      	adds	r3, #1
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	f47f ae8e 	bne.w	8001ac0 <HAL_GPIO_Init+0x14>
  }
}
 8001da4:	bf00      	nop
 8001da6:	bf00      	nop
 8001da8:	372c      	adds	r7, #44	; 0x2c
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr
 8001db0:	40010400 	.word	0x40010400

08001db4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	807b      	strh	r3, [r7, #2]
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dc4:	787b      	ldrb	r3, [r7, #1]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dca:	887a      	ldrh	r2, [r7, #2]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001dd0:	e003      	b.n	8001dda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001dd2:	887b      	ldrh	r3, [r7, #2]
 8001dd4:	041a      	lsls	r2, r3, #16
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	611a      	str	r2, [r3, #16]
}
 8001dda:	bf00      	nop
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d101      	bne.n	8001df6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e12b      	b.n	800204e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d106      	bne.n	8001e10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f7ff fa76 	bl	80012fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2224      	movs	r2, #36	; 0x24
 8001e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f022 0201 	bic.w	r2, r2, #1
 8001e26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e48:	f002 fdf0 	bl	8004a2c <HAL_RCC_GetPCLK1Freq>
 8001e4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	4a81      	ldr	r2, [pc, #516]	; (8002058 <HAL_I2C_Init+0x274>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d807      	bhi.n	8001e68 <HAL_I2C_Init+0x84>
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	4a80      	ldr	r2, [pc, #512]	; (800205c <HAL_I2C_Init+0x278>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	bf94      	ite	ls
 8001e60:	2301      	movls	r3, #1
 8001e62:	2300      	movhi	r3, #0
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	e006      	b.n	8001e76 <HAL_I2C_Init+0x92>
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	4a7d      	ldr	r2, [pc, #500]	; (8002060 <HAL_I2C_Init+0x27c>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	bf94      	ite	ls
 8001e70:	2301      	movls	r3, #1
 8001e72:	2300      	movhi	r3, #0
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e0e7      	b.n	800204e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	4a78      	ldr	r2, [pc, #480]	; (8002064 <HAL_I2C_Init+0x280>)
 8001e82:	fba2 2303 	umull	r2, r3, r2, r3
 8001e86:	0c9b      	lsrs	r3, r3, #18
 8001e88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	68ba      	ldr	r2, [r7, #8]
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	6a1b      	ldr	r3, [r3, #32]
 8001ea4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	4a6a      	ldr	r2, [pc, #424]	; (8002058 <HAL_I2C_Init+0x274>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d802      	bhi.n	8001eb8 <HAL_I2C_Init+0xd4>
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	e009      	b.n	8001ecc <HAL_I2C_Init+0xe8>
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001ebe:	fb02 f303 	mul.w	r3, r2, r3
 8001ec2:	4a69      	ldr	r2, [pc, #420]	; (8002068 <HAL_I2C_Init+0x284>)
 8001ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec8:	099b      	lsrs	r3, r3, #6
 8001eca:	3301      	adds	r3, #1
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	6812      	ldr	r2, [r2, #0]
 8001ed0:	430b      	orrs	r3, r1
 8001ed2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001ede:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	495c      	ldr	r1, [pc, #368]	; (8002058 <HAL_I2C_Init+0x274>)
 8001ee8:	428b      	cmp	r3, r1
 8001eea:	d819      	bhi.n	8001f20 <HAL_I2C_Init+0x13c>
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	1e59      	subs	r1, r3, #1
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001efa:	1c59      	adds	r1, r3, #1
 8001efc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f00:	400b      	ands	r3, r1
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d00a      	beq.n	8001f1c <HAL_I2C_Init+0x138>
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	1e59      	subs	r1, r3, #1
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f14:	3301      	adds	r3, #1
 8001f16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f1a:	e051      	b.n	8001fc0 <HAL_I2C_Init+0x1dc>
 8001f1c:	2304      	movs	r3, #4
 8001f1e:	e04f      	b.n	8001fc0 <HAL_I2C_Init+0x1dc>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d111      	bne.n	8001f4c <HAL_I2C_Init+0x168>
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	1e58      	subs	r0, r3, #1
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6859      	ldr	r1, [r3, #4]
 8001f30:	460b      	mov	r3, r1
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	440b      	add	r3, r1
 8001f36:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	bf0c      	ite	eq
 8001f44:	2301      	moveq	r3, #1
 8001f46:	2300      	movne	r3, #0
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	e012      	b.n	8001f72 <HAL_I2C_Init+0x18e>
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	1e58      	subs	r0, r3, #1
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6859      	ldr	r1, [r3, #4]
 8001f54:	460b      	mov	r3, r1
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	440b      	add	r3, r1
 8001f5a:	0099      	lsls	r1, r3, #2
 8001f5c:	440b      	add	r3, r1
 8001f5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f62:	3301      	adds	r3, #1
 8001f64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	bf0c      	ite	eq
 8001f6c:	2301      	moveq	r3, #1
 8001f6e:	2300      	movne	r3, #0
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <HAL_I2C_Init+0x196>
 8001f76:	2301      	movs	r3, #1
 8001f78:	e022      	b.n	8001fc0 <HAL_I2C_Init+0x1dc>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d10e      	bne.n	8001fa0 <HAL_I2C_Init+0x1bc>
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	1e58      	subs	r0, r3, #1
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6859      	ldr	r1, [r3, #4]
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	440b      	add	r3, r1
 8001f90:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f94:	3301      	adds	r3, #1
 8001f96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f9e:	e00f      	b.n	8001fc0 <HAL_I2C_Init+0x1dc>
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	1e58      	subs	r0, r3, #1
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6859      	ldr	r1, [r3, #4]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	440b      	add	r3, r1
 8001fae:	0099      	lsls	r1, r3, #2
 8001fb0:	440b      	add	r3, r1
 8001fb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fbc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001fc0:	6879      	ldr	r1, [r7, #4]
 8001fc2:	6809      	ldr	r1, [r1, #0]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	69da      	ldr	r2, [r3, #28]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a1b      	ldr	r3, [r3, #32]
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001fee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	6911      	ldr	r1, [r2, #16]
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	68d2      	ldr	r2, [r2, #12]
 8001ffa:	4311      	orrs	r1, r2
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	6812      	ldr	r2, [r2, #0]
 8002000:	430b      	orrs	r3, r1
 8002002:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	695a      	ldr	r2, [r3, #20]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	699b      	ldr	r3, [r3, #24]
 8002016:	431a      	orrs	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	430a      	orrs	r2, r1
 800201e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f042 0201 	orr.w	r2, r2, #1
 800202e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2220      	movs	r2, #32
 800203a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	000186a0 	.word	0x000186a0
 800205c:	001e847f 	.word	0x001e847f
 8002060:	003d08ff 	.word	0x003d08ff
 8002064:	431bde83 	.word	0x431bde83
 8002068:	10624dd3 	.word	0x10624dd3

0800206c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	695b      	ldr	r3, [r3, #20]
 800207a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800207e:	2b80      	cmp	r3, #128	; 0x80
 8002080:	d103      	bne.n	800208a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2200      	movs	r2, #0
 8002088:	611a      	str	r2, [r3, #16]
  }
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	bc80      	pop	{r7}
 8002092:	4770      	bx	lr

08002094 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b08c      	sub	sp, #48	; 0x30
 8002098:	af02      	add	r7, sp, #8
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	4608      	mov	r0, r1
 800209e:	4611      	mov	r1, r2
 80020a0:	461a      	mov	r2, r3
 80020a2:	4603      	mov	r3, r0
 80020a4:	817b      	strh	r3, [r7, #10]
 80020a6:	460b      	mov	r3, r1
 80020a8:	813b      	strh	r3, [r7, #8]
 80020aa:	4613      	mov	r3, r2
 80020ac:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80020ae:	2300      	movs	r3, #0
 80020b0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80020b2:	f7ff fb23 	bl	80016fc <HAL_GetTick>
 80020b6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	2b20      	cmp	r3, #32
 80020c2:	f040 8250 	bne.w	8002566 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c8:	9300      	str	r3, [sp, #0]
 80020ca:	2319      	movs	r3, #25
 80020cc:	2201      	movs	r2, #1
 80020ce:	4982      	ldr	r1, [pc, #520]	; (80022d8 <HAL_I2C_Mem_Read+0x244>)
 80020d0:	68f8      	ldr	r0, [r7, #12]
 80020d2:	f001 fea7 	bl	8003e24 <I2C_WaitOnFlagUntilTimeout>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80020dc:	2302      	movs	r3, #2
 80020de:	e243      	b.n	8002568 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d101      	bne.n	80020ee <HAL_I2C_Mem_Read+0x5a>
 80020ea:	2302      	movs	r3, #2
 80020ec:	e23c      	b.n	8002568 <HAL_I2C_Mem_Read+0x4d4>
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2201      	movs	r2, #1
 80020f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	2b01      	cmp	r3, #1
 8002102:	d007      	beq.n	8002114 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f042 0201 	orr.w	r2, r2, #1
 8002112:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002122:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2222      	movs	r2, #34	; 0x22
 8002128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2240      	movs	r2, #64	; 0x40
 8002130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2200      	movs	r2, #0
 8002138:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800213e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002144:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800214a:	b29a      	uxth	r2, r3
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	4a62      	ldr	r2, [pc, #392]	; (80022dc <HAL_I2C_Mem_Read+0x248>)
 8002154:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002156:	88f8      	ldrh	r0, [r7, #6]
 8002158:	893a      	ldrh	r2, [r7, #8]
 800215a:	8979      	ldrh	r1, [r7, #10]
 800215c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800215e:	9301      	str	r3, [sp, #4]
 8002160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	4603      	mov	r3, r0
 8002166:	68f8      	ldr	r0, [r7, #12]
 8002168:	f001 fccc 	bl	8003b04 <I2C_RequestMemoryRead>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e1f8      	b.n	8002568 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800217a:	2b00      	cmp	r3, #0
 800217c:	d113      	bne.n	80021a6 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800217e:	2300      	movs	r3, #0
 8002180:	61fb      	str	r3, [r7, #28]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	695b      	ldr	r3, [r3, #20]
 8002188:	61fb      	str	r3, [r7, #28]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	61fb      	str	r3, [r7, #28]
 8002192:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	e1cc      	b.n	8002540 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d11e      	bne.n	80021ec <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021bc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80021be:	b672      	cpsid	i
}
 80021c0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021c2:	2300      	movs	r3, #0
 80021c4:	61bb      	str	r3, [r7, #24]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	695b      	ldr	r3, [r3, #20]
 80021cc:	61bb      	str	r3, [r7, #24]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	61bb      	str	r3, [r7, #24]
 80021d6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80021e8:	b662      	cpsie	i
}
 80021ea:	e035      	b.n	8002258 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d11e      	bne.n	8002232 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002202:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002204:	b672      	cpsid	i
}
 8002206:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002208:	2300      	movs	r3, #0
 800220a:	617b      	str	r3, [r7, #20]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	695b      	ldr	r3, [r3, #20]
 8002212:	617b      	str	r3, [r7, #20]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	617b      	str	r3, [r7, #20]
 800221c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800222c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800222e:	b662      	cpsie	i
}
 8002230:	e012      	b.n	8002258 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002240:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002242:	2300      	movs	r3, #0
 8002244:	613b      	str	r3, [r7, #16]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	695b      	ldr	r3, [r3, #20]
 800224c:	613b      	str	r3, [r7, #16]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	613b      	str	r3, [r7, #16]
 8002256:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002258:	e172      	b.n	8002540 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800225e:	2b03      	cmp	r3, #3
 8002260:	f200 811f 	bhi.w	80024a2 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002268:	2b01      	cmp	r3, #1
 800226a:	d123      	bne.n	80022b4 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800226c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800226e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002270:	68f8      	ldr	r0, [r7, #12]
 8002272:	f001 ff6b 	bl	800414c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e173      	b.n	8002568 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	691a      	ldr	r2, [r3, #16]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228a:	b2d2      	uxtb	r2, r2
 800228c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002292:	1c5a      	adds	r2, r3, #1
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800229c:	3b01      	subs	r3, #1
 800229e:	b29a      	uxth	r2, r3
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	3b01      	subs	r3, #1
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80022b2:	e145      	b.n	8002540 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d152      	bne.n	8002362 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80022bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022be:	9300      	str	r3, [sp, #0]
 80022c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022c2:	2200      	movs	r2, #0
 80022c4:	4906      	ldr	r1, [pc, #24]	; (80022e0 <HAL_I2C_Mem_Read+0x24c>)
 80022c6:	68f8      	ldr	r0, [r7, #12]
 80022c8:	f001 fdac 	bl	8003e24 <I2C_WaitOnFlagUntilTimeout>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d008      	beq.n	80022e4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e148      	b.n	8002568 <HAL_I2C_Mem_Read+0x4d4>
 80022d6:	bf00      	nop
 80022d8:	00100002 	.word	0x00100002
 80022dc:	ffff0000 	.word	0xffff0000
 80022e0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80022e4:	b672      	cpsid	i
}
 80022e6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	691a      	ldr	r2, [r3, #16]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002302:	b2d2      	uxtb	r2, r2
 8002304:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230a:	1c5a      	adds	r2, r3, #1
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002314:	3b01      	subs	r3, #1
 8002316:	b29a      	uxth	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002320:	b29b      	uxth	r3, r3
 8002322:	3b01      	subs	r3, #1
 8002324:	b29a      	uxth	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800232a:	b662      	cpsie	i
}
 800232c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	691a      	ldr	r2, [r3, #16]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002340:	1c5a      	adds	r2, r3, #1
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800234a:	3b01      	subs	r3, #1
 800234c:	b29a      	uxth	r2, r3
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002356:	b29b      	uxth	r3, r3
 8002358:	3b01      	subs	r3, #1
 800235a:	b29a      	uxth	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002360:	e0ee      	b.n	8002540 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002364:	9300      	str	r3, [sp, #0]
 8002366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002368:	2200      	movs	r2, #0
 800236a:	4981      	ldr	r1, [pc, #516]	; (8002570 <HAL_I2C_Mem_Read+0x4dc>)
 800236c:	68f8      	ldr	r0, [r7, #12]
 800236e:	f001 fd59 	bl	8003e24 <I2C_WaitOnFlagUntilTimeout>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e0f5      	b.n	8002568 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800238a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800238c:	b672      	cpsid	i
}
 800238e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	691a      	ldr	r2, [r3, #16]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239a:	b2d2      	uxtb	r2, r2
 800239c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a2:	1c5a      	adds	r2, r3, #1
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ac:	3b01      	subs	r3, #1
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	3b01      	subs	r3, #1
 80023bc:	b29a      	uxth	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80023c2:	4b6c      	ldr	r3, [pc, #432]	; (8002574 <HAL_I2C_Mem_Read+0x4e0>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	08db      	lsrs	r3, r3, #3
 80023c8:	4a6b      	ldr	r2, [pc, #428]	; (8002578 <HAL_I2C_Mem_Read+0x4e4>)
 80023ca:	fba2 2303 	umull	r2, r3, r2, r3
 80023ce:	0a1a      	lsrs	r2, r3, #8
 80023d0:	4613      	mov	r3, r2
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	4413      	add	r3, r2
 80023d6:	00da      	lsls	r2, r3, #3
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80023dc:	6a3b      	ldr	r3, [r7, #32]
 80023de:	3b01      	subs	r3, #1
 80023e0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80023e2:	6a3b      	ldr	r3, [r7, #32]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d118      	bne.n	800241a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2200      	movs	r2, #0
 80023ec:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2220      	movs	r2, #32
 80023f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002402:	f043 0220 	orr.w	r2, r3, #32
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800240a:	b662      	cpsie	i
}
 800240c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e0a6      	b.n	8002568 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	695b      	ldr	r3, [r3, #20]
 8002420:	f003 0304 	and.w	r3, r3, #4
 8002424:	2b04      	cmp	r3, #4
 8002426:	d1d9      	bne.n	80023dc <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002436:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	691a      	ldr	r2, [r3, #16]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002442:	b2d2      	uxtb	r2, r2
 8002444:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244a:	1c5a      	adds	r2, r3, #1
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002454:	3b01      	subs	r3, #1
 8002456:	b29a      	uxth	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002460:	b29b      	uxth	r3, r3
 8002462:	3b01      	subs	r3, #1
 8002464:	b29a      	uxth	r2, r3
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800246a:	b662      	cpsie	i
}
 800246c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	691a      	ldr	r2, [r3, #16]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002478:	b2d2      	uxtb	r2, r2
 800247a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002480:	1c5a      	adds	r2, r3, #1
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800248a:	3b01      	subs	r3, #1
 800248c:	b29a      	uxth	r2, r3
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002496:	b29b      	uxth	r3, r3
 8002498:	3b01      	subs	r3, #1
 800249a:	b29a      	uxth	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80024a0:	e04e      	b.n	8002540 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024a4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80024a6:	68f8      	ldr	r0, [r7, #12]
 80024a8:	f001 fe50 	bl	800414c <I2C_WaitOnRXNEFlagUntilTimeout>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e058      	b.n	8002568 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	691a      	ldr	r2, [r3, #16]
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c0:	b2d2      	uxtb	r2, r2
 80024c2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c8:	1c5a      	adds	r2, r3, #1
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024d2:	3b01      	subs	r3, #1
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024de:	b29b      	uxth	r3, r3
 80024e0:	3b01      	subs	r3, #1
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	f003 0304 	and.w	r3, r3, #4
 80024f2:	2b04      	cmp	r3, #4
 80024f4:	d124      	bne.n	8002540 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024fa:	2b03      	cmp	r3, #3
 80024fc:	d107      	bne.n	800250e <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800250c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	691a      	ldr	r2, [r3, #16]
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002518:	b2d2      	uxtb	r2, r2
 800251a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002520:	1c5a      	adds	r2, r3, #1
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800252a:	3b01      	subs	r3, #1
 800252c:	b29a      	uxth	r2, r3
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002536:	b29b      	uxth	r3, r3
 8002538:	3b01      	subs	r3, #1
 800253a:	b29a      	uxth	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002544:	2b00      	cmp	r3, #0
 8002546:	f47f ae88 	bne.w	800225a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2220      	movs	r2, #32
 800254e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2200      	movs	r2, #0
 800255e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002562:	2300      	movs	r3, #0
 8002564:	e000      	b.n	8002568 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8002566:	2302      	movs	r3, #2
  }
}
 8002568:	4618      	mov	r0, r3
 800256a:	3728      	adds	r7, #40	; 0x28
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	00010004 	.word	0x00010004
 8002574:	20000000 	.word	0x20000000
 8002578:	14f8b589 	.word	0x14f8b589

0800257c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b088      	sub	sp, #32
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002584:	2300      	movs	r3, #0
 8002586:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002594:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800259c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025a4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	2b10      	cmp	r3, #16
 80025aa:	d003      	beq.n	80025b4 <HAL_I2C_EV_IRQHandler+0x38>
 80025ac:	7bfb      	ldrb	r3, [r7, #15]
 80025ae:	2b40      	cmp	r3, #64	; 0x40
 80025b0:	f040 80b1 	bne.w	8002716 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	699b      	ldr	r3, [r3, #24]
 80025ba:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d10d      	bne.n	80025ea <HAL_I2C_EV_IRQHandler+0x6e>
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80025d4:	d003      	beq.n	80025de <HAL_I2C_EV_IRQHandler+0x62>
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80025dc:	d101      	bne.n	80025e2 <HAL_I2C_EV_IRQHandler+0x66>
 80025de:	2301      	movs	r3, #1
 80025e0:	e000      	b.n	80025e4 <HAL_I2C_EV_IRQHandler+0x68>
 80025e2:	2300      	movs	r3, #0
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	f000 8114 	beq.w	8002812 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d00b      	beq.n	800260c <HAL_I2C_EV_IRQHandler+0x90>
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d006      	beq.n	800260c <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f001 fe2f 	bl	8004262 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f000 fccd 	bl	8002fa4 <I2C_Master_SB>
 800260a:	e083      	b.n	8002714 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	f003 0308 	and.w	r3, r3, #8
 8002612:	2b00      	cmp	r3, #0
 8002614:	d008      	beq.n	8002628 <HAL_I2C_EV_IRQHandler+0xac>
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800261c:	2b00      	cmp	r3, #0
 800261e:	d003      	beq.n	8002628 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 fd44 	bl	80030ae <I2C_Master_ADD10>
 8002626:	e075      	b.n	8002714 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	f003 0302 	and.w	r3, r3, #2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d008      	beq.n	8002644 <HAL_I2C_EV_IRQHandler+0xc8>
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002638:	2b00      	cmp	r3, #0
 800263a:	d003      	beq.n	8002644 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f000 fd5f 	bl	8003100 <I2C_Master_ADDR>
 8002642:	e067      	b.n	8002714 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	f003 0304 	and.w	r3, r3, #4
 800264a:	2b00      	cmp	r3, #0
 800264c:	d036      	beq.n	80026bc <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002658:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800265c:	f000 80db 	beq.w	8002816 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00d      	beq.n	8002686 <HAL_I2C_EV_IRQHandler+0x10a>
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002670:	2b00      	cmp	r3, #0
 8002672:	d008      	beq.n	8002686 <HAL_I2C_EV_IRQHandler+0x10a>
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	f003 0304 	and.w	r3, r3, #4
 800267a:	2b00      	cmp	r3, #0
 800267c:	d103      	bne.n	8002686 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f92d 	bl	80028de <I2C_MasterTransmit_TXE>
 8002684:	e046      	b.n	8002714 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	f003 0304 	and.w	r3, r3, #4
 800268c:	2b00      	cmp	r3, #0
 800268e:	f000 80c2 	beq.w	8002816 <HAL_I2C_EV_IRQHandler+0x29a>
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002698:	2b00      	cmp	r3, #0
 800269a:	f000 80bc 	beq.w	8002816 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800269e:	7bbb      	ldrb	r3, [r7, #14]
 80026a0:	2b21      	cmp	r3, #33	; 0x21
 80026a2:	d103      	bne.n	80026ac <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f000 f9b6 	bl	8002a16 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80026aa:	e0b4      	b.n	8002816 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80026ac:	7bfb      	ldrb	r3, [r7, #15]
 80026ae:	2b40      	cmp	r3, #64	; 0x40
 80026b0:	f040 80b1 	bne.w	8002816 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	f000 fa24 	bl	8002b02 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80026ba:	e0ac      	b.n	8002816 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026ca:	f000 80a4 	beq.w	8002816 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d00d      	beq.n	80026f4 <HAL_I2C_EV_IRQHandler+0x178>
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d008      	beq.n	80026f4 <HAL_I2C_EV_IRQHandler+0x178>
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	f003 0304 	and.w	r3, r3, #4
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d103      	bne.n	80026f4 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f000 faa0 	bl	8002c32 <I2C_MasterReceive_RXNE>
 80026f2:	e00f      	b.n	8002714 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	f003 0304 	and.w	r3, r3, #4
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f000 808b 	beq.w	8002816 <HAL_I2C_EV_IRQHandler+0x29a>
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002706:	2b00      	cmp	r3, #0
 8002708:	f000 8085 	beq.w	8002816 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 fb58 	bl	8002dc2 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002712:	e080      	b.n	8002816 <HAL_I2C_EV_IRQHandler+0x29a>
 8002714:	e07f      	b.n	8002816 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271a:	2b00      	cmp	r3, #0
 800271c:	d004      	beq.n	8002728 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	695b      	ldr	r3, [r3, #20]
 8002724:	61fb      	str	r3, [r7, #28]
 8002726:	e007      	b.n	8002738 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	699b      	ldr	r3, [r3, #24]
 800272e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d011      	beq.n	8002766 <HAL_I2C_EV_IRQHandler+0x1ea>
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002748:	2b00      	cmp	r3, #0
 800274a:	d00c      	beq.n	8002766 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002750:	2b00      	cmp	r3, #0
 8002752:	d003      	beq.n	800275c <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800275c:	69b9      	ldr	r1, [r7, #24]
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 ff25 	bl	80035ae <I2C_Slave_ADDR>
 8002764:	e05a      	b.n	800281c <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	f003 0310 	and.w	r3, r3, #16
 800276c:	2b00      	cmp	r3, #0
 800276e:	d008      	beq.n	8002782 <HAL_I2C_EV_IRQHandler+0x206>
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 ff60 	bl	8003640 <I2C_Slave_STOPF>
 8002780:	e04c      	b.n	800281c <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002782:	7bbb      	ldrb	r3, [r7, #14]
 8002784:	2b21      	cmp	r3, #33	; 0x21
 8002786:	d002      	beq.n	800278e <HAL_I2C_EV_IRQHandler+0x212>
 8002788:	7bbb      	ldrb	r3, [r7, #14]
 800278a:	2b29      	cmp	r3, #41	; 0x29
 800278c:	d120      	bne.n	80027d0 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002794:	2b00      	cmp	r3, #0
 8002796:	d00d      	beq.n	80027b4 <HAL_I2C_EV_IRQHandler+0x238>
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d008      	beq.n	80027b4 <HAL_I2C_EV_IRQHandler+0x238>
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d103      	bne.n	80027b4 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	f000 fe42 	bl	8003436 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80027b2:	e032      	b.n	800281a <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80027b4:	69fb      	ldr	r3, [r7, #28]
 80027b6:	f003 0304 	and.w	r3, r3, #4
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d02d      	beq.n	800281a <HAL_I2C_EV_IRQHandler+0x29e>
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d028      	beq.n	800281a <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f000 fe71 	bl	80034b0 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80027ce:	e024      	b.n	800281a <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00d      	beq.n	80027f6 <HAL_I2C_EV_IRQHandler+0x27a>
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d008      	beq.n	80027f6 <HAL_I2C_EV_IRQHandler+0x27a>
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	f003 0304 	and.w	r3, r3, #4
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d103      	bne.n	80027f6 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 fe7e 	bl	80034f0 <I2C_SlaveReceive_RXNE>
 80027f4:	e012      	b.n	800281c <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	f003 0304 	and.w	r3, r3, #4
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d00d      	beq.n	800281c <HAL_I2C_EV_IRQHandler+0x2a0>
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002806:	2b00      	cmp	r3, #0
 8002808:	d008      	beq.n	800281c <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f000 feae 	bl	800356c <I2C_SlaveReceive_BTF>
 8002810:	e004      	b.n	800281c <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8002812:	bf00      	nop
 8002814:	e002      	b.n	800281c <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002816:	bf00      	nop
 8002818:	e000      	b.n	800281c <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800281a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800281c:	3720      	adds	r7, #32
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002822:	b480      	push	{r7}
 8002824:	b083      	sub	sp, #12
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800282a:	bf00      	nop
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	bc80      	pop	{r7}
 8002832:	4770      	bx	lr

08002834 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	bc80      	pop	{r7}
 8002844:	4770      	bx	lr

08002846 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002846:	b480      	push	{r7}
 8002848:	b083      	sub	sp, #12
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800284e:	bf00      	nop
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr

08002858 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002860:	bf00      	nop
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	bc80      	pop	{r7}
 8002868:	4770      	bx	lr

0800286a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800286a:	b480      	push	{r7}
 800286c:	b083      	sub	sp, #12
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
 8002872:	460b      	mov	r3, r1
 8002874:	70fb      	strb	r3, [r7, #3]
 8002876:	4613      	mov	r3, r2
 8002878:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800287a:	bf00      	nop
 800287c:	370c      	adds	r7, #12
 800287e:	46bd      	mov	sp, r7
 8002880:	bc80      	pop	{r7}
 8002882:	4770      	bx	lr

08002884 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	bc80      	pop	{r7}
 8002894:	4770      	bx	lr

08002896 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002896:	b480      	push	{r7}
 8002898:	b083      	sub	sp, #12
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800289e:	bf00      	nop
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr

080028a8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80028b0:	bf00      	nop
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bc80      	pop	{r7}
 80028b8:	4770      	bx	lr

080028ba <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80028ba:	b480      	push	{r7}
 80028bc:	b083      	sub	sp, #12
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80028c2:	bf00      	nop
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bc80      	pop	{r7}
 80028ca:	4770      	bx	lr

080028cc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80028d4:	bf00      	nop
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	bc80      	pop	{r7}
 80028dc:	4770      	bx	lr

080028de <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80028de:	b580      	push	{r7, lr}
 80028e0:	b084      	sub	sp, #16
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028ec:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80028f4:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fa:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002900:	2b00      	cmp	r3, #0
 8002902:	d150      	bne.n	80029a6 <I2C_MasterTransmit_TXE+0xc8>
 8002904:	7bfb      	ldrb	r3, [r7, #15]
 8002906:	2b21      	cmp	r3, #33	; 0x21
 8002908:	d14d      	bne.n	80029a6 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2b08      	cmp	r3, #8
 800290e:	d01d      	beq.n	800294c <I2C_MasterTransmit_TXE+0x6e>
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	2b20      	cmp	r3, #32
 8002914:	d01a      	beq.n	800294c <I2C_MasterTransmit_TXE+0x6e>
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800291c:	d016      	beq.n	800294c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800292c:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2211      	movs	r2, #17
 8002932:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2220      	movs	r2, #32
 8002940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f7ff ff6c 	bl	8002822 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800294a:	e060      	b.n	8002a0e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800295a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800296a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2220      	movs	r2, #32
 8002976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b40      	cmp	r3, #64	; 0x40
 8002984:	d107      	bne.n	8002996 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f7ff ff81 	bl	8002896 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002994:	e03b      	b.n	8002a0e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f7ff ff3f 	bl	8002822 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80029a4:	e033      	b.n	8002a0e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80029a6:	7bfb      	ldrb	r3, [r7, #15]
 80029a8:	2b21      	cmp	r3, #33	; 0x21
 80029aa:	d005      	beq.n	80029b8 <I2C_MasterTransmit_TXE+0xda>
 80029ac:	7bbb      	ldrb	r3, [r7, #14]
 80029ae:	2b40      	cmp	r3, #64	; 0x40
 80029b0:	d12d      	bne.n	8002a0e <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80029b2:	7bfb      	ldrb	r3, [r7, #15]
 80029b4:	2b22      	cmp	r3, #34	; 0x22
 80029b6:	d12a      	bne.n	8002a0e <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029bc:	b29b      	uxth	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d108      	bne.n	80029d4 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	685a      	ldr	r2, [r3, #4]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029d0:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80029d2:	e01c      	b.n	8002a0e <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	2b40      	cmp	r3, #64	; 0x40
 80029de:	d103      	bne.n	80029e8 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 f88e 	bl	8002b02 <I2C_MemoryTransmit_TXE_BTF>
}
 80029e6:	e012      	b.n	8002a0e <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ec:	781a      	ldrb	r2, [r3, #0]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f8:	1c5a      	adds	r2, r3, #1
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	3b01      	subs	r3, #1
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002a0c:	e7ff      	b.n	8002a0e <I2C_MasterTransmit_TXE+0x130>
 8002a0e:	bf00      	nop
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b084      	sub	sp, #16
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a22:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	2b21      	cmp	r3, #33	; 0x21
 8002a2e:	d164      	bne.n	8002afa <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d012      	beq.n	8002a60 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3e:	781a      	ldrb	r2, [r3, #0]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4a:	1c5a      	adds	r2, r3, #1
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	3b01      	subs	r3, #1
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8002a5e:	e04c      	b.n	8002afa <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2b08      	cmp	r3, #8
 8002a64:	d01d      	beq.n	8002aa2 <I2C_MasterTransmit_BTF+0x8c>
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2b20      	cmp	r3, #32
 8002a6a:	d01a      	beq.n	8002aa2 <I2C_MasterTransmit_BTF+0x8c>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002a72:	d016      	beq.n	8002aa2 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685a      	ldr	r2, [r3, #4]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002a82:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2211      	movs	r2, #17
 8002a88:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2220      	movs	r2, #32
 8002a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7ff fec1 	bl	8002822 <HAL_I2C_MasterTxCpltCallback>
}
 8002aa0:	e02b      	b.n	8002afa <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	685a      	ldr	r2, [r3, #4]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002ab0:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ac0:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2220      	movs	r2, #32
 8002acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b40      	cmp	r3, #64	; 0x40
 8002ada:	d107      	bne.n	8002aec <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f7ff fed6 	bl	8002896 <HAL_I2C_MemTxCpltCallback>
}
 8002aea:	e006      	b.n	8002afa <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f7ff fe94 	bl	8002822 <HAL_I2C_MasterTxCpltCallback>
}
 8002afa:	bf00      	nop
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b084      	sub	sp, #16
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b10:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d11d      	bne.n	8002b56 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d10b      	bne.n	8002b3a <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b26:	b2da      	uxtb	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b32:	1c9a      	adds	r2, r3, #2
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8002b38:	e077      	b.n	8002c2a <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	121b      	asrs	r3, r3, #8
 8002b42:	b2da      	uxtb	r2, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b4e:	1c5a      	adds	r2, r3, #1
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002b54:	e069      	b.n	8002c2a <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d10b      	bne.n	8002b76 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b62:	b2da      	uxtb	r2, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b6e:	1c5a      	adds	r2, r3, #1
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002b74:	e059      	b.n	8002c2a <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d152      	bne.n	8002c24 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8002b7e:	7bfb      	ldrb	r3, [r7, #15]
 8002b80:	2b22      	cmp	r3, #34	; 0x22
 8002b82:	d10d      	bne.n	8002ba0 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b92:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b98:	1c5a      	adds	r2, r3, #1
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002b9e:	e044      	b.n	8002c2a <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d015      	beq.n	8002bd6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8002baa:	7bfb      	ldrb	r3, [r7, #15]
 8002bac:	2b21      	cmp	r3, #33	; 0x21
 8002bae:	d112      	bne.n	8002bd6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb4:	781a      	ldrb	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc0:	1c5a      	adds	r2, r3, #1
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	3b01      	subs	r3, #1
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002bd4:	e029      	b.n	8002c2a <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d124      	bne.n	8002c2a <I2C_MemoryTransmit_TXE_BTF+0x128>
 8002be0:	7bfb      	ldrb	r3, [r7, #15]
 8002be2:	2b21      	cmp	r3, #33	; 0x21
 8002be4:	d121      	bne.n	8002c2a <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	685a      	ldr	r2, [r3, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002bf4:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c04:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f7ff fe3a 	bl	8002896 <HAL_I2C_MemTxCpltCallback>
}
 8002c22:	e002      	b.n	8002c2a <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f7ff fa21 	bl	800206c <I2C_Flush_DR>
}
 8002c2a:	bf00      	nop
 8002c2c:	3710      	adds	r7, #16
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b084      	sub	sp, #16
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	2b22      	cmp	r3, #34	; 0x22
 8002c44:	f040 80b9 	bne.w	8002dba <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c4c:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	2b03      	cmp	r3, #3
 8002c5a:	d921      	bls.n	8002ca0 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	691a      	ldr	r2, [r3, #16]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c66:	b2d2      	uxtb	r2, r2
 8002c68:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6e:	1c5a      	adds	r2, r3, #1
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	b29a      	uxth	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	2b03      	cmp	r3, #3
 8002c8a:	f040 8096 	bne.w	8002dba <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	685a      	ldr	r2, [r3, #4]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c9c:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8002c9e:	e08c      	b.n	8002dba <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d07f      	beq.n	8002da8 <I2C_MasterReceive_RXNE+0x176>
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d002      	beq.n	8002cb4 <I2C_MasterReceive_RXNE+0x82>
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d179      	bne.n	8002da8 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f001 fa17 	bl	80040e8 <I2C_WaitOnSTOPRequestThroughIT>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d14c      	bne.n	8002d5a <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cce:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	685a      	ldr	r2, [r3, #4]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002cde:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	691a      	ldr	r2, [r3, #16]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cea:	b2d2      	uxtb	r2, r2
 8002cec:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf2:	1c5a      	adds	r2, r3, #1
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	3b01      	subs	r3, #1
 8002d00:	b29a      	uxth	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2220      	movs	r2, #32
 8002d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b40      	cmp	r3, #64	; 0x40
 8002d18:	d10a      	bne.n	8002d30 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f7ff fdbd 	bl	80028a8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002d2e:	e044      	b.n	8002dba <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2b08      	cmp	r3, #8
 8002d3c:	d002      	beq.n	8002d44 <I2C_MasterReceive_RXNE+0x112>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2b20      	cmp	r3, #32
 8002d42:	d103      	bne.n	8002d4c <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	631a      	str	r2, [r3, #48]	; 0x30
 8002d4a:	e002      	b.n	8002d52 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2212      	movs	r2, #18
 8002d50:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7ff fd6e 	bl	8002834 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002d58:	e02f      	b.n	8002dba <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002d68:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	691a      	ldr	r2, [r3, #16]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d74:	b2d2      	uxtb	r2, r2
 8002d76:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7c:	1c5a      	adds	r2, r3, #1
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2220      	movs	r2, #32
 8002d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f7ff fd8a 	bl	80028ba <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002da6:	e008      	b.n	8002dba <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	685a      	ldr	r2, [r3, #4]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002db6:	605a      	str	r2, [r3, #4]
}
 8002db8:	e7ff      	b.n	8002dba <I2C_MasterReceive_RXNE+0x188>
 8002dba:	bf00      	nop
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b084      	sub	sp, #16
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dce:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	d11b      	bne.n	8002e12 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	685a      	ldr	r2, [r3, #4]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002de8:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	691a      	ldr	r2, [r3, #16]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df4:	b2d2      	uxtb	r2, r2
 8002df6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfc:	1c5a      	adds	r2, r3, #1
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	3b01      	subs	r3, #1
 8002e0a:	b29a      	uxth	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8002e10:	e0c4      	b.n	8002f9c <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	2b03      	cmp	r3, #3
 8002e1a:	d129      	bne.n	8002e70 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	685a      	ldr	r2, [r3, #4]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e2a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	d00a      	beq.n	8002e48 <I2C_MasterReceive_BTF+0x86>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d007      	beq.n	8002e48 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e46:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	691a      	ldr	r2, [r3, #16]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e52:	b2d2      	uxtb	r2, r2
 8002e54:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5a:	1c5a      	adds	r2, r3, #1
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	3b01      	subs	r3, #1
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002e6e:	e095      	b.n	8002f9c <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d17d      	bne.n	8002f76 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d002      	beq.n	8002e86 <I2C_MasterReceive_BTF+0xc4>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2b10      	cmp	r3, #16
 8002e84:	d108      	bne.n	8002e98 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	e016      	b.n	8002ec6 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d002      	beq.n	8002ea4 <I2C_MasterReceive_BTF+0xe2>
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d108      	bne.n	8002eb6 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002eb2:	601a      	str	r2, [r3, #0]
 8002eb4:	e007      	b.n	8002ec6 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ec4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	691a      	ldr	r2, [r3, #16]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed0:	b2d2      	uxtb	r2, r2
 8002ed2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed8:	1c5a      	adds	r2, r3, #1
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	691a      	ldr	r2, [r3, #16]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef6:	b2d2      	uxtb	r2, r2
 8002ef8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efe:	1c5a      	adds	r2, r3, #1
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	b29a      	uxth	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	685a      	ldr	r2, [r3, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002f20:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2220      	movs	r2, #32
 8002f26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	2b40      	cmp	r3, #64	; 0x40
 8002f34:	d10a      	bne.n	8002f4c <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f7ff fcaf 	bl	80028a8 <HAL_I2C_MemRxCpltCallback>
}
 8002f4a:	e027      	b.n	8002f9c <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2b08      	cmp	r3, #8
 8002f58:	d002      	beq.n	8002f60 <I2C_MasterReceive_BTF+0x19e>
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2b20      	cmp	r3, #32
 8002f5e:	d103      	bne.n	8002f68 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	631a      	str	r2, [r3, #48]	; 0x30
 8002f66:	e002      	b.n	8002f6e <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2212      	movs	r2, #18
 8002f6c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f7ff fc60 	bl	8002834 <HAL_I2C_MasterRxCpltCallback>
}
 8002f74:	e012      	b.n	8002f9c <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	691a      	ldr	r2, [r3, #16]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f80:	b2d2      	uxtb	r2, r2
 8002f82:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f88:	1c5a      	adds	r2, r3, #1
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	3b01      	subs	r3, #1
 8002f96:	b29a      	uxth	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002f9c:	bf00      	nop
 8002f9e:	3710      	adds	r7, #16
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b40      	cmp	r3, #64	; 0x40
 8002fb6:	d117      	bne.n	8002fe8 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d109      	bne.n	8002fd4 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002fd0:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8002fd2:	e067      	b.n	80030a4 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	f043 0301 	orr.w	r3, r3, #1
 8002fde:	b2da      	uxtb	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	611a      	str	r2, [r3, #16]
}
 8002fe6:	e05d      	b.n	80030a4 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ff0:	d133      	bne.n	800305a <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b21      	cmp	r3, #33	; 0x21
 8002ffc:	d109      	bne.n	8003012 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003002:	b2db      	uxtb	r3, r3
 8003004:	461a      	mov	r2, r3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800300e:	611a      	str	r2, [r3, #16]
 8003010:	e008      	b.n	8003024 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003016:	b2db      	uxtb	r3, r3
 8003018:	f043 0301 	orr.w	r3, r3, #1
 800301c:	b2da      	uxtb	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003028:	2b00      	cmp	r3, #0
 800302a:	d004      	beq.n	8003036 <I2C_Master_SB+0x92>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003032:	2b00      	cmp	r3, #0
 8003034:	d108      	bne.n	8003048 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800303a:	2b00      	cmp	r3, #0
 800303c:	d032      	beq.n	80030a4 <I2C_Master_SB+0x100>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003044:	2b00      	cmp	r3, #0
 8003046:	d02d      	beq.n	80030a4 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	685a      	ldr	r2, [r3, #4]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003056:	605a      	str	r2, [r3, #4]
}
 8003058:	e024      	b.n	80030a4 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800305e:	2b00      	cmp	r3, #0
 8003060:	d10e      	bne.n	8003080 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003066:	b29b      	uxth	r3, r3
 8003068:	11db      	asrs	r3, r3, #7
 800306a:	b2db      	uxtb	r3, r3
 800306c:	f003 0306 	and.w	r3, r3, #6
 8003070:	b2db      	uxtb	r3, r3
 8003072:	f063 030f 	orn	r3, r3, #15
 8003076:	b2da      	uxtb	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	611a      	str	r2, [r3, #16]
}
 800307e:	e011      	b.n	80030a4 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003084:	2b01      	cmp	r3, #1
 8003086:	d10d      	bne.n	80030a4 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800308c:	b29b      	uxth	r3, r3
 800308e:	11db      	asrs	r3, r3, #7
 8003090:	b2db      	uxtb	r3, r3
 8003092:	f003 0306 	and.w	r3, r3, #6
 8003096:	b2db      	uxtb	r3, r3
 8003098:	f063 030e 	orn	r3, r3, #14
 800309c:	b2da      	uxtb	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	611a      	str	r2, [r3, #16]
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bc80      	pop	{r7}
 80030ac:	4770      	bx	lr

080030ae <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80030ae:	b480      	push	{r7}
 80030b0:	b083      	sub	sp, #12
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ba:	b2da      	uxtb	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d004      	beq.n	80030d4 <I2C_Master_ADD10+0x26>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d108      	bne.n	80030e6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d00c      	beq.n	80030f6 <I2C_Master_ADD10+0x48>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d007      	beq.n	80030f6 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	685a      	ldr	r2, [r3, #4]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030f4:	605a      	str	r2, [r3, #4]
  }
}
 80030f6:	bf00      	nop
 80030f8:	370c      	adds	r7, #12
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bc80      	pop	{r7}
 80030fe:	4770      	bx	lr

08003100 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003100:	b480      	push	{r7}
 8003102:	b091      	sub	sp, #68	; 0x44
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800310e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003116:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311c:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b22      	cmp	r3, #34	; 0x22
 8003128:	f040 8174 	bne.w	8003414 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003130:	2b00      	cmp	r3, #0
 8003132:	d10f      	bne.n	8003154 <I2C_Master_ADDR+0x54>
 8003134:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003138:	2b40      	cmp	r3, #64	; 0x40
 800313a:	d10b      	bne.n	8003154 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800313c:	2300      	movs	r3, #0
 800313e:	633b      	str	r3, [r7, #48]	; 0x30
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	633b      	str	r3, [r7, #48]	; 0x30
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	633b      	str	r3, [r7, #48]	; 0x30
 8003150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003152:	e16b      	b.n	800342c <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003158:	2b00      	cmp	r3, #0
 800315a:	d11d      	bne.n	8003198 <I2C_Master_ADDR+0x98>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003164:	d118      	bne.n	8003198 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003166:	2300      	movs	r3, #0
 8003168:	62fb      	str	r3, [r7, #44]	; 0x2c
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	62fb      	str	r3, [r7, #44]	; 0x2c
 800317a:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800318a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003190:	1c5a      	adds	r2, r3, #1
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	651a      	str	r2, [r3, #80]	; 0x50
 8003196:	e149      	b.n	800342c <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800319c:	b29b      	uxth	r3, r3
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d113      	bne.n	80031ca <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031a2:	2300      	movs	r3, #0
 80031a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	695b      	ldr	r3, [r3, #20]
 80031ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	699b      	ldr	r3, [r3, #24]
 80031b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80031b6:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031c6:	601a      	str	r2, [r3, #0]
 80031c8:	e120      	b.n	800340c <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	f040 808a 	bne.w	80032ea <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80031d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031dc:	d137      	bne.n	800324e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031ec:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031fc:	d113      	bne.n	8003226 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800320c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800320e:	2300      	movs	r3, #0
 8003210:	627b      	str	r3, [r7, #36]	; 0x24
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	695b      	ldr	r3, [r3, #20]
 8003218:	627b      	str	r3, [r7, #36]	; 0x24
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	699b      	ldr	r3, [r3, #24]
 8003220:	627b      	str	r3, [r7, #36]	; 0x24
 8003222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003224:	e0f2      	b.n	800340c <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003226:	2300      	movs	r3, #0
 8003228:	623b      	str	r3, [r7, #32]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	695b      	ldr	r3, [r3, #20]
 8003230:	623b      	str	r3, [r7, #32]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	699b      	ldr	r3, [r3, #24]
 8003238:	623b      	str	r3, [r7, #32]
 800323a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	e0de      	b.n	800340c <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800324e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003250:	2b08      	cmp	r3, #8
 8003252:	d02e      	beq.n	80032b2 <I2C_Master_ADDR+0x1b2>
 8003254:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003256:	2b20      	cmp	r3, #32
 8003258:	d02b      	beq.n	80032b2 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800325a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800325c:	2b12      	cmp	r3, #18
 800325e:	d102      	bne.n	8003266 <I2C_Master_ADDR+0x166>
 8003260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003262:	2b01      	cmp	r3, #1
 8003264:	d125      	bne.n	80032b2 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003268:	2b04      	cmp	r3, #4
 800326a:	d00e      	beq.n	800328a <I2C_Master_ADDR+0x18a>
 800326c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800326e:	2b02      	cmp	r3, #2
 8003270:	d00b      	beq.n	800328a <I2C_Master_ADDR+0x18a>
 8003272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003274:	2b10      	cmp	r3, #16
 8003276:	d008      	beq.n	800328a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	e007      	b.n	800329a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003298:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800329a:	2300      	movs	r3, #0
 800329c:	61fb      	str	r3, [r7, #28]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	695b      	ldr	r3, [r3, #20]
 80032a4:	61fb      	str	r3, [r7, #28]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	699b      	ldr	r3, [r3, #24]
 80032ac:	61fb      	str	r3, [r7, #28]
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	e0ac      	b.n	800340c <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032c0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032c2:	2300      	movs	r3, #0
 80032c4:	61bb      	str	r3, [r7, #24]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	695b      	ldr	r3, [r3, #20]
 80032cc:	61bb      	str	r3, [r7, #24]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	699b      	ldr	r3, [r3, #24]
 80032d4:	61bb      	str	r3, [r7, #24]
 80032d6:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032e6:	601a      	str	r2, [r3, #0]
 80032e8:	e090      	b.n	800340c <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d158      	bne.n	80033a6 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80032f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032f6:	2b04      	cmp	r3, #4
 80032f8:	d021      	beq.n	800333e <I2C_Master_ADDR+0x23e>
 80032fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d01e      	beq.n	800333e <I2C_Master_ADDR+0x23e>
 8003300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003302:	2b10      	cmp	r3, #16
 8003304:	d01b      	beq.n	800333e <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003314:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003316:	2300      	movs	r3, #0
 8003318:	617b      	str	r3, [r7, #20]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	695b      	ldr	r3, [r3, #20]
 8003320:	617b      	str	r3, [r7, #20]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	617b      	str	r3, [r7, #20]
 800332a:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800333a:	601a      	str	r2, [r3, #0]
 800333c:	e012      	b.n	8003364 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800334c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800334e:	2300      	movs	r3, #0
 8003350:	613b      	str	r3, [r7, #16]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	613b      	str	r3, [r7, #16]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	613b      	str	r3, [r7, #16]
 8003362:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800336e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003372:	d14b      	bne.n	800340c <I2C_Master_ADDR+0x30c>
 8003374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003376:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800337a:	d00b      	beq.n	8003394 <I2C_Master_ADDR+0x294>
 800337c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800337e:	2b01      	cmp	r3, #1
 8003380:	d008      	beq.n	8003394 <I2C_Master_ADDR+0x294>
 8003382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003384:	2b08      	cmp	r3, #8
 8003386:	d005      	beq.n	8003394 <I2C_Master_ADDR+0x294>
 8003388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800338a:	2b10      	cmp	r3, #16
 800338c:	d002      	beq.n	8003394 <I2C_Master_ADDR+0x294>
 800338e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003390:	2b20      	cmp	r3, #32
 8003392:	d13b      	bne.n	800340c <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685a      	ldr	r2, [r3, #4]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80033a2:	605a      	str	r2, [r3, #4]
 80033a4:	e032      	b.n	800340c <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80033b4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033c4:	d117      	bne.n	80033f6 <I2C_Master_ADDR+0x2f6>
 80033c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80033cc:	d00b      	beq.n	80033e6 <I2C_Master_ADDR+0x2e6>
 80033ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d008      	beq.n	80033e6 <I2C_Master_ADDR+0x2e6>
 80033d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033d6:	2b08      	cmp	r3, #8
 80033d8:	d005      	beq.n	80033e6 <I2C_Master_ADDR+0x2e6>
 80033da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033dc:	2b10      	cmp	r3, #16
 80033de:	d002      	beq.n	80033e6 <I2C_Master_ADDR+0x2e6>
 80033e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033e2:	2b20      	cmp	r3, #32
 80033e4:	d107      	bne.n	80033f6 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	685a      	ldr	r2, [r3, #4]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80033f4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033f6:	2300      	movs	r3, #0
 80033f8:	60fb      	str	r3, [r7, #12]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	60fb      	str	r3, [r7, #12]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	60fb      	str	r3, [r7, #12]
 800340a:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2200      	movs	r2, #0
 8003410:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003412:	e00b      	b.n	800342c <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003414:	2300      	movs	r3, #0
 8003416:	60bb      	str	r3, [r7, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	60bb      	str	r3, [r7, #8]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	60bb      	str	r3, [r7, #8]
 8003428:	68bb      	ldr	r3, [r7, #8]
}
 800342a:	e7ff      	b.n	800342c <I2C_Master_ADDR+0x32c>
 800342c:	bf00      	nop
 800342e:	3744      	adds	r7, #68	; 0x44
 8003430:	46bd      	mov	sp, r7
 8003432:	bc80      	pop	{r7}
 8003434:	4770      	bx	lr

08003436 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003436:	b580      	push	{r7, lr}
 8003438:	b084      	sub	sp, #16
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003444:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800344a:	b29b      	uxth	r3, r3
 800344c:	2b00      	cmp	r3, #0
 800344e:	d02b      	beq.n	80034a8 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003454:	781a      	ldrb	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003460:	1c5a      	adds	r2, r3, #1
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346a:	b29b      	uxth	r3, r3
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003478:	b29b      	uxth	r3, r3
 800347a:	2b00      	cmp	r3, #0
 800347c:	d114      	bne.n	80034a8 <I2C_SlaveTransmit_TXE+0x72>
 800347e:	7bfb      	ldrb	r3, [r7, #15]
 8003480:	2b29      	cmp	r3, #41	; 0x29
 8003482:	d111      	bne.n	80034a8 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003492:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2221      	movs	r2, #33	; 0x21
 8003498:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2228      	movs	r2, #40	; 0x28
 800349e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7ff f9cf 	bl	8002846 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80034a8:	bf00      	nop
 80034aa:	3710      	adds	r7, #16
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034bc:	b29b      	uxth	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d011      	beq.n	80034e6 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c6:	781a      	ldrb	r2, [r3, #0]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d2:	1c5a      	adds	r2, r3, #1
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034dc:	b29b      	uxth	r3, r3
 80034de:	3b01      	subs	r3, #1
 80034e0:	b29a      	uxth	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80034e6:	bf00      	nop
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bc80      	pop	{r7}
 80034ee:	4770      	bx	lr

080034f0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034fe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003504:	b29b      	uxth	r3, r3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d02c      	beq.n	8003564 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	691a      	ldr	r2, [r3, #16]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003514:	b2d2      	uxtb	r2, r2
 8003516:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351c:	1c5a      	adds	r2, r3, #1
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003526:	b29b      	uxth	r3, r3
 8003528:	3b01      	subs	r3, #1
 800352a:	b29a      	uxth	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003534:	b29b      	uxth	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d114      	bne.n	8003564 <I2C_SlaveReceive_RXNE+0x74>
 800353a:	7bfb      	ldrb	r3, [r7, #15]
 800353c:	2b2a      	cmp	r3, #42	; 0x2a
 800353e:	d111      	bne.n	8003564 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800354e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2222      	movs	r2, #34	; 0x22
 8003554:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2228      	movs	r2, #40	; 0x28
 800355a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f7ff f97a 	bl	8002858 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003564:	bf00      	nop
 8003566:	3710      	adds	r7, #16
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}

0800356c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003578:	b29b      	uxth	r3, r3
 800357a:	2b00      	cmp	r3, #0
 800357c:	d012      	beq.n	80035a4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	691a      	ldr	r2, [r3, #16]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003588:	b2d2      	uxtb	r2, r2
 800358a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003590:	1c5a      	adds	r2, r3, #1
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359a:	b29b      	uxth	r3, r3
 800359c:	3b01      	subs	r3, #1
 800359e:	b29a      	uxth	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80035a4:	bf00      	nop
 80035a6:	370c      	adds	r7, #12
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bc80      	pop	{r7}
 80035ac:	4770      	bx	lr

080035ae <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b084      	sub	sp, #16
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
 80035b6:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80035b8:	2300      	movs	r3, #0
 80035ba:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80035c8:	2b28      	cmp	r3, #40	; 0x28
 80035ca:	d125      	bne.n	8003618 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	685a      	ldr	r2, [r3, #4]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035da:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	f003 0304 	and.w	r3, r3, #4
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80035e6:	2301      	movs	r3, #1
 80035e8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d103      	bne.n	80035fc <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	81bb      	strh	r3, [r7, #12]
 80035fa:	e002      	b.n	8003602 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800360a:	89ba      	ldrh	r2, [r7, #12]
 800360c:	7bfb      	ldrb	r3, [r7, #15]
 800360e:	4619      	mov	r1, r3
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f7ff f92a 	bl	800286a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003616:	e00e      	b.n	8003636 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003618:	2300      	movs	r3, #0
 800361a:	60bb      	str	r3, [r7, #8]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	60bb      	str	r3, [r7, #8]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	60bb      	str	r3, [r7, #8]
 800362c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003636:	bf00      	nop
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
	...

08003640 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800364e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	685a      	ldr	r2, [r3, #4]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800365e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003660:	2300      	movs	r3, #0
 8003662:	60bb      	str	r3, [r7, #8]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	60bb      	str	r3, [r7, #8]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f042 0201 	orr.w	r2, r2, #1
 800367a:	601a      	str	r2, [r3, #0]
 800367c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800368c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003698:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800369c:	d172      	bne.n	8003784 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800369e:	7bfb      	ldrb	r3, [r7, #15]
 80036a0:	2b22      	cmp	r3, #34	; 0x22
 80036a2:	d002      	beq.n	80036aa <I2C_Slave_STOPF+0x6a>
 80036a4:	7bfb      	ldrb	r3, [r7, #15]
 80036a6:	2b2a      	cmp	r3, #42	; 0x2a
 80036a8:	d135      	bne.n	8003716 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036bc:	b29b      	uxth	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d005      	beq.n	80036ce <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c6:	f043 0204 	orr.w	r2, r3, #4
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	685a      	ldr	r2, [r3, #4]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036dc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7fe f9d4 	bl	8001a90 <HAL_DMA_GetState>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d049      	beq.n	8003782 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f2:	4a69      	ldr	r2, [pc, #420]	; (8003898 <I2C_Slave_STOPF+0x258>)
 80036f4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7fe f950 	bl	80019a0 <HAL_DMA_Abort_IT>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d03d      	beq.n	8003782 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800370a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003710:	4610      	mov	r0, r2
 8003712:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003714:	e035      	b.n	8003782 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	b29a      	uxth	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003728:	b29b      	uxth	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d005      	beq.n	800373a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003732:	f043 0204 	orr.w	r2, r3, #4
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	685a      	ldr	r2, [r3, #4]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003748:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800374e:	4618      	mov	r0, r3
 8003750:	f7fe f99e 	bl	8001a90 <HAL_DMA_GetState>
 8003754:	4603      	mov	r3, r0
 8003756:	2b01      	cmp	r3, #1
 8003758:	d014      	beq.n	8003784 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800375e:	4a4e      	ldr	r2, [pc, #312]	; (8003898 <I2C_Slave_STOPF+0x258>)
 8003760:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003766:	4618      	mov	r0, r3
 8003768:	f7fe f91a 	bl	80019a0 <HAL_DMA_Abort_IT>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d008      	beq.n	8003784 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800377c:	4610      	mov	r0, r2
 800377e:	4798      	blx	r3
 8003780:	e000      	b.n	8003784 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003782:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003788:	b29b      	uxth	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d03e      	beq.n	800380c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	695b      	ldr	r3, [r3, #20]
 8003794:	f003 0304 	and.w	r3, r3, #4
 8003798:	2b04      	cmp	r3, #4
 800379a:	d112      	bne.n	80037c2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	691a      	ldr	r2, [r3, #16]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a6:	b2d2      	uxtb	r2, r2
 80037a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ae:	1c5a      	adds	r2, r3, #1
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	3b01      	subs	r3, #1
 80037bc:	b29a      	uxth	r2, r3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	695b      	ldr	r3, [r3, #20]
 80037c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037cc:	2b40      	cmp	r3, #64	; 0x40
 80037ce:	d112      	bne.n	80037f6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	691a      	ldr	r2, [r3, #16]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037da:	b2d2      	uxtb	r2, r2
 80037dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e2:	1c5a      	adds	r2, r3, #1
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d005      	beq.n	800380c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003804:	f043 0204 	orr.w	r2, r3, #4
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003810:	2b00      	cmp	r3, #0
 8003812:	d003      	beq.n	800381c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f000 f843 	bl	80038a0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800381a:	e039      	b.n	8003890 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800381c:	7bfb      	ldrb	r3, [r7, #15]
 800381e:	2b2a      	cmp	r3, #42	; 0x2a
 8003820:	d109      	bne.n	8003836 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2228      	movs	r2, #40	; 0x28
 800382c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f7ff f811 	bl	8002858 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b28      	cmp	r3, #40	; 0x28
 8003840:	d111      	bne.n	8003866 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a15      	ldr	r2, [pc, #84]	; (800389c <I2C_Slave_STOPF+0x25c>)
 8003846:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2220      	movs	r2, #32
 8003852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7ff f810 	bl	8002884 <HAL_I2C_ListenCpltCallback>
}
 8003864:	e014      	b.n	8003890 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800386a:	2b22      	cmp	r3, #34	; 0x22
 800386c:	d002      	beq.n	8003874 <I2C_Slave_STOPF+0x234>
 800386e:	7bfb      	ldrb	r3, [r7, #15]
 8003870:	2b22      	cmp	r3, #34	; 0x22
 8003872:	d10d      	bne.n	8003890 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2220      	movs	r2, #32
 800387e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f7fe ffe4 	bl	8002858 <HAL_I2C_SlaveRxCpltCallback>
}
 8003890:	bf00      	nop
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	08003cd5 	.word	0x08003cd5
 800389c:	ffff0000 	.word	0xffff0000

080038a0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038ae:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038b6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80038b8:	7bbb      	ldrb	r3, [r7, #14]
 80038ba:	2b10      	cmp	r3, #16
 80038bc:	d002      	beq.n	80038c4 <I2C_ITError+0x24>
 80038be:	7bbb      	ldrb	r3, [r7, #14]
 80038c0:	2b40      	cmp	r3, #64	; 0x40
 80038c2:	d10a      	bne.n	80038da <I2C_ITError+0x3a>
 80038c4:	7bfb      	ldrb	r3, [r7, #15]
 80038c6:	2b22      	cmp	r3, #34	; 0x22
 80038c8:	d107      	bne.n	80038da <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038d8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80038da:	7bfb      	ldrb	r3, [r7, #15]
 80038dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80038e0:	2b28      	cmp	r3, #40	; 0x28
 80038e2:	d107      	bne.n	80038f4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2228      	movs	r2, #40	; 0x28
 80038ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80038f2:	e015      	b.n	8003920 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003902:	d00a      	beq.n	800391a <I2C_ITError+0x7a>
 8003904:	7bfb      	ldrb	r3, [r7, #15]
 8003906:	2b60      	cmp	r3, #96	; 0x60
 8003908:	d007      	beq.n	800391a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2220      	movs	r2, #32
 800390e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800392a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800392e:	d162      	bne.n	80039f6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	685a      	ldr	r2, [r3, #4]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800393e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003944:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b01      	cmp	r3, #1
 800394c:	d020      	beq.n	8003990 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003952:	4a6a      	ldr	r2, [pc, #424]	; (8003afc <I2C_ITError+0x25c>)
 8003954:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800395a:	4618      	mov	r0, r3
 800395c:	f7fe f820 	bl	80019a0 <HAL_DMA_Abort_IT>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	f000 8089 	beq.w	8003a7a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 0201 	bic.w	r2, r2, #1
 8003976:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2220      	movs	r2, #32
 800397c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003984:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800398a:	4610      	mov	r0, r2
 800398c:	4798      	blx	r3
 800398e:	e074      	b.n	8003a7a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003994:	4a59      	ldr	r2, [pc, #356]	; (8003afc <I2C_ITError+0x25c>)
 8003996:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800399c:	4618      	mov	r0, r3
 800399e:	f7fd ffff 	bl	80019a0 <HAL_DMA_Abort_IT>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d068      	beq.n	8003a7a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039b2:	2b40      	cmp	r3, #64	; 0x40
 80039b4:	d10b      	bne.n	80039ce <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	691a      	ldr	r2, [r3, #16]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c0:	b2d2      	uxtb	r2, r2
 80039c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c8:	1c5a      	adds	r2, r3, #1
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f022 0201 	bic.w	r2, r2, #1
 80039dc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2220      	movs	r2, #32
 80039e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80039f0:	4610      	mov	r0, r2
 80039f2:	4798      	blx	r3
 80039f4:	e041      	b.n	8003a7a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b60      	cmp	r3, #96	; 0x60
 8003a00:	d125      	bne.n	8003a4e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2220      	movs	r2, #32
 8003a06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a1a:	2b40      	cmp	r3, #64	; 0x40
 8003a1c:	d10b      	bne.n	8003a36 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	691a      	ldr	r2, [r3, #16]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a28:	b2d2      	uxtb	r2, r2
 8003a2a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a30:	1c5a      	adds	r2, r3, #1
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f022 0201 	bic.w	r2, r2, #1
 8003a44:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7fe ff40 	bl	80028cc <HAL_I2C_AbortCpltCallback>
 8003a4c:	e015      	b.n	8003a7a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	695b      	ldr	r3, [r3, #20]
 8003a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a58:	2b40      	cmp	r3, #64	; 0x40
 8003a5a:	d10b      	bne.n	8003a74 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	691a      	ldr	r2, [r3, #16]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a66:	b2d2      	uxtb	r2, r2
 8003a68:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6e:	1c5a      	adds	r2, r3, #1
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f7fe ff20 	bl	80028ba <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d10e      	bne.n	8003aa8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d109      	bne.n	8003aa8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d104      	bne.n	8003aa8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d007      	beq.n	8003ab8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685a      	ldr	r2, [r3, #4]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ab6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003abe:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac4:	f003 0304 	and.w	r3, r3, #4
 8003ac8:	2b04      	cmp	r3, #4
 8003aca:	d113      	bne.n	8003af4 <I2C_ITError+0x254>
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
 8003ace:	2b28      	cmp	r3, #40	; 0x28
 8003ad0:	d110      	bne.n	8003af4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a0a      	ldr	r2, [pc, #40]	; (8003b00 <I2C_ITError+0x260>)
 8003ad6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7fe fec8 	bl	8002884 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003af4:	bf00      	nop
 8003af6:	3710      	adds	r7, #16
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	08003cd5 	.word	0x08003cd5
 8003b00:	ffff0000 	.word	0xffff0000

08003b04 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b088      	sub	sp, #32
 8003b08:	af02      	add	r7, sp, #8
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	4608      	mov	r0, r1
 8003b0e:	4611      	mov	r1, r2
 8003b10:	461a      	mov	r2, r3
 8003b12:	4603      	mov	r3, r0
 8003b14:	817b      	strh	r3, [r7, #10]
 8003b16:	460b      	mov	r3, r1
 8003b18:	813b      	strh	r3, [r7, #8]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b2c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b3c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	6a3b      	ldr	r3, [r7, #32]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	f000 f96a 	bl	8003e24 <I2C_WaitOnFlagUntilTimeout>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00d      	beq.n	8003b72 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b64:	d103      	bne.n	8003b6e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b6c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e0aa      	b.n	8003cc8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b72:	897b      	ldrh	r3, [r7, #10]
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	461a      	mov	r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b80:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b84:	6a3a      	ldr	r2, [r7, #32]
 8003b86:	4952      	ldr	r1, [pc, #328]	; (8003cd0 <I2C_RequestMemoryRead+0x1cc>)
 8003b88:	68f8      	ldr	r0, [r7, #12]
 8003b8a:	f000 f9c5 	bl	8003f18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d001      	beq.n	8003b98 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e097      	b.n	8003cc8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b98:	2300      	movs	r3, #0
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	617b      	str	r3, [r7, #20]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	617b      	str	r3, [r7, #20]
 8003bac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bb0:	6a39      	ldr	r1, [r7, #32]
 8003bb2:	68f8      	ldr	r0, [r7, #12]
 8003bb4:	f000 fa50 	bl	8004058 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00d      	beq.n	8003bda <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc2:	2b04      	cmp	r3, #4
 8003bc4:	d107      	bne.n	8003bd6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bd4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e076      	b.n	8003cc8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bda:	88fb      	ldrh	r3, [r7, #6]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d105      	bne.n	8003bec <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003be0:	893b      	ldrh	r3, [r7, #8]
 8003be2:	b2da      	uxtb	r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	611a      	str	r2, [r3, #16]
 8003bea:	e021      	b.n	8003c30 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003bec:	893b      	ldrh	r3, [r7, #8]
 8003bee:	0a1b      	lsrs	r3, r3, #8
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bfc:	6a39      	ldr	r1, [r7, #32]
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 fa2a 	bl	8004058 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00d      	beq.n	8003c26 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	2b04      	cmp	r3, #4
 8003c10:	d107      	bne.n	8003c22 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c20:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e050      	b.n	8003cc8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c26:	893b      	ldrh	r3, [r7, #8]
 8003c28:	b2da      	uxtb	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c32:	6a39      	ldr	r1, [r7, #32]
 8003c34:	68f8      	ldr	r0, [r7, #12]
 8003c36:	f000 fa0f 	bl	8004058 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d00d      	beq.n	8003c5c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c44:	2b04      	cmp	r3, #4
 8003c46:	d107      	bne.n	8003c58 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c56:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e035      	b.n	8003cc8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c6a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6e:	9300      	str	r3, [sp, #0]
 8003c70:	6a3b      	ldr	r3, [r7, #32]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f000 f8d3 	bl	8003e24 <I2C_WaitOnFlagUntilTimeout>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d00d      	beq.n	8003ca0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c92:	d103      	bne.n	8003c9c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e013      	b.n	8003cc8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ca0:	897b      	ldrh	r3, [r7, #10]
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	f043 0301 	orr.w	r3, r3, #1
 8003ca8:	b2da      	uxtb	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb2:	6a3a      	ldr	r2, [r7, #32]
 8003cb4:	4906      	ldr	r1, [pc, #24]	; (8003cd0 <I2C_RequestMemoryRead+0x1cc>)
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f000 f92e 	bl	8003f18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e000      	b.n	8003cc8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3718      	adds	r7, #24
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	00010002 	.word	0x00010002

08003cd4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b086      	sub	sp, #24
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cec:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003cee:	4b4b      	ldr	r3, [pc, #300]	; (8003e1c <I2C_DMAAbort+0x148>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	08db      	lsrs	r3, r3, #3
 8003cf4:	4a4a      	ldr	r2, [pc, #296]	; (8003e20 <I2C_DMAAbort+0x14c>)
 8003cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfa:	0a1a      	lsrs	r2, r3, #8
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	4413      	add	r3, r2
 8003d02:	00da      	lsls	r2, r3, #3
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d106      	bne.n	8003d1c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d12:	f043 0220 	orr.w	r2, r3, #32
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8003d1a:	e00a      	b.n	8003d32 <I2C_DMAAbort+0x5e>
    }
    count--;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d30:	d0ea      	beq.n	8003d08 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d003      	beq.n	8003d42 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d3e:	2200      	movs	r2, #0
 8003d40:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4e:	2200      	movs	r2, #0
 8003d50:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d60:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	2200      	movs	r2, #0
 8003d66:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d003      	beq.n	8003d78 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d74:	2200      	movs	r2, #0
 8003d76:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d003      	beq.n	8003d88 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d84:	2200      	movs	r2, #0
 8003d86:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f022 0201 	bic.w	r2, r2, #1
 8003d96:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b60      	cmp	r3, #96	; 0x60
 8003da2:	d10e      	bne.n	8003dc2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	2220      	movs	r2, #32
 8003da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	2200      	movs	r2, #0
 8003db8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003dba:	6978      	ldr	r0, [r7, #20]
 8003dbc:	f7fe fd86 	bl	80028cc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003dc0:	e027      	b.n	8003e12 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003dc2:	7cfb      	ldrb	r3, [r7, #19]
 8003dc4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003dc8:	2b28      	cmp	r3, #40	; 0x28
 8003dca:	d117      	bne.n	8003dfc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f042 0201 	orr.w	r2, r2, #1
 8003dda:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003dea:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	2200      	movs	r2, #0
 8003df0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	2228      	movs	r2, #40	; 0x28
 8003df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003dfa:	e007      	b.n	8003e0c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003e0c:	6978      	ldr	r0, [r7, #20]
 8003e0e:	f7fe fd54 	bl	80028ba <HAL_I2C_ErrorCallback>
}
 8003e12:	bf00      	nop
 8003e14:	3718      	adds	r7, #24
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	20000000 	.word	0x20000000
 8003e20:	14f8b589 	.word	0x14f8b589

08003e24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	603b      	str	r3, [r7, #0]
 8003e30:	4613      	mov	r3, r2
 8003e32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e34:	e048      	b.n	8003ec8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e3c:	d044      	beq.n	8003ec8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e3e:	f7fd fc5d 	bl	80016fc <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d302      	bcc.n	8003e54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d139      	bne.n	8003ec8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	0c1b      	lsrs	r3, r3, #16
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d10d      	bne.n	8003e7a <I2C_WaitOnFlagUntilTimeout+0x56>
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	695b      	ldr	r3, [r3, #20]
 8003e64:	43da      	mvns	r2, r3
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	bf0c      	ite	eq
 8003e70:	2301      	moveq	r3, #1
 8003e72:	2300      	movne	r3, #0
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	461a      	mov	r2, r3
 8003e78:	e00c      	b.n	8003e94 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	43da      	mvns	r2, r3
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	4013      	ands	r3, r2
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	bf0c      	ite	eq
 8003e8c:	2301      	moveq	r3, #1
 8003e8e:	2300      	movne	r3, #0
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	461a      	mov	r2, r3
 8003e94:	79fb      	ldrb	r3, [r7, #7]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d116      	bne.n	8003ec8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb4:	f043 0220 	orr.w	r2, r3, #32
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e023      	b.n	8003f10 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	0c1b      	lsrs	r3, r3, #16
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d10d      	bne.n	8003eee <I2C_WaitOnFlagUntilTimeout+0xca>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	43da      	mvns	r2, r3
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	4013      	ands	r3, r2
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	bf0c      	ite	eq
 8003ee4:	2301      	moveq	r3, #1
 8003ee6:	2300      	movne	r3, #0
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	461a      	mov	r2, r3
 8003eec:	e00c      	b.n	8003f08 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	43da      	mvns	r2, r3
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	bf0c      	ite	eq
 8003f00:	2301      	moveq	r3, #1
 8003f02:	2300      	movne	r3, #0
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	461a      	mov	r2, r3
 8003f08:	79fb      	ldrb	r3, [r7, #7]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d093      	beq.n	8003e36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3710      	adds	r7, #16
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
 8003f24:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f26:	e071      	b.n	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f36:	d123      	bne.n	8003f80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f46:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6c:	f043 0204 	orr.w	r2, r3, #4
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e067      	b.n	8004050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f86:	d041      	beq.n	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f88:	f7fd fbb8 	bl	80016fc <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d302      	bcc.n	8003f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d136      	bne.n	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	0c1b      	lsrs	r3, r3, #16
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d10c      	bne.n	8003fc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	43da      	mvns	r2, r3
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	bf14      	ite	ne
 8003fba:	2301      	movne	r3, #1
 8003fbc:	2300      	moveq	r3, #0
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	e00b      	b.n	8003fda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	43da      	mvns	r2, r3
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	4013      	ands	r3, r2
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	bf14      	ite	ne
 8003fd4:	2301      	movne	r3, #1
 8003fd6:	2300      	moveq	r3, #0
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d016      	beq.n	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff8:	f043 0220 	orr.w	r2, r3, #32
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e021      	b.n	8004050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	0c1b      	lsrs	r3, r3, #16
 8004010:	b2db      	uxtb	r3, r3
 8004012:	2b01      	cmp	r3, #1
 8004014:	d10c      	bne.n	8004030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	43da      	mvns	r2, r3
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	4013      	ands	r3, r2
 8004022:	b29b      	uxth	r3, r3
 8004024:	2b00      	cmp	r3, #0
 8004026:	bf14      	ite	ne
 8004028:	2301      	movne	r3, #1
 800402a:	2300      	moveq	r3, #0
 800402c:	b2db      	uxtb	r3, r3
 800402e:	e00b      	b.n	8004048 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	699b      	ldr	r3, [r3, #24]
 8004036:	43da      	mvns	r2, r3
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	4013      	ands	r3, r2
 800403c:	b29b      	uxth	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	bf14      	ite	ne
 8004042:	2301      	movne	r3, #1
 8004044:	2300      	moveq	r3, #0
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b00      	cmp	r3, #0
 800404a:	f47f af6d 	bne.w	8003f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800404e:	2300      	movs	r3, #0
}
 8004050:	4618      	mov	r0, r3
 8004052:	3710      	adds	r7, #16
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	60b9      	str	r1, [r7, #8]
 8004062:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004064:	e034      	b.n	80040d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004066:	68f8      	ldr	r0, [r7, #12]
 8004068:	f000 f8cd 	bl	8004206 <I2C_IsAcknowledgeFailed>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e034      	b.n	80040e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800407c:	d028      	beq.n	80040d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800407e:	f7fd fb3d 	bl	80016fc <HAL_GetTick>
 8004082:	4602      	mov	r2, r0
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	68ba      	ldr	r2, [r7, #8]
 800408a:	429a      	cmp	r2, r3
 800408c:	d302      	bcc.n	8004094 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d11d      	bne.n	80040d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800409e:	2b80      	cmp	r3, #128	; 0x80
 80040a0:	d016      	beq.n	80040d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2220      	movs	r2, #32
 80040ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040bc:	f043 0220 	orr.w	r2, r3, #32
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e007      	b.n	80040e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040da:	2b80      	cmp	r3, #128	; 0x80
 80040dc:	d1c3      	bne.n	8004066 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3710      	adds	r7, #16
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80040f0:	2300      	movs	r3, #0
 80040f2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80040f4:	4b13      	ldr	r3, [pc, #76]	; (8004144 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	08db      	lsrs	r3, r3, #3
 80040fa:	4a13      	ldr	r2, [pc, #76]	; (8004148 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80040fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004100:	0a1a      	lsrs	r2, r3, #8
 8004102:	4613      	mov	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	4413      	add	r3, r2
 8004108:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	3b01      	subs	r3, #1
 800410e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d107      	bne.n	8004126 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411a:	f043 0220 	orr.w	r2, r3, #32
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e008      	b.n	8004138 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004130:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004134:	d0e9      	beq.n	800410a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3714      	adds	r7, #20
 800413c:	46bd      	mov	sp, r7
 800413e:	bc80      	pop	{r7}
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	20000000 	.word	0x20000000
 8004148:	14f8b589 	.word	0x14f8b589

0800414c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004158:	e049      	b.n	80041ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	695b      	ldr	r3, [r3, #20]
 8004160:	f003 0310 	and.w	r3, r3, #16
 8004164:	2b10      	cmp	r3, #16
 8004166:	d119      	bne.n	800419c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f06f 0210 	mvn.w	r2, #16
 8004170:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2220      	movs	r2, #32
 800417c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e030      	b.n	80041fe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800419c:	f7fd faae 	bl	80016fc <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	68ba      	ldr	r2, [r7, #8]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d302      	bcc.n	80041b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d11d      	bne.n	80041ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	695b      	ldr	r3, [r3, #20]
 80041b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041bc:	2b40      	cmp	r3, #64	; 0x40
 80041be:	d016      	beq.n	80041ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2220      	movs	r2, #32
 80041ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041da:	f043 0220 	orr.w	r2, r3, #32
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e007      	b.n	80041fe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	695b      	ldr	r3, [r3, #20]
 80041f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041f8:	2b40      	cmp	r3, #64	; 0x40
 80041fa:	d1ae      	bne.n	800415a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3710      	adds	r7, #16
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}

08004206 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004206:	b480      	push	{r7}
 8004208:	b083      	sub	sp, #12
 800420a:	af00      	add	r7, sp, #0
 800420c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	695b      	ldr	r3, [r3, #20]
 8004214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004218:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800421c:	d11b      	bne.n	8004256 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004226:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2220      	movs	r2, #32
 8004232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004242:	f043 0204 	orr.w	r2, r3, #4
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e000      	b.n	8004258 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004256:	2300      	movs	r3, #0
}
 8004258:	4618      	mov	r0, r3
 800425a:	370c      	adds	r7, #12
 800425c:	46bd      	mov	sp, r7
 800425e:	bc80      	pop	{r7}
 8004260:	4770      	bx	lr

08004262 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004262:	b480      	push	{r7}
 8004264:	b083      	sub	sp, #12
 8004266:	af00      	add	r7, sp, #0
 8004268:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800426e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004272:	d103      	bne.n	800427c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800427a:	e007      	b.n	800428c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004280:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004284:	d102      	bne.n	800428c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2208      	movs	r2, #8
 800428a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	bc80      	pop	{r7}
 8004294:	4770      	bx	lr
	...

08004298 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b086      	sub	sp, #24
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e272      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	f000 8087 	beq.w	80043c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80042b8:	4b92      	ldr	r3, [pc, #584]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f003 030c 	and.w	r3, r3, #12
 80042c0:	2b04      	cmp	r3, #4
 80042c2:	d00c      	beq.n	80042de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80042c4:	4b8f      	ldr	r3, [pc, #572]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f003 030c 	and.w	r3, r3, #12
 80042cc:	2b08      	cmp	r3, #8
 80042ce:	d112      	bne.n	80042f6 <HAL_RCC_OscConfig+0x5e>
 80042d0:	4b8c      	ldr	r3, [pc, #560]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042dc:	d10b      	bne.n	80042f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042de:	4b89      	ldr	r3, [pc, #548]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d06c      	beq.n	80043c4 <HAL_RCC_OscConfig+0x12c>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d168      	bne.n	80043c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e24c      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042fe:	d106      	bne.n	800430e <HAL_RCC_OscConfig+0x76>
 8004300:	4b80      	ldr	r3, [pc, #512]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a7f      	ldr	r2, [pc, #508]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004306:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800430a:	6013      	str	r3, [r2, #0]
 800430c:	e02e      	b.n	800436c <HAL_RCC_OscConfig+0xd4>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d10c      	bne.n	8004330 <HAL_RCC_OscConfig+0x98>
 8004316:	4b7b      	ldr	r3, [pc, #492]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a7a      	ldr	r2, [pc, #488]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 800431c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004320:	6013      	str	r3, [r2, #0]
 8004322:	4b78      	ldr	r3, [pc, #480]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a77      	ldr	r2, [pc, #476]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004328:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800432c:	6013      	str	r3, [r2, #0]
 800432e:	e01d      	b.n	800436c <HAL_RCC_OscConfig+0xd4>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004338:	d10c      	bne.n	8004354 <HAL_RCC_OscConfig+0xbc>
 800433a:	4b72      	ldr	r3, [pc, #456]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a71      	ldr	r2, [pc, #452]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004340:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004344:	6013      	str	r3, [r2, #0]
 8004346:	4b6f      	ldr	r3, [pc, #444]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a6e      	ldr	r2, [pc, #440]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 800434c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004350:	6013      	str	r3, [r2, #0]
 8004352:	e00b      	b.n	800436c <HAL_RCC_OscConfig+0xd4>
 8004354:	4b6b      	ldr	r3, [pc, #428]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a6a      	ldr	r2, [pc, #424]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 800435a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800435e:	6013      	str	r3, [r2, #0]
 8004360:	4b68      	ldr	r3, [pc, #416]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a67      	ldr	r2, [pc, #412]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004366:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800436a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d013      	beq.n	800439c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004374:	f7fd f9c2 	bl	80016fc <HAL_GetTick>
 8004378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800437a:	e008      	b.n	800438e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800437c:	f7fd f9be 	bl	80016fc <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	2b64      	cmp	r3, #100	; 0x64
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e200      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800438e:	4b5d      	ldr	r3, [pc, #372]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d0f0      	beq.n	800437c <HAL_RCC_OscConfig+0xe4>
 800439a:	e014      	b.n	80043c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800439c:	f7fd f9ae 	bl	80016fc <HAL_GetTick>
 80043a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043a2:	e008      	b.n	80043b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043a4:	f7fd f9aa 	bl	80016fc <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b64      	cmp	r3, #100	; 0x64
 80043b0:	d901      	bls.n	80043b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e1ec      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043b6:	4b53      	ldr	r3, [pc, #332]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d1f0      	bne.n	80043a4 <HAL_RCC_OscConfig+0x10c>
 80043c2:	e000      	b.n	80043c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d063      	beq.n	800449a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043d2:	4b4c      	ldr	r3, [pc, #304]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f003 030c 	and.w	r3, r3, #12
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00b      	beq.n	80043f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80043de:	4b49      	ldr	r3, [pc, #292]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f003 030c 	and.w	r3, r3, #12
 80043e6:	2b08      	cmp	r3, #8
 80043e8:	d11c      	bne.n	8004424 <HAL_RCC_OscConfig+0x18c>
 80043ea:	4b46      	ldr	r3, [pc, #280]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d116      	bne.n	8004424 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043f6:	4b43      	ldr	r3, [pc, #268]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d005      	beq.n	800440e <HAL_RCC_OscConfig+0x176>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d001      	beq.n	800440e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e1c0      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800440e:	4b3d      	ldr	r3, [pc, #244]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	695b      	ldr	r3, [r3, #20]
 800441a:	00db      	lsls	r3, r3, #3
 800441c:	4939      	ldr	r1, [pc, #228]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 800441e:	4313      	orrs	r3, r2
 8004420:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004422:	e03a      	b.n	800449a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	691b      	ldr	r3, [r3, #16]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d020      	beq.n	800446e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800442c:	4b36      	ldr	r3, [pc, #216]	; (8004508 <HAL_RCC_OscConfig+0x270>)
 800442e:	2201      	movs	r2, #1
 8004430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004432:	f7fd f963 	bl	80016fc <HAL_GetTick>
 8004436:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004438:	e008      	b.n	800444c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800443a:	f7fd f95f 	bl	80016fc <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e1a1      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800444c:	4b2d      	ldr	r3, [pc, #180]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0f0      	beq.n	800443a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004458:	4b2a      	ldr	r3, [pc, #168]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	695b      	ldr	r3, [r3, #20]
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	4927      	ldr	r1, [pc, #156]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004468:	4313      	orrs	r3, r2
 800446a:	600b      	str	r3, [r1, #0]
 800446c:	e015      	b.n	800449a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800446e:	4b26      	ldr	r3, [pc, #152]	; (8004508 <HAL_RCC_OscConfig+0x270>)
 8004470:	2200      	movs	r2, #0
 8004472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004474:	f7fd f942 	bl	80016fc <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800447c:	f7fd f93e 	bl	80016fc <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e180      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800448e:	4b1d      	ldr	r3, [pc, #116]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d1f0      	bne.n	800447c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0308 	and.w	r3, r3, #8
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d03a      	beq.n	800451c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d019      	beq.n	80044e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044ae:	4b17      	ldr	r3, [pc, #92]	; (800450c <HAL_RCC_OscConfig+0x274>)
 80044b0:	2201      	movs	r2, #1
 80044b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044b4:	f7fd f922 	bl	80016fc <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044bc:	f7fd f91e 	bl	80016fc <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e160      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044ce:	4b0d      	ldr	r3, [pc, #52]	; (8004504 <HAL_RCC_OscConfig+0x26c>)
 80044d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d0f0      	beq.n	80044bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80044da:	2001      	movs	r0, #1
 80044dc:	f000 face 	bl	8004a7c <RCC_Delay>
 80044e0:	e01c      	b.n	800451c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044e2:	4b0a      	ldr	r3, [pc, #40]	; (800450c <HAL_RCC_OscConfig+0x274>)
 80044e4:	2200      	movs	r2, #0
 80044e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044e8:	f7fd f908 	bl	80016fc <HAL_GetTick>
 80044ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044ee:	e00f      	b.n	8004510 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044f0:	f7fd f904 	bl	80016fc <HAL_GetTick>
 80044f4:	4602      	mov	r2, r0
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d908      	bls.n	8004510 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e146      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
 8004502:	bf00      	nop
 8004504:	40021000 	.word	0x40021000
 8004508:	42420000 	.word	0x42420000
 800450c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004510:	4b92      	ldr	r3, [pc, #584]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 8004512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1e9      	bne.n	80044f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0304 	and.w	r3, r3, #4
 8004524:	2b00      	cmp	r3, #0
 8004526:	f000 80a6 	beq.w	8004676 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800452a:	2300      	movs	r3, #0
 800452c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800452e:	4b8b      	ldr	r3, [pc, #556]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 8004530:	69db      	ldr	r3, [r3, #28]
 8004532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d10d      	bne.n	8004556 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800453a:	4b88      	ldr	r3, [pc, #544]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 800453c:	69db      	ldr	r3, [r3, #28]
 800453e:	4a87      	ldr	r2, [pc, #540]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 8004540:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004544:	61d3      	str	r3, [r2, #28]
 8004546:	4b85      	ldr	r3, [pc, #532]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 8004548:	69db      	ldr	r3, [r3, #28]
 800454a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800454e:	60bb      	str	r3, [r7, #8]
 8004550:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004552:	2301      	movs	r3, #1
 8004554:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004556:	4b82      	ldr	r3, [pc, #520]	; (8004760 <HAL_RCC_OscConfig+0x4c8>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800455e:	2b00      	cmp	r3, #0
 8004560:	d118      	bne.n	8004594 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004562:	4b7f      	ldr	r3, [pc, #508]	; (8004760 <HAL_RCC_OscConfig+0x4c8>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a7e      	ldr	r2, [pc, #504]	; (8004760 <HAL_RCC_OscConfig+0x4c8>)
 8004568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800456c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800456e:	f7fd f8c5 	bl	80016fc <HAL_GetTick>
 8004572:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004574:	e008      	b.n	8004588 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004576:	f7fd f8c1 	bl	80016fc <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	2b64      	cmp	r3, #100	; 0x64
 8004582:	d901      	bls.n	8004588 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e103      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004588:	4b75      	ldr	r3, [pc, #468]	; (8004760 <HAL_RCC_OscConfig+0x4c8>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004590:	2b00      	cmp	r3, #0
 8004592:	d0f0      	beq.n	8004576 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	2b01      	cmp	r3, #1
 800459a:	d106      	bne.n	80045aa <HAL_RCC_OscConfig+0x312>
 800459c:	4b6f      	ldr	r3, [pc, #444]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 800459e:	6a1b      	ldr	r3, [r3, #32]
 80045a0:	4a6e      	ldr	r2, [pc, #440]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80045a2:	f043 0301 	orr.w	r3, r3, #1
 80045a6:	6213      	str	r3, [r2, #32]
 80045a8:	e02d      	b.n	8004606 <HAL_RCC_OscConfig+0x36e>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d10c      	bne.n	80045cc <HAL_RCC_OscConfig+0x334>
 80045b2:	4b6a      	ldr	r3, [pc, #424]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80045b4:	6a1b      	ldr	r3, [r3, #32]
 80045b6:	4a69      	ldr	r2, [pc, #420]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80045b8:	f023 0301 	bic.w	r3, r3, #1
 80045bc:	6213      	str	r3, [r2, #32]
 80045be:	4b67      	ldr	r3, [pc, #412]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	4a66      	ldr	r2, [pc, #408]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80045c4:	f023 0304 	bic.w	r3, r3, #4
 80045c8:	6213      	str	r3, [r2, #32]
 80045ca:	e01c      	b.n	8004606 <HAL_RCC_OscConfig+0x36e>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	2b05      	cmp	r3, #5
 80045d2:	d10c      	bne.n	80045ee <HAL_RCC_OscConfig+0x356>
 80045d4:	4b61      	ldr	r3, [pc, #388]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	4a60      	ldr	r2, [pc, #384]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80045da:	f043 0304 	orr.w	r3, r3, #4
 80045de:	6213      	str	r3, [r2, #32]
 80045e0:	4b5e      	ldr	r3, [pc, #376]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80045e2:	6a1b      	ldr	r3, [r3, #32]
 80045e4:	4a5d      	ldr	r2, [pc, #372]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80045e6:	f043 0301 	orr.w	r3, r3, #1
 80045ea:	6213      	str	r3, [r2, #32]
 80045ec:	e00b      	b.n	8004606 <HAL_RCC_OscConfig+0x36e>
 80045ee:	4b5b      	ldr	r3, [pc, #364]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	4a5a      	ldr	r2, [pc, #360]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80045f4:	f023 0301 	bic.w	r3, r3, #1
 80045f8:	6213      	str	r3, [r2, #32]
 80045fa:	4b58      	ldr	r3, [pc, #352]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80045fc:	6a1b      	ldr	r3, [r3, #32]
 80045fe:	4a57      	ldr	r2, [pc, #348]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 8004600:	f023 0304 	bic.w	r3, r3, #4
 8004604:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d015      	beq.n	800463a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800460e:	f7fd f875 	bl	80016fc <HAL_GetTick>
 8004612:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004614:	e00a      	b.n	800462c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004616:	f7fd f871 	bl	80016fc <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	f241 3288 	movw	r2, #5000	; 0x1388
 8004624:	4293      	cmp	r3, r2
 8004626:	d901      	bls.n	800462c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	e0b1      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800462c:	4b4b      	ldr	r3, [pc, #300]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 800462e:	6a1b      	ldr	r3, [r3, #32]
 8004630:	f003 0302 	and.w	r3, r3, #2
 8004634:	2b00      	cmp	r3, #0
 8004636:	d0ee      	beq.n	8004616 <HAL_RCC_OscConfig+0x37e>
 8004638:	e014      	b.n	8004664 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800463a:	f7fd f85f 	bl	80016fc <HAL_GetTick>
 800463e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004640:	e00a      	b.n	8004658 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004642:	f7fd f85b 	bl	80016fc <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004650:	4293      	cmp	r3, r2
 8004652:	d901      	bls.n	8004658 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e09b      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004658:	4b40      	ldr	r3, [pc, #256]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 800465a:	6a1b      	ldr	r3, [r3, #32]
 800465c:	f003 0302 	and.w	r3, r3, #2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d1ee      	bne.n	8004642 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004664:	7dfb      	ldrb	r3, [r7, #23]
 8004666:	2b01      	cmp	r3, #1
 8004668:	d105      	bne.n	8004676 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800466a:	4b3c      	ldr	r3, [pc, #240]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 800466c:	69db      	ldr	r3, [r3, #28]
 800466e:	4a3b      	ldr	r2, [pc, #236]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 8004670:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004674:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	69db      	ldr	r3, [r3, #28]
 800467a:	2b00      	cmp	r3, #0
 800467c:	f000 8087 	beq.w	800478e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004680:	4b36      	ldr	r3, [pc, #216]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f003 030c 	and.w	r3, r3, #12
 8004688:	2b08      	cmp	r3, #8
 800468a:	d061      	beq.n	8004750 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	69db      	ldr	r3, [r3, #28]
 8004690:	2b02      	cmp	r3, #2
 8004692:	d146      	bne.n	8004722 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004694:	4b33      	ldr	r3, [pc, #204]	; (8004764 <HAL_RCC_OscConfig+0x4cc>)
 8004696:	2200      	movs	r2, #0
 8004698:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800469a:	f7fd f82f 	bl	80016fc <HAL_GetTick>
 800469e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046a0:	e008      	b.n	80046b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046a2:	f7fd f82b 	bl	80016fc <HAL_GetTick>
 80046a6:	4602      	mov	r2, r0
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d901      	bls.n	80046b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80046b0:	2303      	movs	r3, #3
 80046b2:	e06d      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046b4:	4b29      	ldr	r3, [pc, #164]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1f0      	bne.n	80046a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6a1b      	ldr	r3, [r3, #32]
 80046c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046c8:	d108      	bne.n	80046dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80046ca:	4b24      	ldr	r3, [pc, #144]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	4921      	ldr	r1, [pc, #132]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046dc:	4b1f      	ldr	r3, [pc, #124]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a19      	ldr	r1, [r3, #32]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ec:	430b      	orrs	r3, r1
 80046ee:	491b      	ldr	r1, [pc, #108]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046f4:	4b1b      	ldr	r3, [pc, #108]	; (8004764 <HAL_RCC_OscConfig+0x4cc>)
 80046f6:	2201      	movs	r2, #1
 80046f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046fa:	f7fc ffff 	bl	80016fc <HAL_GetTick>
 80046fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004700:	e008      	b.n	8004714 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004702:	f7fc fffb 	bl	80016fc <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	2b02      	cmp	r3, #2
 800470e:	d901      	bls.n	8004714 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e03d      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004714:	4b11      	ldr	r3, [pc, #68]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d0f0      	beq.n	8004702 <HAL_RCC_OscConfig+0x46a>
 8004720:	e035      	b.n	800478e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004722:	4b10      	ldr	r3, [pc, #64]	; (8004764 <HAL_RCC_OscConfig+0x4cc>)
 8004724:	2200      	movs	r2, #0
 8004726:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004728:	f7fc ffe8 	bl	80016fc <HAL_GetTick>
 800472c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800472e:	e008      	b.n	8004742 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004730:	f7fc ffe4 	bl	80016fc <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b02      	cmp	r3, #2
 800473c:	d901      	bls.n	8004742 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e026      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004742:	4b06      	ldr	r3, [pc, #24]	; (800475c <HAL_RCC_OscConfig+0x4c4>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d1f0      	bne.n	8004730 <HAL_RCC_OscConfig+0x498>
 800474e:	e01e      	b.n	800478e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	69db      	ldr	r3, [r3, #28]
 8004754:	2b01      	cmp	r3, #1
 8004756:	d107      	bne.n	8004768 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e019      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
 800475c:	40021000 	.word	0x40021000
 8004760:	40007000 	.word	0x40007000
 8004764:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004768:	4b0b      	ldr	r3, [pc, #44]	; (8004798 <HAL_RCC_OscConfig+0x500>)
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6a1b      	ldr	r3, [r3, #32]
 8004778:	429a      	cmp	r2, r3
 800477a:	d106      	bne.n	800478a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004786:	429a      	cmp	r2, r3
 8004788:	d001      	beq.n	800478e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e000      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3718      	adds	r7, #24
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	40021000 	.word	0x40021000

0800479c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d101      	bne.n	80047b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e0d0      	b.n	8004952 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80047b0:	4b6a      	ldr	r3, [pc, #424]	; (800495c <HAL_RCC_ClockConfig+0x1c0>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0307 	and.w	r3, r3, #7
 80047b8:	683a      	ldr	r2, [r7, #0]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d910      	bls.n	80047e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047be:	4b67      	ldr	r3, [pc, #412]	; (800495c <HAL_RCC_ClockConfig+0x1c0>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f023 0207 	bic.w	r2, r3, #7
 80047c6:	4965      	ldr	r1, [pc, #404]	; (800495c <HAL_RCC_ClockConfig+0x1c0>)
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ce:	4b63      	ldr	r3, [pc, #396]	; (800495c <HAL_RCC_ClockConfig+0x1c0>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0307 	and.w	r3, r3, #7
 80047d6:	683a      	ldr	r2, [r7, #0]
 80047d8:	429a      	cmp	r2, r3
 80047da:	d001      	beq.n	80047e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e0b8      	b.n	8004952 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 0302 	and.w	r3, r3, #2
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d020      	beq.n	800482e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0304 	and.w	r3, r3, #4
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d005      	beq.n	8004804 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047f8:	4b59      	ldr	r3, [pc, #356]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	4a58      	ldr	r2, [pc, #352]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 80047fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004802:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0308 	and.w	r3, r3, #8
 800480c:	2b00      	cmp	r3, #0
 800480e:	d005      	beq.n	800481c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004810:	4b53      	ldr	r3, [pc, #332]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	4a52      	ldr	r2, [pc, #328]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 8004816:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800481a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800481c:	4b50      	ldr	r3, [pc, #320]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	494d      	ldr	r1, [pc, #308]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 800482a:	4313      	orrs	r3, r2
 800482c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0301 	and.w	r3, r3, #1
 8004836:	2b00      	cmp	r3, #0
 8004838:	d040      	beq.n	80048bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	2b01      	cmp	r3, #1
 8004840:	d107      	bne.n	8004852 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004842:	4b47      	ldr	r3, [pc, #284]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d115      	bne.n	800487a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e07f      	b.n	8004952 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	2b02      	cmp	r3, #2
 8004858:	d107      	bne.n	800486a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800485a:	4b41      	ldr	r3, [pc, #260]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d109      	bne.n	800487a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e073      	b.n	8004952 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800486a:	4b3d      	ldr	r3, [pc, #244]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	2b00      	cmp	r3, #0
 8004874:	d101      	bne.n	800487a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e06b      	b.n	8004952 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800487a:	4b39      	ldr	r3, [pc, #228]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	f023 0203 	bic.w	r2, r3, #3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	4936      	ldr	r1, [pc, #216]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 8004888:	4313      	orrs	r3, r2
 800488a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800488c:	f7fc ff36 	bl	80016fc <HAL_GetTick>
 8004890:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004892:	e00a      	b.n	80048aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004894:	f7fc ff32 	bl	80016fc <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	f241 3288 	movw	r2, #5000	; 0x1388
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d901      	bls.n	80048aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048a6:	2303      	movs	r3, #3
 80048a8:	e053      	b.n	8004952 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048aa:	4b2d      	ldr	r3, [pc, #180]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f003 020c 	and.w	r2, r3, #12
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d1eb      	bne.n	8004894 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048bc:	4b27      	ldr	r3, [pc, #156]	; (800495c <HAL_RCC_ClockConfig+0x1c0>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0307 	and.w	r3, r3, #7
 80048c4:	683a      	ldr	r2, [r7, #0]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d210      	bcs.n	80048ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ca:	4b24      	ldr	r3, [pc, #144]	; (800495c <HAL_RCC_ClockConfig+0x1c0>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f023 0207 	bic.w	r2, r3, #7
 80048d2:	4922      	ldr	r1, [pc, #136]	; (800495c <HAL_RCC_ClockConfig+0x1c0>)
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048da:	4b20      	ldr	r3, [pc, #128]	; (800495c <HAL_RCC_ClockConfig+0x1c0>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0307 	and.w	r3, r3, #7
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d001      	beq.n	80048ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e032      	b.n	8004952 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0304 	and.w	r3, r3, #4
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d008      	beq.n	800490a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048f8:	4b19      	ldr	r3, [pc, #100]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	4916      	ldr	r1, [pc, #88]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 8004906:	4313      	orrs	r3, r2
 8004908:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0308 	and.w	r3, r3, #8
 8004912:	2b00      	cmp	r3, #0
 8004914:	d009      	beq.n	800492a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004916:	4b12      	ldr	r3, [pc, #72]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	00db      	lsls	r3, r3, #3
 8004924:	490e      	ldr	r1, [pc, #56]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 8004926:	4313      	orrs	r3, r2
 8004928:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800492a:	f000 f821 	bl	8004970 <HAL_RCC_GetSysClockFreq>
 800492e:	4602      	mov	r2, r0
 8004930:	4b0b      	ldr	r3, [pc, #44]	; (8004960 <HAL_RCC_ClockConfig+0x1c4>)
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	091b      	lsrs	r3, r3, #4
 8004936:	f003 030f 	and.w	r3, r3, #15
 800493a:	490a      	ldr	r1, [pc, #40]	; (8004964 <HAL_RCC_ClockConfig+0x1c8>)
 800493c:	5ccb      	ldrb	r3, [r1, r3]
 800493e:	fa22 f303 	lsr.w	r3, r2, r3
 8004942:	4a09      	ldr	r2, [pc, #36]	; (8004968 <HAL_RCC_ClockConfig+0x1cc>)
 8004944:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004946:	4b09      	ldr	r3, [pc, #36]	; (800496c <HAL_RCC_ClockConfig+0x1d0>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4618      	mov	r0, r3
 800494c:	f7fc fe94 	bl	8001678 <HAL_InitTick>

  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3710      	adds	r7, #16
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	40022000 	.word	0x40022000
 8004960:	40021000 	.word	0x40021000
 8004964:	08007f74 	.word	0x08007f74
 8004968:	20000000 	.word	0x20000000
 800496c:	20000004 	.word	0x20000004

08004970 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004970:	b480      	push	{r7}
 8004972:	b087      	sub	sp, #28
 8004974:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004976:	2300      	movs	r3, #0
 8004978:	60fb      	str	r3, [r7, #12]
 800497a:	2300      	movs	r3, #0
 800497c:	60bb      	str	r3, [r7, #8]
 800497e:	2300      	movs	r3, #0
 8004980:	617b      	str	r3, [r7, #20]
 8004982:	2300      	movs	r3, #0
 8004984:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004986:	2300      	movs	r3, #0
 8004988:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800498a:	4b1e      	ldr	r3, [pc, #120]	; (8004a04 <HAL_RCC_GetSysClockFreq+0x94>)
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f003 030c 	and.w	r3, r3, #12
 8004996:	2b04      	cmp	r3, #4
 8004998:	d002      	beq.n	80049a0 <HAL_RCC_GetSysClockFreq+0x30>
 800499a:	2b08      	cmp	r3, #8
 800499c:	d003      	beq.n	80049a6 <HAL_RCC_GetSysClockFreq+0x36>
 800499e:	e027      	b.n	80049f0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80049a0:	4b19      	ldr	r3, [pc, #100]	; (8004a08 <HAL_RCC_GetSysClockFreq+0x98>)
 80049a2:	613b      	str	r3, [r7, #16]
      break;
 80049a4:	e027      	b.n	80049f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	0c9b      	lsrs	r3, r3, #18
 80049aa:	f003 030f 	and.w	r3, r3, #15
 80049ae:	4a17      	ldr	r2, [pc, #92]	; (8004a0c <HAL_RCC_GetSysClockFreq+0x9c>)
 80049b0:	5cd3      	ldrb	r3, [r2, r3]
 80049b2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d010      	beq.n	80049e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80049be:	4b11      	ldr	r3, [pc, #68]	; (8004a04 <HAL_RCC_GetSysClockFreq+0x94>)
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	0c5b      	lsrs	r3, r3, #17
 80049c4:	f003 0301 	and.w	r3, r3, #1
 80049c8:	4a11      	ldr	r2, [pc, #68]	; (8004a10 <HAL_RCC_GetSysClockFreq+0xa0>)
 80049ca:	5cd3      	ldrb	r3, [r2, r3]
 80049cc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a0d      	ldr	r2, [pc, #52]	; (8004a08 <HAL_RCC_GetSysClockFreq+0x98>)
 80049d2:	fb03 f202 	mul.w	r2, r3, r2
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049dc:	617b      	str	r3, [r7, #20]
 80049de:	e004      	b.n	80049ea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a0c      	ldr	r2, [pc, #48]	; (8004a14 <HAL_RCC_GetSysClockFreq+0xa4>)
 80049e4:	fb02 f303 	mul.w	r3, r2, r3
 80049e8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	613b      	str	r3, [r7, #16]
      break;
 80049ee:	e002      	b.n	80049f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049f0:	4b05      	ldr	r3, [pc, #20]	; (8004a08 <HAL_RCC_GetSysClockFreq+0x98>)
 80049f2:	613b      	str	r3, [r7, #16]
      break;
 80049f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049f6:	693b      	ldr	r3, [r7, #16]
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	371c      	adds	r7, #28
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bc80      	pop	{r7}
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	40021000 	.word	0x40021000
 8004a08:	007a1200 	.word	0x007a1200
 8004a0c:	08007f8c 	.word	0x08007f8c
 8004a10:	08007f9c 	.word	0x08007f9c
 8004a14:	003d0900 	.word	0x003d0900

08004a18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a1c:	4b02      	ldr	r3, [pc, #8]	; (8004a28 <HAL_RCC_GetHCLKFreq+0x10>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bc80      	pop	{r7}
 8004a26:	4770      	bx	lr
 8004a28:	20000000 	.word	0x20000000

08004a2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a30:	f7ff fff2 	bl	8004a18 <HAL_RCC_GetHCLKFreq>
 8004a34:	4602      	mov	r2, r0
 8004a36:	4b05      	ldr	r3, [pc, #20]	; (8004a4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	0a1b      	lsrs	r3, r3, #8
 8004a3c:	f003 0307 	and.w	r3, r3, #7
 8004a40:	4903      	ldr	r1, [pc, #12]	; (8004a50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a42:	5ccb      	ldrb	r3, [r1, r3]
 8004a44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40021000 	.word	0x40021000
 8004a50:	08007f84 	.word	0x08007f84

08004a54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a58:	f7ff ffde 	bl	8004a18 <HAL_RCC_GetHCLKFreq>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	4b05      	ldr	r3, [pc, #20]	; (8004a74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	0adb      	lsrs	r3, r3, #11
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	4903      	ldr	r1, [pc, #12]	; (8004a78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a6a:	5ccb      	ldrb	r3, [r1, r3]
 8004a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	40021000 	.word	0x40021000
 8004a78:	08007f84 	.word	0x08007f84

08004a7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a84:	4b0a      	ldr	r3, [pc, #40]	; (8004ab0 <RCC_Delay+0x34>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a0a      	ldr	r2, [pc, #40]	; (8004ab4 <RCC_Delay+0x38>)
 8004a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a8e:	0a5b      	lsrs	r3, r3, #9
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	fb02 f303 	mul.w	r3, r2, r3
 8004a96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004a98:	bf00      	nop
  }
  while (Delay --);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	1e5a      	subs	r2, r3, #1
 8004a9e:	60fa      	str	r2, [r7, #12]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1f9      	bne.n	8004a98 <RCC_Delay+0x1c>
}
 8004aa4:	bf00      	nop
 8004aa6:	bf00      	nop
 8004aa8:	3714      	adds	r7, #20
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bc80      	pop	{r7}
 8004aae:	4770      	bx	lr
 8004ab0:	20000000 	.word	0x20000000
 8004ab4:	10624dd3 	.word	0x10624dd3

08004ab8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b082      	sub	sp, #8
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e042      	b.n	8004b50 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d106      	bne.n	8004ae4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f7fc fc54 	bl	800138c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2224      	movs	r2, #36	; 0x24
 8004ae8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68da      	ldr	r2, [r3, #12]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004afa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f000 fcb5 	bl	800546c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	691a      	ldr	r2, [r3, #16]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	695a      	ldr	r2, [r3, #20]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68da      	ldr	r2, [r3, #12]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2220      	movs	r2, #32
 8004b44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3708      	adds	r7, #8
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}

08004b58 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	4613      	mov	r3, r2
 8004b64:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b20      	cmp	r3, #32
 8004b70:	d121      	bne.n	8004bb6 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d002      	beq.n	8004b7e <HAL_UART_Transmit_IT+0x26>
 8004b78:	88fb      	ldrh	r3, [r7, #6]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e01a      	b.n	8004bb8 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	68ba      	ldr	r2, [r7, #8]
 8004b86:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	88fa      	ldrh	r2, [r7, #6]
 8004b8c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	88fa      	ldrh	r2, [r7, #6]
 8004b92:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2200      	movs	r2, #0
 8004b98:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2221      	movs	r2, #33	; 0x21
 8004b9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68da      	ldr	r2, [r3, #12]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004bb0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	e000      	b.n	8004bb8 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8004bb6:	2302      	movs	r3, #2
  }
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3714      	adds	r7, #20
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bc80      	pop	{r7}
 8004bc0:	4770      	bx	lr
	...

08004bc4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b0ba      	sub	sp, #232	; 0xe8
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004bea:	2300      	movs	r3, #0
 8004bec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bfa:	f003 030f 	and.w	r3, r3, #15
 8004bfe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004c02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d10f      	bne.n	8004c2a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c0e:	f003 0320 	and.w	r3, r3, #32
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d009      	beq.n	8004c2a <HAL_UART_IRQHandler+0x66>
 8004c16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c1a:	f003 0320 	and.w	r3, r3, #32
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d003      	beq.n	8004c2a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 fb63 	bl	80052ee <UART_Receive_IT>
      return;
 8004c28:	e25b      	b.n	80050e2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004c2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	f000 80de 	beq.w	8004df0 <HAL_UART_IRQHandler+0x22c>
 8004c34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c38:	f003 0301 	and.w	r3, r3, #1
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d106      	bne.n	8004c4e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004c40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c44:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f000 80d1 	beq.w	8004df0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c52:	f003 0301 	and.w	r3, r3, #1
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00b      	beq.n	8004c72 <HAL_UART_IRQHandler+0xae>
 8004c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d005      	beq.n	8004c72 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c6a:	f043 0201 	orr.w	r2, r3, #1
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c76:	f003 0304 	and.w	r3, r3, #4
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00b      	beq.n	8004c96 <HAL_UART_IRQHandler+0xd2>
 8004c7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c82:	f003 0301 	and.w	r3, r3, #1
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d005      	beq.n	8004c96 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c8e:	f043 0202 	orr.w	r2, r3, #2
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c9a:	f003 0302 	and.w	r3, r3, #2
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d00b      	beq.n	8004cba <HAL_UART_IRQHandler+0xf6>
 8004ca2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d005      	beq.n	8004cba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb2:	f043 0204 	orr.w	r2, r3, #4
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cbe:	f003 0308 	and.w	r3, r3, #8
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d011      	beq.n	8004cea <HAL_UART_IRQHandler+0x126>
 8004cc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cca:	f003 0320 	and.w	r3, r3, #32
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d105      	bne.n	8004cde <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004cd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d005      	beq.n	8004cea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce2:	f043 0208 	orr.w	r2, r3, #8
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	f000 81f2 	beq.w	80050d8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cf8:	f003 0320 	and.w	r3, r3, #32
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d008      	beq.n	8004d12 <HAL_UART_IRQHandler+0x14e>
 8004d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d04:	f003 0320 	and.w	r3, r3, #32
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d002      	beq.n	8004d12 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f000 faee 	bl	80052ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	695b      	ldr	r3, [r3, #20]
 8004d18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	bf14      	ite	ne
 8004d20:	2301      	movne	r3, #1
 8004d22:	2300      	moveq	r3, #0
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d2e:	f003 0308 	and.w	r3, r3, #8
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d103      	bne.n	8004d3e <HAL_UART_IRQHandler+0x17a>
 8004d36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d04f      	beq.n	8004dde <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 f9f8 	bl	8005134 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	695b      	ldr	r3, [r3, #20]
 8004d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d041      	beq.n	8004dd6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	3314      	adds	r3, #20
 8004d58:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004d60:	e853 3f00 	ldrex	r3, [r3]
 8004d64:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004d68:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004d6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	3314      	adds	r3, #20
 8004d7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004d7e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004d82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004d8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004d8e:	e841 2300 	strex	r3, r2, [r1]
 8004d92:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004d96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d1d9      	bne.n	8004d52 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d013      	beq.n	8004dce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004daa:	4a7e      	ldr	r2, [pc, #504]	; (8004fa4 <HAL_UART_IRQHandler+0x3e0>)
 8004dac:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7fc fdf4 	bl	80019a0 <HAL_DMA_Abort_IT>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d016      	beq.n	8004dec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004dc8:	4610      	mov	r0, r2
 8004dca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dcc:	e00e      	b.n	8004dec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 f99c 	bl	800510c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dd4:	e00a      	b.n	8004dec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 f998 	bl	800510c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ddc:	e006      	b.n	8004dec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 f994 	bl	800510c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004dea:	e175      	b.n	80050d8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dec:	bf00      	nop
    return;
 8004dee:	e173      	b.n	80050d8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	f040 814f 	bne.w	8005098 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dfe:	f003 0310 	and.w	r3, r3, #16
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f000 8148 	beq.w	8005098 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e0c:	f003 0310 	and.w	r3, r3, #16
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f000 8141 	beq.w	8005098 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e16:	2300      	movs	r3, #0
 8004e18:	60bb      	str	r3, [r7, #8]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	60bb      	str	r3, [r7, #8]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	60bb      	str	r3, [r7, #8]
 8004e2a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	f000 80b6 	beq.w	8004fa8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004e48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	f000 8145 	beq.w	80050dc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004e56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	f080 813e 	bcs.w	80050dc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004e66:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	2b20      	cmp	r3, #32
 8004e70:	f000 8088 	beq.w	8004f84 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	330c      	adds	r3, #12
 8004e7a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e82:	e853 3f00 	ldrex	r3, [r3]
 8004e86:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004e8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004e8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e92:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	330c      	adds	r3, #12
 8004e9c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004ea0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004ea4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004eac:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004eb0:	e841 2300 	strex	r3, r2, [r1]
 8004eb4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004eb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1d9      	bne.n	8004e74 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	3314      	adds	r3, #20
 8004ec6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004eca:	e853 3f00 	ldrex	r3, [r3]
 8004ece:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004ed0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ed2:	f023 0301 	bic.w	r3, r3, #1
 8004ed6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	3314      	adds	r3, #20
 8004ee0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004ee4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004ee8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eea:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004eec:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004ef0:	e841 2300 	strex	r3, r2, [r1]
 8004ef4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004ef6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d1e1      	bne.n	8004ec0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	3314      	adds	r3, #20
 8004f02:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f04:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f06:	e853 3f00 	ldrex	r3, [r3]
 8004f0a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004f0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	3314      	adds	r3, #20
 8004f1c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004f20:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004f22:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f24:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004f26:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004f28:	e841 2300 	strex	r3, r2, [r1]
 8004f2c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004f2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d1e3      	bne.n	8004efc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2220      	movs	r2, #32
 8004f38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	330c      	adds	r3, #12
 8004f48:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f4c:	e853 3f00 	ldrex	r3, [r3]
 8004f50:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004f52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f54:	f023 0310 	bic.w	r3, r3, #16
 8004f58:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	330c      	adds	r3, #12
 8004f62:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004f66:	65ba      	str	r2, [r7, #88]	; 0x58
 8004f68:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f6a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004f6c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004f6e:	e841 2300 	strex	r3, r2, [r1]
 8004f72:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004f74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1e3      	bne.n	8004f42 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f7fc fcd3 	bl	800192a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2202      	movs	r2, #2
 8004f88:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	4619      	mov	r1, r3
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 f8bf 	bl	800511e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004fa0:	e09c      	b.n	80050dc <HAL_UART_IRQHandler+0x518>
 8004fa2:	bf00      	nop
 8004fa4:	080051f9 	.word	0x080051f9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	f000 808e 	beq.w	80050e0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004fc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f000 8089 	beq.w	80050e0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	330c      	adds	r3, #12
 8004fd4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fd8:	e853 3f00 	ldrex	r3, [r3]
 8004fdc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fe0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004fe4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	330c      	adds	r3, #12
 8004fee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004ff2:	647a      	str	r2, [r7, #68]	; 0x44
 8004ff4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004ff8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ffa:	e841 2300 	strex	r3, r2, [r1]
 8004ffe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005002:	2b00      	cmp	r3, #0
 8005004:	d1e3      	bne.n	8004fce <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	3314      	adds	r3, #20
 800500c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800500e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005010:	e853 3f00 	ldrex	r3, [r3]
 8005014:	623b      	str	r3, [r7, #32]
   return(result);
 8005016:	6a3b      	ldr	r3, [r7, #32]
 8005018:	f023 0301 	bic.w	r3, r3, #1
 800501c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	3314      	adds	r3, #20
 8005026:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800502a:	633a      	str	r2, [r7, #48]	; 0x30
 800502c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800502e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005030:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005032:	e841 2300 	strex	r3, r2, [r1]
 8005036:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800503a:	2b00      	cmp	r3, #0
 800503c:	d1e3      	bne.n	8005006 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2220      	movs	r2, #32
 8005042:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	330c      	adds	r3, #12
 8005052:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	e853 3f00 	ldrex	r3, [r3]
 800505a:	60fb      	str	r3, [r7, #12]
   return(result);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f023 0310 	bic.w	r3, r3, #16
 8005062:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	330c      	adds	r3, #12
 800506c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005070:	61fa      	str	r2, [r7, #28]
 8005072:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005074:	69b9      	ldr	r1, [r7, #24]
 8005076:	69fa      	ldr	r2, [r7, #28]
 8005078:	e841 2300 	strex	r3, r2, [r1]
 800507c:	617b      	str	r3, [r7, #20]
   return(result);
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1e3      	bne.n	800504c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2202      	movs	r2, #2
 8005088:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800508a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800508e:	4619      	mov	r1, r3
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f000 f844 	bl	800511e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005096:	e023      	b.n	80050e0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005098:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800509c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d009      	beq.n	80050b8 <HAL_UART_IRQHandler+0x4f4>
 80050a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d003      	beq.n	80050b8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 f8b5 	bl	8005220 <UART_Transmit_IT>
    return;
 80050b6:	e014      	b.n	80050e2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80050b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00e      	beq.n	80050e2 <HAL_UART_IRQHandler+0x51e>
 80050c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d008      	beq.n	80050e2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f000 f8f4 	bl	80052be <UART_EndTransmit_IT>
    return;
 80050d6:	e004      	b.n	80050e2 <HAL_UART_IRQHandler+0x51e>
    return;
 80050d8:	bf00      	nop
 80050da:	e002      	b.n	80050e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80050dc:	bf00      	nop
 80050de:	e000      	b.n	80050e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80050e0:	bf00      	nop
  }
}
 80050e2:	37e8      	adds	r7, #232	; 0xe8
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b083      	sub	sp, #12
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80050f0:	bf00      	nop
 80050f2:	370c      	adds	r7, #12
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bc80      	pop	{r7}
 80050f8:	4770      	bx	lr

080050fa <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80050fa:	b480      	push	{r7}
 80050fc:	b083      	sub	sp, #12
 80050fe:	af00      	add	r7, sp, #0
 8005100:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005102:	bf00      	nop
 8005104:	370c      	adds	r7, #12
 8005106:	46bd      	mov	sp, r7
 8005108:	bc80      	pop	{r7}
 800510a:	4770      	bx	lr

0800510c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005114:	bf00      	nop
 8005116:	370c      	adds	r7, #12
 8005118:	46bd      	mov	sp, r7
 800511a:	bc80      	pop	{r7}
 800511c:	4770      	bx	lr

0800511e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800511e:	b480      	push	{r7}
 8005120:	b083      	sub	sp, #12
 8005122:	af00      	add	r7, sp, #0
 8005124:	6078      	str	r0, [r7, #4]
 8005126:	460b      	mov	r3, r1
 8005128:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800512a:	bf00      	nop
 800512c:	370c      	adds	r7, #12
 800512e:	46bd      	mov	sp, r7
 8005130:	bc80      	pop	{r7}
 8005132:	4770      	bx	lr

08005134 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005134:	b480      	push	{r7}
 8005136:	b095      	sub	sp, #84	; 0x54
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	330c      	adds	r3, #12
 8005142:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005144:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005146:	e853 3f00 	ldrex	r3, [r3]
 800514a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800514c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800514e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005152:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	330c      	adds	r3, #12
 800515a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800515c:	643a      	str	r2, [r7, #64]	; 0x40
 800515e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005160:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005162:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005164:	e841 2300 	strex	r3, r2, [r1]
 8005168:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800516a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800516c:	2b00      	cmp	r3, #0
 800516e:	d1e5      	bne.n	800513c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	3314      	adds	r3, #20
 8005176:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005178:	6a3b      	ldr	r3, [r7, #32]
 800517a:	e853 3f00 	ldrex	r3, [r3]
 800517e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005180:	69fb      	ldr	r3, [r7, #28]
 8005182:	f023 0301 	bic.w	r3, r3, #1
 8005186:	64bb      	str	r3, [r7, #72]	; 0x48
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	3314      	adds	r3, #20
 800518e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005190:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005192:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005194:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005196:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005198:	e841 2300 	strex	r3, r2, [r1]
 800519c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800519e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d1e5      	bne.n	8005170 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d119      	bne.n	80051e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	330c      	adds	r3, #12
 80051b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	e853 3f00 	ldrex	r3, [r3]
 80051ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	f023 0310 	bic.w	r3, r3, #16
 80051c2:	647b      	str	r3, [r7, #68]	; 0x44
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	330c      	adds	r3, #12
 80051ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80051cc:	61ba      	str	r2, [r7, #24]
 80051ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d0:	6979      	ldr	r1, [r7, #20]
 80051d2:	69ba      	ldr	r2, [r7, #24]
 80051d4:	e841 2300 	strex	r3, r2, [r1]
 80051d8:	613b      	str	r3, [r7, #16]
   return(result);
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d1e5      	bne.n	80051ac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2220      	movs	r2, #32
 80051e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	631a      	str	r2, [r3, #48]	; 0x30
}
 80051ee:	bf00      	nop
 80051f0:	3754      	adds	r7, #84	; 0x54
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bc80      	pop	{r7}
 80051f6:	4770      	bx	lr

080051f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005204:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2200      	movs	r2, #0
 800520a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2200      	movs	r2, #0
 8005210:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005212:	68f8      	ldr	r0, [r7, #12]
 8005214:	f7ff ff7a 	bl	800510c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005218:	bf00      	nop
 800521a:	3710      	adds	r7, #16
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}

08005220 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800522e:	b2db      	uxtb	r3, r3
 8005230:	2b21      	cmp	r3, #33	; 0x21
 8005232:	d13e      	bne.n	80052b2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800523c:	d114      	bne.n	8005268 <UART_Transmit_IT+0x48>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	691b      	ldr	r3, [r3, #16]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d110      	bne.n	8005268 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6a1b      	ldr	r3, [r3, #32]
 800524a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	881b      	ldrh	r3, [r3, #0]
 8005250:	461a      	mov	r2, r3
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800525a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	1c9a      	adds	r2, r3, #2
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	621a      	str	r2, [r3, #32]
 8005266:	e008      	b.n	800527a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6a1b      	ldr	r3, [r3, #32]
 800526c:	1c59      	adds	r1, r3, #1
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	6211      	str	r1, [r2, #32]
 8005272:	781a      	ldrb	r2, [r3, #0]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800527e:	b29b      	uxth	r3, r3
 8005280:	3b01      	subs	r3, #1
 8005282:	b29b      	uxth	r3, r3
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	4619      	mov	r1, r3
 8005288:	84d1      	strh	r1, [r2, #38]	; 0x26
 800528a:	2b00      	cmp	r3, #0
 800528c:	d10f      	bne.n	80052ae <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68da      	ldr	r2, [r3, #12]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800529c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68da      	ldr	r2, [r3, #12]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052ac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80052ae:	2300      	movs	r3, #0
 80052b0:	e000      	b.n	80052b4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80052b2:	2302      	movs	r3, #2
  }
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bc80      	pop	{r7}
 80052bc:	4770      	bx	lr

080052be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80052be:	b580      	push	{r7, lr}
 80052c0:	b082      	sub	sp, #8
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68da      	ldr	r2, [r3, #12]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2220      	movs	r2, #32
 80052da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f7ff ff02 	bl	80050e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80052e4:	2300      	movs	r3, #0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}

080052ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80052ee:	b580      	push	{r7, lr}
 80052f0:	b08c      	sub	sp, #48	; 0x30
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b22      	cmp	r3, #34	; 0x22
 8005300:	f040 80ae 	bne.w	8005460 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800530c:	d117      	bne.n	800533e <UART_Receive_IT+0x50>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d113      	bne.n	800533e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005316:	2300      	movs	r3, #0
 8005318:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800531e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	b29b      	uxth	r3, r3
 8005328:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800532c:	b29a      	uxth	r2, r3
 800532e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005330:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005336:	1c9a      	adds	r2, r3, #2
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	629a      	str	r2, [r3, #40]	; 0x28
 800533c:	e026      	b.n	800538c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005342:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005344:	2300      	movs	r3, #0
 8005346:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005350:	d007      	beq.n	8005362 <UART_Receive_IT+0x74>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d10a      	bne.n	8005370 <UART_Receive_IT+0x82>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	691b      	ldr	r3, [r3, #16]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d106      	bne.n	8005370 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	b2da      	uxtb	r2, r3
 800536a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800536c:	701a      	strb	r2, [r3, #0]
 800536e:	e008      	b.n	8005382 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	b2db      	uxtb	r3, r3
 8005378:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800537c:	b2da      	uxtb	r2, r3
 800537e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005380:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005386:	1c5a      	adds	r2, r3, #1
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005390:	b29b      	uxth	r3, r3
 8005392:	3b01      	subs	r3, #1
 8005394:	b29b      	uxth	r3, r3
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	4619      	mov	r1, r3
 800539a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800539c:	2b00      	cmp	r3, #0
 800539e:	d15d      	bne.n	800545c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68da      	ldr	r2, [r3, #12]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f022 0220 	bic.w	r2, r2, #32
 80053ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68da      	ldr	r2, [r3, #12]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	695a      	ldr	r2, [r3, #20]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f022 0201 	bic.w	r2, r2, #1
 80053ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2220      	movs	r2, #32
 80053d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2200      	movs	r2, #0
 80053dc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d135      	bne.n	8005452 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	330c      	adds	r3, #12
 80053f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	e853 3f00 	ldrex	r3, [r3]
 80053fa:	613b      	str	r3, [r7, #16]
   return(result);
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	f023 0310 	bic.w	r3, r3, #16
 8005402:	627b      	str	r3, [r7, #36]	; 0x24
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	330c      	adds	r3, #12
 800540a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800540c:	623a      	str	r2, [r7, #32]
 800540e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005410:	69f9      	ldr	r1, [r7, #28]
 8005412:	6a3a      	ldr	r2, [r7, #32]
 8005414:	e841 2300 	strex	r3, r2, [r1]
 8005418:	61bb      	str	r3, [r7, #24]
   return(result);
 800541a:	69bb      	ldr	r3, [r7, #24]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d1e5      	bne.n	80053ec <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0310 	and.w	r3, r3, #16
 800542a:	2b10      	cmp	r3, #16
 800542c:	d10a      	bne.n	8005444 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800542e:	2300      	movs	r3, #0
 8005430:	60fb      	str	r3, [r7, #12]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	60fb      	str	r3, [r7, #12]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	60fb      	str	r3, [r7, #12]
 8005442:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005448:	4619      	mov	r1, r3
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f7ff fe67 	bl	800511e <HAL_UARTEx_RxEventCallback>
 8005450:	e002      	b.n	8005458 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7ff fe51 	bl	80050fa <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005458:	2300      	movs	r3, #0
 800545a:	e002      	b.n	8005462 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800545c:	2300      	movs	r3, #0
 800545e:	e000      	b.n	8005462 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005460:	2302      	movs	r3, #2
  }
}
 8005462:	4618      	mov	r0, r3
 8005464:	3730      	adds	r7, #48	; 0x30
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
	...

0800546c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	691b      	ldr	r3, [r3, #16]
 800547a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	68da      	ldr	r2, [r3, #12]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	689a      	ldr	r2, [r3, #8]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	691b      	ldr	r3, [r3, #16]
 8005492:	431a      	orrs	r2, r3
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	695b      	ldr	r3, [r3, #20]
 8005498:	4313      	orrs	r3, r2
 800549a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80054a6:	f023 030c 	bic.w	r3, r3, #12
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	6812      	ldr	r2, [r2, #0]
 80054ae:	68b9      	ldr	r1, [r7, #8]
 80054b0:	430b      	orrs	r3, r1
 80054b2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	695b      	ldr	r3, [r3, #20]
 80054ba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	699a      	ldr	r2, [r3, #24]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	430a      	orrs	r2, r1
 80054c8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a2c      	ldr	r2, [pc, #176]	; (8005580 <UART_SetConfig+0x114>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d103      	bne.n	80054dc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80054d4:	f7ff fabe 	bl	8004a54 <HAL_RCC_GetPCLK2Freq>
 80054d8:	60f8      	str	r0, [r7, #12]
 80054da:	e002      	b.n	80054e2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80054dc:	f7ff faa6 	bl	8004a2c <HAL_RCC_GetPCLK1Freq>
 80054e0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	4613      	mov	r3, r2
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	4413      	add	r3, r2
 80054ea:	009a      	lsls	r2, r3, #2
 80054ec:	441a      	add	r2, r3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054f8:	4a22      	ldr	r2, [pc, #136]	; (8005584 <UART_SetConfig+0x118>)
 80054fa:	fba2 2303 	umull	r2, r3, r2, r3
 80054fe:	095b      	lsrs	r3, r3, #5
 8005500:	0119      	lsls	r1, r3, #4
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	4613      	mov	r3, r2
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	4413      	add	r3, r2
 800550a:	009a      	lsls	r2, r3, #2
 800550c:	441a      	add	r2, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	fbb2 f2f3 	udiv	r2, r2, r3
 8005518:	4b1a      	ldr	r3, [pc, #104]	; (8005584 <UART_SetConfig+0x118>)
 800551a:	fba3 0302 	umull	r0, r3, r3, r2
 800551e:	095b      	lsrs	r3, r3, #5
 8005520:	2064      	movs	r0, #100	; 0x64
 8005522:	fb00 f303 	mul.w	r3, r0, r3
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	011b      	lsls	r3, r3, #4
 800552a:	3332      	adds	r3, #50	; 0x32
 800552c:	4a15      	ldr	r2, [pc, #84]	; (8005584 <UART_SetConfig+0x118>)
 800552e:	fba2 2303 	umull	r2, r3, r2, r3
 8005532:	095b      	lsrs	r3, r3, #5
 8005534:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005538:	4419      	add	r1, r3
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	4613      	mov	r3, r2
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	4413      	add	r3, r2
 8005542:	009a      	lsls	r2, r3, #2
 8005544:	441a      	add	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005550:	4b0c      	ldr	r3, [pc, #48]	; (8005584 <UART_SetConfig+0x118>)
 8005552:	fba3 0302 	umull	r0, r3, r3, r2
 8005556:	095b      	lsrs	r3, r3, #5
 8005558:	2064      	movs	r0, #100	; 0x64
 800555a:	fb00 f303 	mul.w	r3, r0, r3
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	011b      	lsls	r3, r3, #4
 8005562:	3332      	adds	r3, #50	; 0x32
 8005564:	4a07      	ldr	r2, [pc, #28]	; (8005584 <UART_SetConfig+0x118>)
 8005566:	fba2 2303 	umull	r2, r3, r2, r3
 800556a:	095b      	lsrs	r3, r3, #5
 800556c:	f003 020f 	and.w	r2, r3, #15
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	440a      	add	r2, r1
 8005576:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005578:	bf00      	nop
 800557a:	3710      	adds	r7, #16
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	40013800 	.word	0x40013800
 8005584:	51eb851f 	.word	0x51eb851f

08005588 <__cvt>:
 8005588:	2b00      	cmp	r3, #0
 800558a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800558e:	461f      	mov	r7, r3
 8005590:	bfbb      	ittet	lt
 8005592:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005596:	461f      	movlt	r7, r3
 8005598:	2300      	movge	r3, #0
 800559a:	232d      	movlt	r3, #45	; 0x2d
 800559c:	b088      	sub	sp, #32
 800559e:	4614      	mov	r4, r2
 80055a0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80055a2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80055a4:	7013      	strb	r3, [r2, #0]
 80055a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80055a8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80055ac:	f023 0820 	bic.w	r8, r3, #32
 80055b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80055b4:	d005      	beq.n	80055c2 <__cvt+0x3a>
 80055b6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80055ba:	d100      	bne.n	80055be <__cvt+0x36>
 80055bc:	3501      	adds	r5, #1
 80055be:	2302      	movs	r3, #2
 80055c0:	e000      	b.n	80055c4 <__cvt+0x3c>
 80055c2:	2303      	movs	r3, #3
 80055c4:	aa07      	add	r2, sp, #28
 80055c6:	9204      	str	r2, [sp, #16]
 80055c8:	aa06      	add	r2, sp, #24
 80055ca:	e9cd a202 	strd	sl, r2, [sp, #8]
 80055ce:	e9cd 3500 	strd	r3, r5, [sp]
 80055d2:	4622      	mov	r2, r4
 80055d4:	463b      	mov	r3, r7
 80055d6:	f000 fef7 	bl	80063c8 <_dtoa_r>
 80055da:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80055de:	4606      	mov	r6, r0
 80055e0:	d102      	bne.n	80055e8 <__cvt+0x60>
 80055e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80055e4:	07db      	lsls	r3, r3, #31
 80055e6:	d522      	bpl.n	800562e <__cvt+0xa6>
 80055e8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80055ec:	eb06 0905 	add.w	r9, r6, r5
 80055f0:	d110      	bne.n	8005614 <__cvt+0x8c>
 80055f2:	7833      	ldrb	r3, [r6, #0]
 80055f4:	2b30      	cmp	r3, #48	; 0x30
 80055f6:	d10a      	bne.n	800560e <__cvt+0x86>
 80055f8:	2200      	movs	r2, #0
 80055fa:	2300      	movs	r3, #0
 80055fc:	4620      	mov	r0, r4
 80055fe:	4639      	mov	r1, r7
 8005600:	f7fb f9d2 	bl	80009a8 <__aeabi_dcmpeq>
 8005604:	b918      	cbnz	r0, 800560e <__cvt+0x86>
 8005606:	f1c5 0501 	rsb	r5, r5, #1
 800560a:	f8ca 5000 	str.w	r5, [sl]
 800560e:	f8da 3000 	ldr.w	r3, [sl]
 8005612:	4499      	add	r9, r3
 8005614:	2200      	movs	r2, #0
 8005616:	2300      	movs	r3, #0
 8005618:	4620      	mov	r0, r4
 800561a:	4639      	mov	r1, r7
 800561c:	f7fb f9c4 	bl	80009a8 <__aeabi_dcmpeq>
 8005620:	b108      	cbz	r0, 8005626 <__cvt+0x9e>
 8005622:	f8cd 901c 	str.w	r9, [sp, #28]
 8005626:	2230      	movs	r2, #48	; 0x30
 8005628:	9b07      	ldr	r3, [sp, #28]
 800562a:	454b      	cmp	r3, r9
 800562c:	d307      	bcc.n	800563e <__cvt+0xb6>
 800562e:	4630      	mov	r0, r6
 8005630:	9b07      	ldr	r3, [sp, #28]
 8005632:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005634:	1b9b      	subs	r3, r3, r6
 8005636:	6013      	str	r3, [r2, #0]
 8005638:	b008      	add	sp, #32
 800563a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800563e:	1c59      	adds	r1, r3, #1
 8005640:	9107      	str	r1, [sp, #28]
 8005642:	701a      	strb	r2, [r3, #0]
 8005644:	e7f0      	b.n	8005628 <__cvt+0xa0>

08005646 <__exponent>:
 8005646:	4603      	mov	r3, r0
 8005648:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800564a:	2900      	cmp	r1, #0
 800564c:	f803 2b02 	strb.w	r2, [r3], #2
 8005650:	bfb6      	itet	lt
 8005652:	222d      	movlt	r2, #45	; 0x2d
 8005654:	222b      	movge	r2, #43	; 0x2b
 8005656:	4249      	neglt	r1, r1
 8005658:	2909      	cmp	r1, #9
 800565a:	7042      	strb	r2, [r0, #1]
 800565c:	dd2a      	ble.n	80056b4 <__exponent+0x6e>
 800565e:	f10d 0207 	add.w	r2, sp, #7
 8005662:	4617      	mov	r7, r2
 8005664:	260a      	movs	r6, #10
 8005666:	fb91 f5f6 	sdiv	r5, r1, r6
 800566a:	4694      	mov	ip, r2
 800566c:	fb06 1415 	mls	r4, r6, r5, r1
 8005670:	3430      	adds	r4, #48	; 0x30
 8005672:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005676:	460c      	mov	r4, r1
 8005678:	2c63      	cmp	r4, #99	; 0x63
 800567a:	4629      	mov	r1, r5
 800567c:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8005680:	dcf1      	bgt.n	8005666 <__exponent+0x20>
 8005682:	3130      	adds	r1, #48	; 0x30
 8005684:	f1ac 0402 	sub.w	r4, ip, #2
 8005688:	f802 1c01 	strb.w	r1, [r2, #-1]
 800568c:	4622      	mov	r2, r4
 800568e:	1c41      	adds	r1, r0, #1
 8005690:	42ba      	cmp	r2, r7
 8005692:	d30a      	bcc.n	80056aa <__exponent+0x64>
 8005694:	f10d 0209 	add.w	r2, sp, #9
 8005698:	eba2 020c 	sub.w	r2, r2, ip
 800569c:	42bc      	cmp	r4, r7
 800569e:	bf88      	it	hi
 80056a0:	2200      	movhi	r2, #0
 80056a2:	4413      	add	r3, r2
 80056a4:	1a18      	subs	r0, r3, r0
 80056a6:	b003      	add	sp, #12
 80056a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056aa:	f812 5b01 	ldrb.w	r5, [r2], #1
 80056ae:	f801 5f01 	strb.w	r5, [r1, #1]!
 80056b2:	e7ed      	b.n	8005690 <__exponent+0x4a>
 80056b4:	2330      	movs	r3, #48	; 0x30
 80056b6:	3130      	adds	r1, #48	; 0x30
 80056b8:	7083      	strb	r3, [r0, #2]
 80056ba:	70c1      	strb	r1, [r0, #3]
 80056bc:	1d03      	adds	r3, r0, #4
 80056be:	e7f1      	b.n	80056a4 <__exponent+0x5e>

080056c0 <_printf_float>:
 80056c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056c4:	b091      	sub	sp, #68	; 0x44
 80056c6:	460c      	mov	r4, r1
 80056c8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80056cc:	4616      	mov	r6, r2
 80056ce:	461f      	mov	r7, r3
 80056d0:	4605      	mov	r5, r0
 80056d2:	f000 fd6b 	bl	80061ac <_localeconv_r>
 80056d6:	6803      	ldr	r3, [r0, #0]
 80056d8:	4618      	mov	r0, r3
 80056da:	9309      	str	r3, [sp, #36]	; 0x24
 80056dc:	f7fa fd38 	bl	8000150 <strlen>
 80056e0:	2300      	movs	r3, #0
 80056e2:	930e      	str	r3, [sp, #56]	; 0x38
 80056e4:	f8d8 3000 	ldr.w	r3, [r8]
 80056e8:	900a      	str	r0, [sp, #40]	; 0x28
 80056ea:	3307      	adds	r3, #7
 80056ec:	f023 0307 	bic.w	r3, r3, #7
 80056f0:	f103 0208 	add.w	r2, r3, #8
 80056f4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80056f8:	f8d4 b000 	ldr.w	fp, [r4]
 80056fc:	f8c8 2000 	str.w	r2, [r8]
 8005700:	e9d3 a800 	ldrd	sl, r8, [r3]
 8005704:	4652      	mov	r2, sl
 8005706:	4643      	mov	r3, r8
 8005708:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800570c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005710:	930b      	str	r3, [sp, #44]	; 0x2c
 8005712:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005716:	4650      	mov	r0, sl
 8005718:	4b9c      	ldr	r3, [pc, #624]	; (800598c <_printf_float+0x2cc>)
 800571a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800571c:	f7fb f976 	bl	8000a0c <__aeabi_dcmpun>
 8005720:	bb70      	cbnz	r0, 8005780 <_printf_float+0xc0>
 8005722:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005726:	4650      	mov	r0, sl
 8005728:	4b98      	ldr	r3, [pc, #608]	; (800598c <_printf_float+0x2cc>)
 800572a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800572c:	f7fb f950 	bl	80009d0 <__aeabi_dcmple>
 8005730:	bb30      	cbnz	r0, 8005780 <_printf_float+0xc0>
 8005732:	2200      	movs	r2, #0
 8005734:	2300      	movs	r3, #0
 8005736:	4650      	mov	r0, sl
 8005738:	4641      	mov	r1, r8
 800573a:	f7fb f93f 	bl	80009bc <__aeabi_dcmplt>
 800573e:	b110      	cbz	r0, 8005746 <_printf_float+0x86>
 8005740:	232d      	movs	r3, #45	; 0x2d
 8005742:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005746:	4a92      	ldr	r2, [pc, #584]	; (8005990 <_printf_float+0x2d0>)
 8005748:	4b92      	ldr	r3, [pc, #584]	; (8005994 <_printf_float+0x2d4>)
 800574a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800574e:	bf94      	ite	ls
 8005750:	4690      	movls	r8, r2
 8005752:	4698      	movhi	r8, r3
 8005754:	2303      	movs	r3, #3
 8005756:	f04f 0a00 	mov.w	sl, #0
 800575a:	6123      	str	r3, [r4, #16]
 800575c:	f02b 0304 	bic.w	r3, fp, #4
 8005760:	6023      	str	r3, [r4, #0]
 8005762:	4633      	mov	r3, r6
 8005764:	4621      	mov	r1, r4
 8005766:	4628      	mov	r0, r5
 8005768:	9700      	str	r7, [sp, #0]
 800576a:	aa0f      	add	r2, sp, #60	; 0x3c
 800576c:	f000 f9d6 	bl	8005b1c <_printf_common>
 8005770:	3001      	adds	r0, #1
 8005772:	f040 8090 	bne.w	8005896 <_printf_float+0x1d6>
 8005776:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800577a:	b011      	add	sp, #68	; 0x44
 800577c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005780:	4652      	mov	r2, sl
 8005782:	4643      	mov	r3, r8
 8005784:	4650      	mov	r0, sl
 8005786:	4641      	mov	r1, r8
 8005788:	f7fb f940 	bl	8000a0c <__aeabi_dcmpun>
 800578c:	b148      	cbz	r0, 80057a2 <_printf_float+0xe2>
 800578e:	f1b8 0f00 	cmp.w	r8, #0
 8005792:	bfb8      	it	lt
 8005794:	232d      	movlt	r3, #45	; 0x2d
 8005796:	4a80      	ldr	r2, [pc, #512]	; (8005998 <_printf_float+0x2d8>)
 8005798:	bfb8      	it	lt
 800579a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800579e:	4b7f      	ldr	r3, [pc, #508]	; (800599c <_printf_float+0x2dc>)
 80057a0:	e7d3      	b.n	800574a <_printf_float+0x8a>
 80057a2:	6863      	ldr	r3, [r4, #4]
 80057a4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80057a8:	1c5a      	adds	r2, r3, #1
 80057aa:	d142      	bne.n	8005832 <_printf_float+0x172>
 80057ac:	2306      	movs	r3, #6
 80057ae:	6063      	str	r3, [r4, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	9206      	str	r2, [sp, #24]
 80057b4:	aa0e      	add	r2, sp, #56	; 0x38
 80057b6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80057ba:	aa0d      	add	r2, sp, #52	; 0x34
 80057bc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80057c0:	9203      	str	r2, [sp, #12]
 80057c2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80057c6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80057ca:	6023      	str	r3, [r4, #0]
 80057cc:	6863      	ldr	r3, [r4, #4]
 80057ce:	4652      	mov	r2, sl
 80057d0:	9300      	str	r3, [sp, #0]
 80057d2:	4628      	mov	r0, r5
 80057d4:	4643      	mov	r3, r8
 80057d6:	910b      	str	r1, [sp, #44]	; 0x2c
 80057d8:	f7ff fed6 	bl	8005588 <__cvt>
 80057dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80057de:	4680      	mov	r8, r0
 80057e0:	2947      	cmp	r1, #71	; 0x47
 80057e2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80057e4:	d108      	bne.n	80057f8 <_printf_float+0x138>
 80057e6:	1cc8      	adds	r0, r1, #3
 80057e8:	db02      	blt.n	80057f0 <_printf_float+0x130>
 80057ea:	6863      	ldr	r3, [r4, #4]
 80057ec:	4299      	cmp	r1, r3
 80057ee:	dd40      	ble.n	8005872 <_printf_float+0x1b2>
 80057f0:	f1a9 0902 	sub.w	r9, r9, #2
 80057f4:	fa5f f989 	uxtb.w	r9, r9
 80057f8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80057fc:	d81f      	bhi.n	800583e <_printf_float+0x17e>
 80057fe:	464a      	mov	r2, r9
 8005800:	3901      	subs	r1, #1
 8005802:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005806:	910d      	str	r1, [sp, #52]	; 0x34
 8005808:	f7ff ff1d 	bl	8005646 <__exponent>
 800580c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800580e:	4682      	mov	sl, r0
 8005810:	1813      	adds	r3, r2, r0
 8005812:	2a01      	cmp	r2, #1
 8005814:	6123      	str	r3, [r4, #16]
 8005816:	dc02      	bgt.n	800581e <_printf_float+0x15e>
 8005818:	6822      	ldr	r2, [r4, #0]
 800581a:	07d2      	lsls	r2, r2, #31
 800581c:	d501      	bpl.n	8005822 <_printf_float+0x162>
 800581e:	3301      	adds	r3, #1
 8005820:	6123      	str	r3, [r4, #16]
 8005822:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005826:	2b00      	cmp	r3, #0
 8005828:	d09b      	beq.n	8005762 <_printf_float+0xa2>
 800582a:	232d      	movs	r3, #45	; 0x2d
 800582c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005830:	e797      	b.n	8005762 <_printf_float+0xa2>
 8005832:	2947      	cmp	r1, #71	; 0x47
 8005834:	d1bc      	bne.n	80057b0 <_printf_float+0xf0>
 8005836:	2b00      	cmp	r3, #0
 8005838:	d1ba      	bne.n	80057b0 <_printf_float+0xf0>
 800583a:	2301      	movs	r3, #1
 800583c:	e7b7      	b.n	80057ae <_printf_float+0xee>
 800583e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005842:	d118      	bne.n	8005876 <_printf_float+0x1b6>
 8005844:	2900      	cmp	r1, #0
 8005846:	6863      	ldr	r3, [r4, #4]
 8005848:	dd0b      	ble.n	8005862 <_printf_float+0x1a2>
 800584a:	6121      	str	r1, [r4, #16]
 800584c:	b913      	cbnz	r3, 8005854 <_printf_float+0x194>
 800584e:	6822      	ldr	r2, [r4, #0]
 8005850:	07d0      	lsls	r0, r2, #31
 8005852:	d502      	bpl.n	800585a <_printf_float+0x19a>
 8005854:	3301      	adds	r3, #1
 8005856:	440b      	add	r3, r1
 8005858:	6123      	str	r3, [r4, #16]
 800585a:	f04f 0a00 	mov.w	sl, #0
 800585e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005860:	e7df      	b.n	8005822 <_printf_float+0x162>
 8005862:	b913      	cbnz	r3, 800586a <_printf_float+0x1aa>
 8005864:	6822      	ldr	r2, [r4, #0]
 8005866:	07d2      	lsls	r2, r2, #31
 8005868:	d501      	bpl.n	800586e <_printf_float+0x1ae>
 800586a:	3302      	adds	r3, #2
 800586c:	e7f4      	b.n	8005858 <_printf_float+0x198>
 800586e:	2301      	movs	r3, #1
 8005870:	e7f2      	b.n	8005858 <_printf_float+0x198>
 8005872:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005876:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005878:	4299      	cmp	r1, r3
 800587a:	db05      	blt.n	8005888 <_printf_float+0x1c8>
 800587c:	6823      	ldr	r3, [r4, #0]
 800587e:	6121      	str	r1, [r4, #16]
 8005880:	07d8      	lsls	r0, r3, #31
 8005882:	d5ea      	bpl.n	800585a <_printf_float+0x19a>
 8005884:	1c4b      	adds	r3, r1, #1
 8005886:	e7e7      	b.n	8005858 <_printf_float+0x198>
 8005888:	2900      	cmp	r1, #0
 800588a:	bfcc      	ite	gt
 800588c:	2201      	movgt	r2, #1
 800588e:	f1c1 0202 	rsble	r2, r1, #2
 8005892:	4413      	add	r3, r2
 8005894:	e7e0      	b.n	8005858 <_printf_float+0x198>
 8005896:	6823      	ldr	r3, [r4, #0]
 8005898:	055a      	lsls	r2, r3, #21
 800589a:	d407      	bmi.n	80058ac <_printf_float+0x1ec>
 800589c:	6923      	ldr	r3, [r4, #16]
 800589e:	4642      	mov	r2, r8
 80058a0:	4631      	mov	r1, r6
 80058a2:	4628      	mov	r0, r5
 80058a4:	47b8      	blx	r7
 80058a6:	3001      	adds	r0, #1
 80058a8:	d12b      	bne.n	8005902 <_printf_float+0x242>
 80058aa:	e764      	b.n	8005776 <_printf_float+0xb6>
 80058ac:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80058b0:	f240 80dd 	bls.w	8005a6e <_printf_float+0x3ae>
 80058b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80058b8:	2200      	movs	r2, #0
 80058ba:	2300      	movs	r3, #0
 80058bc:	f7fb f874 	bl	80009a8 <__aeabi_dcmpeq>
 80058c0:	2800      	cmp	r0, #0
 80058c2:	d033      	beq.n	800592c <_printf_float+0x26c>
 80058c4:	2301      	movs	r3, #1
 80058c6:	4631      	mov	r1, r6
 80058c8:	4628      	mov	r0, r5
 80058ca:	4a35      	ldr	r2, [pc, #212]	; (80059a0 <_printf_float+0x2e0>)
 80058cc:	47b8      	blx	r7
 80058ce:	3001      	adds	r0, #1
 80058d0:	f43f af51 	beq.w	8005776 <_printf_float+0xb6>
 80058d4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80058d8:	429a      	cmp	r2, r3
 80058da:	db02      	blt.n	80058e2 <_printf_float+0x222>
 80058dc:	6823      	ldr	r3, [r4, #0]
 80058de:	07d8      	lsls	r0, r3, #31
 80058e0:	d50f      	bpl.n	8005902 <_printf_float+0x242>
 80058e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058e6:	4631      	mov	r1, r6
 80058e8:	4628      	mov	r0, r5
 80058ea:	47b8      	blx	r7
 80058ec:	3001      	adds	r0, #1
 80058ee:	f43f af42 	beq.w	8005776 <_printf_float+0xb6>
 80058f2:	f04f 0800 	mov.w	r8, #0
 80058f6:	f104 091a 	add.w	r9, r4, #26
 80058fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80058fc:	3b01      	subs	r3, #1
 80058fe:	4543      	cmp	r3, r8
 8005900:	dc09      	bgt.n	8005916 <_printf_float+0x256>
 8005902:	6823      	ldr	r3, [r4, #0]
 8005904:	079b      	lsls	r3, r3, #30
 8005906:	f100 8104 	bmi.w	8005b12 <_printf_float+0x452>
 800590a:	68e0      	ldr	r0, [r4, #12]
 800590c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800590e:	4298      	cmp	r0, r3
 8005910:	bfb8      	it	lt
 8005912:	4618      	movlt	r0, r3
 8005914:	e731      	b.n	800577a <_printf_float+0xba>
 8005916:	2301      	movs	r3, #1
 8005918:	464a      	mov	r2, r9
 800591a:	4631      	mov	r1, r6
 800591c:	4628      	mov	r0, r5
 800591e:	47b8      	blx	r7
 8005920:	3001      	adds	r0, #1
 8005922:	f43f af28 	beq.w	8005776 <_printf_float+0xb6>
 8005926:	f108 0801 	add.w	r8, r8, #1
 800592a:	e7e6      	b.n	80058fa <_printf_float+0x23a>
 800592c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800592e:	2b00      	cmp	r3, #0
 8005930:	dc38      	bgt.n	80059a4 <_printf_float+0x2e4>
 8005932:	2301      	movs	r3, #1
 8005934:	4631      	mov	r1, r6
 8005936:	4628      	mov	r0, r5
 8005938:	4a19      	ldr	r2, [pc, #100]	; (80059a0 <_printf_float+0x2e0>)
 800593a:	47b8      	blx	r7
 800593c:	3001      	adds	r0, #1
 800593e:	f43f af1a 	beq.w	8005776 <_printf_float+0xb6>
 8005942:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005946:	4313      	orrs	r3, r2
 8005948:	d102      	bne.n	8005950 <_printf_float+0x290>
 800594a:	6823      	ldr	r3, [r4, #0]
 800594c:	07d9      	lsls	r1, r3, #31
 800594e:	d5d8      	bpl.n	8005902 <_printf_float+0x242>
 8005950:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005954:	4631      	mov	r1, r6
 8005956:	4628      	mov	r0, r5
 8005958:	47b8      	blx	r7
 800595a:	3001      	adds	r0, #1
 800595c:	f43f af0b 	beq.w	8005776 <_printf_float+0xb6>
 8005960:	f04f 0900 	mov.w	r9, #0
 8005964:	f104 0a1a 	add.w	sl, r4, #26
 8005968:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800596a:	425b      	negs	r3, r3
 800596c:	454b      	cmp	r3, r9
 800596e:	dc01      	bgt.n	8005974 <_printf_float+0x2b4>
 8005970:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005972:	e794      	b.n	800589e <_printf_float+0x1de>
 8005974:	2301      	movs	r3, #1
 8005976:	4652      	mov	r2, sl
 8005978:	4631      	mov	r1, r6
 800597a:	4628      	mov	r0, r5
 800597c:	47b8      	blx	r7
 800597e:	3001      	adds	r0, #1
 8005980:	f43f aef9 	beq.w	8005776 <_printf_float+0xb6>
 8005984:	f109 0901 	add.w	r9, r9, #1
 8005988:	e7ee      	b.n	8005968 <_printf_float+0x2a8>
 800598a:	bf00      	nop
 800598c:	7fefffff 	.word	0x7fefffff
 8005990:	08007f9e 	.word	0x08007f9e
 8005994:	08007fa2 	.word	0x08007fa2
 8005998:	08007fa6 	.word	0x08007fa6
 800599c:	08007faa 	.word	0x08007faa
 80059a0:	08007fae 	.word	0x08007fae
 80059a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80059a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80059a8:	429a      	cmp	r2, r3
 80059aa:	bfa8      	it	ge
 80059ac:	461a      	movge	r2, r3
 80059ae:	2a00      	cmp	r2, #0
 80059b0:	4691      	mov	r9, r2
 80059b2:	dc37      	bgt.n	8005a24 <_printf_float+0x364>
 80059b4:	f04f 0b00 	mov.w	fp, #0
 80059b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80059bc:	f104 021a 	add.w	r2, r4, #26
 80059c0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80059c4:	ebaa 0309 	sub.w	r3, sl, r9
 80059c8:	455b      	cmp	r3, fp
 80059ca:	dc33      	bgt.n	8005a34 <_printf_float+0x374>
 80059cc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80059d0:	429a      	cmp	r2, r3
 80059d2:	db3b      	blt.n	8005a4c <_printf_float+0x38c>
 80059d4:	6823      	ldr	r3, [r4, #0]
 80059d6:	07da      	lsls	r2, r3, #31
 80059d8:	d438      	bmi.n	8005a4c <_printf_float+0x38c>
 80059da:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80059de:	eba2 0903 	sub.w	r9, r2, r3
 80059e2:	eba2 020a 	sub.w	r2, r2, sl
 80059e6:	4591      	cmp	r9, r2
 80059e8:	bfa8      	it	ge
 80059ea:	4691      	movge	r9, r2
 80059ec:	f1b9 0f00 	cmp.w	r9, #0
 80059f0:	dc34      	bgt.n	8005a5c <_printf_float+0x39c>
 80059f2:	f04f 0800 	mov.w	r8, #0
 80059f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80059fa:	f104 0a1a 	add.w	sl, r4, #26
 80059fe:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005a02:	1a9b      	subs	r3, r3, r2
 8005a04:	eba3 0309 	sub.w	r3, r3, r9
 8005a08:	4543      	cmp	r3, r8
 8005a0a:	f77f af7a 	ble.w	8005902 <_printf_float+0x242>
 8005a0e:	2301      	movs	r3, #1
 8005a10:	4652      	mov	r2, sl
 8005a12:	4631      	mov	r1, r6
 8005a14:	4628      	mov	r0, r5
 8005a16:	47b8      	blx	r7
 8005a18:	3001      	adds	r0, #1
 8005a1a:	f43f aeac 	beq.w	8005776 <_printf_float+0xb6>
 8005a1e:	f108 0801 	add.w	r8, r8, #1
 8005a22:	e7ec      	b.n	80059fe <_printf_float+0x33e>
 8005a24:	4613      	mov	r3, r2
 8005a26:	4631      	mov	r1, r6
 8005a28:	4642      	mov	r2, r8
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	47b8      	blx	r7
 8005a2e:	3001      	adds	r0, #1
 8005a30:	d1c0      	bne.n	80059b4 <_printf_float+0x2f4>
 8005a32:	e6a0      	b.n	8005776 <_printf_float+0xb6>
 8005a34:	2301      	movs	r3, #1
 8005a36:	4631      	mov	r1, r6
 8005a38:	4628      	mov	r0, r5
 8005a3a:	920b      	str	r2, [sp, #44]	; 0x2c
 8005a3c:	47b8      	blx	r7
 8005a3e:	3001      	adds	r0, #1
 8005a40:	f43f ae99 	beq.w	8005776 <_printf_float+0xb6>
 8005a44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005a46:	f10b 0b01 	add.w	fp, fp, #1
 8005a4a:	e7b9      	b.n	80059c0 <_printf_float+0x300>
 8005a4c:	4631      	mov	r1, r6
 8005a4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a52:	4628      	mov	r0, r5
 8005a54:	47b8      	blx	r7
 8005a56:	3001      	adds	r0, #1
 8005a58:	d1bf      	bne.n	80059da <_printf_float+0x31a>
 8005a5a:	e68c      	b.n	8005776 <_printf_float+0xb6>
 8005a5c:	464b      	mov	r3, r9
 8005a5e:	4631      	mov	r1, r6
 8005a60:	4628      	mov	r0, r5
 8005a62:	eb08 020a 	add.w	r2, r8, sl
 8005a66:	47b8      	blx	r7
 8005a68:	3001      	adds	r0, #1
 8005a6a:	d1c2      	bne.n	80059f2 <_printf_float+0x332>
 8005a6c:	e683      	b.n	8005776 <_printf_float+0xb6>
 8005a6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a70:	2a01      	cmp	r2, #1
 8005a72:	dc01      	bgt.n	8005a78 <_printf_float+0x3b8>
 8005a74:	07db      	lsls	r3, r3, #31
 8005a76:	d539      	bpl.n	8005aec <_printf_float+0x42c>
 8005a78:	2301      	movs	r3, #1
 8005a7a:	4642      	mov	r2, r8
 8005a7c:	4631      	mov	r1, r6
 8005a7e:	4628      	mov	r0, r5
 8005a80:	47b8      	blx	r7
 8005a82:	3001      	adds	r0, #1
 8005a84:	f43f ae77 	beq.w	8005776 <_printf_float+0xb6>
 8005a88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a8c:	4631      	mov	r1, r6
 8005a8e:	4628      	mov	r0, r5
 8005a90:	47b8      	blx	r7
 8005a92:	3001      	adds	r0, #1
 8005a94:	f43f ae6f 	beq.w	8005776 <_printf_float+0xb6>
 8005a98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8005aa4:	f7fa ff80 	bl	80009a8 <__aeabi_dcmpeq>
 8005aa8:	b9d8      	cbnz	r0, 8005ae2 <_printf_float+0x422>
 8005aaa:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8005aae:	f108 0201 	add.w	r2, r8, #1
 8005ab2:	4631      	mov	r1, r6
 8005ab4:	4628      	mov	r0, r5
 8005ab6:	47b8      	blx	r7
 8005ab8:	3001      	adds	r0, #1
 8005aba:	d10e      	bne.n	8005ada <_printf_float+0x41a>
 8005abc:	e65b      	b.n	8005776 <_printf_float+0xb6>
 8005abe:	2301      	movs	r3, #1
 8005ac0:	464a      	mov	r2, r9
 8005ac2:	4631      	mov	r1, r6
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	47b8      	blx	r7
 8005ac8:	3001      	adds	r0, #1
 8005aca:	f43f ae54 	beq.w	8005776 <_printf_float+0xb6>
 8005ace:	f108 0801 	add.w	r8, r8, #1
 8005ad2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	4543      	cmp	r3, r8
 8005ad8:	dcf1      	bgt.n	8005abe <_printf_float+0x3fe>
 8005ada:	4653      	mov	r3, sl
 8005adc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005ae0:	e6de      	b.n	80058a0 <_printf_float+0x1e0>
 8005ae2:	f04f 0800 	mov.w	r8, #0
 8005ae6:	f104 091a 	add.w	r9, r4, #26
 8005aea:	e7f2      	b.n	8005ad2 <_printf_float+0x412>
 8005aec:	2301      	movs	r3, #1
 8005aee:	4642      	mov	r2, r8
 8005af0:	e7df      	b.n	8005ab2 <_printf_float+0x3f2>
 8005af2:	2301      	movs	r3, #1
 8005af4:	464a      	mov	r2, r9
 8005af6:	4631      	mov	r1, r6
 8005af8:	4628      	mov	r0, r5
 8005afa:	47b8      	blx	r7
 8005afc:	3001      	adds	r0, #1
 8005afe:	f43f ae3a 	beq.w	8005776 <_printf_float+0xb6>
 8005b02:	f108 0801 	add.w	r8, r8, #1
 8005b06:	68e3      	ldr	r3, [r4, #12]
 8005b08:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005b0a:	1a5b      	subs	r3, r3, r1
 8005b0c:	4543      	cmp	r3, r8
 8005b0e:	dcf0      	bgt.n	8005af2 <_printf_float+0x432>
 8005b10:	e6fb      	b.n	800590a <_printf_float+0x24a>
 8005b12:	f04f 0800 	mov.w	r8, #0
 8005b16:	f104 0919 	add.w	r9, r4, #25
 8005b1a:	e7f4      	b.n	8005b06 <_printf_float+0x446>

08005b1c <_printf_common>:
 8005b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b20:	4616      	mov	r6, r2
 8005b22:	4699      	mov	r9, r3
 8005b24:	688a      	ldr	r2, [r1, #8]
 8005b26:	690b      	ldr	r3, [r1, #16]
 8005b28:	4607      	mov	r7, r0
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	bfb8      	it	lt
 8005b2e:	4613      	movlt	r3, r2
 8005b30:	6033      	str	r3, [r6, #0]
 8005b32:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b36:	460c      	mov	r4, r1
 8005b38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b3c:	b10a      	cbz	r2, 8005b42 <_printf_common+0x26>
 8005b3e:	3301      	adds	r3, #1
 8005b40:	6033      	str	r3, [r6, #0]
 8005b42:	6823      	ldr	r3, [r4, #0]
 8005b44:	0699      	lsls	r1, r3, #26
 8005b46:	bf42      	ittt	mi
 8005b48:	6833      	ldrmi	r3, [r6, #0]
 8005b4a:	3302      	addmi	r3, #2
 8005b4c:	6033      	strmi	r3, [r6, #0]
 8005b4e:	6825      	ldr	r5, [r4, #0]
 8005b50:	f015 0506 	ands.w	r5, r5, #6
 8005b54:	d106      	bne.n	8005b64 <_printf_common+0x48>
 8005b56:	f104 0a19 	add.w	sl, r4, #25
 8005b5a:	68e3      	ldr	r3, [r4, #12]
 8005b5c:	6832      	ldr	r2, [r6, #0]
 8005b5e:	1a9b      	subs	r3, r3, r2
 8005b60:	42ab      	cmp	r3, r5
 8005b62:	dc2b      	bgt.n	8005bbc <_printf_common+0xa0>
 8005b64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005b68:	1e13      	subs	r3, r2, #0
 8005b6a:	6822      	ldr	r2, [r4, #0]
 8005b6c:	bf18      	it	ne
 8005b6e:	2301      	movne	r3, #1
 8005b70:	0692      	lsls	r2, r2, #26
 8005b72:	d430      	bmi.n	8005bd6 <_printf_common+0xba>
 8005b74:	4649      	mov	r1, r9
 8005b76:	4638      	mov	r0, r7
 8005b78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b7c:	47c0      	blx	r8
 8005b7e:	3001      	adds	r0, #1
 8005b80:	d023      	beq.n	8005bca <_printf_common+0xae>
 8005b82:	6823      	ldr	r3, [r4, #0]
 8005b84:	6922      	ldr	r2, [r4, #16]
 8005b86:	f003 0306 	and.w	r3, r3, #6
 8005b8a:	2b04      	cmp	r3, #4
 8005b8c:	bf14      	ite	ne
 8005b8e:	2500      	movne	r5, #0
 8005b90:	6833      	ldreq	r3, [r6, #0]
 8005b92:	f04f 0600 	mov.w	r6, #0
 8005b96:	bf08      	it	eq
 8005b98:	68e5      	ldreq	r5, [r4, #12]
 8005b9a:	f104 041a 	add.w	r4, r4, #26
 8005b9e:	bf08      	it	eq
 8005ba0:	1aed      	subeq	r5, r5, r3
 8005ba2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005ba6:	bf08      	it	eq
 8005ba8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bac:	4293      	cmp	r3, r2
 8005bae:	bfc4      	itt	gt
 8005bb0:	1a9b      	subgt	r3, r3, r2
 8005bb2:	18ed      	addgt	r5, r5, r3
 8005bb4:	42b5      	cmp	r5, r6
 8005bb6:	d11a      	bne.n	8005bee <_printf_common+0xd2>
 8005bb8:	2000      	movs	r0, #0
 8005bba:	e008      	b.n	8005bce <_printf_common+0xb2>
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	4652      	mov	r2, sl
 8005bc0:	4649      	mov	r1, r9
 8005bc2:	4638      	mov	r0, r7
 8005bc4:	47c0      	blx	r8
 8005bc6:	3001      	adds	r0, #1
 8005bc8:	d103      	bne.n	8005bd2 <_printf_common+0xb6>
 8005bca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bd2:	3501      	adds	r5, #1
 8005bd4:	e7c1      	b.n	8005b5a <_printf_common+0x3e>
 8005bd6:	2030      	movs	r0, #48	; 0x30
 8005bd8:	18e1      	adds	r1, r4, r3
 8005bda:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005bde:	1c5a      	adds	r2, r3, #1
 8005be0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005be4:	4422      	add	r2, r4
 8005be6:	3302      	adds	r3, #2
 8005be8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005bec:	e7c2      	b.n	8005b74 <_printf_common+0x58>
 8005bee:	2301      	movs	r3, #1
 8005bf0:	4622      	mov	r2, r4
 8005bf2:	4649      	mov	r1, r9
 8005bf4:	4638      	mov	r0, r7
 8005bf6:	47c0      	blx	r8
 8005bf8:	3001      	adds	r0, #1
 8005bfa:	d0e6      	beq.n	8005bca <_printf_common+0xae>
 8005bfc:	3601      	adds	r6, #1
 8005bfe:	e7d9      	b.n	8005bb4 <_printf_common+0x98>

08005c00 <_printf_i>:
 8005c00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c04:	7e0f      	ldrb	r7, [r1, #24]
 8005c06:	4691      	mov	r9, r2
 8005c08:	2f78      	cmp	r7, #120	; 0x78
 8005c0a:	4680      	mov	r8, r0
 8005c0c:	460c      	mov	r4, r1
 8005c0e:	469a      	mov	sl, r3
 8005c10:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c12:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005c16:	d807      	bhi.n	8005c28 <_printf_i+0x28>
 8005c18:	2f62      	cmp	r7, #98	; 0x62
 8005c1a:	d80a      	bhi.n	8005c32 <_printf_i+0x32>
 8005c1c:	2f00      	cmp	r7, #0
 8005c1e:	f000 80d5 	beq.w	8005dcc <_printf_i+0x1cc>
 8005c22:	2f58      	cmp	r7, #88	; 0x58
 8005c24:	f000 80c1 	beq.w	8005daa <_printf_i+0x1aa>
 8005c28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c30:	e03a      	b.n	8005ca8 <_printf_i+0xa8>
 8005c32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c36:	2b15      	cmp	r3, #21
 8005c38:	d8f6      	bhi.n	8005c28 <_printf_i+0x28>
 8005c3a:	a101      	add	r1, pc, #4	; (adr r1, 8005c40 <_printf_i+0x40>)
 8005c3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c40:	08005c99 	.word	0x08005c99
 8005c44:	08005cad 	.word	0x08005cad
 8005c48:	08005c29 	.word	0x08005c29
 8005c4c:	08005c29 	.word	0x08005c29
 8005c50:	08005c29 	.word	0x08005c29
 8005c54:	08005c29 	.word	0x08005c29
 8005c58:	08005cad 	.word	0x08005cad
 8005c5c:	08005c29 	.word	0x08005c29
 8005c60:	08005c29 	.word	0x08005c29
 8005c64:	08005c29 	.word	0x08005c29
 8005c68:	08005c29 	.word	0x08005c29
 8005c6c:	08005db3 	.word	0x08005db3
 8005c70:	08005cd9 	.word	0x08005cd9
 8005c74:	08005d6d 	.word	0x08005d6d
 8005c78:	08005c29 	.word	0x08005c29
 8005c7c:	08005c29 	.word	0x08005c29
 8005c80:	08005dd5 	.word	0x08005dd5
 8005c84:	08005c29 	.word	0x08005c29
 8005c88:	08005cd9 	.word	0x08005cd9
 8005c8c:	08005c29 	.word	0x08005c29
 8005c90:	08005c29 	.word	0x08005c29
 8005c94:	08005d75 	.word	0x08005d75
 8005c98:	682b      	ldr	r3, [r5, #0]
 8005c9a:	1d1a      	adds	r2, r3, #4
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	602a      	str	r2, [r5, #0]
 8005ca0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ca4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e0a0      	b.n	8005dee <_printf_i+0x1ee>
 8005cac:	6820      	ldr	r0, [r4, #0]
 8005cae:	682b      	ldr	r3, [r5, #0]
 8005cb0:	0607      	lsls	r7, r0, #24
 8005cb2:	f103 0104 	add.w	r1, r3, #4
 8005cb6:	6029      	str	r1, [r5, #0]
 8005cb8:	d501      	bpl.n	8005cbe <_printf_i+0xbe>
 8005cba:	681e      	ldr	r6, [r3, #0]
 8005cbc:	e003      	b.n	8005cc6 <_printf_i+0xc6>
 8005cbe:	0646      	lsls	r6, r0, #25
 8005cc0:	d5fb      	bpl.n	8005cba <_printf_i+0xba>
 8005cc2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005cc6:	2e00      	cmp	r6, #0
 8005cc8:	da03      	bge.n	8005cd2 <_printf_i+0xd2>
 8005cca:	232d      	movs	r3, #45	; 0x2d
 8005ccc:	4276      	negs	r6, r6
 8005cce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cd2:	230a      	movs	r3, #10
 8005cd4:	4859      	ldr	r0, [pc, #356]	; (8005e3c <_printf_i+0x23c>)
 8005cd6:	e012      	b.n	8005cfe <_printf_i+0xfe>
 8005cd8:	682b      	ldr	r3, [r5, #0]
 8005cda:	6820      	ldr	r0, [r4, #0]
 8005cdc:	1d19      	adds	r1, r3, #4
 8005cde:	6029      	str	r1, [r5, #0]
 8005ce0:	0605      	lsls	r5, r0, #24
 8005ce2:	d501      	bpl.n	8005ce8 <_printf_i+0xe8>
 8005ce4:	681e      	ldr	r6, [r3, #0]
 8005ce6:	e002      	b.n	8005cee <_printf_i+0xee>
 8005ce8:	0641      	lsls	r1, r0, #25
 8005cea:	d5fb      	bpl.n	8005ce4 <_printf_i+0xe4>
 8005cec:	881e      	ldrh	r6, [r3, #0]
 8005cee:	2f6f      	cmp	r7, #111	; 0x6f
 8005cf0:	bf0c      	ite	eq
 8005cf2:	2308      	moveq	r3, #8
 8005cf4:	230a      	movne	r3, #10
 8005cf6:	4851      	ldr	r0, [pc, #324]	; (8005e3c <_printf_i+0x23c>)
 8005cf8:	2100      	movs	r1, #0
 8005cfa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005cfe:	6865      	ldr	r5, [r4, #4]
 8005d00:	2d00      	cmp	r5, #0
 8005d02:	bfa8      	it	ge
 8005d04:	6821      	ldrge	r1, [r4, #0]
 8005d06:	60a5      	str	r5, [r4, #8]
 8005d08:	bfa4      	itt	ge
 8005d0a:	f021 0104 	bicge.w	r1, r1, #4
 8005d0e:	6021      	strge	r1, [r4, #0]
 8005d10:	b90e      	cbnz	r6, 8005d16 <_printf_i+0x116>
 8005d12:	2d00      	cmp	r5, #0
 8005d14:	d04b      	beq.n	8005dae <_printf_i+0x1ae>
 8005d16:	4615      	mov	r5, r2
 8005d18:	fbb6 f1f3 	udiv	r1, r6, r3
 8005d1c:	fb03 6711 	mls	r7, r3, r1, r6
 8005d20:	5dc7      	ldrb	r7, [r0, r7]
 8005d22:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005d26:	4637      	mov	r7, r6
 8005d28:	42bb      	cmp	r3, r7
 8005d2a:	460e      	mov	r6, r1
 8005d2c:	d9f4      	bls.n	8005d18 <_printf_i+0x118>
 8005d2e:	2b08      	cmp	r3, #8
 8005d30:	d10b      	bne.n	8005d4a <_printf_i+0x14a>
 8005d32:	6823      	ldr	r3, [r4, #0]
 8005d34:	07de      	lsls	r6, r3, #31
 8005d36:	d508      	bpl.n	8005d4a <_printf_i+0x14a>
 8005d38:	6923      	ldr	r3, [r4, #16]
 8005d3a:	6861      	ldr	r1, [r4, #4]
 8005d3c:	4299      	cmp	r1, r3
 8005d3e:	bfde      	ittt	le
 8005d40:	2330      	movle	r3, #48	; 0x30
 8005d42:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d46:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005d4a:	1b52      	subs	r2, r2, r5
 8005d4c:	6122      	str	r2, [r4, #16]
 8005d4e:	464b      	mov	r3, r9
 8005d50:	4621      	mov	r1, r4
 8005d52:	4640      	mov	r0, r8
 8005d54:	f8cd a000 	str.w	sl, [sp]
 8005d58:	aa03      	add	r2, sp, #12
 8005d5a:	f7ff fedf 	bl	8005b1c <_printf_common>
 8005d5e:	3001      	adds	r0, #1
 8005d60:	d14a      	bne.n	8005df8 <_printf_i+0x1f8>
 8005d62:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d66:	b004      	add	sp, #16
 8005d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d6c:	6823      	ldr	r3, [r4, #0]
 8005d6e:	f043 0320 	orr.w	r3, r3, #32
 8005d72:	6023      	str	r3, [r4, #0]
 8005d74:	2778      	movs	r7, #120	; 0x78
 8005d76:	4832      	ldr	r0, [pc, #200]	; (8005e40 <_printf_i+0x240>)
 8005d78:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005d7c:	6823      	ldr	r3, [r4, #0]
 8005d7e:	6829      	ldr	r1, [r5, #0]
 8005d80:	061f      	lsls	r7, r3, #24
 8005d82:	f851 6b04 	ldr.w	r6, [r1], #4
 8005d86:	d402      	bmi.n	8005d8e <_printf_i+0x18e>
 8005d88:	065f      	lsls	r7, r3, #25
 8005d8a:	bf48      	it	mi
 8005d8c:	b2b6      	uxthmi	r6, r6
 8005d8e:	07df      	lsls	r7, r3, #31
 8005d90:	bf48      	it	mi
 8005d92:	f043 0320 	orrmi.w	r3, r3, #32
 8005d96:	6029      	str	r1, [r5, #0]
 8005d98:	bf48      	it	mi
 8005d9a:	6023      	strmi	r3, [r4, #0]
 8005d9c:	b91e      	cbnz	r6, 8005da6 <_printf_i+0x1a6>
 8005d9e:	6823      	ldr	r3, [r4, #0]
 8005da0:	f023 0320 	bic.w	r3, r3, #32
 8005da4:	6023      	str	r3, [r4, #0]
 8005da6:	2310      	movs	r3, #16
 8005da8:	e7a6      	b.n	8005cf8 <_printf_i+0xf8>
 8005daa:	4824      	ldr	r0, [pc, #144]	; (8005e3c <_printf_i+0x23c>)
 8005dac:	e7e4      	b.n	8005d78 <_printf_i+0x178>
 8005dae:	4615      	mov	r5, r2
 8005db0:	e7bd      	b.n	8005d2e <_printf_i+0x12e>
 8005db2:	682b      	ldr	r3, [r5, #0]
 8005db4:	6826      	ldr	r6, [r4, #0]
 8005db6:	1d18      	adds	r0, r3, #4
 8005db8:	6961      	ldr	r1, [r4, #20]
 8005dba:	6028      	str	r0, [r5, #0]
 8005dbc:	0635      	lsls	r5, r6, #24
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	d501      	bpl.n	8005dc6 <_printf_i+0x1c6>
 8005dc2:	6019      	str	r1, [r3, #0]
 8005dc4:	e002      	b.n	8005dcc <_printf_i+0x1cc>
 8005dc6:	0670      	lsls	r0, r6, #25
 8005dc8:	d5fb      	bpl.n	8005dc2 <_printf_i+0x1c2>
 8005dca:	8019      	strh	r1, [r3, #0]
 8005dcc:	2300      	movs	r3, #0
 8005dce:	4615      	mov	r5, r2
 8005dd0:	6123      	str	r3, [r4, #16]
 8005dd2:	e7bc      	b.n	8005d4e <_printf_i+0x14e>
 8005dd4:	682b      	ldr	r3, [r5, #0]
 8005dd6:	2100      	movs	r1, #0
 8005dd8:	1d1a      	adds	r2, r3, #4
 8005dda:	602a      	str	r2, [r5, #0]
 8005ddc:	681d      	ldr	r5, [r3, #0]
 8005dde:	6862      	ldr	r2, [r4, #4]
 8005de0:	4628      	mov	r0, r5
 8005de2:	f000 fa5a 	bl	800629a <memchr>
 8005de6:	b108      	cbz	r0, 8005dec <_printf_i+0x1ec>
 8005de8:	1b40      	subs	r0, r0, r5
 8005dea:	6060      	str	r0, [r4, #4]
 8005dec:	6863      	ldr	r3, [r4, #4]
 8005dee:	6123      	str	r3, [r4, #16]
 8005df0:	2300      	movs	r3, #0
 8005df2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005df6:	e7aa      	b.n	8005d4e <_printf_i+0x14e>
 8005df8:	462a      	mov	r2, r5
 8005dfa:	4649      	mov	r1, r9
 8005dfc:	4640      	mov	r0, r8
 8005dfe:	6923      	ldr	r3, [r4, #16]
 8005e00:	47d0      	blx	sl
 8005e02:	3001      	adds	r0, #1
 8005e04:	d0ad      	beq.n	8005d62 <_printf_i+0x162>
 8005e06:	6823      	ldr	r3, [r4, #0]
 8005e08:	079b      	lsls	r3, r3, #30
 8005e0a:	d413      	bmi.n	8005e34 <_printf_i+0x234>
 8005e0c:	68e0      	ldr	r0, [r4, #12]
 8005e0e:	9b03      	ldr	r3, [sp, #12]
 8005e10:	4298      	cmp	r0, r3
 8005e12:	bfb8      	it	lt
 8005e14:	4618      	movlt	r0, r3
 8005e16:	e7a6      	b.n	8005d66 <_printf_i+0x166>
 8005e18:	2301      	movs	r3, #1
 8005e1a:	4632      	mov	r2, r6
 8005e1c:	4649      	mov	r1, r9
 8005e1e:	4640      	mov	r0, r8
 8005e20:	47d0      	blx	sl
 8005e22:	3001      	adds	r0, #1
 8005e24:	d09d      	beq.n	8005d62 <_printf_i+0x162>
 8005e26:	3501      	adds	r5, #1
 8005e28:	68e3      	ldr	r3, [r4, #12]
 8005e2a:	9903      	ldr	r1, [sp, #12]
 8005e2c:	1a5b      	subs	r3, r3, r1
 8005e2e:	42ab      	cmp	r3, r5
 8005e30:	dcf2      	bgt.n	8005e18 <_printf_i+0x218>
 8005e32:	e7eb      	b.n	8005e0c <_printf_i+0x20c>
 8005e34:	2500      	movs	r5, #0
 8005e36:	f104 0619 	add.w	r6, r4, #25
 8005e3a:	e7f5      	b.n	8005e28 <_printf_i+0x228>
 8005e3c:	08007fb0 	.word	0x08007fb0
 8005e40:	08007fc1 	.word	0x08007fc1

08005e44 <std>:
 8005e44:	2300      	movs	r3, #0
 8005e46:	b510      	push	{r4, lr}
 8005e48:	4604      	mov	r4, r0
 8005e4a:	e9c0 3300 	strd	r3, r3, [r0]
 8005e4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e52:	6083      	str	r3, [r0, #8]
 8005e54:	8181      	strh	r1, [r0, #12]
 8005e56:	6643      	str	r3, [r0, #100]	; 0x64
 8005e58:	81c2      	strh	r2, [r0, #14]
 8005e5a:	6183      	str	r3, [r0, #24]
 8005e5c:	4619      	mov	r1, r3
 8005e5e:	2208      	movs	r2, #8
 8005e60:	305c      	adds	r0, #92	; 0x5c
 8005e62:	f000 f99b 	bl	800619c <memset>
 8005e66:	4b0d      	ldr	r3, [pc, #52]	; (8005e9c <std+0x58>)
 8005e68:	6224      	str	r4, [r4, #32]
 8005e6a:	6263      	str	r3, [r4, #36]	; 0x24
 8005e6c:	4b0c      	ldr	r3, [pc, #48]	; (8005ea0 <std+0x5c>)
 8005e6e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005e70:	4b0c      	ldr	r3, [pc, #48]	; (8005ea4 <std+0x60>)
 8005e72:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005e74:	4b0c      	ldr	r3, [pc, #48]	; (8005ea8 <std+0x64>)
 8005e76:	6323      	str	r3, [r4, #48]	; 0x30
 8005e78:	4b0c      	ldr	r3, [pc, #48]	; (8005eac <std+0x68>)
 8005e7a:	429c      	cmp	r4, r3
 8005e7c:	d006      	beq.n	8005e8c <std+0x48>
 8005e7e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005e82:	4294      	cmp	r4, r2
 8005e84:	d002      	beq.n	8005e8c <std+0x48>
 8005e86:	33d0      	adds	r3, #208	; 0xd0
 8005e88:	429c      	cmp	r4, r3
 8005e8a:	d105      	bne.n	8005e98 <std+0x54>
 8005e8c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005e90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e94:	f000 b9fe 	b.w	8006294 <__retarget_lock_init_recursive>
 8005e98:	bd10      	pop	{r4, pc}
 8005e9a:	bf00      	nop
 8005e9c:	08005fed 	.word	0x08005fed
 8005ea0:	0800600f 	.word	0x0800600f
 8005ea4:	08006047 	.word	0x08006047
 8005ea8:	0800606b 	.word	0x0800606b
 8005eac:	2000029c 	.word	0x2000029c

08005eb0 <stdio_exit_handler>:
 8005eb0:	4a02      	ldr	r2, [pc, #8]	; (8005ebc <stdio_exit_handler+0xc>)
 8005eb2:	4903      	ldr	r1, [pc, #12]	; (8005ec0 <stdio_exit_handler+0x10>)
 8005eb4:	4803      	ldr	r0, [pc, #12]	; (8005ec4 <stdio_exit_handler+0x14>)
 8005eb6:	f000 b869 	b.w	8005f8c <_fwalk_sglue>
 8005eba:	bf00      	nop
 8005ebc:	2000000c 	.word	0x2000000c
 8005ec0:	08007c01 	.word	0x08007c01
 8005ec4:	20000018 	.word	0x20000018

08005ec8 <cleanup_stdio>:
 8005ec8:	6841      	ldr	r1, [r0, #4]
 8005eca:	4b0c      	ldr	r3, [pc, #48]	; (8005efc <cleanup_stdio+0x34>)
 8005ecc:	b510      	push	{r4, lr}
 8005ece:	4299      	cmp	r1, r3
 8005ed0:	4604      	mov	r4, r0
 8005ed2:	d001      	beq.n	8005ed8 <cleanup_stdio+0x10>
 8005ed4:	f001 fe94 	bl	8007c00 <_fflush_r>
 8005ed8:	68a1      	ldr	r1, [r4, #8]
 8005eda:	4b09      	ldr	r3, [pc, #36]	; (8005f00 <cleanup_stdio+0x38>)
 8005edc:	4299      	cmp	r1, r3
 8005ede:	d002      	beq.n	8005ee6 <cleanup_stdio+0x1e>
 8005ee0:	4620      	mov	r0, r4
 8005ee2:	f001 fe8d 	bl	8007c00 <_fflush_r>
 8005ee6:	68e1      	ldr	r1, [r4, #12]
 8005ee8:	4b06      	ldr	r3, [pc, #24]	; (8005f04 <cleanup_stdio+0x3c>)
 8005eea:	4299      	cmp	r1, r3
 8005eec:	d004      	beq.n	8005ef8 <cleanup_stdio+0x30>
 8005eee:	4620      	mov	r0, r4
 8005ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ef4:	f001 be84 	b.w	8007c00 <_fflush_r>
 8005ef8:	bd10      	pop	{r4, pc}
 8005efa:	bf00      	nop
 8005efc:	2000029c 	.word	0x2000029c
 8005f00:	20000304 	.word	0x20000304
 8005f04:	2000036c 	.word	0x2000036c

08005f08 <global_stdio_init.part.0>:
 8005f08:	b510      	push	{r4, lr}
 8005f0a:	4b0b      	ldr	r3, [pc, #44]	; (8005f38 <global_stdio_init.part.0+0x30>)
 8005f0c:	4c0b      	ldr	r4, [pc, #44]	; (8005f3c <global_stdio_init.part.0+0x34>)
 8005f0e:	4a0c      	ldr	r2, [pc, #48]	; (8005f40 <global_stdio_init.part.0+0x38>)
 8005f10:	4620      	mov	r0, r4
 8005f12:	601a      	str	r2, [r3, #0]
 8005f14:	2104      	movs	r1, #4
 8005f16:	2200      	movs	r2, #0
 8005f18:	f7ff ff94 	bl	8005e44 <std>
 8005f1c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005f20:	2201      	movs	r2, #1
 8005f22:	2109      	movs	r1, #9
 8005f24:	f7ff ff8e 	bl	8005e44 <std>
 8005f28:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005f2c:	2202      	movs	r2, #2
 8005f2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f32:	2112      	movs	r1, #18
 8005f34:	f7ff bf86 	b.w	8005e44 <std>
 8005f38:	200003d4 	.word	0x200003d4
 8005f3c:	2000029c 	.word	0x2000029c
 8005f40:	08005eb1 	.word	0x08005eb1

08005f44 <__sfp_lock_acquire>:
 8005f44:	4801      	ldr	r0, [pc, #4]	; (8005f4c <__sfp_lock_acquire+0x8>)
 8005f46:	f000 b9a6 	b.w	8006296 <__retarget_lock_acquire_recursive>
 8005f4a:	bf00      	nop
 8005f4c:	200003dd 	.word	0x200003dd

08005f50 <__sfp_lock_release>:
 8005f50:	4801      	ldr	r0, [pc, #4]	; (8005f58 <__sfp_lock_release+0x8>)
 8005f52:	f000 b9a1 	b.w	8006298 <__retarget_lock_release_recursive>
 8005f56:	bf00      	nop
 8005f58:	200003dd 	.word	0x200003dd

08005f5c <__sinit>:
 8005f5c:	b510      	push	{r4, lr}
 8005f5e:	4604      	mov	r4, r0
 8005f60:	f7ff fff0 	bl	8005f44 <__sfp_lock_acquire>
 8005f64:	6a23      	ldr	r3, [r4, #32]
 8005f66:	b11b      	cbz	r3, 8005f70 <__sinit+0x14>
 8005f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f6c:	f7ff bff0 	b.w	8005f50 <__sfp_lock_release>
 8005f70:	4b04      	ldr	r3, [pc, #16]	; (8005f84 <__sinit+0x28>)
 8005f72:	6223      	str	r3, [r4, #32]
 8005f74:	4b04      	ldr	r3, [pc, #16]	; (8005f88 <__sinit+0x2c>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1f5      	bne.n	8005f68 <__sinit+0xc>
 8005f7c:	f7ff ffc4 	bl	8005f08 <global_stdio_init.part.0>
 8005f80:	e7f2      	b.n	8005f68 <__sinit+0xc>
 8005f82:	bf00      	nop
 8005f84:	08005ec9 	.word	0x08005ec9
 8005f88:	200003d4 	.word	0x200003d4

08005f8c <_fwalk_sglue>:
 8005f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f90:	4607      	mov	r7, r0
 8005f92:	4688      	mov	r8, r1
 8005f94:	4614      	mov	r4, r2
 8005f96:	2600      	movs	r6, #0
 8005f98:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f9c:	f1b9 0901 	subs.w	r9, r9, #1
 8005fa0:	d505      	bpl.n	8005fae <_fwalk_sglue+0x22>
 8005fa2:	6824      	ldr	r4, [r4, #0]
 8005fa4:	2c00      	cmp	r4, #0
 8005fa6:	d1f7      	bne.n	8005f98 <_fwalk_sglue+0xc>
 8005fa8:	4630      	mov	r0, r6
 8005faa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fae:	89ab      	ldrh	r3, [r5, #12]
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d907      	bls.n	8005fc4 <_fwalk_sglue+0x38>
 8005fb4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fb8:	3301      	adds	r3, #1
 8005fba:	d003      	beq.n	8005fc4 <_fwalk_sglue+0x38>
 8005fbc:	4629      	mov	r1, r5
 8005fbe:	4638      	mov	r0, r7
 8005fc0:	47c0      	blx	r8
 8005fc2:	4306      	orrs	r6, r0
 8005fc4:	3568      	adds	r5, #104	; 0x68
 8005fc6:	e7e9      	b.n	8005f9c <_fwalk_sglue+0x10>

08005fc8 <iprintf>:
 8005fc8:	b40f      	push	{r0, r1, r2, r3}
 8005fca:	b507      	push	{r0, r1, r2, lr}
 8005fcc:	4906      	ldr	r1, [pc, #24]	; (8005fe8 <iprintf+0x20>)
 8005fce:	ab04      	add	r3, sp, #16
 8005fd0:	6808      	ldr	r0, [r1, #0]
 8005fd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fd6:	6881      	ldr	r1, [r0, #8]
 8005fd8:	9301      	str	r3, [sp, #4]
 8005fda:	f001 fc75 	bl	80078c8 <_vfiprintf_r>
 8005fde:	b003      	add	sp, #12
 8005fe0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fe4:	b004      	add	sp, #16
 8005fe6:	4770      	bx	lr
 8005fe8:	20000064 	.word	0x20000064

08005fec <__sread>:
 8005fec:	b510      	push	{r4, lr}
 8005fee:	460c      	mov	r4, r1
 8005ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ff4:	f000 f900 	bl	80061f8 <_read_r>
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	bfab      	itete	ge
 8005ffc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005ffe:	89a3      	ldrhlt	r3, [r4, #12]
 8006000:	181b      	addge	r3, r3, r0
 8006002:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006006:	bfac      	ite	ge
 8006008:	6563      	strge	r3, [r4, #84]	; 0x54
 800600a:	81a3      	strhlt	r3, [r4, #12]
 800600c:	bd10      	pop	{r4, pc}

0800600e <__swrite>:
 800600e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006012:	461f      	mov	r7, r3
 8006014:	898b      	ldrh	r3, [r1, #12]
 8006016:	4605      	mov	r5, r0
 8006018:	05db      	lsls	r3, r3, #23
 800601a:	460c      	mov	r4, r1
 800601c:	4616      	mov	r6, r2
 800601e:	d505      	bpl.n	800602c <__swrite+0x1e>
 8006020:	2302      	movs	r3, #2
 8006022:	2200      	movs	r2, #0
 8006024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006028:	f000 f8d4 	bl	80061d4 <_lseek_r>
 800602c:	89a3      	ldrh	r3, [r4, #12]
 800602e:	4632      	mov	r2, r6
 8006030:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006034:	81a3      	strh	r3, [r4, #12]
 8006036:	4628      	mov	r0, r5
 8006038:	463b      	mov	r3, r7
 800603a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800603e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006042:	f000 b8eb 	b.w	800621c <_write_r>

08006046 <__sseek>:
 8006046:	b510      	push	{r4, lr}
 8006048:	460c      	mov	r4, r1
 800604a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800604e:	f000 f8c1 	bl	80061d4 <_lseek_r>
 8006052:	1c43      	adds	r3, r0, #1
 8006054:	89a3      	ldrh	r3, [r4, #12]
 8006056:	bf15      	itete	ne
 8006058:	6560      	strne	r0, [r4, #84]	; 0x54
 800605a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800605e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006062:	81a3      	strheq	r3, [r4, #12]
 8006064:	bf18      	it	ne
 8006066:	81a3      	strhne	r3, [r4, #12]
 8006068:	bd10      	pop	{r4, pc}

0800606a <__sclose>:
 800606a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800606e:	f000 b8a1 	b.w	80061b4 <_close_r>

08006072 <__swbuf_r>:
 8006072:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006074:	460e      	mov	r6, r1
 8006076:	4614      	mov	r4, r2
 8006078:	4605      	mov	r5, r0
 800607a:	b118      	cbz	r0, 8006084 <__swbuf_r+0x12>
 800607c:	6a03      	ldr	r3, [r0, #32]
 800607e:	b90b      	cbnz	r3, 8006084 <__swbuf_r+0x12>
 8006080:	f7ff ff6c 	bl	8005f5c <__sinit>
 8006084:	69a3      	ldr	r3, [r4, #24]
 8006086:	60a3      	str	r3, [r4, #8]
 8006088:	89a3      	ldrh	r3, [r4, #12]
 800608a:	071a      	lsls	r2, r3, #28
 800608c:	d525      	bpl.n	80060da <__swbuf_r+0x68>
 800608e:	6923      	ldr	r3, [r4, #16]
 8006090:	b31b      	cbz	r3, 80060da <__swbuf_r+0x68>
 8006092:	6823      	ldr	r3, [r4, #0]
 8006094:	6922      	ldr	r2, [r4, #16]
 8006096:	b2f6      	uxtb	r6, r6
 8006098:	1a98      	subs	r0, r3, r2
 800609a:	6963      	ldr	r3, [r4, #20]
 800609c:	4637      	mov	r7, r6
 800609e:	4283      	cmp	r3, r0
 80060a0:	dc04      	bgt.n	80060ac <__swbuf_r+0x3a>
 80060a2:	4621      	mov	r1, r4
 80060a4:	4628      	mov	r0, r5
 80060a6:	f001 fdab 	bl	8007c00 <_fflush_r>
 80060aa:	b9e0      	cbnz	r0, 80060e6 <__swbuf_r+0x74>
 80060ac:	68a3      	ldr	r3, [r4, #8]
 80060ae:	3b01      	subs	r3, #1
 80060b0:	60a3      	str	r3, [r4, #8]
 80060b2:	6823      	ldr	r3, [r4, #0]
 80060b4:	1c5a      	adds	r2, r3, #1
 80060b6:	6022      	str	r2, [r4, #0]
 80060b8:	701e      	strb	r6, [r3, #0]
 80060ba:	6962      	ldr	r2, [r4, #20]
 80060bc:	1c43      	adds	r3, r0, #1
 80060be:	429a      	cmp	r2, r3
 80060c0:	d004      	beq.n	80060cc <__swbuf_r+0x5a>
 80060c2:	89a3      	ldrh	r3, [r4, #12]
 80060c4:	07db      	lsls	r3, r3, #31
 80060c6:	d506      	bpl.n	80060d6 <__swbuf_r+0x64>
 80060c8:	2e0a      	cmp	r6, #10
 80060ca:	d104      	bne.n	80060d6 <__swbuf_r+0x64>
 80060cc:	4621      	mov	r1, r4
 80060ce:	4628      	mov	r0, r5
 80060d0:	f001 fd96 	bl	8007c00 <_fflush_r>
 80060d4:	b938      	cbnz	r0, 80060e6 <__swbuf_r+0x74>
 80060d6:	4638      	mov	r0, r7
 80060d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060da:	4621      	mov	r1, r4
 80060dc:	4628      	mov	r0, r5
 80060de:	f000 f805 	bl	80060ec <__swsetup_r>
 80060e2:	2800      	cmp	r0, #0
 80060e4:	d0d5      	beq.n	8006092 <__swbuf_r+0x20>
 80060e6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80060ea:	e7f4      	b.n	80060d6 <__swbuf_r+0x64>

080060ec <__swsetup_r>:
 80060ec:	b538      	push	{r3, r4, r5, lr}
 80060ee:	4b2a      	ldr	r3, [pc, #168]	; (8006198 <__swsetup_r+0xac>)
 80060f0:	4605      	mov	r5, r0
 80060f2:	6818      	ldr	r0, [r3, #0]
 80060f4:	460c      	mov	r4, r1
 80060f6:	b118      	cbz	r0, 8006100 <__swsetup_r+0x14>
 80060f8:	6a03      	ldr	r3, [r0, #32]
 80060fa:	b90b      	cbnz	r3, 8006100 <__swsetup_r+0x14>
 80060fc:	f7ff ff2e 	bl	8005f5c <__sinit>
 8006100:	89a3      	ldrh	r3, [r4, #12]
 8006102:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006106:	0718      	lsls	r0, r3, #28
 8006108:	d422      	bmi.n	8006150 <__swsetup_r+0x64>
 800610a:	06d9      	lsls	r1, r3, #27
 800610c:	d407      	bmi.n	800611e <__swsetup_r+0x32>
 800610e:	2309      	movs	r3, #9
 8006110:	602b      	str	r3, [r5, #0]
 8006112:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006116:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800611a:	81a3      	strh	r3, [r4, #12]
 800611c:	e034      	b.n	8006188 <__swsetup_r+0x9c>
 800611e:	0758      	lsls	r0, r3, #29
 8006120:	d512      	bpl.n	8006148 <__swsetup_r+0x5c>
 8006122:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006124:	b141      	cbz	r1, 8006138 <__swsetup_r+0x4c>
 8006126:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800612a:	4299      	cmp	r1, r3
 800612c:	d002      	beq.n	8006134 <__swsetup_r+0x48>
 800612e:	4628      	mov	r0, r5
 8006130:	f000 ff2e 	bl	8006f90 <_free_r>
 8006134:	2300      	movs	r3, #0
 8006136:	6363      	str	r3, [r4, #52]	; 0x34
 8006138:	89a3      	ldrh	r3, [r4, #12]
 800613a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800613e:	81a3      	strh	r3, [r4, #12]
 8006140:	2300      	movs	r3, #0
 8006142:	6063      	str	r3, [r4, #4]
 8006144:	6923      	ldr	r3, [r4, #16]
 8006146:	6023      	str	r3, [r4, #0]
 8006148:	89a3      	ldrh	r3, [r4, #12]
 800614a:	f043 0308 	orr.w	r3, r3, #8
 800614e:	81a3      	strh	r3, [r4, #12]
 8006150:	6923      	ldr	r3, [r4, #16]
 8006152:	b94b      	cbnz	r3, 8006168 <__swsetup_r+0x7c>
 8006154:	89a3      	ldrh	r3, [r4, #12]
 8006156:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800615a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800615e:	d003      	beq.n	8006168 <__swsetup_r+0x7c>
 8006160:	4621      	mov	r1, r4
 8006162:	4628      	mov	r0, r5
 8006164:	f001 fd99 	bl	8007c9a <__smakebuf_r>
 8006168:	89a0      	ldrh	r0, [r4, #12]
 800616a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800616e:	f010 0301 	ands.w	r3, r0, #1
 8006172:	d00a      	beq.n	800618a <__swsetup_r+0x9e>
 8006174:	2300      	movs	r3, #0
 8006176:	60a3      	str	r3, [r4, #8]
 8006178:	6963      	ldr	r3, [r4, #20]
 800617a:	425b      	negs	r3, r3
 800617c:	61a3      	str	r3, [r4, #24]
 800617e:	6923      	ldr	r3, [r4, #16]
 8006180:	b943      	cbnz	r3, 8006194 <__swsetup_r+0xa8>
 8006182:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006186:	d1c4      	bne.n	8006112 <__swsetup_r+0x26>
 8006188:	bd38      	pop	{r3, r4, r5, pc}
 800618a:	0781      	lsls	r1, r0, #30
 800618c:	bf58      	it	pl
 800618e:	6963      	ldrpl	r3, [r4, #20]
 8006190:	60a3      	str	r3, [r4, #8]
 8006192:	e7f4      	b.n	800617e <__swsetup_r+0x92>
 8006194:	2000      	movs	r0, #0
 8006196:	e7f7      	b.n	8006188 <__swsetup_r+0x9c>
 8006198:	20000064 	.word	0x20000064

0800619c <memset>:
 800619c:	4603      	mov	r3, r0
 800619e:	4402      	add	r2, r0
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d100      	bne.n	80061a6 <memset+0xa>
 80061a4:	4770      	bx	lr
 80061a6:	f803 1b01 	strb.w	r1, [r3], #1
 80061aa:	e7f9      	b.n	80061a0 <memset+0x4>

080061ac <_localeconv_r>:
 80061ac:	4800      	ldr	r0, [pc, #0]	; (80061b0 <_localeconv_r+0x4>)
 80061ae:	4770      	bx	lr
 80061b0:	20000158 	.word	0x20000158

080061b4 <_close_r>:
 80061b4:	b538      	push	{r3, r4, r5, lr}
 80061b6:	2300      	movs	r3, #0
 80061b8:	4d05      	ldr	r5, [pc, #20]	; (80061d0 <_close_r+0x1c>)
 80061ba:	4604      	mov	r4, r0
 80061bc:	4608      	mov	r0, r1
 80061be:	602b      	str	r3, [r5, #0]
 80061c0:	f7fb f9b2 	bl	8001528 <_close>
 80061c4:	1c43      	adds	r3, r0, #1
 80061c6:	d102      	bne.n	80061ce <_close_r+0x1a>
 80061c8:	682b      	ldr	r3, [r5, #0]
 80061ca:	b103      	cbz	r3, 80061ce <_close_r+0x1a>
 80061cc:	6023      	str	r3, [r4, #0]
 80061ce:	bd38      	pop	{r3, r4, r5, pc}
 80061d0:	200003d8 	.word	0x200003d8

080061d4 <_lseek_r>:
 80061d4:	b538      	push	{r3, r4, r5, lr}
 80061d6:	4604      	mov	r4, r0
 80061d8:	4608      	mov	r0, r1
 80061da:	4611      	mov	r1, r2
 80061dc:	2200      	movs	r2, #0
 80061de:	4d05      	ldr	r5, [pc, #20]	; (80061f4 <_lseek_r+0x20>)
 80061e0:	602a      	str	r2, [r5, #0]
 80061e2:	461a      	mov	r2, r3
 80061e4:	f7fb f9c4 	bl	8001570 <_lseek>
 80061e8:	1c43      	adds	r3, r0, #1
 80061ea:	d102      	bne.n	80061f2 <_lseek_r+0x1e>
 80061ec:	682b      	ldr	r3, [r5, #0]
 80061ee:	b103      	cbz	r3, 80061f2 <_lseek_r+0x1e>
 80061f0:	6023      	str	r3, [r4, #0]
 80061f2:	bd38      	pop	{r3, r4, r5, pc}
 80061f4:	200003d8 	.word	0x200003d8

080061f8 <_read_r>:
 80061f8:	b538      	push	{r3, r4, r5, lr}
 80061fa:	4604      	mov	r4, r0
 80061fc:	4608      	mov	r0, r1
 80061fe:	4611      	mov	r1, r2
 8006200:	2200      	movs	r2, #0
 8006202:	4d05      	ldr	r5, [pc, #20]	; (8006218 <_read_r+0x20>)
 8006204:	602a      	str	r2, [r5, #0]
 8006206:	461a      	mov	r2, r3
 8006208:	f7fb f971 	bl	80014ee <_read>
 800620c:	1c43      	adds	r3, r0, #1
 800620e:	d102      	bne.n	8006216 <_read_r+0x1e>
 8006210:	682b      	ldr	r3, [r5, #0]
 8006212:	b103      	cbz	r3, 8006216 <_read_r+0x1e>
 8006214:	6023      	str	r3, [r4, #0]
 8006216:	bd38      	pop	{r3, r4, r5, pc}
 8006218:	200003d8 	.word	0x200003d8

0800621c <_write_r>:
 800621c:	b538      	push	{r3, r4, r5, lr}
 800621e:	4604      	mov	r4, r0
 8006220:	4608      	mov	r0, r1
 8006222:	4611      	mov	r1, r2
 8006224:	2200      	movs	r2, #0
 8006226:	4d05      	ldr	r5, [pc, #20]	; (800623c <_write_r+0x20>)
 8006228:	602a      	str	r2, [r5, #0]
 800622a:	461a      	mov	r2, r3
 800622c:	f7fa ff00 	bl	8001030 <_write>
 8006230:	1c43      	adds	r3, r0, #1
 8006232:	d102      	bne.n	800623a <_write_r+0x1e>
 8006234:	682b      	ldr	r3, [r5, #0]
 8006236:	b103      	cbz	r3, 800623a <_write_r+0x1e>
 8006238:	6023      	str	r3, [r4, #0]
 800623a:	bd38      	pop	{r3, r4, r5, pc}
 800623c:	200003d8 	.word	0x200003d8

08006240 <__errno>:
 8006240:	4b01      	ldr	r3, [pc, #4]	; (8006248 <__errno+0x8>)
 8006242:	6818      	ldr	r0, [r3, #0]
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop
 8006248:	20000064 	.word	0x20000064

0800624c <__libc_init_array>:
 800624c:	b570      	push	{r4, r5, r6, lr}
 800624e:	2600      	movs	r6, #0
 8006250:	4d0c      	ldr	r5, [pc, #48]	; (8006284 <__libc_init_array+0x38>)
 8006252:	4c0d      	ldr	r4, [pc, #52]	; (8006288 <__libc_init_array+0x3c>)
 8006254:	1b64      	subs	r4, r4, r5
 8006256:	10a4      	asrs	r4, r4, #2
 8006258:	42a6      	cmp	r6, r4
 800625a:	d109      	bne.n	8006270 <__libc_init_array+0x24>
 800625c:	f001 fe4a 	bl	8007ef4 <_init>
 8006260:	2600      	movs	r6, #0
 8006262:	4d0a      	ldr	r5, [pc, #40]	; (800628c <__libc_init_array+0x40>)
 8006264:	4c0a      	ldr	r4, [pc, #40]	; (8006290 <__libc_init_array+0x44>)
 8006266:	1b64      	subs	r4, r4, r5
 8006268:	10a4      	asrs	r4, r4, #2
 800626a:	42a6      	cmp	r6, r4
 800626c:	d105      	bne.n	800627a <__libc_init_array+0x2e>
 800626e:	bd70      	pop	{r4, r5, r6, pc}
 8006270:	f855 3b04 	ldr.w	r3, [r5], #4
 8006274:	4798      	blx	r3
 8006276:	3601      	adds	r6, #1
 8006278:	e7ee      	b.n	8006258 <__libc_init_array+0xc>
 800627a:	f855 3b04 	ldr.w	r3, [r5], #4
 800627e:	4798      	blx	r3
 8006280:	3601      	adds	r6, #1
 8006282:	e7f2      	b.n	800626a <__libc_init_array+0x1e>
 8006284:	0800830c 	.word	0x0800830c
 8006288:	0800830c 	.word	0x0800830c
 800628c:	0800830c 	.word	0x0800830c
 8006290:	08008310 	.word	0x08008310

08006294 <__retarget_lock_init_recursive>:
 8006294:	4770      	bx	lr

08006296 <__retarget_lock_acquire_recursive>:
 8006296:	4770      	bx	lr

08006298 <__retarget_lock_release_recursive>:
 8006298:	4770      	bx	lr

0800629a <memchr>:
 800629a:	4603      	mov	r3, r0
 800629c:	b510      	push	{r4, lr}
 800629e:	b2c9      	uxtb	r1, r1
 80062a0:	4402      	add	r2, r0
 80062a2:	4293      	cmp	r3, r2
 80062a4:	4618      	mov	r0, r3
 80062a6:	d101      	bne.n	80062ac <memchr+0x12>
 80062a8:	2000      	movs	r0, #0
 80062aa:	e003      	b.n	80062b4 <memchr+0x1a>
 80062ac:	7804      	ldrb	r4, [r0, #0]
 80062ae:	3301      	adds	r3, #1
 80062b0:	428c      	cmp	r4, r1
 80062b2:	d1f6      	bne.n	80062a2 <memchr+0x8>
 80062b4:	bd10      	pop	{r4, pc}

080062b6 <quorem>:
 80062b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ba:	6903      	ldr	r3, [r0, #16]
 80062bc:	690c      	ldr	r4, [r1, #16]
 80062be:	4607      	mov	r7, r0
 80062c0:	42a3      	cmp	r3, r4
 80062c2:	db7f      	blt.n	80063c4 <quorem+0x10e>
 80062c4:	3c01      	subs	r4, #1
 80062c6:	f100 0514 	add.w	r5, r0, #20
 80062ca:	f101 0814 	add.w	r8, r1, #20
 80062ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062d2:	9301      	str	r3, [sp, #4]
 80062d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80062d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062dc:	3301      	adds	r3, #1
 80062de:	429a      	cmp	r2, r3
 80062e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80062e4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80062e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80062ec:	d331      	bcc.n	8006352 <quorem+0x9c>
 80062ee:	f04f 0e00 	mov.w	lr, #0
 80062f2:	4640      	mov	r0, r8
 80062f4:	46ac      	mov	ip, r5
 80062f6:	46f2      	mov	sl, lr
 80062f8:	f850 2b04 	ldr.w	r2, [r0], #4
 80062fc:	b293      	uxth	r3, r2
 80062fe:	fb06 e303 	mla	r3, r6, r3, lr
 8006302:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006306:	0c1a      	lsrs	r2, r3, #16
 8006308:	b29b      	uxth	r3, r3
 800630a:	fb06 220e 	mla	r2, r6, lr, r2
 800630e:	ebaa 0303 	sub.w	r3, sl, r3
 8006312:	f8dc a000 	ldr.w	sl, [ip]
 8006316:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800631a:	fa1f fa8a 	uxth.w	sl, sl
 800631e:	4453      	add	r3, sl
 8006320:	f8dc a000 	ldr.w	sl, [ip]
 8006324:	b292      	uxth	r2, r2
 8006326:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800632a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800632e:	b29b      	uxth	r3, r3
 8006330:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006334:	4581      	cmp	r9, r0
 8006336:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800633a:	f84c 3b04 	str.w	r3, [ip], #4
 800633e:	d2db      	bcs.n	80062f8 <quorem+0x42>
 8006340:	f855 300b 	ldr.w	r3, [r5, fp]
 8006344:	b92b      	cbnz	r3, 8006352 <quorem+0x9c>
 8006346:	9b01      	ldr	r3, [sp, #4]
 8006348:	3b04      	subs	r3, #4
 800634a:	429d      	cmp	r5, r3
 800634c:	461a      	mov	r2, r3
 800634e:	d32d      	bcc.n	80063ac <quorem+0xf6>
 8006350:	613c      	str	r4, [r7, #16]
 8006352:	4638      	mov	r0, r7
 8006354:	f001 f992 	bl	800767c <__mcmp>
 8006358:	2800      	cmp	r0, #0
 800635a:	db23      	blt.n	80063a4 <quorem+0xee>
 800635c:	4629      	mov	r1, r5
 800635e:	2000      	movs	r0, #0
 8006360:	3601      	adds	r6, #1
 8006362:	f858 2b04 	ldr.w	r2, [r8], #4
 8006366:	f8d1 c000 	ldr.w	ip, [r1]
 800636a:	b293      	uxth	r3, r2
 800636c:	1ac3      	subs	r3, r0, r3
 800636e:	0c12      	lsrs	r2, r2, #16
 8006370:	fa1f f08c 	uxth.w	r0, ip
 8006374:	4403      	add	r3, r0
 8006376:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800637a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800637e:	b29b      	uxth	r3, r3
 8006380:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006384:	45c1      	cmp	r9, r8
 8006386:	ea4f 4022 	mov.w	r0, r2, asr #16
 800638a:	f841 3b04 	str.w	r3, [r1], #4
 800638e:	d2e8      	bcs.n	8006362 <quorem+0xac>
 8006390:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006394:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006398:	b922      	cbnz	r2, 80063a4 <quorem+0xee>
 800639a:	3b04      	subs	r3, #4
 800639c:	429d      	cmp	r5, r3
 800639e:	461a      	mov	r2, r3
 80063a0:	d30a      	bcc.n	80063b8 <quorem+0x102>
 80063a2:	613c      	str	r4, [r7, #16]
 80063a4:	4630      	mov	r0, r6
 80063a6:	b003      	add	sp, #12
 80063a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063ac:	6812      	ldr	r2, [r2, #0]
 80063ae:	3b04      	subs	r3, #4
 80063b0:	2a00      	cmp	r2, #0
 80063b2:	d1cd      	bne.n	8006350 <quorem+0x9a>
 80063b4:	3c01      	subs	r4, #1
 80063b6:	e7c8      	b.n	800634a <quorem+0x94>
 80063b8:	6812      	ldr	r2, [r2, #0]
 80063ba:	3b04      	subs	r3, #4
 80063bc:	2a00      	cmp	r2, #0
 80063be:	d1f0      	bne.n	80063a2 <quorem+0xec>
 80063c0:	3c01      	subs	r4, #1
 80063c2:	e7eb      	b.n	800639c <quorem+0xe6>
 80063c4:	2000      	movs	r0, #0
 80063c6:	e7ee      	b.n	80063a6 <quorem+0xf0>

080063c8 <_dtoa_r>:
 80063c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063cc:	4616      	mov	r6, r2
 80063ce:	461f      	mov	r7, r3
 80063d0:	69c4      	ldr	r4, [r0, #28]
 80063d2:	b099      	sub	sp, #100	; 0x64
 80063d4:	4605      	mov	r5, r0
 80063d6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80063da:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80063de:	b974      	cbnz	r4, 80063fe <_dtoa_r+0x36>
 80063e0:	2010      	movs	r0, #16
 80063e2:	f000 fe1d 	bl	8007020 <malloc>
 80063e6:	4602      	mov	r2, r0
 80063e8:	61e8      	str	r0, [r5, #28]
 80063ea:	b920      	cbnz	r0, 80063f6 <_dtoa_r+0x2e>
 80063ec:	21ef      	movs	r1, #239	; 0xef
 80063ee:	4bac      	ldr	r3, [pc, #688]	; (80066a0 <_dtoa_r+0x2d8>)
 80063f0:	48ac      	ldr	r0, [pc, #688]	; (80066a4 <_dtoa_r+0x2dc>)
 80063f2:	f001 fccf 	bl	8007d94 <__assert_func>
 80063f6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80063fa:	6004      	str	r4, [r0, #0]
 80063fc:	60c4      	str	r4, [r0, #12]
 80063fe:	69eb      	ldr	r3, [r5, #28]
 8006400:	6819      	ldr	r1, [r3, #0]
 8006402:	b151      	cbz	r1, 800641a <_dtoa_r+0x52>
 8006404:	685a      	ldr	r2, [r3, #4]
 8006406:	2301      	movs	r3, #1
 8006408:	4093      	lsls	r3, r2
 800640a:	604a      	str	r2, [r1, #4]
 800640c:	608b      	str	r3, [r1, #8]
 800640e:	4628      	mov	r0, r5
 8006410:	f000 fefa 	bl	8007208 <_Bfree>
 8006414:	2200      	movs	r2, #0
 8006416:	69eb      	ldr	r3, [r5, #28]
 8006418:	601a      	str	r2, [r3, #0]
 800641a:	1e3b      	subs	r3, r7, #0
 800641c:	bfaf      	iteee	ge
 800641e:	2300      	movge	r3, #0
 8006420:	2201      	movlt	r2, #1
 8006422:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006426:	9305      	strlt	r3, [sp, #20]
 8006428:	bfa8      	it	ge
 800642a:	f8c8 3000 	strge.w	r3, [r8]
 800642e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006432:	4b9d      	ldr	r3, [pc, #628]	; (80066a8 <_dtoa_r+0x2e0>)
 8006434:	bfb8      	it	lt
 8006436:	f8c8 2000 	strlt.w	r2, [r8]
 800643a:	ea33 0309 	bics.w	r3, r3, r9
 800643e:	d119      	bne.n	8006474 <_dtoa_r+0xac>
 8006440:	f242 730f 	movw	r3, #9999	; 0x270f
 8006444:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006446:	6013      	str	r3, [r2, #0]
 8006448:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800644c:	4333      	orrs	r3, r6
 800644e:	f000 8589 	beq.w	8006f64 <_dtoa_r+0xb9c>
 8006452:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006454:	b953      	cbnz	r3, 800646c <_dtoa_r+0xa4>
 8006456:	4b95      	ldr	r3, [pc, #596]	; (80066ac <_dtoa_r+0x2e4>)
 8006458:	e023      	b.n	80064a2 <_dtoa_r+0xda>
 800645a:	4b95      	ldr	r3, [pc, #596]	; (80066b0 <_dtoa_r+0x2e8>)
 800645c:	9303      	str	r3, [sp, #12]
 800645e:	3308      	adds	r3, #8
 8006460:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006462:	6013      	str	r3, [r2, #0]
 8006464:	9803      	ldr	r0, [sp, #12]
 8006466:	b019      	add	sp, #100	; 0x64
 8006468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800646c:	4b8f      	ldr	r3, [pc, #572]	; (80066ac <_dtoa_r+0x2e4>)
 800646e:	9303      	str	r3, [sp, #12]
 8006470:	3303      	adds	r3, #3
 8006472:	e7f5      	b.n	8006460 <_dtoa_r+0x98>
 8006474:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006478:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800647c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006480:	2200      	movs	r2, #0
 8006482:	2300      	movs	r3, #0
 8006484:	f7fa fa90 	bl	80009a8 <__aeabi_dcmpeq>
 8006488:	4680      	mov	r8, r0
 800648a:	b160      	cbz	r0, 80064a6 <_dtoa_r+0xde>
 800648c:	2301      	movs	r3, #1
 800648e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006490:	6013      	str	r3, [r2, #0]
 8006492:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006494:	2b00      	cmp	r3, #0
 8006496:	f000 8562 	beq.w	8006f5e <_dtoa_r+0xb96>
 800649a:	4b86      	ldr	r3, [pc, #536]	; (80066b4 <_dtoa_r+0x2ec>)
 800649c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800649e:	6013      	str	r3, [r2, #0]
 80064a0:	3b01      	subs	r3, #1
 80064a2:	9303      	str	r3, [sp, #12]
 80064a4:	e7de      	b.n	8006464 <_dtoa_r+0x9c>
 80064a6:	ab16      	add	r3, sp, #88	; 0x58
 80064a8:	9301      	str	r3, [sp, #4]
 80064aa:	ab17      	add	r3, sp, #92	; 0x5c
 80064ac:	9300      	str	r3, [sp, #0]
 80064ae:	4628      	mov	r0, r5
 80064b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80064b4:	f001 f98a 	bl	80077cc <__d2b>
 80064b8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80064bc:	4682      	mov	sl, r0
 80064be:	2c00      	cmp	r4, #0
 80064c0:	d07e      	beq.n	80065c0 <_dtoa_r+0x1f8>
 80064c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80064c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064c8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80064cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064d0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80064d4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80064d8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80064dc:	4619      	mov	r1, r3
 80064de:	2200      	movs	r2, #0
 80064e0:	4b75      	ldr	r3, [pc, #468]	; (80066b8 <_dtoa_r+0x2f0>)
 80064e2:	f7f9 fe41 	bl	8000168 <__aeabi_dsub>
 80064e6:	a368      	add	r3, pc, #416	; (adr r3, 8006688 <_dtoa_r+0x2c0>)
 80064e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ec:	f7f9 fff4 	bl	80004d8 <__aeabi_dmul>
 80064f0:	a367      	add	r3, pc, #412	; (adr r3, 8006690 <_dtoa_r+0x2c8>)
 80064f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f6:	f7f9 fe39 	bl	800016c <__adddf3>
 80064fa:	4606      	mov	r6, r0
 80064fc:	4620      	mov	r0, r4
 80064fe:	460f      	mov	r7, r1
 8006500:	f7f9 ff80 	bl	8000404 <__aeabi_i2d>
 8006504:	a364      	add	r3, pc, #400	; (adr r3, 8006698 <_dtoa_r+0x2d0>)
 8006506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800650a:	f7f9 ffe5 	bl	80004d8 <__aeabi_dmul>
 800650e:	4602      	mov	r2, r0
 8006510:	460b      	mov	r3, r1
 8006512:	4630      	mov	r0, r6
 8006514:	4639      	mov	r1, r7
 8006516:	f7f9 fe29 	bl	800016c <__adddf3>
 800651a:	4606      	mov	r6, r0
 800651c:	460f      	mov	r7, r1
 800651e:	f7fa fa8b 	bl	8000a38 <__aeabi_d2iz>
 8006522:	2200      	movs	r2, #0
 8006524:	4683      	mov	fp, r0
 8006526:	2300      	movs	r3, #0
 8006528:	4630      	mov	r0, r6
 800652a:	4639      	mov	r1, r7
 800652c:	f7fa fa46 	bl	80009bc <__aeabi_dcmplt>
 8006530:	b148      	cbz	r0, 8006546 <_dtoa_r+0x17e>
 8006532:	4658      	mov	r0, fp
 8006534:	f7f9 ff66 	bl	8000404 <__aeabi_i2d>
 8006538:	4632      	mov	r2, r6
 800653a:	463b      	mov	r3, r7
 800653c:	f7fa fa34 	bl	80009a8 <__aeabi_dcmpeq>
 8006540:	b908      	cbnz	r0, 8006546 <_dtoa_r+0x17e>
 8006542:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006546:	f1bb 0f16 	cmp.w	fp, #22
 800654a:	d857      	bhi.n	80065fc <_dtoa_r+0x234>
 800654c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006550:	4b5a      	ldr	r3, [pc, #360]	; (80066bc <_dtoa_r+0x2f4>)
 8006552:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655a:	f7fa fa2f 	bl	80009bc <__aeabi_dcmplt>
 800655e:	2800      	cmp	r0, #0
 8006560:	d04e      	beq.n	8006600 <_dtoa_r+0x238>
 8006562:	2300      	movs	r3, #0
 8006564:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006568:	930f      	str	r3, [sp, #60]	; 0x3c
 800656a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800656c:	1b1b      	subs	r3, r3, r4
 800656e:	1e5a      	subs	r2, r3, #1
 8006570:	bf46      	itte	mi
 8006572:	f1c3 0901 	rsbmi	r9, r3, #1
 8006576:	2300      	movmi	r3, #0
 8006578:	f04f 0900 	movpl.w	r9, #0
 800657c:	9209      	str	r2, [sp, #36]	; 0x24
 800657e:	bf48      	it	mi
 8006580:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006582:	f1bb 0f00 	cmp.w	fp, #0
 8006586:	db3d      	blt.n	8006604 <_dtoa_r+0x23c>
 8006588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800658a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800658e:	445b      	add	r3, fp
 8006590:	9309      	str	r3, [sp, #36]	; 0x24
 8006592:	2300      	movs	r3, #0
 8006594:	930a      	str	r3, [sp, #40]	; 0x28
 8006596:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006598:	2b09      	cmp	r3, #9
 800659a:	d867      	bhi.n	800666c <_dtoa_r+0x2a4>
 800659c:	2b05      	cmp	r3, #5
 800659e:	bfc4      	itt	gt
 80065a0:	3b04      	subgt	r3, #4
 80065a2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80065a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80065a6:	bfc8      	it	gt
 80065a8:	2400      	movgt	r4, #0
 80065aa:	f1a3 0302 	sub.w	r3, r3, #2
 80065ae:	bfd8      	it	le
 80065b0:	2401      	movle	r4, #1
 80065b2:	2b03      	cmp	r3, #3
 80065b4:	f200 8086 	bhi.w	80066c4 <_dtoa_r+0x2fc>
 80065b8:	e8df f003 	tbb	[pc, r3]
 80065bc:	5637392c 	.word	0x5637392c
 80065c0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80065c4:	441c      	add	r4, r3
 80065c6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80065ca:	2b20      	cmp	r3, #32
 80065cc:	bfc1      	itttt	gt
 80065ce:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80065d2:	fa09 f903 	lslgt.w	r9, r9, r3
 80065d6:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80065da:	fa26 f303 	lsrgt.w	r3, r6, r3
 80065de:	bfd6      	itet	le
 80065e0:	f1c3 0320 	rsble	r3, r3, #32
 80065e4:	ea49 0003 	orrgt.w	r0, r9, r3
 80065e8:	fa06 f003 	lslle.w	r0, r6, r3
 80065ec:	f7f9 fefa 	bl	80003e4 <__aeabi_ui2d>
 80065f0:	2201      	movs	r2, #1
 80065f2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80065f6:	3c01      	subs	r4, #1
 80065f8:	9213      	str	r2, [sp, #76]	; 0x4c
 80065fa:	e76f      	b.n	80064dc <_dtoa_r+0x114>
 80065fc:	2301      	movs	r3, #1
 80065fe:	e7b3      	b.n	8006568 <_dtoa_r+0x1a0>
 8006600:	900f      	str	r0, [sp, #60]	; 0x3c
 8006602:	e7b2      	b.n	800656a <_dtoa_r+0x1a2>
 8006604:	f1cb 0300 	rsb	r3, fp, #0
 8006608:	930a      	str	r3, [sp, #40]	; 0x28
 800660a:	2300      	movs	r3, #0
 800660c:	eba9 090b 	sub.w	r9, r9, fp
 8006610:	930e      	str	r3, [sp, #56]	; 0x38
 8006612:	e7c0      	b.n	8006596 <_dtoa_r+0x1ce>
 8006614:	2300      	movs	r3, #0
 8006616:	930b      	str	r3, [sp, #44]	; 0x2c
 8006618:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800661a:	2b00      	cmp	r3, #0
 800661c:	dc55      	bgt.n	80066ca <_dtoa_r+0x302>
 800661e:	2301      	movs	r3, #1
 8006620:	461a      	mov	r2, r3
 8006622:	9306      	str	r3, [sp, #24]
 8006624:	9308      	str	r3, [sp, #32]
 8006626:	9223      	str	r2, [sp, #140]	; 0x8c
 8006628:	e00b      	b.n	8006642 <_dtoa_r+0x27a>
 800662a:	2301      	movs	r3, #1
 800662c:	e7f3      	b.n	8006616 <_dtoa_r+0x24e>
 800662e:	2300      	movs	r3, #0
 8006630:	930b      	str	r3, [sp, #44]	; 0x2c
 8006632:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006634:	445b      	add	r3, fp
 8006636:	9306      	str	r3, [sp, #24]
 8006638:	3301      	adds	r3, #1
 800663a:	2b01      	cmp	r3, #1
 800663c:	9308      	str	r3, [sp, #32]
 800663e:	bfb8      	it	lt
 8006640:	2301      	movlt	r3, #1
 8006642:	2100      	movs	r1, #0
 8006644:	2204      	movs	r2, #4
 8006646:	69e8      	ldr	r0, [r5, #28]
 8006648:	f102 0614 	add.w	r6, r2, #20
 800664c:	429e      	cmp	r6, r3
 800664e:	d940      	bls.n	80066d2 <_dtoa_r+0x30a>
 8006650:	6041      	str	r1, [r0, #4]
 8006652:	4628      	mov	r0, r5
 8006654:	f000 fd98 	bl	8007188 <_Balloc>
 8006658:	9003      	str	r0, [sp, #12]
 800665a:	2800      	cmp	r0, #0
 800665c:	d13c      	bne.n	80066d8 <_dtoa_r+0x310>
 800665e:	4602      	mov	r2, r0
 8006660:	f240 11af 	movw	r1, #431	; 0x1af
 8006664:	4b16      	ldr	r3, [pc, #88]	; (80066c0 <_dtoa_r+0x2f8>)
 8006666:	e6c3      	b.n	80063f0 <_dtoa_r+0x28>
 8006668:	2301      	movs	r3, #1
 800666a:	e7e1      	b.n	8006630 <_dtoa_r+0x268>
 800666c:	2401      	movs	r4, #1
 800666e:	2300      	movs	r3, #0
 8006670:	940b      	str	r4, [sp, #44]	; 0x2c
 8006672:	9322      	str	r3, [sp, #136]	; 0x88
 8006674:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006678:	2200      	movs	r2, #0
 800667a:	9306      	str	r3, [sp, #24]
 800667c:	9308      	str	r3, [sp, #32]
 800667e:	2312      	movs	r3, #18
 8006680:	e7d1      	b.n	8006626 <_dtoa_r+0x25e>
 8006682:	bf00      	nop
 8006684:	f3af 8000 	nop.w
 8006688:	636f4361 	.word	0x636f4361
 800668c:	3fd287a7 	.word	0x3fd287a7
 8006690:	8b60c8b3 	.word	0x8b60c8b3
 8006694:	3fc68a28 	.word	0x3fc68a28
 8006698:	509f79fb 	.word	0x509f79fb
 800669c:	3fd34413 	.word	0x3fd34413
 80066a0:	08007fdf 	.word	0x08007fdf
 80066a4:	08007ff6 	.word	0x08007ff6
 80066a8:	7ff00000 	.word	0x7ff00000
 80066ac:	08007fdb 	.word	0x08007fdb
 80066b0:	08007fd2 	.word	0x08007fd2
 80066b4:	08007faf 	.word	0x08007faf
 80066b8:	3ff80000 	.word	0x3ff80000
 80066bc:	080080e0 	.word	0x080080e0
 80066c0:	0800804e 	.word	0x0800804e
 80066c4:	2301      	movs	r3, #1
 80066c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80066c8:	e7d4      	b.n	8006674 <_dtoa_r+0x2ac>
 80066ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80066cc:	9306      	str	r3, [sp, #24]
 80066ce:	9308      	str	r3, [sp, #32]
 80066d0:	e7b7      	b.n	8006642 <_dtoa_r+0x27a>
 80066d2:	3101      	adds	r1, #1
 80066d4:	0052      	lsls	r2, r2, #1
 80066d6:	e7b7      	b.n	8006648 <_dtoa_r+0x280>
 80066d8:	69eb      	ldr	r3, [r5, #28]
 80066da:	9a03      	ldr	r2, [sp, #12]
 80066dc:	601a      	str	r2, [r3, #0]
 80066de:	9b08      	ldr	r3, [sp, #32]
 80066e0:	2b0e      	cmp	r3, #14
 80066e2:	f200 80a8 	bhi.w	8006836 <_dtoa_r+0x46e>
 80066e6:	2c00      	cmp	r4, #0
 80066e8:	f000 80a5 	beq.w	8006836 <_dtoa_r+0x46e>
 80066ec:	f1bb 0f00 	cmp.w	fp, #0
 80066f0:	dd34      	ble.n	800675c <_dtoa_r+0x394>
 80066f2:	4b9a      	ldr	r3, [pc, #616]	; (800695c <_dtoa_r+0x594>)
 80066f4:	f00b 020f 	and.w	r2, fp, #15
 80066f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066fc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006700:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006704:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006708:	ea4f 142b 	mov.w	r4, fp, asr #4
 800670c:	d016      	beq.n	800673c <_dtoa_r+0x374>
 800670e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006712:	4b93      	ldr	r3, [pc, #588]	; (8006960 <_dtoa_r+0x598>)
 8006714:	2703      	movs	r7, #3
 8006716:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800671a:	f7fa f807 	bl	800072c <__aeabi_ddiv>
 800671e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006722:	f004 040f 	and.w	r4, r4, #15
 8006726:	4e8e      	ldr	r6, [pc, #568]	; (8006960 <_dtoa_r+0x598>)
 8006728:	b954      	cbnz	r4, 8006740 <_dtoa_r+0x378>
 800672a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800672e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006732:	f7f9 fffb 	bl	800072c <__aeabi_ddiv>
 8006736:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800673a:	e029      	b.n	8006790 <_dtoa_r+0x3c8>
 800673c:	2702      	movs	r7, #2
 800673e:	e7f2      	b.n	8006726 <_dtoa_r+0x35e>
 8006740:	07e1      	lsls	r1, r4, #31
 8006742:	d508      	bpl.n	8006756 <_dtoa_r+0x38e>
 8006744:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006748:	e9d6 2300 	ldrd	r2, r3, [r6]
 800674c:	f7f9 fec4 	bl	80004d8 <__aeabi_dmul>
 8006750:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006754:	3701      	adds	r7, #1
 8006756:	1064      	asrs	r4, r4, #1
 8006758:	3608      	adds	r6, #8
 800675a:	e7e5      	b.n	8006728 <_dtoa_r+0x360>
 800675c:	f000 80a5 	beq.w	80068aa <_dtoa_r+0x4e2>
 8006760:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006764:	f1cb 0400 	rsb	r4, fp, #0
 8006768:	4b7c      	ldr	r3, [pc, #496]	; (800695c <_dtoa_r+0x594>)
 800676a:	f004 020f 	and.w	r2, r4, #15
 800676e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006776:	f7f9 feaf 	bl	80004d8 <__aeabi_dmul>
 800677a:	2702      	movs	r7, #2
 800677c:	2300      	movs	r3, #0
 800677e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006782:	4e77      	ldr	r6, [pc, #476]	; (8006960 <_dtoa_r+0x598>)
 8006784:	1124      	asrs	r4, r4, #4
 8006786:	2c00      	cmp	r4, #0
 8006788:	f040 8084 	bne.w	8006894 <_dtoa_r+0x4cc>
 800678c:	2b00      	cmp	r3, #0
 800678e:	d1d2      	bne.n	8006736 <_dtoa_r+0x36e>
 8006790:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006794:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006798:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 8087 	beq.w	80068ae <_dtoa_r+0x4e6>
 80067a0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80067a4:	2200      	movs	r2, #0
 80067a6:	4b6f      	ldr	r3, [pc, #444]	; (8006964 <_dtoa_r+0x59c>)
 80067a8:	f7fa f908 	bl	80009bc <__aeabi_dcmplt>
 80067ac:	2800      	cmp	r0, #0
 80067ae:	d07e      	beq.n	80068ae <_dtoa_r+0x4e6>
 80067b0:	9b08      	ldr	r3, [sp, #32]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d07b      	beq.n	80068ae <_dtoa_r+0x4e6>
 80067b6:	9b06      	ldr	r3, [sp, #24]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	dd38      	ble.n	800682e <_dtoa_r+0x466>
 80067bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80067c0:	2200      	movs	r2, #0
 80067c2:	4b69      	ldr	r3, [pc, #420]	; (8006968 <_dtoa_r+0x5a0>)
 80067c4:	f7f9 fe88 	bl	80004d8 <__aeabi_dmul>
 80067c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067cc:	9c06      	ldr	r4, [sp, #24]
 80067ce:	f10b 38ff 	add.w	r8, fp, #4294967295	; 0xffffffff
 80067d2:	3701      	adds	r7, #1
 80067d4:	4638      	mov	r0, r7
 80067d6:	f7f9 fe15 	bl	8000404 <__aeabi_i2d>
 80067da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067de:	f7f9 fe7b 	bl	80004d8 <__aeabi_dmul>
 80067e2:	2200      	movs	r2, #0
 80067e4:	4b61      	ldr	r3, [pc, #388]	; (800696c <_dtoa_r+0x5a4>)
 80067e6:	f7f9 fcc1 	bl	800016c <__adddf3>
 80067ea:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80067ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80067f2:	9611      	str	r6, [sp, #68]	; 0x44
 80067f4:	2c00      	cmp	r4, #0
 80067f6:	d15d      	bne.n	80068b4 <_dtoa_r+0x4ec>
 80067f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067fc:	2200      	movs	r2, #0
 80067fe:	4b5c      	ldr	r3, [pc, #368]	; (8006970 <_dtoa_r+0x5a8>)
 8006800:	f7f9 fcb2 	bl	8000168 <__aeabi_dsub>
 8006804:	4602      	mov	r2, r0
 8006806:	460b      	mov	r3, r1
 8006808:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800680c:	4633      	mov	r3, r6
 800680e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006810:	f7fa f8f2 	bl	80009f8 <__aeabi_dcmpgt>
 8006814:	2800      	cmp	r0, #0
 8006816:	f040 8295 	bne.w	8006d44 <_dtoa_r+0x97c>
 800681a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800681e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006820:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006824:	f7fa f8ca 	bl	80009bc <__aeabi_dcmplt>
 8006828:	2800      	cmp	r0, #0
 800682a:	f040 8289 	bne.w	8006d40 <_dtoa_r+0x978>
 800682e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006832:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006836:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006838:	2b00      	cmp	r3, #0
 800683a:	f2c0 8151 	blt.w	8006ae0 <_dtoa_r+0x718>
 800683e:	f1bb 0f0e 	cmp.w	fp, #14
 8006842:	f300 814d 	bgt.w	8006ae0 <_dtoa_r+0x718>
 8006846:	4b45      	ldr	r3, [pc, #276]	; (800695c <_dtoa_r+0x594>)
 8006848:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800684c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006850:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006854:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006856:	2b00      	cmp	r3, #0
 8006858:	f280 80da 	bge.w	8006a10 <_dtoa_r+0x648>
 800685c:	9b08      	ldr	r3, [sp, #32]
 800685e:	2b00      	cmp	r3, #0
 8006860:	f300 80d6 	bgt.w	8006a10 <_dtoa_r+0x648>
 8006864:	f040 826b 	bne.w	8006d3e <_dtoa_r+0x976>
 8006868:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800686c:	2200      	movs	r2, #0
 800686e:	4b40      	ldr	r3, [pc, #256]	; (8006970 <_dtoa_r+0x5a8>)
 8006870:	f7f9 fe32 	bl	80004d8 <__aeabi_dmul>
 8006874:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006878:	f7fa f8b4 	bl	80009e4 <__aeabi_dcmpge>
 800687c:	9c08      	ldr	r4, [sp, #32]
 800687e:	4626      	mov	r6, r4
 8006880:	2800      	cmp	r0, #0
 8006882:	f040 8241 	bne.w	8006d08 <_dtoa_r+0x940>
 8006886:	2331      	movs	r3, #49	; 0x31
 8006888:	9f03      	ldr	r7, [sp, #12]
 800688a:	f10b 0b01 	add.w	fp, fp, #1
 800688e:	f807 3b01 	strb.w	r3, [r7], #1
 8006892:	e23d      	b.n	8006d10 <_dtoa_r+0x948>
 8006894:	07e2      	lsls	r2, r4, #31
 8006896:	d505      	bpl.n	80068a4 <_dtoa_r+0x4dc>
 8006898:	e9d6 2300 	ldrd	r2, r3, [r6]
 800689c:	f7f9 fe1c 	bl	80004d8 <__aeabi_dmul>
 80068a0:	2301      	movs	r3, #1
 80068a2:	3701      	adds	r7, #1
 80068a4:	1064      	asrs	r4, r4, #1
 80068a6:	3608      	adds	r6, #8
 80068a8:	e76d      	b.n	8006786 <_dtoa_r+0x3be>
 80068aa:	2702      	movs	r7, #2
 80068ac:	e770      	b.n	8006790 <_dtoa_r+0x3c8>
 80068ae:	46d8      	mov	r8, fp
 80068b0:	9c08      	ldr	r4, [sp, #32]
 80068b2:	e78f      	b.n	80067d4 <_dtoa_r+0x40c>
 80068b4:	9903      	ldr	r1, [sp, #12]
 80068b6:	4b29      	ldr	r3, [pc, #164]	; (800695c <_dtoa_r+0x594>)
 80068b8:	4421      	add	r1, r4
 80068ba:	9112      	str	r1, [sp, #72]	; 0x48
 80068bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80068be:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80068c2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80068c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80068ca:	2900      	cmp	r1, #0
 80068cc:	d054      	beq.n	8006978 <_dtoa_r+0x5b0>
 80068ce:	2000      	movs	r0, #0
 80068d0:	4928      	ldr	r1, [pc, #160]	; (8006974 <_dtoa_r+0x5ac>)
 80068d2:	f7f9 ff2b 	bl	800072c <__aeabi_ddiv>
 80068d6:	463b      	mov	r3, r7
 80068d8:	4632      	mov	r2, r6
 80068da:	f7f9 fc45 	bl	8000168 <__aeabi_dsub>
 80068de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80068e2:	9f03      	ldr	r7, [sp, #12]
 80068e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068e8:	f7fa f8a6 	bl	8000a38 <__aeabi_d2iz>
 80068ec:	4604      	mov	r4, r0
 80068ee:	f7f9 fd89 	bl	8000404 <__aeabi_i2d>
 80068f2:	4602      	mov	r2, r0
 80068f4:	460b      	mov	r3, r1
 80068f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068fa:	f7f9 fc35 	bl	8000168 <__aeabi_dsub>
 80068fe:	4602      	mov	r2, r0
 8006900:	460b      	mov	r3, r1
 8006902:	3430      	adds	r4, #48	; 0x30
 8006904:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006908:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800690c:	f807 4b01 	strb.w	r4, [r7], #1
 8006910:	f7fa f854 	bl	80009bc <__aeabi_dcmplt>
 8006914:	2800      	cmp	r0, #0
 8006916:	d173      	bne.n	8006a00 <_dtoa_r+0x638>
 8006918:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800691c:	2000      	movs	r0, #0
 800691e:	4911      	ldr	r1, [pc, #68]	; (8006964 <_dtoa_r+0x59c>)
 8006920:	f7f9 fc22 	bl	8000168 <__aeabi_dsub>
 8006924:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006928:	f7fa f848 	bl	80009bc <__aeabi_dcmplt>
 800692c:	2800      	cmp	r0, #0
 800692e:	f040 80b6 	bne.w	8006a9e <_dtoa_r+0x6d6>
 8006932:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006934:	429f      	cmp	r7, r3
 8006936:	f43f af7a 	beq.w	800682e <_dtoa_r+0x466>
 800693a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800693e:	2200      	movs	r2, #0
 8006940:	4b09      	ldr	r3, [pc, #36]	; (8006968 <_dtoa_r+0x5a0>)
 8006942:	f7f9 fdc9 	bl	80004d8 <__aeabi_dmul>
 8006946:	2200      	movs	r2, #0
 8006948:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800694c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006950:	4b05      	ldr	r3, [pc, #20]	; (8006968 <_dtoa_r+0x5a0>)
 8006952:	f7f9 fdc1 	bl	80004d8 <__aeabi_dmul>
 8006956:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800695a:	e7c3      	b.n	80068e4 <_dtoa_r+0x51c>
 800695c:	080080e0 	.word	0x080080e0
 8006960:	080080b8 	.word	0x080080b8
 8006964:	3ff00000 	.word	0x3ff00000
 8006968:	40240000 	.word	0x40240000
 800696c:	401c0000 	.word	0x401c0000
 8006970:	40140000 	.word	0x40140000
 8006974:	3fe00000 	.word	0x3fe00000
 8006978:	4630      	mov	r0, r6
 800697a:	4639      	mov	r1, r7
 800697c:	f7f9 fdac 	bl	80004d8 <__aeabi_dmul>
 8006980:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006982:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006986:	9c03      	ldr	r4, [sp, #12]
 8006988:	9314      	str	r3, [sp, #80]	; 0x50
 800698a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800698e:	f7fa f853 	bl	8000a38 <__aeabi_d2iz>
 8006992:	9015      	str	r0, [sp, #84]	; 0x54
 8006994:	f7f9 fd36 	bl	8000404 <__aeabi_i2d>
 8006998:	4602      	mov	r2, r0
 800699a:	460b      	mov	r3, r1
 800699c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069a0:	f7f9 fbe2 	bl	8000168 <__aeabi_dsub>
 80069a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80069a6:	4606      	mov	r6, r0
 80069a8:	3330      	adds	r3, #48	; 0x30
 80069aa:	f804 3b01 	strb.w	r3, [r4], #1
 80069ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80069b0:	460f      	mov	r7, r1
 80069b2:	429c      	cmp	r4, r3
 80069b4:	f04f 0200 	mov.w	r2, #0
 80069b8:	d124      	bne.n	8006a04 <_dtoa_r+0x63c>
 80069ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80069be:	4baf      	ldr	r3, [pc, #700]	; (8006c7c <_dtoa_r+0x8b4>)
 80069c0:	f7f9 fbd4 	bl	800016c <__adddf3>
 80069c4:	4602      	mov	r2, r0
 80069c6:	460b      	mov	r3, r1
 80069c8:	4630      	mov	r0, r6
 80069ca:	4639      	mov	r1, r7
 80069cc:	f7fa f814 	bl	80009f8 <__aeabi_dcmpgt>
 80069d0:	2800      	cmp	r0, #0
 80069d2:	d163      	bne.n	8006a9c <_dtoa_r+0x6d4>
 80069d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80069d8:	2000      	movs	r0, #0
 80069da:	49a8      	ldr	r1, [pc, #672]	; (8006c7c <_dtoa_r+0x8b4>)
 80069dc:	f7f9 fbc4 	bl	8000168 <__aeabi_dsub>
 80069e0:	4602      	mov	r2, r0
 80069e2:	460b      	mov	r3, r1
 80069e4:	4630      	mov	r0, r6
 80069e6:	4639      	mov	r1, r7
 80069e8:	f7f9 ffe8 	bl	80009bc <__aeabi_dcmplt>
 80069ec:	2800      	cmp	r0, #0
 80069ee:	f43f af1e 	beq.w	800682e <_dtoa_r+0x466>
 80069f2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80069f4:	1e7b      	subs	r3, r7, #1
 80069f6:	9314      	str	r3, [sp, #80]	; 0x50
 80069f8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80069fc:	2b30      	cmp	r3, #48	; 0x30
 80069fe:	d0f8      	beq.n	80069f2 <_dtoa_r+0x62a>
 8006a00:	46c3      	mov	fp, r8
 8006a02:	e03b      	b.n	8006a7c <_dtoa_r+0x6b4>
 8006a04:	4b9e      	ldr	r3, [pc, #632]	; (8006c80 <_dtoa_r+0x8b8>)
 8006a06:	f7f9 fd67 	bl	80004d8 <__aeabi_dmul>
 8006a0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a0e:	e7bc      	b.n	800698a <_dtoa_r+0x5c2>
 8006a10:	9f03      	ldr	r7, [sp, #12]
 8006a12:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006a16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a1a:	4640      	mov	r0, r8
 8006a1c:	4649      	mov	r1, r9
 8006a1e:	f7f9 fe85 	bl	800072c <__aeabi_ddiv>
 8006a22:	f7fa f809 	bl	8000a38 <__aeabi_d2iz>
 8006a26:	4604      	mov	r4, r0
 8006a28:	f7f9 fcec 	bl	8000404 <__aeabi_i2d>
 8006a2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a30:	f7f9 fd52 	bl	80004d8 <__aeabi_dmul>
 8006a34:	4602      	mov	r2, r0
 8006a36:	460b      	mov	r3, r1
 8006a38:	4640      	mov	r0, r8
 8006a3a:	4649      	mov	r1, r9
 8006a3c:	f7f9 fb94 	bl	8000168 <__aeabi_dsub>
 8006a40:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006a44:	f807 6b01 	strb.w	r6, [r7], #1
 8006a48:	9e03      	ldr	r6, [sp, #12]
 8006a4a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006a4e:	1bbe      	subs	r6, r7, r6
 8006a50:	45b4      	cmp	ip, r6
 8006a52:	4602      	mov	r2, r0
 8006a54:	460b      	mov	r3, r1
 8006a56:	d136      	bne.n	8006ac6 <_dtoa_r+0x6fe>
 8006a58:	f7f9 fb88 	bl	800016c <__adddf3>
 8006a5c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a60:	4680      	mov	r8, r0
 8006a62:	4689      	mov	r9, r1
 8006a64:	f7f9 ffc8 	bl	80009f8 <__aeabi_dcmpgt>
 8006a68:	bb58      	cbnz	r0, 8006ac2 <_dtoa_r+0x6fa>
 8006a6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a6e:	4640      	mov	r0, r8
 8006a70:	4649      	mov	r1, r9
 8006a72:	f7f9 ff99 	bl	80009a8 <__aeabi_dcmpeq>
 8006a76:	b108      	cbz	r0, 8006a7c <_dtoa_r+0x6b4>
 8006a78:	07e3      	lsls	r3, r4, #31
 8006a7a:	d422      	bmi.n	8006ac2 <_dtoa_r+0x6fa>
 8006a7c:	4651      	mov	r1, sl
 8006a7e:	4628      	mov	r0, r5
 8006a80:	f000 fbc2 	bl	8007208 <_Bfree>
 8006a84:	2300      	movs	r3, #0
 8006a86:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006a88:	703b      	strb	r3, [r7, #0]
 8006a8a:	f10b 0301 	add.w	r3, fp, #1
 8006a8e:	6013      	str	r3, [r2, #0]
 8006a90:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	f43f ace6 	beq.w	8006464 <_dtoa_r+0x9c>
 8006a98:	601f      	str	r7, [r3, #0]
 8006a9a:	e4e3      	b.n	8006464 <_dtoa_r+0x9c>
 8006a9c:	4627      	mov	r7, r4
 8006a9e:	463b      	mov	r3, r7
 8006aa0:	461f      	mov	r7, r3
 8006aa2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006aa6:	2a39      	cmp	r2, #57	; 0x39
 8006aa8:	d107      	bne.n	8006aba <_dtoa_r+0x6f2>
 8006aaa:	9a03      	ldr	r2, [sp, #12]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d1f7      	bne.n	8006aa0 <_dtoa_r+0x6d8>
 8006ab0:	2230      	movs	r2, #48	; 0x30
 8006ab2:	9903      	ldr	r1, [sp, #12]
 8006ab4:	f108 0801 	add.w	r8, r8, #1
 8006ab8:	700a      	strb	r2, [r1, #0]
 8006aba:	781a      	ldrb	r2, [r3, #0]
 8006abc:	3201      	adds	r2, #1
 8006abe:	701a      	strb	r2, [r3, #0]
 8006ac0:	e79e      	b.n	8006a00 <_dtoa_r+0x638>
 8006ac2:	46d8      	mov	r8, fp
 8006ac4:	e7eb      	b.n	8006a9e <_dtoa_r+0x6d6>
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	4b6d      	ldr	r3, [pc, #436]	; (8006c80 <_dtoa_r+0x8b8>)
 8006aca:	f7f9 fd05 	bl	80004d8 <__aeabi_dmul>
 8006ace:	2200      	movs	r2, #0
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	4680      	mov	r8, r0
 8006ad4:	4689      	mov	r9, r1
 8006ad6:	f7f9 ff67 	bl	80009a8 <__aeabi_dcmpeq>
 8006ada:	2800      	cmp	r0, #0
 8006adc:	d09b      	beq.n	8006a16 <_dtoa_r+0x64e>
 8006ade:	e7cd      	b.n	8006a7c <_dtoa_r+0x6b4>
 8006ae0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ae2:	2a00      	cmp	r2, #0
 8006ae4:	f000 80c4 	beq.w	8006c70 <_dtoa_r+0x8a8>
 8006ae8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006aea:	2a01      	cmp	r2, #1
 8006aec:	f300 80a8 	bgt.w	8006c40 <_dtoa_r+0x878>
 8006af0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006af2:	2a00      	cmp	r2, #0
 8006af4:	f000 80a0 	beq.w	8006c38 <_dtoa_r+0x870>
 8006af8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006afc:	464f      	mov	r7, r9
 8006afe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006b00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b02:	2101      	movs	r1, #1
 8006b04:	441a      	add	r2, r3
 8006b06:	4628      	mov	r0, r5
 8006b08:	4499      	add	r9, r3
 8006b0a:	9209      	str	r2, [sp, #36]	; 0x24
 8006b0c:	f000 fc32 	bl	8007374 <__i2b>
 8006b10:	4606      	mov	r6, r0
 8006b12:	b15f      	cbz	r7, 8006b2c <_dtoa_r+0x764>
 8006b14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	dd08      	ble.n	8006b2c <_dtoa_r+0x764>
 8006b1a:	42bb      	cmp	r3, r7
 8006b1c:	bfa8      	it	ge
 8006b1e:	463b      	movge	r3, r7
 8006b20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b22:	eba9 0903 	sub.w	r9, r9, r3
 8006b26:	1aff      	subs	r7, r7, r3
 8006b28:	1ad3      	subs	r3, r2, r3
 8006b2a:	9309      	str	r3, [sp, #36]	; 0x24
 8006b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b2e:	b1f3      	cbz	r3, 8006b6e <_dtoa_r+0x7a6>
 8006b30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f000 80a0 	beq.w	8006c78 <_dtoa_r+0x8b0>
 8006b38:	2c00      	cmp	r4, #0
 8006b3a:	dd10      	ble.n	8006b5e <_dtoa_r+0x796>
 8006b3c:	4631      	mov	r1, r6
 8006b3e:	4622      	mov	r2, r4
 8006b40:	4628      	mov	r0, r5
 8006b42:	f000 fcd5 	bl	80074f0 <__pow5mult>
 8006b46:	4652      	mov	r2, sl
 8006b48:	4601      	mov	r1, r0
 8006b4a:	4606      	mov	r6, r0
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	f000 fc27 	bl	80073a0 <__multiply>
 8006b52:	4680      	mov	r8, r0
 8006b54:	4651      	mov	r1, sl
 8006b56:	4628      	mov	r0, r5
 8006b58:	f000 fb56 	bl	8007208 <_Bfree>
 8006b5c:	46c2      	mov	sl, r8
 8006b5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b60:	1b1a      	subs	r2, r3, r4
 8006b62:	d004      	beq.n	8006b6e <_dtoa_r+0x7a6>
 8006b64:	4651      	mov	r1, sl
 8006b66:	4628      	mov	r0, r5
 8006b68:	f000 fcc2 	bl	80074f0 <__pow5mult>
 8006b6c:	4682      	mov	sl, r0
 8006b6e:	2101      	movs	r1, #1
 8006b70:	4628      	mov	r0, r5
 8006b72:	f000 fbff 	bl	8007374 <__i2b>
 8006b76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b78:	4604      	mov	r4, r0
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	f340 8082 	ble.w	8006c84 <_dtoa_r+0x8bc>
 8006b80:	461a      	mov	r2, r3
 8006b82:	4601      	mov	r1, r0
 8006b84:	4628      	mov	r0, r5
 8006b86:	f000 fcb3 	bl	80074f0 <__pow5mult>
 8006b8a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b8c:	4604      	mov	r4, r0
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	dd7b      	ble.n	8006c8a <_dtoa_r+0x8c2>
 8006b92:	f04f 0800 	mov.w	r8, #0
 8006b96:	6923      	ldr	r3, [r4, #16]
 8006b98:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006b9c:	6918      	ldr	r0, [r3, #16]
 8006b9e:	f000 fb9b 	bl	80072d8 <__hi0bits>
 8006ba2:	f1c0 0020 	rsb	r0, r0, #32
 8006ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ba8:	4418      	add	r0, r3
 8006baa:	f010 001f 	ands.w	r0, r0, #31
 8006bae:	f000 8092 	beq.w	8006cd6 <_dtoa_r+0x90e>
 8006bb2:	f1c0 0320 	rsb	r3, r0, #32
 8006bb6:	2b04      	cmp	r3, #4
 8006bb8:	f340 8085 	ble.w	8006cc6 <_dtoa_r+0x8fe>
 8006bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bbe:	f1c0 001c 	rsb	r0, r0, #28
 8006bc2:	4403      	add	r3, r0
 8006bc4:	4481      	add	r9, r0
 8006bc6:	4407      	add	r7, r0
 8006bc8:	9309      	str	r3, [sp, #36]	; 0x24
 8006bca:	f1b9 0f00 	cmp.w	r9, #0
 8006bce:	dd05      	ble.n	8006bdc <_dtoa_r+0x814>
 8006bd0:	4651      	mov	r1, sl
 8006bd2:	464a      	mov	r2, r9
 8006bd4:	4628      	mov	r0, r5
 8006bd6:	f000 fce5 	bl	80075a4 <__lshift>
 8006bda:	4682      	mov	sl, r0
 8006bdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	dd05      	ble.n	8006bee <_dtoa_r+0x826>
 8006be2:	4621      	mov	r1, r4
 8006be4:	461a      	mov	r2, r3
 8006be6:	4628      	mov	r0, r5
 8006be8:	f000 fcdc 	bl	80075a4 <__lshift>
 8006bec:	4604      	mov	r4, r0
 8006bee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d072      	beq.n	8006cda <_dtoa_r+0x912>
 8006bf4:	4621      	mov	r1, r4
 8006bf6:	4650      	mov	r0, sl
 8006bf8:	f000 fd40 	bl	800767c <__mcmp>
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	da6c      	bge.n	8006cda <_dtoa_r+0x912>
 8006c00:	2300      	movs	r3, #0
 8006c02:	4651      	mov	r1, sl
 8006c04:	220a      	movs	r2, #10
 8006c06:	4628      	mov	r0, r5
 8006c08:	f000 fb20 	bl	800724c <__multadd>
 8006c0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c0e:	4682      	mov	sl, r0
 8006c10:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	f000 81ac 	beq.w	8006f72 <_dtoa_r+0xbaa>
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	4631      	mov	r1, r6
 8006c1e:	220a      	movs	r2, #10
 8006c20:	4628      	mov	r0, r5
 8006c22:	f000 fb13 	bl	800724c <__multadd>
 8006c26:	9b06      	ldr	r3, [sp, #24]
 8006c28:	4606      	mov	r6, r0
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	f300 8093 	bgt.w	8006d56 <_dtoa_r+0x98e>
 8006c30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c32:	2b02      	cmp	r3, #2
 8006c34:	dc59      	bgt.n	8006cea <_dtoa_r+0x922>
 8006c36:	e08e      	b.n	8006d56 <_dtoa_r+0x98e>
 8006c38:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006c3a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006c3e:	e75d      	b.n	8006afc <_dtoa_r+0x734>
 8006c40:	9b08      	ldr	r3, [sp, #32]
 8006c42:	1e5c      	subs	r4, r3, #1
 8006c44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c46:	42a3      	cmp	r3, r4
 8006c48:	bfbf      	itttt	lt
 8006c4a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006c4c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8006c4e:	1ae3      	sublt	r3, r4, r3
 8006c50:	18d2      	addlt	r2, r2, r3
 8006c52:	bfa8      	it	ge
 8006c54:	1b1c      	subge	r4, r3, r4
 8006c56:	9b08      	ldr	r3, [sp, #32]
 8006c58:	bfbe      	ittt	lt
 8006c5a:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006c5c:	920e      	strlt	r2, [sp, #56]	; 0x38
 8006c5e:	2400      	movlt	r4, #0
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	bfb5      	itete	lt
 8006c64:	eba9 0703 	sublt.w	r7, r9, r3
 8006c68:	464f      	movge	r7, r9
 8006c6a:	2300      	movlt	r3, #0
 8006c6c:	9b08      	ldrge	r3, [sp, #32]
 8006c6e:	e747      	b.n	8006b00 <_dtoa_r+0x738>
 8006c70:	464f      	mov	r7, r9
 8006c72:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006c74:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006c76:	e74c      	b.n	8006b12 <_dtoa_r+0x74a>
 8006c78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c7a:	e773      	b.n	8006b64 <_dtoa_r+0x79c>
 8006c7c:	3fe00000 	.word	0x3fe00000
 8006c80:	40240000 	.word	0x40240000
 8006c84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	dc18      	bgt.n	8006cbc <_dtoa_r+0x8f4>
 8006c8a:	9b04      	ldr	r3, [sp, #16]
 8006c8c:	b9b3      	cbnz	r3, 8006cbc <_dtoa_r+0x8f4>
 8006c8e:	9b05      	ldr	r3, [sp, #20]
 8006c90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c94:	b993      	cbnz	r3, 8006cbc <_dtoa_r+0x8f4>
 8006c96:	9b05      	ldr	r3, [sp, #20]
 8006c98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c9c:	0d1b      	lsrs	r3, r3, #20
 8006c9e:	051b      	lsls	r3, r3, #20
 8006ca0:	b17b      	cbz	r3, 8006cc2 <_dtoa_r+0x8fa>
 8006ca2:	f04f 0801 	mov.w	r8, #1
 8006ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ca8:	f109 0901 	add.w	r9, r9, #1
 8006cac:	3301      	adds	r3, #1
 8006cae:	9309      	str	r3, [sp, #36]	; 0x24
 8006cb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f47f af6f 	bne.w	8006b96 <_dtoa_r+0x7ce>
 8006cb8:	2001      	movs	r0, #1
 8006cba:	e774      	b.n	8006ba6 <_dtoa_r+0x7de>
 8006cbc:	f04f 0800 	mov.w	r8, #0
 8006cc0:	e7f6      	b.n	8006cb0 <_dtoa_r+0x8e8>
 8006cc2:	4698      	mov	r8, r3
 8006cc4:	e7f4      	b.n	8006cb0 <_dtoa_r+0x8e8>
 8006cc6:	d080      	beq.n	8006bca <_dtoa_r+0x802>
 8006cc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cca:	331c      	adds	r3, #28
 8006ccc:	441a      	add	r2, r3
 8006cce:	4499      	add	r9, r3
 8006cd0:	441f      	add	r7, r3
 8006cd2:	9209      	str	r2, [sp, #36]	; 0x24
 8006cd4:	e779      	b.n	8006bca <_dtoa_r+0x802>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	e7f6      	b.n	8006cc8 <_dtoa_r+0x900>
 8006cda:	9b08      	ldr	r3, [sp, #32]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	dc34      	bgt.n	8006d4a <_dtoa_r+0x982>
 8006ce0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ce2:	2b02      	cmp	r3, #2
 8006ce4:	dd31      	ble.n	8006d4a <_dtoa_r+0x982>
 8006ce6:	9b08      	ldr	r3, [sp, #32]
 8006ce8:	9306      	str	r3, [sp, #24]
 8006cea:	9b06      	ldr	r3, [sp, #24]
 8006cec:	b963      	cbnz	r3, 8006d08 <_dtoa_r+0x940>
 8006cee:	4621      	mov	r1, r4
 8006cf0:	2205      	movs	r2, #5
 8006cf2:	4628      	mov	r0, r5
 8006cf4:	f000 faaa 	bl	800724c <__multadd>
 8006cf8:	4601      	mov	r1, r0
 8006cfa:	4604      	mov	r4, r0
 8006cfc:	4650      	mov	r0, sl
 8006cfe:	f000 fcbd 	bl	800767c <__mcmp>
 8006d02:	2800      	cmp	r0, #0
 8006d04:	f73f adbf 	bgt.w	8006886 <_dtoa_r+0x4be>
 8006d08:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006d0a:	9f03      	ldr	r7, [sp, #12]
 8006d0c:	ea6f 0b03 	mvn.w	fp, r3
 8006d10:	f04f 0800 	mov.w	r8, #0
 8006d14:	4621      	mov	r1, r4
 8006d16:	4628      	mov	r0, r5
 8006d18:	f000 fa76 	bl	8007208 <_Bfree>
 8006d1c:	2e00      	cmp	r6, #0
 8006d1e:	f43f aead 	beq.w	8006a7c <_dtoa_r+0x6b4>
 8006d22:	f1b8 0f00 	cmp.w	r8, #0
 8006d26:	d005      	beq.n	8006d34 <_dtoa_r+0x96c>
 8006d28:	45b0      	cmp	r8, r6
 8006d2a:	d003      	beq.n	8006d34 <_dtoa_r+0x96c>
 8006d2c:	4641      	mov	r1, r8
 8006d2e:	4628      	mov	r0, r5
 8006d30:	f000 fa6a 	bl	8007208 <_Bfree>
 8006d34:	4631      	mov	r1, r6
 8006d36:	4628      	mov	r0, r5
 8006d38:	f000 fa66 	bl	8007208 <_Bfree>
 8006d3c:	e69e      	b.n	8006a7c <_dtoa_r+0x6b4>
 8006d3e:	2400      	movs	r4, #0
 8006d40:	4626      	mov	r6, r4
 8006d42:	e7e1      	b.n	8006d08 <_dtoa_r+0x940>
 8006d44:	46c3      	mov	fp, r8
 8006d46:	4626      	mov	r6, r4
 8006d48:	e59d      	b.n	8006886 <_dtoa_r+0x4be>
 8006d4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f000 80c8 	beq.w	8006ee2 <_dtoa_r+0xb1a>
 8006d52:	9b08      	ldr	r3, [sp, #32]
 8006d54:	9306      	str	r3, [sp, #24]
 8006d56:	2f00      	cmp	r7, #0
 8006d58:	dd05      	ble.n	8006d66 <_dtoa_r+0x99e>
 8006d5a:	4631      	mov	r1, r6
 8006d5c:	463a      	mov	r2, r7
 8006d5e:	4628      	mov	r0, r5
 8006d60:	f000 fc20 	bl	80075a4 <__lshift>
 8006d64:	4606      	mov	r6, r0
 8006d66:	f1b8 0f00 	cmp.w	r8, #0
 8006d6a:	d05b      	beq.n	8006e24 <_dtoa_r+0xa5c>
 8006d6c:	4628      	mov	r0, r5
 8006d6e:	6871      	ldr	r1, [r6, #4]
 8006d70:	f000 fa0a 	bl	8007188 <_Balloc>
 8006d74:	4607      	mov	r7, r0
 8006d76:	b928      	cbnz	r0, 8006d84 <_dtoa_r+0x9bc>
 8006d78:	4602      	mov	r2, r0
 8006d7a:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006d7e:	4b81      	ldr	r3, [pc, #516]	; (8006f84 <_dtoa_r+0xbbc>)
 8006d80:	f7ff bb36 	b.w	80063f0 <_dtoa_r+0x28>
 8006d84:	6932      	ldr	r2, [r6, #16]
 8006d86:	f106 010c 	add.w	r1, r6, #12
 8006d8a:	3202      	adds	r2, #2
 8006d8c:	0092      	lsls	r2, r2, #2
 8006d8e:	300c      	adds	r0, #12
 8006d90:	f000 fff2 	bl	8007d78 <memcpy>
 8006d94:	2201      	movs	r2, #1
 8006d96:	4639      	mov	r1, r7
 8006d98:	4628      	mov	r0, r5
 8006d9a:	f000 fc03 	bl	80075a4 <__lshift>
 8006d9e:	46b0      	mov	r8, r6
 8006da0:	4606      	mov	r6, r0
 8006da2:	9b03      	ldr	r3, [sp, #12]
 8006da4:	9a03      	ldr	r2, [sp, #12]
 8006da6:	3301      	adds	r3, #1
 8006da8:	9308      	str	r3, [sp, #32]
 8006daa:	9b06      	ldr	r3, [sp, #24]
 8006dac:	4413      	add	r3, r2
 8006dae:	930b      	str	r3, [sp, #44]	; 0x2c
 8006db0:	9b04      	ldr	r3, [sp, #16]
 8006db2:	f003 0301 	and.w	r3, r3, #1
 8006db6:	930a      	str	r3, [sp, #40]	; 0x28
 8006db8:	9b08      	ldr	r3, [sp, #32]
 8006dba:	4621      	mov	r1, r4
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	4650      	mov	r0, sl
 8006dc0:	9304      	str	r3, [sp, #16]
 8006dc2:	f7ff fa78 	bl	80062b6 <quorem>
 8006dc6:	4641      	mov	r1, r8
 8006dc8:	9006      	str	r0, [sp, #24]
 8006dca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006dce:	4650      	mov	r0, sl
 8006dd0:	f000 fc54 	bl	800767c <__mcmp>
 8006dd4:	4632      	mov	r2, r6
 8006dd6:	9009      	str	r0, [sp, #36]	; 0x24
 8006dd8:	4621      	mov	r1, r4
 8006dda:	4628      	mov	r0, r5
 8006ddc:	f000 fc6a 	bl	80076b4 <__mdiff>
 8006de0:	68c2      	ldr	r2, [r0, #12]
 8006de2:	4607      	mov	r7, r0
 8006de4:	bb02      	cbnz	r2, 8006e28 <_dtoa_r+0xa60>
 8006de6:	4601      	mov	r1, r0
 8006de8:	4650      	mov	r0, sl
 8006dea:	f000 fc47 	bl	800767c <__mcmp>
 8006dee:	4602      	mov	r2, r0
 8006df0:	4639      	mov	r1, r7
 8006df2:	4628      	mov	r0, r5
 8006df4:	920c      	str	r2, [sp, #48]	; 0x30
 8006df6:	f000 fa07 	bl	8007208 <_Bfree>
 8006dfa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006dfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006dfe:	9f08      	ldr	r7, [sp, #32]
 8006e00:	ea43 0102 	orr.w	r1, r3, r2
 8006e04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e06:	4319      	orrs	r1, r3
 8006e08:	d110      	bne.n	8006e2c <_dtoa_r+0xa64>
 8006e0a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006e0e:	d029      	beq.n	8006e64 <_dtoa_r+0xa9c>
 8006e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	dd02      	ble.n	8006e1c <_dtoa_r+0xa54>
 8006e16:	9b06      	ldr	r3, [sp, #24]
 8006e18:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006e1c:	9b04      	ldr	r3, [sp, #16]
 8006e1e:	f883 9000 	strb.w	r9, [r3]
 8006e22:	e777      	b.n	8006d14 <_dtoa_r+0x94c>
 8006e24:	4630      	mov	r0, r6
 8006e26:	e7ba      	b.n	8006d9e <_dtoa_r+0x9d6>
 8006e28:	2201      	movs	r2, #1
 8006e2a:	e7e1      	b.n	8006df0 <_dtoa_r+0xa28>
 8006e2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	db04      	blt.n	8006e3c <_dtoa_r+0xa74>
 8006e32:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006e34:	430b      	orrs	r3, r1
 8006e36:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006e38:	430b      	orrs	r3, r1
 8006e3a:	d120      	bne.n	8006e7e <_dtoa_r+0xab6>
 8006e3c:	2a00      	cmp	r2, #0
 8006e3e:	dded      	ble.n	8006e1c <_dtoa_r+0xa54>
 8006e40:	4651      	mov	r1, sl
 8006e42:	2201      	movs	r2, #1
 8006e44:	4628      	mov	r0, r5
 8006e46:	f000 fbad 	bl	80075a4 <__lshift>
 8006e4a:	4621      	mov	r1, r4
 8006e4c:	4682      	mov	sl, r0
 8006e4e:	f000 fc15 	bl	800767c <__mcmp>
 8006e52:	2800      	cmp	r0, #0
 8006e54:	dc03      	bgt.n	8006e5e <_dtoa_r+0xa96>
 8006e56:	d1e1      	bne.n	8006e1c <_dtoa_r+0xa54>
 8006e58:	f019 0f01 	tst.w	r9, #1
 8006e5c:	d0de      	beq.n	8006e1c <_dtoa_r+0xa54>
 8006e5e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006e62:	d1d8      	bne.n	8006e16 <_dtoa_r+0xa4e>
 8006e64:	2339      	movs	r3, #57	; 0x39
 8006e66:	9a04      	ldr	r2, [sp, #16]
 8006e68:	7013      	strb	r3, [r2, #0]
 8006e6a:	463b      	mov	r3, r7
 8006e6c:	461f      	mov	r7, r3
 8006e6e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006e72:	3b01      	subs	r3, #1
 8006e74:	2a39      	cmp	r2, #57	; 0x39
 8006e76:	d06b      	beq.n	8006f50 <_dtoa_r+0xb88>
 8006e78:	3201      	adds	r2, #1
 8006e7a:	701a      	strb	r2, [r3, #0]
 8006e7c:	e74a      	b.n	8006d14 <_dtoa_r+0x94c>
 8006e7e:	2a00      	cmp	r2, #0
 8006e80:	dd07      	ble.n	8006e92 <_dtoa_r+0xaca>
 8006e82:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006e86:	d0ed      	beq.n	8006e64 <_dtoa_r+0xa9c>
 8006e88:	9a04      	ldr	r2, [sp, #16]
 8006e8a:	f109 0301 	add.w	r3, r9, #1
 8006e8e:	7013      	strb	r3, [r2, #0]
 8006e90:	e740      	b.n	8006d14 <_dtoa_r+0x94c>
 8006e92:	9b08      	ldr	r3, [sp, #32]
 8006e94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e96:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d042      	beq.n	8006f24 <_dtoa_r+0xb5c>
 8006e9e:	4651      	mov	r1, sl
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	220a      	movs	r2, #10
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	f000 f9d1 	bl	800724c <__multadd>
 8006eaa:	45b0      	cmp	r8, r6
 8006eac:	4682      	mov	sl, r0
 8006eae:	f04f 0300 	mov.w	r3, #0
 8006eb2:	f04f 020a 	mov.w	r2, #10
 8006eb6:	4641      	mov	r1, r8
 8006eb8:	4628      	mov	r0, r5
 8006eba:	d107      	bne.n	8006ecc <_dtoa_r+0xb04>
 8006ebc:	f000 f9c6 	bl	800724c <__multadd>
 8006ec0:	4680      	mov	r8, r0
 8006ec2:	4606      	mov	r6, r0
 8006ec4:	9b08      	ldr	r3, [sp, #32]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	9308      	str	r3, [sp, #32]
 8006eca:	e775      	b.n	8006db8 <_dtoa_r+0x9f0>
 8006ecc:	f000 f9be 	bl	800724c <__multadd>
 8006ed0:	4631      	mov	r1, r6
 8006ed2:	4680      	mov	r8, r0
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	220a      	movs	r2, #10
 8006ed8:	4628      	mov	r0, r5
 8006eda:	f000 f9b7 	bl	800724c <__multadd>
 8006ede:	4606      	mov	r6, r0
 8006ee0:	e7f0      	b.n	8006ec4 <_dtoa_r+0xafc>
 8006ee2:	9b08      	ldr	r3, [sp, #32]
 8006ee4:	9306      	str	r3, [sp, #24]
 8006ee6:	9f03      	ldr	r7, [sp, #12]
 8006ee8:	4621      	mov	r1, r4
 8006eea:	4650      	mov	r0, sl
 8006eec:	f7ff f9e3 	bl	80062b6 <quorem>
 8006ef0:	9b03      	ldr	r3, [sp, #12]
 8006ef2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006ef6:	f807 9b01 	strb.w	r9, [r7], #1
 8006efa:	1afa      	subs	r2, r7, r3
 8006efc:	9b06      	ldr	r3, [sp, #24]
 8006efe:	4293      	cmp	r3, r2
 8006f00:	dd07      	ble.n	8006f12 <_dtoa_r+0xb4a>
 8006f02:	4651      	mov	r1, sl
 8006f04:	2300      	movs	r3, #0
 8006f06:	220a      	movs	r2, #10
 8006f08:	4628      	mov	r0, r5
 8006f0a:	f000 f99f 	bl	800724c <__multadd>
 8006f0e:	4682      	mov	sl, r0
 8006f10:	e7ea      	b.n	8006ee8 <_dtoa_r+0xb20>
 8006f12:	9b06      	ldr	r3, [sp, #24]
 8006f14:	f04f 0800 	mov.w	r8, #0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	bfcc      	ite	gt
 8006f1c:	461f      	movgt	r7, r3
 8006f1e:	2701      	movle	r7, #1
 8006f20:	9b03      	ldr	r3, [sp, #12]
 8006f22:	441f      	add	r7, r3
 8006f24:	4651      	mov	r1, sl
 8006f26:	2201      	movs	r2, #1
 8006f28:	4628      	mov	r0, r5
 8006f2a:	f000 fb3b 	bl	80075a4 <__lshift>
 8006f2e:	4621      	mov	r1, r4
 8006f30:	4682      	mov	sl, r0
 8006f32:	f000 fba3 	bl	800767c <__mcmp>
 8006f36:	2800      	cmp	r0, #0
 8006f38:	dc97      	bgt.n	8006e6a <_dtoa_r+0xaa2>
 8006f3a:	d102      	bne.n	8006f42 <_dtoa_r+0xb7a>
 8006f3c:	f019 0f01 	tst.w	r9, #1
 8006f40:	d193      	bne.n	8006e6a <_dtoa_r+0xaa2>
 8006f42:	463b      	mov	r3, r7
 8006f44:	461f      	mov	r7, r3
 8006f46:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f4a:	2a30      	cmp	r2, #48	; 0x30
 8006f4c:	d0fa      	beq.n	8006f44 <_dtoa_r+0xb7c>
 8006f4e:	e6e1      	b.n	8006d14 <_dtoa_r+0x94c>
 8006f50:	9a03      	ldr	r2, [sp, #12]
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d18a      	bne.n	8006e6c <_dtoa_r+0xaa4>
 8006f56:	2331      	movs	r3, #49	; 0x31
 8006f58:	f10b 0b01 	add.w	fp, fp, #1
 8006f5c:	e797      	b.n	8006e8e <_dtoa_r+0xac6>
 8006f5e:	4b0a      	ldr	r3, [pc, #40]	; (8006f88 <_dtoa_r+0xbc0>)
 8006f60:	f7ff ba9f 	b.w	80064a2 <_dtoa_r+0xda>
 8006f64:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	f47f aa77 	bne.w	800645a <_dtoa_r+0x92>
 8006f6c:	4b07      	ldr	r3, [pc, #28]	; (8006f8c <_dtoa_r+0xbc4>)
 8006f6e:	f7ff ba98 	b.w	80064a2 <_dtoa_r+0xda>
 8006f72:	9b06      	ldr	r3, [sp, #24]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	dcb6      	bgt.n	8006ee6 <_dtoa_r+0xb1e>
 8006f78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	f73f aeb5 	bgt.w	8006cea <_dtoa_r+0x922>
 8006f80:	e7b1      	b.n	8006ee6 <_dtoa_r+0xb1e>
 8006f82:	bf00      	nop
 8006f84:	0800804e 	.word	0x0800804e
 8006f88:	08007fae 	.word	0x08007fae
 8006f8c:	08007fd2 	.word	0x08007fd2

08006f90 <_free_r>:
 8006f90:	b538      	push	{r3, r4, r5, lr}
 8006f92:	4605      	mov	r5, r0
 8006f94:	2900      	cmp	r1, #0
 8006f96:	d040      	beq.n	800701a <_free_r+0x8a>
 8006f98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f9c:	1f0c      	subs	r4, r1, #4
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	bfb8      	it	lt
 8006fa2:	18e4      	addlt	r4, r4, r3
 8006fa4:	f000 f8e4 	bl	8007170 <__malloc_lock>
 8006fa8:	4a1c      	ldr	r2, [pc, #112]	; (800701c <_free_r+0x8c>)
 8006faa:	6813      	ldr	r3, [r2, #0]
 8006fac:	b933      	cbnz	r3, 8006fbc <_free_r+0x2c>
 8006fae:	6063      	str	r3, [r4, #4]
 8006fb0:	6014      	str	r4, [r2, #0]
 8006fb2:	4628      	mov	r0, r5
 8006fb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006fb8:	f000 b8e0 	b.w	800717c <__malloc_unlock>
 8006fbc:	42a3      	cmp	r3, r4
 8006fbe:	d908      	bls.n	8006fd2 <_free_r+0x42>
 8006fc0:	6820      	ldr	r0, [r4, #0]
 8006fc2:	1821      	adds	r1, r4, r0
 8006fc4:	428b      	cmp	r3, r1
 8006fc6:	bf01      	itttt	eq
 8006fc8:	6819      	ldreq	r1, [r3, #0]
 8006fca:	685b      	ldreq	r3, [r3, #4]
 8006fcc:	1809      	addeq	r1, r1, r0
 8006fce:	6021      	streq	r1, [r4, #0]
 8006fd0:	e7ed      	b.n	8006fae <_free_r+0x1e>
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	b10b      	cbz	r3, 8006fdc <_free_r+0x4c>
 8006fd8:	42a3      	cmp	r3, r4
 8006fda:	d9fa      	bls.n	8006fd2 <_free_r+0x42>
 8006fdc:	6811      	ldr	r1, [r2, #0]
 8006fde:	1850      	adds	r0, r2, r1
 8006fe0:	42a0      	cmp	r0, r4
 8006fe2:	d10b      	bne.n	8006ffc <_free_r+0x6c>
 8006fe4:	6820      	ldr	r0, [r4, #0]
 8006fe6:	4401      	add	r1, r0
 8006fe8:	1850      	adds	r0, r2, r1
 8006fea:	4283      	cmp	r3, r0
 8006fec:	6011      	str	r1, [r2, #0]
 8006fee:	d1e0      	bne.n	8006fb2 <_free_r+0x22>
 8006ff0:	6818      	ldr	r0, [r3, #0]
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	4408      	add	r0, r1
 8006ff6:	6010      	str	r0, [r2, #0]
 8006ff8:	6053      	str	r3, [r2, #4]
 8006ffa:	e7da      	b.n	8006fb2 <_free_r+0x22>
 8006ffc:	d902      	bls.n	8007004 <_free_r+0x74>
 8006ffe:	230c      	movs	r3, #12
 8007000:	602b      	str	r3, [r5, #0]
 8007002:	e7d6      	b.n	8006fb2 <_free_r+0x22>
 8007004:	6820      	ldr	r0, [r4, #0]
 8007006:	1821      	adds	r1, r4, r0
 8007008:	428b      	cmp	r3, r1
 800700a:	bf01      	itttt	eq
 800700c:	6819      	ldreq	r1, [r3, #0]
 800700e:	685b      	ldreq	r3, [r3, #4]
 8007010:	1809      	addeq	r1, r1, r0
 8007012:	6021      	streq	r1, [r4, #0]
 8007014:	6063      	str	r3, [r4, #4]
 8007016:	6054      	str	r4, [r2, #4]
 8007018:	e7cb      	b.n	8006fb2 <_free_r+0x22>
 800701a:	bd38      	pop	{r3, r4, r5, pc}
 800701c:	200003e0 	.word	0x200003e0

08007020 <malloc>:
 8007020:	4b02      	ldr	r3, [pc, #8]	; (800702c <malloc+0xc>)
 8007022:	4601      	mov	r1, r0
 8007024:	6818      	ldr	r0, [r3, #0]
 8007026:	f000 b823 	b.w	8007070 <_malloc_r>
 800702a:	bf00      	nop
 800702c:	20000064 	.word	0x20000064

08007030 <sbrk_aligned>:
 8007030:	b570      	push	{r4, r5, r6, lr}
 8007032:	4e0e      	ldr	r6, [pc, #56]	; (800706c <sbrk_aligned+0x3c>)
 8007034:	460c      	mov	r4, r1
 8007036:	6831      	ldr	r1, [r6, #0]
 8007038:	4605      	mov	r5, r0
 800703a:	b911      	cbnz	r1, 8007042 <sbrk_aligned+0x12>
 800703c:	f000 fe8c 	bl	8007d58 <_sbrk_r>
 8007040:	6030      	str	r0, [r6, #0]
 8007042:	4621      	mov	r1, r4
 8007044:	4628      	mov	r0, r5
 8007046:	f000 fe87 	bl	8007d58 <_sbrk_r>
 800704a:	1c43      	adds	r3, r0, #1
 800704c:	d00a      	beq.n	8007064 <sbrk_aligned+0x34>
 800704e:	1cc4      	adds	r4, r0, #3
 8007050:	f024 0403 	bic.w	r4, r4, #3
 8007054:	42a0      	cmp	r0, r4
 8007056:	d007      	beq.n	8007068 <sbrk_aligned+0x38>
 8007058:	1a21      	subs	r1, r4, r0
 800705a:	4628      	mov	r0, r5
 800705c:	f000 fe7c 	bl	8007d58 <_sbrk_r>
 8007060:	3001      	adds	r0, #1
 8007062:	d101      	bne.n	8007068 <sbrk_aligned+0x38>
 8007064:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007068:	4620      	mov	r0, r4
 800706a:	bd70      	pop	{r4, r5, r6, pc}
 800706c:	200003e4 	.word	0x200003e4

08007070 <_malloc_r>:
 8007070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007074:	1ccd      	adds	r5, r1, #3
 8007076:	f025 0503 	bic.w	r5, r5, #3
 800707a:	3508      	adds	r5, #8
 800707c:	2d0c      	cmp	r5, #12
 800707e:	bf38      	it	cc
 8007080:	250c      	movcc	r5, #12
 8007082:	2d00      	cmp	r5, #0
 8007084:	4607      	mov	r7, r0
 8007086:	db01      	blt.n	800708c <_malloc_r+0x1c>
 8007088:	42a9      	cmp	r1, r5
 800708a:	d905      	bls.n	8007098 <_malloc_r+0x28>
 800708c:	230c      	movs	r3, #12
 800708e:	2600      	movs	r6, #0
 8007090:	603b      	str	r3, [r7, #0]
 8007092:	4630      	mov	r0, r6
 8007094:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007098:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800716c <_malloc_r+0xfc>
 800709c:	f000 f868 	bl	8007170 <__malloc_lock>
 80070a0:	f8d8 3000 	ldr.w	r3, [r8]
 80070a4:	461c      	mov	r4, r3
 80070a6:	bb5c      	cbnz	r4, 8007100 <_malloc_r+0x90>
 80070a8:	4629      	mov	r1, r5
 80070aa:	4638      	mov	r0, r7
 80070ac:	f7ff ffc0 	bl	8007030 <sbrk_aligned>
 80070b0:	1c43      	adds	r3, r0, #1
 80070b2:	4604      	mov	r4, r0
 80070b4:	d155      	bne.n	8007162 <_malloc_r+0xf2>
 80070b6:	f8d8 4000 	ldr.w	r4, [r8]
 80070ba:	4626      	mov	r6, r4
 80070bc:	2e00      	cmp	r6, #0
 80070be:	d145      	bne.n	800714c <_malloc_r+0xdc>
 80070c0:	2c00      	cmp	r4, #0
 80070c2:	d048      	beq.n	8007156 <_malloc_r+0xe6>
 80070c4:	6823      	ldr	r3, [r4, #0]
 80070c6:	4631      	mov	r1, r6
 80070c8:	4638      	mov	r0, r7
 80070ca:	eb04 0903 	add.w	r9, r4, r3
 80070ce:	f000 fe43 	bl	8007d58 <_sbrk_r>
 80070d2:	4581      	cmp	r9, r0
 80070d4:	d13f      	bne.n	8007156 <_malloc_r+0xe6>
 80070d6:	6821      	ldr	r1, [r4, #0]
 80070d8:	4638      	mov	r0, r7
 80070da:	1a6d      	subs	r5, r5, r1
 80070dc:	4629      	mov	r1, r5
 80070de:	f7ff ffa7 	bl	8007030 <sbrk_aligned>
 80070e2:	3001      	adds	r0, #1
 80070e4:	d037      	beq.n	8007156 <_malloc_r+0xe6>
 80070e6:	6823      	ldr	r3, [r4, #0]
 80070e8:	442b      	add	r3, r5
 80070ea:	6023      	str	r3, [r4, #0]
 80070ec:	f8d8 3000 	ldr.w	r3, [r8]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d038      	beq.n	8007166 <_malloc_r+0xf6>
 80070f4:	685a      	ldr	r2, [r3, #4]
 80070f6:	42a2      	cmp	r2, r4
 80070f8:	d12b      	bne.n	8007152 <_malloc_r+0xe2>
 80070fa:	2200      	movs	r2, #0
 80070fc:	605a      	str	r2, [r3, #4]
 80070fe:	e00f      	b.n	8007120 <_malloc_r+0xb0>
 8007100:	6822      	ldr	r2, [r4, #0]
 8007102:	1b52      	subs	r2, r2, r5
 8007104:	d41f      	bmi.n	8007146 <_malloc_r+0xd6>
 8007106:	2a0b      	cmp	r2, #11
 8007108:	d917      	bls.n	800713a <_malloc_r+0xca>
 800710a:	1961      	adds	r1, r4, r5
 800710c:	42a3      	cmp	r3, r4
 800710e:	6025      	str	r5, [r4, #0]
 8007110:	bf18      	it	ne
 8007112:	6059      	strne	r1, [r3, #4]
 8007114:	6863      	ldr	r3, [r4, #4]
 8007116:	bf08      	it	eq
 8007118:	f8c8 1000 	streq.w	r1, [r8]
 800711c:	5162      	str	r2, [r4, r5]
 800711e:	604b      	str	r3, [r1, #4]
 8007120:	4638      	mov	r0, r7
 8007122:	f104 060b 	add.w	r6, r4, #11
 8007126:	f000 f829 	bl	800717c <__malloc_unlock>
 800712a:	f026 0607 	bic.w	r6, r6, #7
 800712e:	1d23      	adds	r3, r4, #4
 8007130:	1af2      	subs	r2, r6, r3
 8007132:	d0ae      	beq.n	8007092 <_malloc_r+0x22>
 8007134:	1b9b      	subs	r3, r3, r6
 8007136:	50a3      	str	r3, [r4, r2]
 8007138:	e7ab      	b.n	8007092 <_malloc_r+0x22>
 800713a:	42a3      	cmp	r3, r4
 800713c:	6862      	ldr	r2, [r4, #4]
 800713e:	d1dd      	bne.n	80070fc <_malloc_r+0x8c>
 8007140:	f8c8 2000 	str.w	r2, [r8]
 8007144:	e7ec      	b.n	8007120 <_malloc_r+0xb0>
 8007146:	4623      	mov	r3, r4
 8007148:	6864      	ldr	r4, [r4, #4]
 800714a:	e7ac      	b.n	80070a6 <_malloc_r+0x36>
 800714c:	4634      	mov	r4, r6
 800714e:	6876      	ldr	r6, [r6, #4]
 8007150:	e7b4      	b.n	80070bc <_malloc_r+0x4c>
 8007152:	4613      	mov	r3, r2
 8007154:	e7cc      	b.n	80070f0 <_malloc_r+0x80>
 8007156:	230c      	movs	r3, #12
 8007158:	4638      	mov	r0, r7
 800715a:	603b      	str	r3, [r7, #0]
 800715c:	f000 f80e 	bl	800717c <__malloc_unlock>
 8007160:	e797      	b.n	8007092 <_malloc_r+0x22>
 8007162:	6025      	str	r5, [r4, #0]
 8007164:	e7dc      	b.n	8007120 <_malloc_r+0xb0>
 8007166:	605b      	str	r3, [r3, #4]
 8007168:	deff      	udf	#255	; 0xff
 800716a:	bf00      	nop
 800716c:	200003e0 	.word	0x200003e0

08007170 <__malloc_lock>:
 8007170:	4801      	ldr	r0, [pc, #4]	; (8007178 <__malloc_lock+0x8>)
 8007172:	f7ff b890 	b.w	8006296 <__retarget_lock_acquire_recursive>
 8007176:	bf00      	nop
 8007178:	200003dc 	.word	0x200003dc

0800717c <__malloc_unlock>:
 800717c:	4801      	ldr	r0, [pc, #4]	; (8007184 <__malloc_unlock+0x8>)
 800717e:	f7ff b88b 	b.w	8006298 <__retarget_lock_release_recursive>
 8007182:	bf00      	nop
 8007184:	200003dc 	.word	0x200003dc

08007188 <_Balloc>:
 8007188:	b570      	push	{r4, r5, r6, lr}
 800718a:	69c6      	ldr	r6, [r0, #28]
 800718c:	4604      	mov	r4, r0
 800718e:	460d      	mov	r5, r1
 8007190:	b976      	cbnz	r6, 80071b0 <_Balloc+0x28>
 8007192:	2010      	movs	r0, #16
 8007194:	f7ff ff44 	bl	8007020 <malloc>
 8007198:	4602      	mov	r2, r0
 800719a:	61e0      	str	r0, [r4, #28]
 800719c:	b920      	cbnz	r0, 80071a8 <_Balloc+0x20>
 800719e:	216b      	movs	r1, #107	; 0x6b
 80071a0:	4b17      	ldr	r3, [pc, #92]	; (8007200 <_Balloc+0x78>)
 80071a2:	4818      	ldr	r0, [pc, #96]	; (8007204 <_Balloc+0x7c>)
 80071a4:	f000 fdf6 	bl	8007d94 <__assert_func>
 80071a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071ac:	6006      	str	r6, [r0, #0]
 80071ae:	60c6      	str	r6, [r0, #12]
 80071b0:	69e6      	ldr	r6, [r4, #28]
 80071b2:	68f3      	ldr	r3, [r6, #12]
 80071b4:	b183      	cbz	r3, 80071d8 <_Balloc+0x50>
 80071b6:	69e3      	ldr	r3, [r4, #28]
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80071be:	b9b8      	cbnz	r0, 80071f0 <_Balloc+0x68>
 80071c0:	2101      	movs	r1, #1
 80071c2:	fa01 f605 	lsl.w	r6, r1, r5
 80071c6:	1d72      	adds	r2, r6, #5
 80071c8:	4620      	mov	r0, r4
 80071ca:	0092      	lsls	r2, r2, #2
 80071cc:	f000 fe00 	bl	8007dd0 <_calloc_r>
 80071d0:	b160      	cbz	r0, 80071ec <_Balloc+0x64>
 80071d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80071d6:	e00e      	b.n	80071f6 <_Balloc+0x6e>
 80071d8:	2221      	movs	r2, #33	; 0x21
 80071da:	2104      	movs	r1, #4
 80071dc:	4620      	mov	r0, r4
 80071de:	f000 fdf7 	bl	8007dd0 <_calloc_r>
 80071e2:	69e3      	ldr	r3, [r4, #28]
 80071e4:	60f0      	str	r0, [r6, #12]
 80071e6:	68db      	ldr	r3, [r3, #12]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d1e4      	bne.n	80071b6 <_Balloc+0x2e>
 80071ec:	2000      	movs	r0, #0
 80071ee:	bd70      	pop	{r4, r5, r6, pc}
 80071f0:	6802      	ldr	r2, [r0, #0]
 80071f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80071f6:	2300      	movs	r3, #0
 80071f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80071fc:	e7f7      	b.n	80071ee <_Balloc+0x66>
 80071fe:	bf00      	nop
 8007200:	08007fdf 	.word	0x08007fdf
 8007204:	0800805f 	.word	0x0800805f

08007208 <_Bfree>:
 8007208:	b570      	push	{r4, r5, r6, lr}
 800720a:	69c6      	ldr	r6, [r0, #28]
 800720c:	4605      	mov	r5, r0
 800720e:	460c      	mov	r4, r1
 8007210:	b976      	cbnz	r6, 8007230 <_Bfree+0x28>
 8007212:	2010      	movs	r0, #16
 8007214:	f7ff ff04 	bl	8007020 <malloc>
 8007218:	4602      	mov	r2, r0
 800721a:	61e8      	str	r0, [r5, #28]
 800721c:	b920      	cbnz	r0, 8007228 <_Bfree+0x20>
 800721e:	218f      	movs	r1, #143	; 0x8f
 8007220:	4b08      	ldr	r3, [pc, #32]	; (8007244 <_Bfree+0x3c>)
 8007222:	4809      	ldr	r0, [pc, #36]	; (8007248 <_Bfree+0x40>)
 8007224:	f000 fdb6 	bl	8007d94 <__assert_func>
 8007228:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800722c:	6006      	str	r6, [r0, #0]
 800722e:	60c6      	str	r6, [r0, #12]
 8007230:	b13c      	cbz	r4, 8007242 <_Bfree+0x3a>
 8007232:	69eb      	ldr	r3, [r5, #28]
 8007234:	6862      	ldr	r2, [r4, #4]
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800723c:	6021      	str	r1, [r4, #0]
 800723e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007242:	bd70      	pop	{r4, r5, r6, pc}
 8007244:	08007fdf 	.word	0x08007fdf
 8007248:	0800805f 	.word	0x0800805f

0800724c <__multadd>:
 800724c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007250:	4607      	mov	r7, r0
 8007252:	460c      	mov	r4, r1
 8007254:	461e      	mov	r6, r3
 8007256:	2000      	movs	r0, #0
 8007258:	690d      	ldr	r5, [r1, #16]
 800725a:	f101 0c14 	add.w	ip, r1, #20
 800725e:	f8dc 3000 	ldr.w	r3, [ip]
 8007262:	3001      	adds	r0, #1
 8007264:	b299      	uxth	r1, r3
 8007266:	fb02 6101 	mla	r1, r2, r1, r6
 800726a:	0c1e      	lsrs	r6, r3, #16
 800726c:	0c0b      	lsrs	r3, r1, #16
 800726e:	fb02 3306 	mla	r3, r2, r6, r3
 8007272:	b289      	uxth	r1, r1
 8007274:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007278:	4285      	cmp	r5, r0
 800727a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800727e:	f84c 1b04 	str.w	r1, [ip], #4
 8007282:	dcec      	bgt.n	800725e <__multadd+0x12>
 8007284:	b30e      	cbz	r6, 80072ca <__multadd+0x7e>
 8007286:	68a3      	ldr	r3, [r4, #8]
 8007288:	42ab      	cmp	r3, r5
 800728a:	dc19      	bgt.n	80072c0 <__multadd+0x74>
 800728c:	6861      	ldr	r1, [r4, #4]
 800728e:	4638      	mov	r0, r7
 8007290:	3101      	adds	r1, #1
 8007292:	f7ff ff79 	bl	8007188 <_Balloc>
 8007296:	4680      	mov	r8, r0
 8007298:	b928      	cbnz	r0, 80072a6 <__multadd+0x5a>
 800729a:	4602      	mov	r2, r0
 800729c:	21ba      	movs	r1, #186	; 0xba
 800729e:	4b0c      	ldr	r3, [pc, #48]	; (80072d0 <__multadd+0x84>)
 80072a0:	480c      	ldr	r0, [pc, #48]	; (80072d4 <__multadd+0x88>)
 80072a2:	f000 fd77 	bl	8007d94 <__assert_func>
 80072a6:	6922      	ldr	r2, [r4, #16]
 80072a8:	f104 010c 	add.w	r1, r4, #12
 80072ac:	3202      	adds	r2, #2
 80072ae:	0092      	lsls	r2, r2, #2
 80072b0:	300c      	adds	r0, #12
 80072b2:	f000 fd61 	bl	8007d78 <memcpy>
 80072b6:	4621      	mov	r1, r4
 80072b8:	4638      	mov	r0, r7
 80072ba:	f7ff ffa5 	bl	8007208 <_Bfree>
 80072be:	4644      	mov	r4, r8
 80072c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80072c4:	3501      	adds	r5, #1
 80072c6:	615e      	str	r6, [r3, #20]
 80072c8:	6125      	str	r5, [r4, #16]
 80072ca:	4620      	mov	r0, r4
 80072cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072d0:	0800804e 	.word	0x0800804e
 80072d4:	0800805f 	.word	0x0800805f

080072d8 <__hi0bits>:
 80072d8:	0c02      	lsrs	r2, r0, #16
 80072da:	0412      	lsls	r2, r2, #16
 80072dc:	4603      	mov	r3, r0
 80072de:	b9ca      	cbnz	r2, 8007314 <__hi0bits+0x3c>
 80072e0:	0403      	lsls	r3, r0, #16
 80072e2:	2010      	movs	r0, #16
 80072e4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80072e8:	bf04      	itt	eq
 80072ea:	021b      	lsleq	r3, r3, #8
 80072ec:	3008      	addeq	r0, #8
 80072ee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80072f2:	bf04      	itt	eq
 80072f4:	011b      	lsleq	r3, r3, #4
 80072f6:	3004      	addeq	r0, #4
 80072f8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80072fc:	bf04      	itt	eq
 80072fe:	009b      	lsleq	r3, r3, #2
 8007300:	3002      	addeq	r0, #2
 8007302:	2b00      	cmp	r3, #0
 8007304:	db05      	blt.n	8007312 <__hi0bits+0x3a>
 8007306:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800730a:	f100 0001 	add.w	r0, r0, #1
 800730e:	bf08      	it	eq
 8007310:	2020      	moveq	r0, #32
 8007312:	4770      	bx	lr
 8007314:	2000      	movs	r0, #0
 8007316:	e7e5      	b.n	80072e4 <__hi0bits+0xc>

08007318 <__lo0bits>:
 8007318:	6803      	ldr	r3, [r0, #0]
 800731a:	4602      	mov	r2, r0
 800731c:	f013 0007 	ands.w	r0, r3, #7
 8007320:	d00b      	beq.n	800733a <__lo0bits+0x22>
 8007322:	07d9      	lsls	r1, r3, #31
 8007324:	d421      	bmi.n	800736a <__lo0bits+0x52>
 8007326:	0798      	lsls	r0, r3, #30
 8007328:	bf49      	itett	mi
 800732a:	085b      	lsrmi	r3, r3, #1
 800732c:	089b      	lsrpl	r3, r3, #2
 800732e:	2001      	movmi	r0, #1
 8007330:	6013      	strmi	r3, [r2, #0]
 8007332:	bf5c      	itt	pl
 8007334:	2002      	movpl	r0, #2
 8007336:	6013      	strpl	r3, [r2, #0]
 8007338:	4770      	bx	lr
 800733a:	b299      	uxth	r1, r3
 800733c:	b909      	cbnz	r1, 8007342 <__lo0bits+0x2a>
 800733e:	2010      	movs	r0, #16
 8007340:	0c1b      	lsrs	r3, r3, #16
 8007342:	b2d9      	uxtb	r1, r3
 8007344:	b909      	cbnz	r1, 800734a <__lo0bits+0x32>
 8007346:	3008      	adds	r0, #8
 8007348:	0a1b      	lsrs	r3, r3, #8
 800734a:	0719      	lsls	r1, r3, #28
 800734c:	bf04      	itt	eq
 800734e:	091b      	lsreq	r3, r3, #4
 8007350:	3004      	addeq	r0, #4
 8007352:	0799      	lsls	r1, r3, #30
 8007354:	bf04      	itt	eq
 8007356:	089b      	lsreq	r3, r3, #2
 8007358:	3002      	addeq	r0, #2
 800735a:	07d9      	lsls	r1, r3, #31
 800735c:	d403      	bmi.n	8007366 <__lo0bits+0x4e>
 800735e:	085b      	lsrs	r3, r3, #1
 8007360:	f100 0001 	add.w	r0, r0, #1
 8007364:	d003      	beq.n	800736e <__lo0bits+0x56>
 8007366:	6013      	str	r3, [r2, #0]
 8007368:	4770      	bx	lr
 800736a:	2000      	movs	r0, #0
 800736c:	4770      	bx	lr
 800736e:	2020      	movs	r0, #32
 8007370:	4770      	bx	lr
	...

08007374 <__i2b>:
 8007374:	b510      	push	{r4, lr}
 8007376:	460c      	mov	r4, r1
 8007378:	2101      	movs	r1, #1
 800737a:	f7ff ff05 	bl	8007188 <_Balloc>
 800737e:	4602      	mov	r2, r0
 8007380:	b928      	cbnz	r0, 800738e <__i2b+0x1a>
 8007382:	f240 1145 	movw	r1, #325	; 0x145
 8007386:	4b04      	ldr	r3, [pc, #16]	; (8007398 <__i2b+0x24>)
 8007388:	4804      	ldr	r0, [pc, #16]	; (800739c <__i2b+0x28>)
 800738a:	f000 fd03 	bl	8007d94 <__assert_func>
 800738e:	2301      	movs	r3, #1
 8007390:	6144      	str	r4, [r0, #20]
 8007392:	6103      	str	r3, [r0, #16]
 8007394:	bd10      	pop	{r4, pc}
 8007396:	bf00      	nop
 8007398:	0800804e 	.word	0x0800804e
 800739c:	0800805f 	.word	0x0800805f

080073a0 <__multiply>:
 80073a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a4:	4691      	mov	r9, r2
 80073a6:	690a      	ldr	r2, [r1, #16]
 80073a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80073ac:	460c      	mov	r4, r1
 80073ae:	429a      	cmp	r2, r3
 80073b0:	bfbe      	ittt	lt
 80073b2:	460b      	movlt	r3, r1
 80073b4:	464c      	movlt	r4, r9
 80073b6:	4699      	movlt	r9, r3
 80073b8:	6927      	ldr	r7, [r4, #16]
 80073ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80073be:	68a3      	ldr	r3, [r4, #8]
 80073c0:	6861      	ldr	r1, [r4, #4]
 80073c2:	eb07 060a 	add.w	r6, r7, sl
 80073c6:	42b3      	cmp	r3, r6
 80073c8:	b085      	sub	sp, #20
 80073ca:	bfb8      	it	lt
 80073cc:	3101      	addlt	r1, #1
 80073ce:	f7ff fedb 	bl	8007188 <_Balloc>
 80073d2:	b930      	cbnz	r0, 80073e2 <__multiply+0x42>
 80073d4:	4602      	mov	r2, r0
 80073d6:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80073da:	4b43      	ldr	r3, [pc, #268]	; (80074e8 <__multiply+0x148>)
 80073dc:	4843      	ldr	r0, [pc, #268]	; (80074ec <__multiply+0x14c>)
 80073de:	f000 fcd9 	bl	8007d94 <__assert_func>
 80073e2:	f100 0514 	add.w	r5, r0, #20
 80073e6:	462b      	mov	r3, r5
 80073e8:	2200      	movs	r2, #0
 80073ea:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80073ee:	4543      	cmp	r3, r8
 80073f0:	d321      	bcc.n	8007436 <__multiply+0x96>
 80073f2:	f104 0314 	add.w	r3, r4, #20
 80073f6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80073fa:	f109 0314 	add.w	r3, r9, #20
 80073fe:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007402:	9202      	str	r2, [sp, #8]
 8007404:	1b3a      	subs	r2, r7, r4
 8007406:	3a15      	subs	r2, #21
 8007408:	f022 0203 	bic.w	r2, r2, #3
 800740c:	3204      	adds	r2, #4
 800740e:	f104 0115 	add.w	r1, r4, #21
 8007412:	428f      	cmp	r7, r1
 8007414:	bf38      	it	cc
 8007416:	2204      	movcc	r2, #4
 8007418:	9201      	str	r2, [sp, #4]
 800741a:	9a02      	ldr	r2, [sp, #8]
 800741c:	9303      	str	r3, [sp, #12]
 800741e:	429a      	cmp	r2, r3
 8007420:	d80c      	bhi.n	800743c <__multiply+0x9c>
 8007422:	2e00      	cmp	r6, #0
 8007424:	dd03      	ble.n	800742e <__multiply+0x8e>
 8007426:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800742a:	2b00      	cmp	r3, #0
 800742c:	d05a      	beq.n	80074e4 <__multiply+0x144>
 800742e:	6106      	str	r6, [r0, #16]
 8007430:	b005      	add	sp, #20
 8007432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007436:	f843 2b04 	str.w	r2, [r3], #4
 800743a:	e7d8      	b.n	80073ee <__multiply+0x4e>
 800743c:	f8b3 a000 	ldrh.w	sl, [r3]
 8007440:	f1ba 0f00 	cmp.w	sl, #0
 8007444:	d023      	beq.n	800748e <__multiply+0xee>
 8007446:	46a9      	mov	r9, r5
 8007448:	f04f 0c00 	mov.w	ip, #0
 800744c:	f104 0e14 	add.w	lr, r4, #20
 8007450:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007454:	f8d9 1000 	ldr.w	r1, [r9]
 8007458:	fa1f fb82 	uxth.w	fp, r2
 800745c:	b289      	uxth	r1, r1
 800745e:	fb0a 110b 	mla	r1, sl, fp, r1
 8007462:	4461      	add	r1, ip
 8007464:	f8d9 c000 	ldr.w	ip, [r9]
 8007468:	0c12      	lsrs	r2, r2, #16
 800746a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800746e:	fb0a c202 	mla	r2, sl, r2, ip
 8007472:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007476:	b289      	uxth	r1, r1
 8007478:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800747c:	4577      	cmp	r7, lr
 800747e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007482:	f849 1b04 	str.w	r1, [r9], #4
 8007486:	d8e3      	bhi.n	8007450 <__multiply+0xb0>
 8007488:	9a01      	ldr	r2, [sp, #4]
 800748a:	f845 c002 	str.w	ip, [r5, r2]
 800748e:	9a03      	ldr	r2, [sp, #12]
 8007490:	3304      	adds	r3, #4
 8007492:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007496:	f1b9 0f00 	cmp.w	r9, #0
 800749a:	d021      	beq.n	80074e0 <__multiply+0x140>
 800749c:	46ae      	mov	lr, r5
 800749e:	f04f 0a00 	mov.w	sl, #0
 80074a2:	6829      	ldr	r1, [r5, #0]
 80074a4:	f104 0c14 	add.w	ip, r4, #20
 80074a8:	f8bc b000 	ldrh.w	fp, [ip]
 80074ac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80074b0:	b289      	uxth	r1, r1
 80074b2:	fb09 220b 	mla	r2, r9, fp, r2
 80074b6:	4452      	add	r2, sl
 80074b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80074bc:	f84e 1b04 	str.w	r1, [lr], #4
 80074c0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80074c4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80074c8:	f8be 1000 	ldrh.w	r1, [lr]
 80074cc:	4567      	cmp	r7, ip
 80074ce:	fb09 110a 	mla	r1, r9, sl, r1
 80074d2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80074d6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80074da:	d8e5      	bhi.n	80074a8 <__multiply+0x108>
 80074dc:	9a01      	ldr	r2, [sp, #4]
 80074de:	50a9      	str	r1, [r5, r2]
 80074e0:	3504      	adds	r5, #4
 80074e2:	e79a      	b.n	800741a <__multiply+0x7a>
 80074e4:	3e01      	subs	r6, #1
 80074e6:	e79c      	b.n	8007422 <__multiply+0x82>
 80074e8:	0800804e 	.word	0x0800804e
 80074ec:	0800805f 	.word	0x0800805f

080074f0 <__pow5mult>:
 80074f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074f4:	4615      	mov	r5, r2
 80074f6:	f012 0203 	ands.w	r2, r2, #3
 80074fa:	4606      	mov	r6, r0
 80074fc:	460f      	mov	r7, r1
 80074fe:	d007      	beq.n	8007510 <__pow5mult+0x20>
 8007500:	4c25      	ldr	r4, [pc, #148]	; (8007598 <__pow5mult+0xa8>)
 8007502:	3a01      	subs	r2, #1
 8007504:	2300      	movs	r3, #0
 8007506:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800750a:	f7ff fe9f 	bl	800724c <__multadd>
 800750e:	4607      	mov	r7, r0
 8007510:	10ad      	asrs	r5, r5, #2
 8007512:	d03d      	beq.n	8007590 <__pow5mult+0xa0>
 8007514:	69f4      	ldr	r4, [r6, #28]
 8007516:	b97c      	cbnz	r4, 8007538 <__pow5mult+0x48>
 8007518:	2010      	movs	r0, #16
 800751a:	f7ff fd81 	bl	8007020 <malloc>
 800751e:	4602      	mov	r2, r0
 8007520:	61f0      	str	r0, [r6, #28]
 8007522:	b928      	cbnz	r0, 8007530 <__pow5mult+0x40>
 8007524:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007528:	4b1c      	ldr	r3, [pc, #112]	; (800759c <__pow5mult+0xac>)
 800752a:	481d      	ldr	r0, [pc, #116]	; (80075a0 <__pow5mult+0xb0>)
 800752c:	f000 fc32 	bl	8007d94 <__assert_func>
 8007530:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007534:	6004      	str	r4, [r0, #0]
 8007536:	60c4      	str	r4, [r0, #12]
 8007538:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800753c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007540:	b94c      	cbnz	r4, 8007556 <__pow5mult+0x66>
 8007542:	f240 2171 	movw	r1, #625	; 0x271
 8007546:	4630      	mov	r0, r6
 8007548:	f7ff ff14 	bl	8007374 <__i2b>
 800754c:	2300      	movs	r3, #0
 800754e:	4604      	mov	r4, r0
 8007550:	f8c8 0008 	str.w	r0, [r8, #8]
 8007554:	6003      	str	r3, [r0, #0]
 8007556:	f04f 0900 	mov.w	r9, #0
 800755a:	07eb      	lsls	r3, r5, #31
 800755c:	d50a      	bpl.n	8007574 <__pow5mult+0x84>
 800755e:	4639      	mov	r1, r7
 8007560:	4622      	mov	r2, r4
 8007562:	4630      	mov	r0, r6
 8007564:	f7ff ff1c 	bl	80073a0 <__multiply>
 8007568:	4680      	mov	r8, r0
 800756a:	4639      	mov	r1, r7
 800756c:	4630      	mov	r0, r6
 800756e:	f7ff fe4b 	bl	8007208 <_Bfree>
 8007572:	4647      	mov	r7, r8
 8007574:	106d      	asrs	r5, r5, #1
 8007576:	d00b      	beq.n	8007590 <__pow5mult+0xa0>
 8007578:	6820      	ldr	r0, [r4, #0]
 800757a:	b938      	cbnz	r0, 800758c <__pow5mult+0x9c>
 800757c:	4622      	mov	r2, r4
 800757e:	4621      	mov	r1, r4
 8007580:	4630      	mov	r0, r6
 8007582:	f7ff ff0d 	bl	80073a0 <__multiply>
 8007586:	6020      	str	r0, [r4, #0]
 8007588:	f8c0 9000 	str.w	r9, [r0]
 800758c:	4604      	mov	r4, r0
 800758e:	e7e4      	b.n	800755a <__pow5mult+0x6a>
 8007590:	4638      	mov	r0, r7
 8007592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007596:	bf00      	nop
 8007598:	080081a8 	.word	0x080081a8
 800759c:	08007fdf 	.word	0x08007fdf
 80075a0:	0800805f 	.word	0x0800805f

080075a4 <__lshift>:
 80075a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075a8:	460c      	mov	r4, r1
 80075aa:	4607      	mov	r7, r0
 80075ac:	4691      	mov	r9, r2
 80075ae:	6923      	ldr	r3, [r4, #16]
 80075b0:	6849      	ldr	r1, [r1, #4]
 80075b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80075b6:	68a3      	ldr	r3, [r4, #8]
 80075b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80075bc:	f108 0601 	add.w	r6, r8, #1
 80075c0:	42b3      	cmp	r3, r6
 80075c2:	db0b      	blt.n	80075dc <__lshift+0x38>
 80075c4:	4638      	mov	r0, r7
 80075c6:	f7ff fddf 	bl	8007188 <_Balloc>
 80075ca:	4605      	mov	r5, r0
 80075cc:	b948      	cbnz	r0, 80075e2 <__lshift+0x3e>
 80075ce:	4602      	mov	r2, r0
 80075d0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80075d4:	4b27      	ldr	r3, [pc, #156]	; (8007674 <__lshift+0xd0>)
 80075d6:	4828      	ldr	r0, [pc, #160]	; (8007678 <__lshift+0xd4>)
 80075d8:	f000 fbdc 	bl	8007d94 <__assert_func>
 80075dc:	3101      	adds	r1, #1
 80075de:	005b      	lsls	r3, r3, #1
 80075e0:	e7ee      	b.n	80075c0 <__lshift+0x1c>
 80075e2:	2300      	movs	r3, #0
 80075e4:	f100 0114 	add.w	r1, r0, #20
 80075e8:	f100 0210 	add.w	r2, r0, #16
 80075ec:	4618      	mov	r0, r3
 80075ee:	4553      	cmp	r3, sl
 80075f0:	db33      	blt.n	800765a <__lshift+0xb6>
 80075f2:	6920      	ldr	r0, [r4, #16]
 80075f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80075f8:	f104 0314 	add.w	r3, r4, #20
 80075fc:	f019 091f 	ands.w	r9, r9, #31
 8007600:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007604:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007608:	d02b      	beq.n	8007662 <__lshift+0xbe>
 800760a:	468a      	mov	sl, r1
 800760c:	2200      	movs	r2, #0
 800760e:	f1c9 0e20 	rsb	lr, r9, #32
 8007612:	6818      	ldr	r0, [r3, #0]
 8007614:	fa00 f009 	lsl.w	r0, r0, r9
 8007618:	4310      	orrs	r0, r2
 800761a:	f84a 0b04 	str.w	r0, [sl], #4
 800761e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007622:	459c      	cmp	ip, r3
 8007624:	fa22 f20e 	lsr.w	r2, r2, lr
 8007628:	d8f3      	bhi.n	8007612 <__lshift+0x6e>
 800762a:	ebac 0304 	sub.w	r3, ip, r4
 800762e:	3b15      	subs	r3, #21
 8007630:	f023 0303 	bic.w	r3, r3, #3
 8007634:	3304      	adds	r3, #4
 8007636:	f104 0015 	add.w	r0, r4, #21
 800763a:	4584      	cmp	ip, r0
 800763c:	bf38      	it	cc
 800763e:	2304      	movcc	r3, #4
 8007640:	50ca      	str	r2, [r1, r3]
 8007642:	b10a      	cbz	r2, 8007648 <__lshift+0xa4>
 8007644:	f108 0602 	add.w	r6, r8, #2
 8007648:	3e01      	subs	r6, #1
 800764a:	4638      	mov	r0, r7
 800764c:	4621      	mov	r1, r4
 800764e:	612e      	str	r6, [r5, #16]
 8007650:	f7ff fdda 	bl	8007208 <_Bfree>
 8007654:	4628      	mov	r0, r5
 8007656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800765a:	f842 0f04 	str.w	r0, [r2, #4]!
 800765e:	3301      	adds	r3, #1
 8007660:	e7c5      	b.n	80075ee <__lshift+0x4a>
 8007662:	3904      	subs	r1, #4
 8007664:	f853 2b04 	ldr.w	r2, [r3], #4
 8007668:	459c      	cmp	ip, r3
 800766a:	f841 2f04 	str.w	r2, [r1, #4]!
 800766e:	d8f9      	bhi.n	8007664 <__lshift+0xc0>
 8007670:	e7ea      	b.n	8007648 <__lshift+0xa4>
 8007672:	bf00      	nop
 8007674:	0800804e 	.word	0x0800804e
 8007678:	0800805f 	.word	0x0800805f

0800767c <__mcmp>:
 800767c:	4603      	mov	r3, r0
 800767e:	690a      	ldr	r2, [r1, #16]
 8007680:	6900      	ldr	r0, [r0, #16]
 8007682:	b530      	push	{r4, r5, lr}
 8007684:	1a80      	subs	r0, r0, r2
 8007686:	d10d      	bne.n	80076a4 <__mcmp+0x28>
 8007688:	3314      	adds	r3, #20
 800768a:	3114      	adds	r1, #20
 800768c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007690:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007694:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007698:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800769c:	4295      	cmp	r5, r2
 800769e:	d002      	beq.n	80076a6 <__mcmp+0x2a>
 80076a0:	d304      	bcc.n	80076ac <__mcmp+0x30>
 80076a2:	2001      	movs	r0, #1
 80076a4:	bd30      	pop	{r4, r5, pc}
 80076a6:	42a3      	cmp	r3, r4
 80076a8:	d3f4      	bcc.n	8007694 <__mcmp+0x18>
 80076aa:	e7fb      	b.n	80076a4 <__mcmp+0x28>
 80076ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80076b0:	e7f8      	b.n	80076a4 <__mcmp+0x28>
	...

080076b4 <__mdiff>:
 80076b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076b8:	460d      	mov	r5, r1
 80076ba:	4607      	mov	r7, r0
 80076bc:	4611      	mov	r1, r2
 80076be:	4628      	mov	r0, r5
 80076c0:	4614      	mov	r4, r2
 80076c2:	f7ff ffdb 	bl	800767c <__mcmp>
 80076c6:	1e06      	subs	r6, r0, #0
 80076c8:	d111      	bne.n	80076ee <__mdiff+0x3a>
 80076ca:	4631      	mov	r1, r6
 80076cc:	4638      	mov	r0, r7
 80076ce:	f7ff fd5b 	bl	8007188 <_Balloc>
 80076d2:	4602      	mov	r2, r0
 80076d4:	b928      	cbnz	r0, 80076e2 <__mdiff+0x2e>
 80076d6:	f240 2137 	movw	r1, #567	; 0x237
 80076da:	4b3a      	ldr	r3, [pc, #232]	; (80077c4 <__mdiff+0x110>)
 80076dc:	483a      	ldr	r0, [pc, #232]	; (80077c8 <__mdiff+0x114>)
 80076de:	f000 fb59 	bl	8007d94 <__assert_func>
 80076e2:	2301      	movs	r3, #1
 80076e4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80076e8:	4610      	mov	r0, r2
 80076ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076ee:	bfa4      	itt	ge
 80076f0:	4623      	movge	r3, r4
 80076f2:	462c      	movge	r4, r5
 80076f4:	4638      	mov	r0, r7
 80076f6:	6861      	ldr	r1, [r4, #4]
 80076f8:	bfa6      	itte	ge
 80076fa:	461d      	movge	r5, r3
 80076fc:	2600      	movge	r6, #0
 80076fe:	2601      	movlt	r6, #1
 8007700:	f7ff fd42 	bl	8007188 <_Balloc>
 8007704:	4602      	mov	r2, r0
 8007706:	b918      	cbnz	r0, 8007710 <__mdiff+0x5c>
 8007708:	f240 2145 	movw	r1, #581	; 0x245
 800770c:	4b2d      	ldr	r3, [pc, #180]	; (80077c4 <__mdiff+0x110>)
 800770e:	e7e5      	b.n	80076dc <__mdiff+0x28>
 8007710:	f102 0814 	add.w	r8, r2, #20
 8007714:	46c2      	mov	sl, r8
 8007716:	f04f 0c00 	mov.w	ip, #0
 800771a:	6927      	ldr	r7, [r4, #16]
 800771c:	60c6      	str	r6, [r0, #12]
 800771e:	692e      	ldr	r6, [r5, #16]
 8007720:	f104 0014 	add.w	r0, r4, #20
 8007724:	f105 0914 	add.w	r9, r5, #20
 8007728:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800772c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007730:	3410      	adds	r4, #16
 8007732:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007736:	f859 3b04 	ldr.w	r3, [r9], #4
 800773a:	fa1f f18b 	uxth.w	r1, fp
 800773e:	4461      	add	r1, ip
 8007740:	fa1f fc83 	uxth.w	ip, r3
 8007744:	0c1b      	lsrs	r3, r3, #16
 8007746:	eba1 010c 	sub.w	r1, r1, ip
 800774a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800774e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007752:	b289      	uxth	r1, r1
 8007754:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007758:	454e      	cmp	r6, r9
 800775a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800775e:	f84a 1b04 	str.w	r1, [sl], #4
 8007762:	d8e6      	bhi.n	8007732 <__mdiff+0x7e>
 8007764:	1b73      	subs	r3, r6, r5
 8007766:	3b15      	subs	r3, #21
 8007768:	f023 0303 	bic.w	r3, r3, #3
 800776c:	3515      	adds	r5, #21
 800776e:	3304      	adds	r3, #4
 8007770:	42ae      	cmp	r6, r5
 8007772:	bf38      	it	cc
 8007774:	2304      	movcc	r3, #4
 8007776:	4418      	add	r0, r3
 8007778:	4443      	add	r3, r8
 800777a:	461e      	mov	r6, r3
 800777c:	4605      	mov	r5, r0
 800777e:	4575      	cmp	r5, lr
 8007780:	d30e      	bcc.n	80077a0 <__mdiff+0xec>
 8007782:	f10e 0103 	add.w	r1, lr, #3
 8007786:	1a09      	subs	r1, r1, r0
 8007788:	f021 0103 	bic.w	r1, r1, #3
 800778c:	3803      	subs	r0, #3
 800778e:	4586      	cmp	lr, r0
 8007790:	bf38      	it	cc
 8007792:	2100      	movcc	r1, #0
 8007794:	440b      	add	r3, r1
 8007796:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800779a:	b189      	cbz	r1, 80077c0 <__mdiff+0x10c>
 800779c:	6117      	str	r7, [r2, #16]
 800779e:	e7a3      	b.n	80076e8 <__mdiff+0x34>
 80077a0:	f855 8b04 	ldr.w	r8, [r5], #4
 80077a4:	fa1f f188 	uxth.w	r1, r8
 80077a8:	4461      	add	r1, ip
 80077aa:	140c      	asrs	r4, r1, #16
 80077ac:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80077b0:	b289      	uxth	r1, r1
 80077b2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80077b6:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80077ba:	f846 1b04 	str.w	r1, [r6], #4
 80077be:	e7de      	b.n	800777e <__mdiff+0xca>
 80077c0:	3f01      	subs	r7, #1
 80077c2:	e7e8      	b.n	8007796 <__mdiff+0xe2>
 80077c4:	0800804e 	.word	0x0800804e
 80077c8:	0800805f 	.word	0x0800805f

080077cc <__d2b>:
 80077cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077ce:	2101      	movs	r1, #1
 80077d0:	4617      	mov	r7, r2
 80077d2:	461c      	mov	r4, r3
 80077d4:	9e08      	ldr	r6, [sp, #32]
 80077d6:	f7ff fcd7 	bl	8007188 <_Balloc>
 80077da:	4605      	mov	r5, r0
 80077dc:	b930      	cbnz	r0, 80077ec <__d2b+0x20>
 80077de:	4602      	mov	r2, r0
 80077e0:	f240 310f 	movw	r1, #783	; 0x30f
 80077e4:	4b22      	ldr	r3, [pc, #136]	; (8007870 <__d2b+0xa4>)
 80077e6:	4823      	ldr	r0, [pc, #140]	; (8007874 <__d2b+0xa8>)
 80077e8:	f000 fad4 	bl	8007d94 <__assert_func>
 80077ec:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80077f0:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80077f4:	bb24      	cbnz	r4, 8007840 <__d2b+0x74>
 80077f6:	2f00      	cmp	r7, #0
 80077f8:	9301      	str	r3, [sp, #4]
 80077fa:	d026      	beq.n	800784a <__d2b+0x7e>
 80077fc:	4668      	mov	r0, sp
 80077fe:	9700      	str	r7, [sp, #0]
 8007800:	f7ff fd8a 	bl	8007318 <__lo0bits>
 8007804:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007808:	b1e8      	cbz	r0, 8007846 <__d2b+0x7a>
 800780a:	f1c0 0320 	rsb	r3, r0, #32
 800780e:	fa02 f303 	lsl.w	r3, r2, r3
 8007812:	430b      	orrs	r3, r1
 8007814:	40c2      	lsrs	r2, r0
 8007816:	616b      	str	r3, [r5, #20]
 8007818:	9201      	str	r2, [sp, #4]
 800781a:	9b01      	ldr	r3, [sp, #4]
 800781c:	2b00      	cmp	r3, #0
 800781e:	bf14      	ite	ne
 8007820:	2102      	movne	r1, #2
 8007822:	2101      	moveq	r1, #1
 8007824:	61ab      	str	r3, [r5, #24]
 8007826:	6129      	str	r1, [r5, #16]
 8007828:	b1bc      	cbz	r4, 800785a <__d2b+0x8e>
 800782a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800782e:	4404      	add	r4, r0
 8007830:	6034      	str	r4, [r6, #0]
 8007832:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007836:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007838:	6018      	str	r0, [r3, #0]
 800783a:	4628      	mov	r0, r5
 800783c:	b003      	add	sp, #12
 800783e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007840:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007844:	e7d7      	b.n	80077f6 <__d2b+0x2a>
 8007846:	6169      	str	r1, [r5, #20]
 8007848:	e7e7      	b.n	800781a <__d2b+0x4e>
 800784a:	a801      	add	r0, sp, #4
 800784c:	f7ff fd64 	bl	8007318 <__lo0bits>
 8007850:	9b01      	ldr	r3, [sp, #4]
 8007852:	2101      	movs	r1, #1
 8007854:	616b      	str	r3, [r5, #20]
 8007856:	3020      	adds	r0, #32
 8007858:	e7e5      	b.n	8007826 <__d2b+0x5a>
 800785a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800785e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8007862:	6030      	str	r0, [r6, #0]
 8007864:	6918      	ldr	r0, [r3, #16]
 8007866:	f7ff fd37 	bl	80072d8 <__hi0bits>
 800786a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800786e:	e7e2      	b.n	8007836 <__d2b+0x6a>
 8007870:	0800804e 	.word	0x0800804e
 8007874:	0800805f 	.word	0x0800805f

08007878 <__sfputc_r>:
 8007878:	6893      	ldr	r3, [r2, #8]
 800787a:	b410      	push	{r4}
 800787c:	3b01      	subs	r3, #1
 800787e:	2b00      	cmp	r3, #0
 8007880:	6093      	str	r3, [r2, #8]
 8007882:	da07      	bge.n	8007894 <__sfputc_r+0x1c>
 8007884:	6994      	ldr	r4, [r2, #24]
 8007886:	42a3      	cmp	r3, r4
 8007888:	db01      	blt.n	800788e <__sfputc_r+0x16>
 800788a:	290a      	cmp	r1, #10
 800788c:	d102      	bne.n	8007894 <__sfputc_r+0x1c>
 800788e:	bc10      	pop	{r4}
 8007890:	f7fe bbef 	b.w	8006072 <__swbuf_r>
 8007894:	6813      	ldr	r3, [r2, #0]
 8007896:	1c58      	adds	r0, r3, #1
 8007898:	6010      	str	r0, [r2, #0]
 800789a:	7019      	strb	r1, [r3, #0]
 800789c:	4608      	mov	r0, r1
 800789e:	bc10      	pop	{r4}
 80078a0:	4770      	bx	lr

080078a2 <__sfputs_r>:
 80078a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078a4:	4606      	mov	r6, r0
 80078a6:	460f      	mov	r7, r1
 80078a8:	4614      	mov	r4, r2
 80078aa:	18d5      	adds	r5, r2, r3
 80078ac:	42ac      	cmp	r4, r5
 80078ae:	d101      	bne.n	80078b4 <__sfputs_r+0x12>
 80078b0:	2000      	movs	r0, #0
 80078b2:	e007      	b.n	80078c4 <__sfputs_r+0x22>
 80078b4:	463a      	mov	r2, r7
 80078b6:	4630      	mov	r0, r6
 80078b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078bc:	f7ff ffdc 	bl	8007878 <__sfputc_r>
 80078c0:	1c43      	adds	r3, r0, #1
 80078c2:	d1f3      	bne.n	80078ac <__sfputs_r+0xa>
 80078c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080078c8 <_vfiprintf_r>:
 80078c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078cc:	460d      	mov	r5, r1
 80078ce:	4614      	mov	r4, r2
 80078d0:	4698      	mov	r8, r3
 80078d2:	4606      	mov	r6, r0
 80078d4:	b09d      	sub	sp, #116	; 0x74
 80078d6:	b118      	cbz	r0, 80078e0 <_vfiprintf_r+0x18>
 80078d8:	6a03      	ldr	r3, [r0, #32]
 80078da:	b90b      	cbnz	r3, 80078e0 <_vfiprintf_r+0x18>
 80078dc:	f7fe fb3e 	bl	8005f5c <__sinit>
 80078e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80078e2:	07d9      	lsls	r1, r3, #31
 80078e4:	d405      	bmi.n	80078f2 <_vfiprintf_r+0x2a>
 80078e6:	89ab      	ldrh	r3, [r5, #12]
 80078e8:	059a      	lsls	r2, r3, #22
 80078ea:	d402      	bmi.n	80078f2 <_vfiprintf_r+0x2a>
 80078ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80078ee:	f7fe fcd2 	bl	8006296 <__retarget_lock_acquire_recursive>
 80078f2:	89ab      	ldrh	r3, [r5, #12]
 80078f4:	071b      	lsls	r3, r3, #28
 80078f6:	d501      	bpl.n	80078fc <_vfiprintf_r+0x34>
 80078f8:	692b      	ldr	r3, [r5, #16]
 80078fa:	b99b      	cbnz	r3, 8007924 <_vfiprintf_r+0x5c>
 80078fc:	4629      	mov	r1, r5
 80078fe:	4630      	mov	r0, r6
 8007900:	f7fe fbf4 	bl	80060ec <__swsetup_r>
 8007904:	b170      	cbz	r0, 8007924 <_vfiprintf_r+0x5c>
 8007906:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007908:	07dc      	lsls	r4, r3, #31
 800790a:	d504      	bpl.n	8007916 <_vfiprintf_r+0x4e>
 800790c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007910:	b01d      	add	sp, #116	; 0x74
 8007912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007916:	89ab      	ldrh	r3, [r5, #12]
 8007918:	0598      	lsls	r0, r3, #22
 800791a:	d4f7      	bmi.n	800790c <_vfiprintf_r+0x44>
 800791c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800791e:	f7fe fcbb 	bl	8006298 <__retarget_lock_release_recursive>
 8007922:	e7f3      	b.n	800790c <_vfiprintf_r+0x44>
 8007924:	2300      	movs	r3, #0
 8007926:	9309      	str	r3, [sp, #36]	; 0x24
 8007928:	2320      	movs	r3, #32
 800792a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800792e:	2330      	movs	r3, #48	; 0x30
 8007930:	f04f 0901 	mov.w	r9, #1
 8007934:	f8cd 800c 	str.w	r8, [sp, #12]
 8007938:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8007ae8 <_vfiprintf_r+0x220>
 800793c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007940:	4623      	mov	r3, r4
 8007942:	469a      	mov	sl, r3
 8007944:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007948:	b10a      	cbz	r2, 800794e <_vfiprintf_r+0x86>
 800794a:	2a25      	cmp	r2, #37	; 0x25
 800794c:	d1f9      	bne.n	8007942 <_vfiprintf_r+0x7a>
 800794e:	ebba 0b04 	subs.w	fp, sl, r4
 8007952:	d00b      	beq.n	800796c <_vfiprintf_r+0xa4>
 8007954:	465b      	mov	r3, fp
 8007956:	4622      	mov	r2, r4
 8007958:	4629      	mov	r1, r5
 800795a:	4630      	mov	r0, r6
 800795c:	f7ff ffa1 	bl	80078a2 <__sfputs_r>
 8007960:	3001      	adds	r0, #1
 8007962:	f000 80a9 	beq.w	8007ab8 <_vfiprintf_r+0x1f0>
 8007966:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007968:	445a      	add	r2, fp
 800796a:	9209      	str	r2, [sp, #36]	; 0x24
 800796c:	f89a 3000 	ldrb.w	r3, [sl]
 8007970:	2b00      	cmp	r3, #0
 8007972:	f000 80a1 	beq.w	8007ab8 <_vfiprintf_r+0x1f0>
 8007976:	2300      	movs	r3, #0
 8007978:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800797c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007980:	f10a 0a01 	add.w	sl, sl, #1
 8007984:	9304      	str	r3, [sp, #16]
 8007986:	9307      	str	r3, [sp, #28]
 8007988:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800798c:	931a      	str	r3, [sp, #104]	; 0x68
 800798e:	4654      	mov	r4, sl
 8007990:	2205      	movs	r2, #5
 8007992:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007996:	4854      	ldr	r0, [pc, #336]	; (8007ae8 <_vfiprintf_r+0x220>)
 8007998:	f7fe fc7f 	bl	800629a <memchr>
 800799c:	9a04      	ldr	r2, [sp, #16]
 800799e:	b9d8      	cbnz	r0, 80079d8 <_vfiprintf_r+0x110>
 80079a0:	06d1      	lsls	r1, r2, #27
 80079a2:	bf44      	itt	mi
 80079a4:	2320      	movmi	r3, #32
 80079a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079aa:	0713      	lsls	r3, r2, #28
 80079ac:	bf44      	itt	mi
 80079ae:	232b      	movmi	r3, #43	; 0x2b
 80079b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079b4:	f89a 3000 	ldrb.w	r3, [sl]
 80079b8:	2b2a      	cmp	r3, #42	; 0x2a
 80079ba:	d015      	beq.n	80079e8 <_vfiprintf_r+0x120>
 80079bc:	4654      	mov	r4, sl
 80079be:	2000      	movs	r0, #0
 80079c0:	f04f 0c0a 	mov.w	ip, #10
 80079c4:	9a07      	ldr	r2, [sp, #28]
 80079c6:	4621      	mov	r1, r4
 80079c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079cc:	3b30      	subs	r3, #48	; 0x30
 80079ce:	2b09      	cmp	r3, #9
 80079d0:	d94d      	bls.n	8007a6e <_vfiprintf_r+0x1a6>
 80079d2:	b1b0      	cbz	r0, 8007a02 <_vfiprintf_r+0x13a>
 80079d4:	9207      	str	r2, [sp, #28]
 80079d6:	e014      	b.n	8007a02 <_vfiprintf_r+0x13a>
 80079d8:	eba0 0308 	sub.w	r3, r0, r8
 80079dc:	fa09 f303 	lsl.w	r3, r9, r3
 80079e0:	4313      	orrs	r3, r2
 80079e2:	46a2      	mov	sl, r4
 80079e4:	9304      	str	r3, [sp, #16]
 80079e6:	e7d2      	b.n	800798e <_vfiprintf_r+0xc6>
 80079e8:	9b03      	ldr	r3, [sp, #12]
 80079ea:	1d19      	adds	r1, r3, #4
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	9103      	str	r1, [sp, #12]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	bfbb      	ittet	lt
 80079f4:	425b      	neglt	r3, r3
 80079f6:	f042 0202 	orrlt.w	r2, r2, #2
 80079fa:	9307      	strge	r3, [sp, #28]
 80079fc:	9307      	strlt	r3, [sp, #28]
 80079fe:	bfb8      	it	lt
 8007a00:	9204      	strlt	r2, [sp, #16]
 8007a02:	7823      	ldrb	r3, [r4, #0]
 8007a04:	2b2e      	cmp	r3, #46	; 0x2e
 8007a06:	d10c      	bne.n	8007a22 <_vfiprintf_r+0x15a>
 8007a08:	7863      	ldrb	r3, [r4, #1]
 8007a0a:	2b2a      	cmp	r3, #42	; 0x2a
 8007a0c:	d134      	bne.n	8007a78 <_vfiprintf_r+0x1b0>
 8007a0e:	9b03      	ldr	r3, [sp, #12]
 8007a10:	3402      	adds	r4, #2
 8007a12:	1d1a      	adds	r2, r3, #4
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	9203      	str	r2, [sp, #12]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	bfb8      	it	lt
 8007a1c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007a20:	9305      	str	r3, [sp, #20]
 8007a22:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007aec <_vfiprintf_r+0x224>
 8007a26:	2203      	movs	r2, #3
 8007a28:	4650      	mov	r0, sl
 8007a2a:	7821      	ldrb	r1, [r4, #0]
 8007a2c:	f7fe fc35 	bl	800629a <memchr>
 8007a30:	b138      	cbz	r0, 8007a42 <_vfiprintf_r+0x17a>
 8007a32:	2240      	movs	r2, #64	; 0x40
 8007a34:	9b04      	ldr	r3, [sp, #16]
 8007a36:	eba0 000a 	sub.w	r0, r0, sl
 8007a3a:	4082      	lsls	r2, r0
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	3401      	adds	r4, #1
 8007a40:	9304      	str	r3, [sp, #16]
 8007a42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a46:	2206      	movs	r2, #6
 8007a48:	4829      	ldr	r0, [pc, #164]	; (8007af0 <_vfiprintf_r+0x228>)
 8007a4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a4e:	f7fe fc24 	bl	800629a <memchr>
 8007a52:	2800      	cmp	r0, #0
 8007a54:	d03f      	beq.n	8007ad6 <_vfiprintf_r+0x20e>
 8007a56:	4b27      	ldr	r3, [pc, #156]	; (8007af4 <_vfiprintf_r+0x22c>)
 8007a58:	bb1b      	cbnz	r3, 8007aa2 <_vfiprintf_r+0x1da>
 8007a5a:	9b03      	ldr	r3, [sp, #12]
 8007a5c:	3307      	adds	r3, #7
 8007a5e:	f023 0307 	bic.w	r3, r3, #7
 8007a62:	3308      	adds	r3, #8
 8007a64:	9303      	str	r3, [sp, #12]
 8007a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a68:	443b      	add	r3, r7
 8007a6a:	9309      	str	r3, [sp, #36]	; 0x24
 8007a6c:	e768      	b.n	8007940 <_vfiprintf_r+0x78>
 8007a6e:	460c      	mov	r4, r1
 8007a70:	2001      	movs	r0, #1
 8007a72:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a76:	e7a6      	b.n	80079c6 <_vfiprintf_r+0xfe>
 8007a78:	2300      	movs	r3, #0
 8007a7a:	f04f 0c0a 	mov.w	ip, #10
 8007a7e:	4619      	mov	r1, r3
 8007a80:	3401      	adds	r4, #1
 8007a82:	9305      	str	r3, [sp, #20]
 8007a84:	4620      	mov	r0, r4
 8007a86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a8a:	3a30      	subs	r2, #48	; 0x30
 8007a8c:	2a09      	cmp	r2, #9
 8007a8e:	d903      	bls.n	8007a98 <_vfiprintf_r+0x1d0>
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d0c6      	beq.n	8007a22 <_vfiprintf_r+0x15a>
 8007a94:	9105      	str	r1, [sp, #20]
 8007a96:	e7c4      	b.n	8007a22 <_vfiprintf_r+0x15a>
 8007a98:	4604      	mov	r4, r0
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007aa0:	e7f0      	b.n	8007a84 <_vfiprintf_r+0x1bc>
 8007aa2:	ab03      	add	r3, sp, #12
 8007aa4:	9300      	str	r3, [sp, #0]
 8007aa6:	462a      	mov	r2, r5
 8007aa8:	4630      	mov	r0, r6
 8007aaa:	4b13      	ldr	r3, [pc, #76]	; (8007af8 <_vfiprintf_r+0x230>)
 8007aac:	a904      	add	r1, sp, #16
 8007aae:	f7fd fe07 	bl	80056c0 <_printf_float>
 8007ab2:	4607      	mov	r7, r0
 8007ab4:	1c78      	adds	r0, r7, #1
 8007ab6:	d1d6      	bne.n	8007a66 <_vfiprintf_r+0x19e>
 8007ab8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007aba:	07d9      	lsls	r1, r3, #31
 8007abc:	d405      	bmi.n	8007aca <_vfiprintf_r+0x202>
 8007abe:	89ab      	ldrh	r3, [r5, #12]
 8007ac0:	059a      	lsls	r2, r3, #22
 8007ac2:	d402      	bmi.n	8007aca <_vfiprintf_r+0x202>
 8007ac4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ac6:	f7fe fbe7 	bl	8006298 <__retarget_lock_release_recursive>
 8007aca:	89ab      	ldrh	r3, [r5, #12]
 8007acc:	065b      	lsls	r3, r3, #25
 8007ace:	f53f af1d 	bmi.w	800790c <_vfiprintf_r+0x44>
 8007ad2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ad4:	e71c      	b.n	8007910 <_vfiprintf_r+0x48>
 8007ad6:	ab03      	add	r3, sp, #12
 8007ad8:	9300      	str	r3, [sp, #0]
 8007ada:	462a      	mov	r2, r5
 8007adc:	4630      	mov	r0, r6
 8007ade:	4b06      	ldr	r3, [pc, #24]	; (8007af8 <_vfiprintf_r+0x230>)
 8007ae0:	a904      	add	r1, sp, #16
 8007ae2:	f7fe f88d 	bl	8005c00 <_printf_i>
 8007ae6:	e7e4      	b.n	8007ab2 <_vfiprintf_r+0x1ea>
 8007ae8:	080081b4 	.word	0x080081b4
 8007aec:	080081ba 	.word	0x080081ba
 8007af0:	080081be 	.word	0x080081be
 8007af4:	080056c1 	.word	0x080056c1
 8007af8:	080078a3 	.word	0x080078a3

08007afc <__sflush_r>:
 8007afc:	898a      	ldrh	r2, [r1, #12]
 8007afe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b00:	4605      	mov	r5, r0
 8007b02:	0710      	lsls	r0, r2, #28
 8007b04:	460c      	mov	r4, r1
 8007b06:	d457      	bmi.n	8007bb8 <__sflush_r+0xbc>
 8007b08:	684b      	ldr	r3, [r1, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	dc04      	bgt.n	8007b18 <__sflush_r+0x1c>
 8007b0e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	dc01      	bgt.n	8007b18 <__sflush_r+0x1c>
 8007b14:	2000      	movs	r0, #0
 8007b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b1a:	2e00      	cmp	r6, #0
 8007b1c:	d0fa      	beq.n	8007b14 <__sflush_r+0x18>
 8007b1e:	2300      	movs	r3, #0
 8007b20:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b24:	682f      	ldr	r7, [r5, #0]
 8007b26:	6a21      	ldr	r1, [r4, #32]
 8007b28:	602b      	str	r3, [r5, #0]
 8007b2a:	d032      	beq.n	8007b92 <__sflush_r+0x96>
 8007b2c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007b2e:	89a3      	ldrh	r3, [r4, #12]
 8007b30:	075a      	lsls	r2, r3, #29
 8007b32:	d505      	bpl.n	8007b40 <__sflush_r+0x44>
 8007b34:	6863      	ldr	r3, [r4, #4]
 8007b36:	1ac0      	subs	r0, r0, r3
 8007b38:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007b3a:	b10b      	cbz	r3, 8007b40 <__sflush_r+0x44>
 8007b3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b3e:	1ac0      	subs	r0, r0, r3
 8007b40:	2300      	movs	r3, #0
 8007b42:	4602      	mov	r2, r0
 8007b44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b46:	4628      	mov	r0, r5
 8007b48:	6a21      	ldr	r1, [r4, #32]
 8007b4a:	47b0      	blx	r6
 8007b4c:	1c43      	adds	r3, r0, #1
 8007b4e:	89a3      	ldrh	r3, [r4, #12]
 8007b50:	d106      	bne.n	8007b60 <__sflush_r+0x64>
 8007b52:	6829      	ldr	r1, [r5, #0]
 8007b54:	291d      	cmp	r1, #29
 8007b56:	d82b      	bhi.n	8007bb0 <__sflush_r+0xb4>
 8007b58:	4a28      	ldr	r2, [pc, #160]	; (8007bfc <__sflush_r+0x100>)
 8007b5a:	410a      	asrs	r2, r1
 8007b5c:	07d6      	lsls	r6, r2, #31
 8007b5e:	d427      	bmi.n	8007bb0 <__sflush_r+0xb4>
 8007b60:	2200      	movs	r2, #0
 8007b62:	6062      	str	r2, [r4, #4]
 8007b64:	6922      	ldr	r2, [r4, #16]
 8007b66:	04d9      	lsls	r1, r3, #19
 8007b68:	6022      	str	r2, [r4, #0]
 8007b6a:	d504      	bpl.n	8007b76 <__sflush_r+0x7a>
 8007b6c:	1c42      	adds	r2, r0, #1
 8007b6e:	d101      	bne.n	8007b74 <__sflush_r+0x78>
 8007b70:	682b      	ldr	r3, [r5, #0]
 8007b72:	b903      	cbnz	r3, 8007b76 <__sflush_r+0x7a>
 8007b74:	6560      	str	r0, [r4, #84]	; 0x54
 8007b76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b78:	602f      	str	r7, [r5, #0]
 8007b7a:	2900      	cmp	r1, #0
 8007b7c:	d0ca      	beq.n	8007b14 <__sflush_r+0x18>
 8007b7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b82:	4299      	cmp	r1, r3
 8007b84:	d002      	beq.n	8007b8c <__sflush_r+0x90>
 8007b86:	4628      	mov	r0, r5
 8007b88:	f7ff fa02 	bl	8006f90 <_free_r>
 8007b8c:	2000      	movs	r0, #0
 8007b8e:	6360      	str	r0, [r4, #52]	; 0x34
 8007b90:	e7c1      	b.n	8007b16 <__sflush_r+0x1a>
 8007b92:	2301      	movs	r3, #1
 8007b94:	4628      	mov	r0, r5
 8007b96:	47b0      	blx	r6
 8007b98:	1c41      	adds	r1, r0, #1
 8007b9a:	d1c8      	bne.n	8007b2e <__sflush_r+0x32>
 8007b9c:	682b      	ldr	r3, [r5, #0]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d0c5      	beq.n	8007b2e <__sflush_r+0x32>
 8007ba2:	2b1d      	cmp	r3, #29
 8007ba4:	d001      	beq.n	8007baa <__sflush_r+0xae>
 8007ba6:	2b16      	cmp	r3, #22
 8007ba8:	d101      	bne.n	8007bae <__sflush_r+0xb2>
 8007baa:	602f      	str	r7, [r5, #0]
 8007bac:	e7b2      	b.n	8007b14 <__sflush_r+0x18>
 8007bae:	89a3      	ldrh	r3, [r4, #12]
 8007bb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bb4:	81a3      	strh	r3, [r4, #12]
 8007bb6:	e7ae      	b.n	8007b16 <__sflush_r+0x1a>
 8007bb8:	690f      	ldr	r7, [r1, #16]
 8007bba:	2f00      	cmp	r7, #0
 8007bbc:	d0aa      	beq.n	8007b14 <__sflush_r+0x18>
 8007bbe:	0793      	lsls	r3, r2, #30
 8007bc0:	bf18      	it	ne
 8007bc2:	2300      	movne	r3, #0
 8007bc4:	680e      	ldr	r6, [r1, #0]
 8007bc6:	bf08      	it	eq
 8007bc8:	694b      	ldreq	r3, [r1, #20]
 8007bca:	1bf6      	subs	r6, r6, r7
 8007bcc:	600f      	str	r7, [r1, #0]
 8007bce:	608b      	str	r3, [r1, #8]
 8007bd0:	2e00      	cmp	r6, #0
 8007bd2:	dd9f      	ble.n	8007b14 <__sflush_r+0x18>
 8007bd4:	4633      	mov	r3, r6
 8007bd6:	463a      	mov	r2, r7
 8007bd8:	4628      	mov	r0, r5
 8007bda:	6a21      	ldr	r1, [r4, #32]
 8007bdc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007be0:	47e0      	blx	ip
 8007be2:	2800      	cmp	r0, #0
 8007be4:	dc06      	bgt.n	8007bf4 <__sflush_r+0xf8>
 8007be6:	89a3      	ldrh	r3, [r4, #12]
 8007be8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007bec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bf0:	81a3      	strh	r3, [r4, #12]
 8007bf2:	e790      	b.n	8007b16 <__sflush_r+0x1a>
 8007bf4:	4407      	add	r7, r0
 8007bf6:	1a36      	subs	r6, r6, r0
 8007bf8:	e7ea      	b.n	8007bd0 <__sflush_r+0xd4>
 8007bfa:	bf00      	nop
 8007bfc:	dfbffffe 	.word	0xdfbffffe

08007c00 <_fflush_r>:
 8007c00:	b538      	push	{r3, r4, r5, lr}
 8007c02:	690b      	ldr	r3, [r1, #16]
 8007c04:	4605      	mov	r5, r0
 8007c06:	460c      	mov	r4, r1
 8007c08:	b913      	cbnz	r3, 8007c10 <_fflush_r+0x10>
 8007c0a:	2500      	movs	r5, #0
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	bd38      	pop	{r3, r4, r5, pc}
 8007c10:	b118      	cbz	r0, 8007c1a <_fflush_r+0x1a>
 8007c12:	6a03      	ldr	r3, [r0, #32]
 8007c14:	b90b      	cbnz	r3, 8007c1a <_fflush_r+0x1a>
 8007c16:	f7fe f9a1 	bl	8005f5c <__sinit>
 8007c1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d0f3      	beq.n	8007c0a <_fflush_r+0xa>
 8007c22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007c24:	07d0      	lsls	r0, r2, #31
 8007c26:	d404      	bmi.n	8007c32 <_fflush_r+0x32>
 8007c28:	0599      	lsls	r1, r3, #22
 8007c2a:	d402      	bmi.n	8007c32 <_fflush_r+0x32>
 8007c2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c2e:	f7fe fb32 	bl	8006296 <__retarget_lock_acquire_recursive>
 8007c32:	4628      	mov	r0, r5
 8007c34:	4621      	mov	r1, r4
 8007c36:	f7ff ff61 	bl	8007afc <__sflush_r>
 8007c3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c3c:	4605      	mov	r5, r0
 8007c3e:	07da      	lsls	r2, r3, #31
 8007c40:	d4e4      	bmi.n	8007c0c <_fflush_r+0xc>
 8007c42:	89a3      	ldrh	r3, [r4, #12]
 8007c44:	059b      	lsls	r3, r3, #22
 8007c46:	d4e1      	bmi.n	8007c0c <_fflush_r+0xc>
 8007c48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c4a:	f7fe fb25 	bl	8006298 <__retarget_lock_release_recursive>
 8007c4e:	e7dd      	b.n	8007c0c <_fflush_r+0xc>

08007c50 <__swhatbuf_r>:
 8007c50:	b570      	push	{r4, r5, r6, lr}
 8007c52:	460c      	mov	r4, r1
 8007c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c58:	4615      	mov	r5, r2
 8007c5a:	2900      	cmp	r1, #0
 8007c5c:	461e      	mov	r6, r3
 8007c5e:	b096      	sub	sp, #88	; 0x58
 8007c60:	da0c      	bge.n	8007c7c <__swhatbuf_r+0x2c>
 8007c62:	89a3      	ldrh	r3, [r4, #12]
 8007c64:	2100      	movs	r1, #0
 8007c66:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007c6a:	bf0c      	ite	eq
 8007c6c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007c70:	2340      	movne	r3, #64	; 0x40
 8007c72:	2000      	movs	r0, #0
 8007c74:	6031      	str	r1, [r6, #0]
 8007c76:	602b      	str	r3, [r5, #0]
 8007c78:	b016      	add	sp, #88	; 0x58
 8007c7a:	bd70      	pop	{r4, r5, r6, pc}
 8007c7c:	466a      	mov	r2, sp
 8007c7e:	f000 f849 	bl	8007d14 <_fstat_r>
 8007c82:	2800      	cmp	r0, #0
 8007c84:	dbed      	blt.n	8007c62 <__swhatbuf_r+0x12>
 8007c86:	9901      	ldr	r1, [sp, #4]
 8007c88:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007c8c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007c90:	4259      	negs	r1, r3
 8007c92:	4159      	adcs	r1, r3
 8007c94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c98:	e7eb      	b.n	8007c72 <__swhatbuf_r+0x22>

08007c9a <__smakebuf_r>:
 8007c9a:	898b      	ldrh	r3, [r1, #12]
 8007c9c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007c9e:	079d      	lsls	r5, r3, #30
 8007ca0:	4606      	mov	r6, r0
 8007ca2:	460c      	mov	r4, r1
 8007ca4:	d507      	bpl.n	8007cb6 <__smakebuf_r+0x1c>
 8007ca6:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007caa:	6023      	str	r3, [r4, #0]
 8007cac:	6123      	str	r3, [r4, #16]
 8007cae:	2301      	movs	r3, #1
 8007cb0:	6163      	str	r3, [r4, #20]
 8007cb2:	b002      	add	sp, #8
 8007cb4:	bd70      	pop	{r4, r5, r6, pc}
 8007cb6:	466a      	mov	r2, sp
 8007cb8:	ab01      	add	r3, sp, #4
 8007cba:	f7ff ffc9 	bl	8007c50 <__swhatbuf_r>
 8007cbe:	9900      	ldr	r1, [sp, #0]
 8007cc0:	4605      	mov	r5, r0
 8007cc2:	4630      	mov	r0, r6
 8007cc4:	f7ff f9d4 	bl	8007070 <_malloc_r>
 8007cc8:	b948      	cbnz	r0, 8007cde <__smakebuf_r+0x44>
 8007cca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cce:	059a      	lsls	r2, r3, #22
 8007cd0:	d4ef      	bmi.n	8007cb2 <__smakebuf_r+0x18>
 8007cd2:	f023 0303 	bic.w	r3, r3, #3
 8007cd6:	f043 0302 	orr.w	r3, r3, #2
 8007cda:	81a3      	strh	r3, [r4, #12]
 8007cdc:	e7e3      	b.n	8007ca6 <__smakebuf_r+0xc>
 8007cde:	89a3      	ldrh	r3, [r4, #12]
 8007ce0:	6020      	str	r0, [r4, #0]
 8007ce2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ce6:	81a3      	strh	r3, [r4, #12]
 8007ce8:	9b00      	ldr	r3, [sp, #0]
 8007cea:	6120      	str	r0, [r4, #16]
 8007cec:	6163      	str	r3, [r4, #20]
 8007cee:	9b01      	ldr	r3, [sp, #4]
 8007cf0:	b15b      	cbz	r3, 8007d0a <__smakebuf_r+0x70>
 8007cf2:	4630      	mov	r0, r6
 8007cf4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007cf8:	f000 f81e 	bl	8007d38 <_isatty_r>
 8007cfc:	b128      	cbz	r0, 8007d0a <__smakebuf_r+0x70>
 8007cfe:	89a3      	ldrh	r3, [r4, #12]
 8007d00:	f023 0303 	bic.w	r3, r3, #3
 8007d04:	f043 0301 	orr.w	r3, r3, #1
 8007d08:	81a3      	strh	r3, [r4, #12]
 8007d0a:	89a3      	ldrh	r3, [r4, #12]
 8007d0c:	431d      	orrs	r5, r3
 8007d0e:	81a5      	strh	r5, [r4, #12]
 8007d10:	e7cf      	b.n	8007cb2 <__smakebuf_r+0x18>
	...

08007d14 <_fstat_r>:
 8007d14:	b538      	push	{r3, r4, r5, lr}
 8007d16:	2300      	movs	r3, #0
 8007d18:	4d06      	ldr	r5, [pc, #24]	; (8007d34 <_fstat_r+0x20>)
 8007d1a:	4604      	mov	r4, r0
 8007d1c:	4608      	mov	r0, r1
 8007d1e:	4611      	mov	r1, r2
 8007d20:	602b      	str	r3, [r5, #0]
 8007d22:	f7f9 fc0c 	bl	800153e <_fstat>
 8007d26:	1c43      	adds	r3, r0, #1
 8007d28:	d102      	bne.n	8007d30 <_fstat_r+0x1c>
 8007d2a:	682b      	ldr	r3, [r5, #0]
 8007d2c:	b103      	cbz	r3, 8007d30 <_fstat_r+0x1c>
 8007d2e:	6023      	str	r3, [r4, #0]
 8007d30:	bd38      	pop	{r3, r4, r5, pc}
 8007d32:	bf00      	nop
 8007d34:	200003d8 	.word	0x200003d8

08007d38 <_isatty_r>:
 8007d38:	b538      	push	{r3, r4, r5, lr}
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	4d05      	ldr	r5, [pc, #20]	; (8007d54 <_isatty_r+0x1c>)
 8007d3e:	4604      	mov	r4, r0
 8007d40:	4608      	mov	r0, r1
 8007d42:	602b      	str	r3, [r5, #0]
 8007d44:	f7f9 fc0a 	bl	800155c <_isatty>
 8007d48:	1c43      	adds	r3, r0, #1
 8007d4a:	d102      	bne.n	8007d52 <_isatty_r+0x1a>
 8007d4c:	682b      	ldr	r3, [r5, #0]
 8007d4e:	b103      	cbz	r3, 8007d52 <_isatty_r+0x1a>
 8007d50:	6023      	str	r3, [r4, #0]
 8007d52:	bd38      	pop	{r3, r4, r5, pc}
 8007d54:	200003d8 	.word	0x200003d8

08007d58 <_sbrk_r>:
 8007d58:	b538      	push	{r3, r4, r5, lr}
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	4d05      	ldr	r5, [pc, #20]	; (8007d74 <_sbrk_r+0x1c>)
 8007d5e:	4604      	mov	r4, r0
 8007d60:	4608      	mov	r0, r1
 8007d62:	602b      	str	r3, [r5, #0]
 8007d64:	f7f9 fc10 	bl	8001588 <_sbrk>
 8007d68:	1c43      	adds	r3, r0, #1
 8007d6a:	d102      	bne.n	8007d72 <_sbrk_r+0x1a>
 8007d6c:	682b      	ldr	r3, [r5, #0]
 8007d6e:	b103      	cbz	r3, 8007d72 <_sbrk_r+0x1a>
 8007d70:	6023      	str	r3, [r4, #0]
 8007d72:	bd38      	pop	{r3, r4, r5, pc}
 8007d74:	200003d8 	.word	0x200003d8

08007d78 <memcpy>:
 8007d78:	440a      	add	r2, r1
 8007d7a:	4291      	cmp	r1, r2
 8007d7c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007d80:	d100      	bne.n	8007d84 <memcpy+0xc>
 8007d82:	4770      	bx	lr
 8007d84:	b510      	push	{r4, lr}
 8007d86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d8a:	4291      	cmp	r1, r2
 8007d8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d90:	d1f9      	bne.n	8007d86 <memcpy+0xe>
 8007d92:	bd10      	pop	{r4, pc}

08007d94 <__assert_func>:
 8007d94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d96:	4614      	mov	r4, r2
 8007d98:	461a      	mov	r2, r3
 8007d9a:	4b09      	ldr	r3, [pc, #36]	; (8007dc0 <__assert_func+0x2c>)
 8007d9c:	4605      	mov	r5, r0
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	68d8      	ldr	r0, [r3, #12]
 8007da2:	b14c      	cbz	r4, 8007db8 <__assert_func+0x24>
 8007da4:	4b07      	ldr	r3, [pc, #28]	; (8007dc4 <__assert_func+0x30>)
 8007da6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007daa:	9100      	str	r1, [sp, #0]
 8007dac:	462b      	mov	r3, r5
 8007dae:	4906      	ldr	r1, [pc, #24]	; (8007dc8 <__assert_func+0x34>)
 8007db0:	f000 f842 	bl	8007e38 <fiprintf>
 8007db4:	f000 f852 	bl	8007e5c <abort>
 8007db8:	4b04      	ldr	r3, [pc, #16]	; (8007dcc <__assert_func+0x38>)
 8007dba:	461c      	mov	r4, r3
 8007dbc:	e7f3      	b.n	8007da6 <__assert_func+0x12>
 8007dbe:	bf00      	nop
 8007dc0:	20000064 	.word	0x20000064
 8007dc4:	080081cf 	.word	0x080081cf
 8007dc8:	080081dc 	.word	0x080081dc
 8007dcc:	0800820a 	.word	0x0800820a

08007dd0 <_calloc_r>:
 8007dd0:	b570      	push	{r4, r5, r6, lr}
 8007dd2:	fba1 5402 	umull	r5, r4, r1, r2
 8007dd6:	b934      	cbnz	r4, 8007de6 <_calloc_r+0x16>
 8007dd8:	4629      	mov	r1, r5
 8007dda:	f7ff f949 	bl	8007070 <_malloc_r>
 8007dde:	4606      	mov	r6, r0
 8007de0:	b928      	cbnz	r0, 8007dee <_calloc_r+0x1e>
 8007de2:	4630      	mov	r0, r6
 8007de4:	bd70      	pop	{r4, r5, r6, pc}
 8007de6:	220c      	movs	r2, #12
 8007de8:	2600      	movs	r6, #0
 8007dea:	6002      	str	r2, [r0, #0]
 8007dec:	e7f9      	b.n	8007de2 <_calloc_r+0x12>
 8007dee:	462a      	mov	r2, r5
 8007df0:	4621      	mov	r1, r4
 8007df2:	f7fe f9d3 	bl	800619c <memset>
 8007df6:	e7f4      	b.n	8007de2 <_calloc_r+0x12>

08007df8 <__ascii_mbtowc>:
 8007df8:	b082      	sub	sp, #8
 8007dfa:	b901      	cbnz	r1, 8007dfe <__ascii_mbtowc+0x6>
 8007dfc:	a901      	add	r1, sp, #4
 8007dfe:	b142      	cbz	r2, 8007e12 <__ascii_mbtowc+0x1a>
 8007e00:	b14b      	cbz	r3, 8007e16 <__ascii_mbtowc+0x1e>
 8007e02:	7813      	ldrb	r3, [r2, #0]
 8007e04:	600b      	str	r3, [r1, #0]
 8007e06:	7812      	ldrb	r2, [r2, #0]
 8007e08:	1e10      	subs	r0, r2, #0
 8007e0a:	bf18      	it	ne
 8007e0c:	2001      	movne	r0, #1
 8007e0e:	b002      	add	sp, #8
 8007e10:	4770      	bx	lr
 8007e12:	4610      	mov	r0, r2
 8007e14:	e7fb      	b.n	8007e0e <__ascii_mbtowc+0x16>
 8007e16:	f06f 0001 	mvn.w	r0, #1
 8007e1a:	e7f8      	b.n	8007e0e <__ascii_mbtowc+0x16>

08007e1c <__ascii_wctomb>:
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	4608      	mov	r0, r1
 8007e20:	b141      	cbz	r1, 8007e34 <__ascii_wctomb+0x18>
 8007e22:	2aff      	cmp	r2, #255	; 0xff
 8007e24:	d904      	bls.n	8007e30 <__ascii_wctomb+0x14>
 8007e26:	228a      	movs	r2, #138	; 0x8a
 8007e28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e2c:	601a      	str	r2, [r3, #0]
 8007e2e:	4770      	bx	lr
 8007e30:	2001      	movs	r0, #1
 8007e32:	700a      	strb	r2, [r1, #0]
 8007e34:	4770      	bx	lr
	...

08007e38 <fiprintf>:
 8007e38:	b40e      	push	{r1, r2, r3}
 8007e3a:	b503      	push	{r0, r1, lr}
 8007e3c:	4601      	mov	r1, r0
 8007e3e:	ab03      	add	r3, sp, #12
 8007e40:	4805      	ldr	r0, [pc, #20]	; (8007e58 <fiprintf+0x20>)
 8007e42:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e46:	6800      	ldr	r0, [r0, #0]
 8007e48:	9301      	str	r3, [sp, #4]
 8007e4a:	f7ff fd3d 	bl	80078c8 <_vfiprintf_r>
 8007e4e:	b002      	add	sp, #8
 8007e50:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e54:	b003      	add	sp, #12
 8007e56:	4770      	bx	lr
 8007e58:	20000064 	.word	0x20000064

08007e5c <abort>:
 8007e5c:	2006      	movs	r0, #6
 8007e5e:	b508      	push	{r3, lr}
 8007e60:	f000 f82c 	bl	8007ebc <raise>
 8007e64:	2001      	movs	r0, #1
 8007e66:	f7f9 fb38 	bl	80014da <_exit>

08007e6a <_raise_r>:
 8007e6a:	291f      	cmp	r1, #31
 8007e6c:	b538      	push	{r3, r4, r5, lr}
 8007e6e:	4604      	mov	r4, r0
 8007e70:	460d      	mov	r5, r1
 8007e72:	d904      	bls.n	8007e7e <_raise_r+0x14>
 8007e74:	2316      	movs	r3, #22
 8007e76:	6003      	str	r3, [r0, #0]
 8007e78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e7c:	bd38      	pop	{r3, r4, r5, pc}
 8007e7e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007e80:	b112      	cbz	r2, 8007e88 <_raise_r+0x1e>
 8007e82:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007e86:	b94b      	cbnz	r3, 8007e9c <_raise_r+0x32>
 8007e88:	4620      	mov	r0, r4
 8007e8a:	f000 f831 	bl	8007ef0 <_getpid_r>
 8007e8e:	462a      	mov	r2, r5
 8007e90:	4601      	mov	r1, r0
 8007e92:	4620      	mov	r0, r4
 8007e94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e98:	f000 b818 	b.w	8007ecc <_kill_r>
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d00a      	beq.n	8007eb6 <_raise_r+0x4c>
 8007ea0:	1c59      	adds	r1, r3, #1
 8007ea2:	d103      	bne.n	8007eac <_raise_r+0x42>
 8007ea4:	2316      	movs	r3, #22
 8007ea6:	6003      	str	r3, [r0, #0]
 8007ea8:	2001      	movs	r0, #1
 8007eaa:	e7e7      	b.n	8007e7c <_raise_r+0x12>
 8007eac:	2400      	movs	r4, #0
 8007eae:	4628      	mov	r0, r5
 8007eb0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007eb4:	4798      	blx	r3
 8007eb6:	2000      	movs	r0, #0
 8007eb8:	e7e0      	b.n	8007e7c <_raise_r+0x12>
	...

08007ebc <raise>:
 8007ebc:	4b02      	ldr	r3, [pc, #8]	; (8007ec8 <raise+0xc>)
 8007ebe:	4601      	mov	r1, r0
 8007ec0:	6818      	ldr	r0, [r3, #0]
 8007ec2:	f7ff bfd2 	b.w	8007e6a <_raise_r>
 8007ec6:	bf00      	nop
 8007ec8:	20000064 	.word	0x20000064

08007ecc <_kill_r>:
 8007ecc:	b538      	push	{r3, r4, r5, lr}
 8007ece:	2300      	movs	r3, #0
 8007ed0:	4d06      	ldr	r5, [pc, #24]	; (8007eec <_kill_r+0x20>)
 8007ed2:	4604      	mov	r4, r0
 8007ed4:	4608      	mov	r0, r1
 8007ed6:	4611      	mov	r1, r2
 8007ed8:	602b      	str	r3, [r5, #0]
 8007eda:	f7f9 faee 	bl	80014ba <_kill>
 8007ede:	1c43      	adds	r3, r0, #1
 8007ee0:	d102      	bne.n	8007ee8 <_kill_r+0x1c>
 8007ee2:	682b      	ldr	r3, [r5, #0]
 8007ee4:	b103      	cbz	r3, 8007ee8 <_kill_r+0x1c>
 8007ee6:	6023      	str	r3, [r4, #0]
 8007ee8:	bd38      	pop	{r3, r4, r5, pc}
 8007eea:	bf00      	nop
 8007eec:	200003d8 	.word	0x200003d8

08007ef0 <_getpid_r>:
 8007ef0:	f7f9 badc 	b.w	80014ac <_getpid>

08007ef4 <_init>:
 8007ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ef6:	bf00      	nop
 8007ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007efa:	bc08      	pop	{r3}
 8007efc:	469e      	mov	lr, r3
 8007efe:	4770      	bx	lr

08007f00 <_fini>:
 8007f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f02:	bf00      	nop
 8007f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f06:	bc08      	pop	{r3}
 8007f08:	469e      	mov	lr, r3
 8007f0a:	4770      	bx	lr
