Script started on 2023-09-25 00:54:21+05:30 [TERM="xterm-256color" TTY="/dev/pts/3" COLUMNS="144" LINES="28"]
WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2605371 heartbeat IPC: 3.838 cumulative IPC: 3.838 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5105371 heartbeat IPC: 4 cumulative IPC: 3.917 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5105372 cumulative IPC: 3.917 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5105372 cumulative IPC: 3.917 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 10426795 heartbeat IPC: 1.879 cumulative IPC: 1.879 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 17944160 heartbeat IPC: 1.33 cumulative IPC: 1.558 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 22755493 heartbeat IPC: 2.078 cumulative IPC: 1.7 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 29206687 heartbeat IPC: 1.55 cumulative IPC: 1.66 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 33483781 heartbeat IPC: 2.338 cumulative IPC: 1.762 (Simulation time: 00 hr 03 min 00 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 28378410 cumulative IPC: 1.762 (Simulation time: 00 hr 03 min 00 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 28378410 cumulative IPC: 1.762 (Simulation time: 00 hr 03 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/sahillathiya/Desktop/Projects/Brach-Predictor/tracer/621.wrf_s-8065B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.762 instructions: 50000000 cycles: 28378410
CPU 0 Branch Prediction Accuracy: 99.53% MPKI: 0.1501 Average ROB Occupancy at Mispredict: 224.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00026
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.149
BRANCH_DIRECT_CALL: 0.00066
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00068

LLC TOTAL        ACCESS:     723931 HIT:     420285 MISS:     303646
LLC LOAD         ACCESS:     371339 HIT:     165887 MISS:     205452
LLC RFO          ACCESS:     117572 HIT:      19732 MISS:      97840
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     234675 HIT:     234646 MISS:         29
LLC TRANSLATION  ACCESS:        345 HIT:         20 MISS:        325
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 331.4 cycles
cpu0_DTLB TOTAL        ACCESS:   10882681 HIT:   10822369 MISS:      60312
cpu0_DTLB LOAD         ACCESS:   10882681 HIT:   10822369 MISS:      60312
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.473 cycles
cpu0_ITLB TOTAL        ACCESS:       2929 HIT:       2801 MISS:        128
cpu0_ITLB LOAD         ACCESS:       2929 HIT:       2801 MISS:        128
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 71.33 cycles
cpu0_L1D TOTAL        ACCESS:   14157343 HIT:   11549416 MISS:    2607927
cpu0_L1D LOAD         ACCESS:   12107605 HIT:   10109885 MISS:    1997720
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2046518 HIT:    1437132 MISS:     609386
cpu0_L1D TRANSLATION  ACCESS:       3220 HIT:       2399 MISS:        821
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 37.16 cycles
cpu0_L1I TOTAL        ACCESS:       3710 HIT:        929 MISS:       2781
cpu0_L1I LOAD         ACCESS:       3710 HIT:        929 MISS:       2781
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 161.6 cycles
cpu0_L2C TOTAL        ACCESS:     981169 HIT:     491858 MISS:     489311
cpu0_L2C LOAD         ACCESS:     593159 HIT:     221819 MISS:     371340
cpu0_L2C RFO          ACCESS:     130216 HIT:      12644 MISS:     117572
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     256999 HIT:     256945 MISS:         54
cpu0_L2C TRANSLATION  ACCESS:        795 HIT:        450 MISS:        345
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 226.3 cycles
cpu0_STLB TOTAL        ACCESS:      35391 HIT:      32188 MISS:       3203
cpu0_STLB LOAD         ACCESS:      35391 HIT:      32188 MISS:       3203
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 165.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     105206
  ROW_BUFFER_MISS:     198346
 AVG DBUS CONGESTED CYCLE: 3.939
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      25153
  FULL:      90612

Script done on 2023-09-25 00:57:21+05:30 [COMMAND_EXIT_CODE="0"]
