
SYNTH_RTOS_STM32F411CEU6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3b8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000574  0800a558  0800a558  0000b558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aacc  0800aacc  0000c0e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aacc  0800aacc  0000bacc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aad4  0800aad4  0000c0e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aad4  0800aad4  0000bad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aad8  0800aad8  0000bad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000e4  20000000  0800aadc  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000085a0  200000e4  0800abc0  0000c0e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20008684  0800abc0  0000c684  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c0e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019e60  00000000  00000000  0000c114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000044a0  00000000  00000000  00025f74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001650  00000000  00000000  0002a418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001118  00000000  00000000  0002ba68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa91  00000000  00000000  0002cb80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001add6  00000000  00000000  00047611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b5c3  00000000  00000000  000623e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fd9aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066b8  00000000  00000000  000fd9f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  001040a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000e4 	.word	0x200000e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a540 	.word	0x0800a540

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000e8 	.word	0x200000e8
 80001dc:	0800a540 	.word	0x0800a540

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b988 	b.w	8000e24 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9d08      	ldr	r5, [sp, #32]
 8000b32:	468e      	mov	lr, r1
 8000b34:	4604      	mov	r4, r0
 8000b36:	4688      	mov	r8, r1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d14a      	bne.n	8000bd2 <__udivmoddi4+0xa6>
 8000b3c:	428a      	cmp	r2, r1
 8000b3e:	4617      	mov	r7, r2
 8000b40:	d962      	bls.n	8000c08 <__udivmoddi4+0xdc>
 8000b42:	fab2 f682 	clz	r6, r2
 8000b46:	b14e      	cbz	r6, 8000b5c <__udivmoddi4+0x30>
 8000b48:	f1c6 0320 	rsb	r3, r6, #32
 8000b4c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b50:	fa20 f303 	lsr.w	r3, r0, r3
 8000b54:	40b7      	lsls	r7, r6
 8000b56:	ea43 0808 	orr.w	r8, r3, r8
 8000b5a:	40b4      	lsls	r4, r6
 8000b5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b60:	fa1f fc87 	uxth.w	ip, r7
 8000b64:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b68:	0c23      	lsrs	r3, r4, #16
 8000b6a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b6e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b72:	fb01 f20c 	mul.w	r2, r1, ip
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0x62>
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b80:	f080 80ea 	bcs.w	8000d58 <__udivmoddi4+0x22c>
 8000b84:	429a      	cmp	r2, r3
 8000b86:	f240 80e7 	bls.w	8000d58 <__udivmoddi4+0x22c>
 8000b8a:	3902      	subs	r1, #2
 8000b8c:	443b      	add	r3, r7
 8000b8e:	1a9a      	subs	r2, r3, r2
 8000b90:	b2a3      	uxth	r3, r4
 8000b92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b9e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba2:	459c      	cmp	ip, r3
 8000ba4:	d909      	bls.n	8000bba <__udivmoddi4+0x8e>
 8000ba6:	18fb      	adds	r3, r7, r3
 8000ba8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bac:	f080 80d6 	bcs.w	8000d5c <__udivmoddi4+0x230>
 8000bb0:	459c      	cmp	ip, r3
 8000bb2:	f240 80d3 	bls.w	8000d5c <__udivmoddi4+0x230>
 8000bb6:	443b      	add	r3, r7
 8000bb8:	3802      	subs	r0, #2
 8000bba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bbe:	eba3 030c 	sub.w	r3, r3, ip
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	b11d      	cbz	r5, 8000bce <__udivmoddi4+0xa2>
 8000bc6:	40f3      	lsrs	r3, r6
 8000bc8:	2200      	movs	r2, #0
 8000bca:	e9c5 3200 	strd	r3, r2, [r5]
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d905      	bls.n	8000be2 <__udivmoddi4+0xb6>
 8000bd6:	b10d      	cbz	r5, 8000bdc <__udivmoddi4+0xb0>
 8000bd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bdc:	2100      	movs	r1, #0
 8000bde:	4608      	mov	r0, r1
 8000be0:	e7f5      	b.n	8000bce <__udivmoddi4+0xa2>
 8000be2:	fab3 f183 	clz	r1, r3
 8000be6:	2900      	cmp	r1, #0
 8000be8:	d146      	bne.n	8000c78 <__udivmoddi4+0x14c>
 8000bea:	4573      	cmp	r3, lr
 8000bec:	d302      	bcc.n	8000bf4 <__udivmoddi4+0xc8>
 8000bee:	4282      	cmp	r2, r0
 8000bf0:	f200 8105 	bhi.w	8000dfe <__udivmoddi4+0x2d2>
 8000bf4:	1a84      	subs	r4, r0, r2
 8000bf6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	4690      	mov	r8, r2
 8000bfe:	2d00      	cmp	r5, #0
 8000c00:	d0e5      	beq.n	8000bce <__udivmoddi4+0xa2>
 8000c02:	e9c5 4800 	strd	r4, r8, [r5]
 8000c06:	e7e2      	b.n	8000bce <__udivmoddi4+0xa2>
 8000c08:	2a00      	cmp	r2, #0
 8000c0a:	f000 8090 	beq.w	8000d2e <__udivmoddi4+0x202>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	f040 80a4 	bne.w	8000d60 <__udivmoddi4+0x234>
 8000c18:	1a8a      	subs	r2, r1, r2
 8000c1a:	0c03      	lsrs	r3, r0, #16
 8000c1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c20:	b280      	uxth	r0, r0
 8000c22:	b2bc      	uxth	r4, r7
 8000c24:	2101      	movs	r1, #1
 8000c26:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c2a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c32:	fb04 f20c 	mul.w	r2, r4, ip
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d907      	bls.n	8000c4a <__udivmoddi4+0x11e>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c40:	d202      	bcs.n	8000c48 <__udivmoddi4+0x11c>
 8000c42:	429a      	cmp	r2, r3
 8000c44:	f200 80e0 	bhi.w	8000e08 <__udivmoddi4+0x2dc>
 8000c48:	46c4      	mov	ip, r8
 8000c4a:	1a9b      	subs	r3, r3, r2
 8000c4c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c50:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c54:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c58:	fb02 f404 	mul.w	r4, r2, r4
 8000c5c:	429c      	cmp	r4, r3
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0x144>
 8000c60:	18fb      	adds	r3, r7, r3
 8000c62:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0x142>
 8000c68:	429c      	cmp	r4, r3
 8000c6a:	f200 80ca 	bhi.w	8000e02 <__udivmoddi4+0x2d6>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	1b1b      	subs	r3, r3, r4
 8000c72:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c76:	e7a5      	b.n	8000bc4 <__udivmoddi4+0x98>
 8000c78:	f1c1 0620 	rsb	r6, r1, #32
 8000c7c:	408b      	lsls	r3, r1
 8000c7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c82:	431f      	orrs	r7, r3
 8000c84:	fa0e f401 	lsl.w	r4, lr, r1
 8000c88:	fa20 f306 	lsr.w	r3, r0, r6
 8000c8c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c90:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c94:	4323      	orrs	r3, r4
 8000c96:	fa00 f801 	lsl.w	r8, r0, r1
 8000c9a:	fa1f fc87 	uxth.w	ip, r7
 8000c9e:	fbbe f0f9 	udiv	r0, lr, r9
 8000ca2:	0c1c      	lsrs	r4, r3, #16
 8000ca4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ca8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cac:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cb0:	45a6      	cmp	lr, r4
 8000cb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000cb6:	d909      	bls.n	8000ccc <__udivmoddi4+0x1a0>
 8000cb8:	193c      	adds	r4, r7, r4
 8000cba:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cbe:	f080 809c 	bcs.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc2:	45a6      	cmp	lr, r4
 8000cc4:	f240 8099 	bls.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc8:	3802      	subs	r0, #2
 8000cca:	443c      	add	r4, r7
 8000ccc:	eba4 040e 	sub.w	r4, r4, lr
 8000cd0:	fa1f fe83 	uxth.w	lr, r3
 8000cd4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cd8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cdc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ce0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ce4:	45a4      	cmp	ip, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x1ce>
 8000ce8:	193c      	adds	r4, r7, r4
 8000cea:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cee:	f080 8082 	bcs.w	8000df6 <__udivmoddi4+0x2ca>
 8000cf2:	45a4      	cmp	ip, r4
 8000cf4:	d97f      	bls.n	8000df6 <__udivmoddi4+0x2ca>
 8000cf6:	3b02      	subs	r3, #2
 8000cf8:	443c      	add	r4, r7
 8000cfa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cfe:	eba4 040c 	sub.w	r4, r4, ip
 8000d02:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d06:	4564      	cmp	r4, ip
 8000d08:	4673      	mov	r3, lr
 8000d0a:	46e1      	mov	r9, ip
 8000d0c:	d362      	bcc.n	8000dd4 <__udivmoddi4+0x2a8>
 8000d0e:	d05f      	beq.n	8000dd0 <__udivmoddi4+0x2a4>
 8000d10:	b15d      	cbz	r5, 8000d2a <__udivmoddi4+0x1fe>
 8000d12:	ebb8 0203 	subs.w	r2, r8, r3
 8000d16:	eb64 0409 	sbc.w	r4, r4, r9
 8000d1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d1e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d22:	431e      	orrs	r6, r3
 8000d24:	40cc      	lsrs	r4, r1
 8000d26:	e9c5 6400 	strd	r6, r4, [r5]
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	e74f      	b.n	8000bce <__udivmoddi4+0xa2>
 8000d2e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d32:	0c01      	lsrs	r1, r0, #16
 8000d34:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d38:	b280      	uxth	r0, r0
 8000d3a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d3e:	463b      	mov	r3, r7
 8000d40:	4638      	mov	r0, r7
 8000d42:	463c      	mov	r4, r7
 8000d44:	46b8      	mov	r8, r7
 8000d46:	46be      	mov	lr, r7
 8000d48:	2620      	movs	r6, #32
 8000d4a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d4e:	eba2 0208 	sub.w	r2, r2, r8
 8000d52:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d56:	e766      	b.n	8000c26 <__udivmoddi4+0xfa>
 8000d58:	4601      	mov	r1, r0
 8000d5a:	e718      	b.n	8000b8e <__udivmoddi4+0x62>
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	e72c      	b.n	8000bba <__udivmoddi4+0x8e>
 8000d60:	f1c6 0220 	rsb	r2, r6, #32
 8000d64:	fa2e f302 	lsr.w	r3, lr, r2
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b1      	lsls	r1, r6
 8000d6c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d74:	430a      	orrs	r2, r1
 8000d76:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d7a:	b2bc      	uxth	r4, r7
 8000d7c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d80:	0c11      	lsrs	r1, r2, #16
 8000d82:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d86:	fb08 f904 	mul.w	r9, r8, r4
 8000d8a:	40b0      	lsls	r0, r6
 8000d8c:	4589      	cmp	r9, r1
 8000d8e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d92:	b280      	uxth	r0, r0
 8000d94:	d93e      	bls.n	8000e14 <__udivmoddi4+0x2e8>
 8000d96:	1879      	adds	r1, r7, r1
 8000d98:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d9c:	d201      	bcs.n	8000da2 <__udivmoddi4+0x276>
 8000d9e:	4589      	cmp	r9, r1
 8000da0:	d81f      	bhi.n	8000de2 <__udivmoddi4+0x2b6>
 8000da2:	eba1 0109 	sub.w	r1, r1, r9
 8000da6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000daa:	fb09 f804 	mul.w	r8, r9, r4
 8000dae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db2:	b292      	uxth	r2, r2
 8000db4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000db8:	4542      	cmp	r2, r8
 8000dba:	d229      	bcs.n	8000e10 <__udivmoddi4+0x2e4>
 8000dbc:	18ba      	adds	r2, r7, r2
 8000dbe:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dc2:	d2c4      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc4:	4542      	cmp	r2, r8
 8000dc6:	d2c2      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc8:	f1a9 0102 	sub.w	r1, r9, #2
 8000dcc:	443a      	add	r2, r7
 8000dce:	e7be      	b.n	8000d4e <__udivmoddi4+0x222>
 8000dd0:	45f0      	cmp	r8, lr
 8000dd2:	d29d      	bcs.n	8000d10 <__udivmoddi4+0x1e4>
 8000dd4:	ebbe 0302 	subs.w	r3, lr, r2
 8000dd8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ddc:	3801      	subs	r0, #1
 8000dde:	46e1      	mov	r9, ip
 8000de0:	e796      	b.n	8000d10 <__udivmoddi4+0x1e4>
 8000de2:	eba7 0909 	sub.w	r9, r7, r9
 8000de6:	4449      	add	r1, r9
 8000de8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dec:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df0:	fb09 f804 	mul.w	r8, r9, r4
 8000df4:	e7db      	b.n	8000dae <__udivmoddi4+0x282>
 8000df6:	4673      	mov	r3, lr
 8000df8:	e77f      	b.n	8000cfa <__udivmoddi4+0x1ce>
 8000dfa:	4650      	mov	r0, sl
 8000dfc:	e766      	b.n	8000ccc <__udivmoddi4+0x1a0>
 8000dfe:	4608      	mov	r0, r1
 8000e00:	e6fd      	b.n	8000bfe <__udivmoddi4+0xd2>
 8000e02:	443b      	add	r3, r7
 8000e04:	3a02      	subs	r2, #2
 8000e06:	e733      	b.n	8000c70 <__udivmoddi4+0x144>
 8000e08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e0c:	443b      	add	r3, r7
 8000e0e:	e71c      	b.n	8000c4a <__udivmoddi4+0x11e>
 8000e10:	4649      	mov	r1, r9
 8000e12:	e79c      	b.n	8000d4e <__udivmoddi4+0x222>
 8000e14:	eba1 0109 	sub.w	r1, r1, r9
 8000e18:	46c4      	mov	ip, r8
 8000e1a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1e:	fb09 f804 	mul.w	r8, r9, r4
 8000e22:	e7c4      	b.n	8000dae <__udivmoddi4+0x282>

08000e24 <__aeabi_idiv0>:
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <biquad_reset>:
#ifndef M_PI
#define M_PI 3.14159265358979323846
#endif

void biquad_reset(Biquad *q)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
    if (!q) return;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d010      	beq.n	8000e58 <biquad_reset+0x30>
    q->x1 = q->x2 = 0.0f;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f04f 0200 	mov.w	r2, #0
 8000e3c:	619a      	str	r2, [r3, #24]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	699a      	ldr	r2, [r3, #24]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	615a      	str	r2, [r3, #20]
    q->y1 = q->y2 = 0.0f;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	f04f 0200 	mov.w	r2, #0
 8000e4c:	621a      	str	r2, [r3, #32]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6a1a      	ldr	r2, [r3, #32]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	61da      	str	r2, [r3, #28]
 8000e56:	e000      	b.n	8000e5a <biquad_reset+0x32>
    if (!q) return;
 8000e58:	bf00      	nop
}
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr

08000e64 <biquad_set_lpf>:

void biquad_set_lpf(Biquad *q, float Fs, float Fc, float Q)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b090      	sub	sp, #64	@ 0x40
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	60f8      	str	r0, [r7, #12]
 8000e6c:	ed87 0a02 	vstr	s0, [r7, #8]
 8000e70:	edc7 0a01 	vstr	s1, [r7, #4]
 8000e74:	ed87 1a00 	vstr	s2, [r7]
    if (!q) return;
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	f000 80c5 	beq.w	800100a <biquad_set_lpf+0x1a6>

    // safety clamp
    if (Fs <= 0.0f) Fs = 48000.0f;
 8000e80:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e84:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e8c:	d801      	bhi.n	8000e92 <biquad_set_lpf+0x2e>
 8000e8e:	4b61      	ldr	r3, [pc, #388]	@ (8001014 <biquad_set_lpf+0x1b0>)
 8000e90:	60bb      	str	r3, [r7, #8]
    if (Fc < 1.0f) Fc = 1.0f;
 8000e92:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea2:	d502      	bpl.n	8000eaa <biquad_set_lpf+0x46>
 8000ea4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000ea8:	607b      	str	r3, [r7, #4]
    float nyq = Fs * 0.5f;
 8000eaa:	edd7 7a02 	vldr	s15, [r7, #8]
 8000eae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000eb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eb6:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    if (Fc > nyq * 0.45f) Fc = nyq * 0.45f;
 8000eba:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000ebe:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001018 <biquad_set_lpf+0x1b4>
 8000ec2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ec6:	ed97 7a01 	vldr	s14, [r7, #4]
 8000eca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ed2:	dd07      	ble.n	8000ee4 <biquad_set_lpf+0x80>
 8000ed4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000ed8:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001018 <biquad_set_lpf+0x1b4>
 8000edc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ee0:	edc7 7a01 	vstr	s15, [r7, #4]
    if (Q < 0.1f) Q = 0.1f;
 8000ee4:	edd7 7a00 	vldr	s15, [r7]
 8000ee8:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800101c <biquad_set_lpf+0x1b8>
 8000eec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef4:	d501      	bpl.n	8000efa <biquad_set_lpf+0x96>
 8000ef6:	4b4a      	ldr	r3, [pc, #296]	@ (8001020 <biquad_set_lpf+0x1bc>)
 8000ef8:	603b      	str	r3, [r7, #0]

    float w0   = 2.0f * (float)M_PI * Fc / Fs;
 8000efa:	edd7 7a01 	vldr	s15, [r7, #4]
 8000efe:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001024 <biquad_set_lpf+0x1c0>
 8000f02:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000f06:	ed97 7a02 	vldr	s14, [r7, #8]
 8000f0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f0e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float cos0 = cosf(w0);
 8000f12:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8000f16:	f008 fd9f 	bl	8009a58 <cosf>
 8000f1a:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float sin0 = sinf(w0);
 8000f1e:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8000f22:	f008 fddd 	bl	8009ae0 <sinf>
 8000f26:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    float alpha = sin0 / (2.0f * Q);
 8000f2a:	edd7 7a00 	vldr	s15, [r7]
 8000f2e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000f32:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8000f36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f3a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // RBJ low-pass (unnormalized)
    float b0 = (1.0f - cos0) * 0.5f;
 8000f3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f42:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f4a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f52:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float b1 =  1.0f - cos0;
 8000f56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f5a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f62:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float b2 = (1.0f - cos0) * 0.5f;
 8000f66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f6a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f72:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f7a:	edc7 7a08 	vstr	s15, [r7, #32]
    float a0 =  1.0f + alpha;
 8000f7e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f86:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f8a:	edc7 7a07 	vstr	s15, [r7, #28]
    float a1 = -2.0f * cos0;
 8000f8e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f92:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8000f96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f9a:	edc7 7a06 	vstr	s15, [r7, #24]
    float a2 =  1.0f - alpha;
 8000f9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fa2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000fa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000faa:	edc7 7a05 	vstr	s15, [r7, #20]

    // normalize so that a0 == 1
    q->b0 = b0 / a0;
 8000fae:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000fb2:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	edc3 7a00 	vstr	s15, [r3]
    q->b1 = b1 / a0;
 8000fc0:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8000fc4:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	edc3 7a01 	vstr	s15, [r3, #4]
    q->b2 = b2 / a0;
 8000fd2:	edd7 6a08 	vldr	s13, [r7, #32]
 8000fd6:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	edc3 7a02 	vstr	s15, [r3, #8]
    q->a1 = a1 / a0;
 8000fe4:	edd7 6a06 	vldr	s13, [r7, #24]
 8000fe8:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	edc3 7a03 	vstr	s15, [r3, #12]
    q->a2 = a2 / a0;
 8000ff6:	edd7 6a05 	vldr	s13, [r7, #20]
 8000ffa:	ed97 7a07 	vldr	s14, [r7, #28]
 8000ffe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	edc3 7a04 	vstr	s15, [r3, #16]
 8001008:	e000      	b.n	800100c <biquad_set_lpf+0x1a8>
    if (!q) return;
 800100a:	bf00      	nop
}
 800100c:	3740      	adds	r7, #64	@ 0x40
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	473b8000 	.word	0x473b8000
 8001018:	3ee66666 	.word	0x3ee66666
 800101c:	3dcccccd 	.word	0x3dcccccd
 8001020:	3dcccccd 	.word	0x3dcccccd
 8001024:	40c90fdb 	.word	0x40c90fdb

08001028 <biquad_process>:

float biquad_process(Biquad *q, float x)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	ed87 0a00 	vstr	s0, [r7]
    // Direct Form I
	// y = b0*x + b1*x1 + b2*x2 - a1*y1 - a2*y2;

    float y = q->b0 * x
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	ed93 7a00 	vldr	s14, [r3]
 800103a:	edd7 7a00 	vldr	s15, [r7]
 800103e:	ee27 7a27 	vmul.f32	s14, s14, s15
            + q->b1 * q->x1
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	edd3 6a01 	vldr	s13, [r3, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	edd3 7a05 	vldr	s15, [r3, #20]
 800104e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001052:	ee37 7a27 	vadd.f32	s14, s14, s15
            + q->b2 * q->x2
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	edd3 6a02 	vldr	s13, [r3, #8]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001062:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001066:	ee37 7a27 	vadd.f32	s14, s14, s15
            - q->a1 * q->y1
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	edd3 7a07 	vldr	s15, [r3, #28]
 8001076:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800107a:	ee37 7a67 	vsub.f32	s14, s14, s15
            - q->a2 * q->y2;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	edd3 6a04 	vldr	s13, [r3, #16]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	edd3 7a08 	vldr	s15, [r3, #32]
 800108a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float y = q->b0 * x
 800108e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001092:	edc7 7a03 	vstr	s15, [r7, #12]

    q->x2 = q->x1;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	695a      	ldr	r2, [r3, #20]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	619a      	str	r2, [r3, #24]
    q->x1 = x;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	683a      	ldr	r2, [r7, #0]
 80010a2:	615a      	str	r2, [r3, #20]
    q->y2 = q->y1;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	69da      	ldr	r2, [r3, #28]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	621a      	str	r2, [r3, #32]
    q->y1 = y;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	61da      	str	r2, [r3, #28]

    return y;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	ee07 3a90 	vmov	s15, r3
}
 80010b8:	eeb0 0a67 	vmov.f32	s0, s15
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
	...

080010c8 <ev_name>:
typedef struct {
	InputEventType type;
	uint8_t key;       // 0~15
} InputEvent;

static const char* ev_name(InputEventType t) {
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
	return (t == EV_KEY_DOWN) ? "DOWN" : "UP";
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d101      	bne.n	80010dc <ev_name+0x14>
 80010d8:	4b04      	ldr	r3, [pc, #16]	@ (80010ec <ev_name+0x24>)
 80010da:	e000      	b.n	80010de <ev_name+0x16>
 80010dc:	4b04      	ldr	r3, [pc, #16]	@ (80010f0 <ev_name+0x28>)
}
 80010de:	4618      	mov	r0, r3
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	0800a558 	.word	0x0800a558
 80010f0:	0800a560 	.word	0x0800a560

080010f4 <matrix_scan_raw>:

static uint16_t matrix_scan_raw(void) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af00      	add	r7, sp, #0
	uint16_t mask = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	83fb      	strh	r3, [r7, #30]


	/*   HIGH */
	for (int c = 0; c < 4; c++) {
 80010fe:	2300      	movs	r3, #0
 8001100:	61bb      	str	r3, [r7, #24]
 8001102:	e00e      	b.n	8001122 <matrix_scan_raw+0x2e>
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_SET);
 8001104:	4a34      	ldr	r2, [pc, #208]	@ (80011d8 <matrix_scan_raw+0xe4>)
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800110c:	4a33      	ldr	r2, [pc, #204]	@ (80011dc <matrix_scan_raw+0xe8>)
 800110e:	69bb      	ldr	r3, [r7, #24]
 8001110:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001114:	2201      	movs	r2, #1
 8001116:	4619      	mov	r1, r3
 8001118:	f002 fcd0 	bl	8003abc <HAL_GPIO_WritePin>
	for (int c = 0; c < 4; c++) {
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	3301      	adds	r3, #1
 8001120:	61bb      	str	r3, [r7, #24]
 8001122:	69bb      	ldr	r3, [r7, #24]
 8001124:	2b03      	cmp	r3, #3
 8001126:	dded      	ble.n	8001104 <matrix_scan_raw+0x10>
	}

	for (int c = 0; c < 4; c++) {
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]
 800112c:	e04b      	b.n	80011c6 <matrix_scan_raw+0xd2>
		/*   LOW */
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_RESET);
 800112e:	4a2a      	ldr	r2, [pc, #168]	@ (80011d8 <matrix_scan_raw+0xe4>)
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001136:	4a29      	ldr	r2, [pc, #164]	@ (80011dc <matrix_scan_raw+0xe8>)
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800113e:	2200      	movs	r2, #0
 8001140:	4619      	mov	r1, r3
 8001142:	f002 fcbb 	bl	8003abc <HAL_GPIO_WritePin>

		/*   settle (RTOS   NOP ) */
		for (volatile int i = 0; i < 200; i++) {
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	e003      	b.n	8001154 <matrix_scan_raw+0x60>
			__NOP();
 800114c:	bf00      	nop
		for (volatile int i = 0; i < 200; i++) {
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	3301      	adds	r3, #1
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2bc7      	cmp	r3, #199	@ 0xc7
 8001158:	ddf8      	ble.n	800114c <matrix_scan_raw+0x58>
		}

		/*  :  LOW (Row input pull-up ) */
		for (int r = 0; r < 4; r++) {
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
 800115e:	e020      	b.n	80011a2 <matrix_scan_raw+0xae>
			GPIO_PinState s = HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]);
 8001160:	4a1f      	ldr	r2, [pc, #124]	@ (80011e0 <matrix_scan_raw+0xec>)
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001168:	491e      	ldr	r1, [pc, #120]	@ (80011e4 <matrix_scan_raw+0xf0>)
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001170:	4619      	mov	r1, r3
 8001172:	4610      	mov	r0, r2
 8001174:	f002 fc8a 	bl	8003a8c <HAL_GPIO_ReadPin>
 8001178:	4603      	mov	r3, r0
 800117a:	73fb      	strb	r3, [r7, #15]
			if (s == GPIO_PIN_RESET) {
 800117c:	7bfb      	ldrb	r3, [r7, #15]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d10c      	bne.n	800119c <matrix_scan_raw+0xa8>
				int idx = r * 4 + c;
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	697a      	ldr	r2, [r7, #20]
 8001188:	4413      	add	r3, r2
 800118a:	60bb      	str	r3, [r7, #8]
				mask |= (uint16_t) (1u << idx);
 800118c:	2201      	movs	r2, #1
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	b29a      	uxth	r2, r3
 8001196:	8bfb      	ldrh	r3, [r7, #30]
 8001198:	4313      	orrs	r3, r2
 800119a:	83fb      	strh	r3, [r7, #30]
		for (int r = 0; r < 4; r++) {
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	3301      	adds	r3, #1
 80011a0:	613b      	str	r3, [r7, #16]
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	2b03      	cmp	r3, #3
 80011a6:	dddb      	ble.n	8001160 <matrix_scan_raw+0x6c>
			}
		}

		/*   HIGH */
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_SET);
 80011a8:	4a0b      	ldr	r2, [pc, #44]	@ (80011d8 <matrix_scan_raw+0xe4>)
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80011b0:	4a0a      	ldr	r2, [pc, #40]	@ (80011dc <matrix_scan_raw+0xe8>)
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011b8:	2201      	movs	r2, #1
 80011ba:	4619      	mov	r1, r3
 80011bc:	f002 fc7e 	bl	8003abc <HAL_GPIO_WritePin>
	for (int c = 0; c < 4; c++) {
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	3301      	adds	r3, #1
 80011c4:	617b      	str	r3, [r7, #20]
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	2b03      	cmp	r3, #3
 80011ca:	ddb0      	ble.n	800112e <matrix_scan_raw+0x3a>
	}

	return mask;
 80011cc:	8bfb      	ldrh	r3, [r7, #30]
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3720      	adds	r7, #32
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	0800a644 	.word	0x0800a644
 80011dc:	0800a654 	.word	0x0800a654
 80011e0:	0800a65c 	.word	0x0800a65c
 80011e4:	0800a66c 	.word	0x0800a66c

080011e8 <debounce_update>:
static uint8_t integ[16] = { 0 };
static uint16_t stable_mask = 0;   //    

/* raw -> stable , " (0->1)" events_mask  */
static void debounce_update(uint16_t raw, uint16_t *down_edges,
		uint16_t *up_edges) {
 80011e8:	b480      	push	{r7}
 80011ea:	b089      	sub	sp, #36	@ 0x24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	60b9      	str	r1, [r7, #8]
 80011f2:	607a      	str	r2, [r7, #4]
 80011f4:	81fb      	strh	r3, [r7, #14]
	uint16_t down = 0, up = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	83fb      	strh	r3, [r7, #30]
 80011fa:	2300      	movs	r3, #0
 80011fc:	83bb      	strh	r3, [r7, #28]

	for (int i = 0; i < 16; i++) {
 80011fe:	2300      	movs	r3, #0
 8001200:	61bb      	str	r3, [r7, #24]
 8001202:	e074      	b.n	80012ee <debounce_update+0x106>
		uint8_t raw_pressed = (raw >> i) & 1u;
 8001204:	89fa      	ldrh	r2, [r7, #14]
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	fa42 f303 	asr.w	r3, r2, r3
 800120c:	b2db      	uxtb	r3, r3
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	75fb      	strb	r3, [r7, #23]
		uint8_t st_pressed = (stable_mask >> i) & 1u;
 8001214:	4b3d      	ldr	r3, [pc, #244]	@ (800130c <debounce_update+0x124>)
 8001216:	881b      	ldrh	r3, [r3, #0]
 8001218:	461a      	mov	r2, r3
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	fa42 f303 	asr.w	r3, r2, r3
 8001220:	b2db      	uxtb	r3, r3
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	75bb      	strb	r3, [r7, #22]

		if (raw_pressed) {
 8001228:	7dfb      	ldrb	r3, [r7, #23]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d011      	beq.n	8001252 <debounce_update+0x6a>
			if (integ[i] < DEB_MAX)
 800122e:	4a38      	ldr	r2, [pc, #224]	@ (8001310 <debounce_update+0x128>)
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	4413      	add	r3, r2
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b02      	cmp	r3, #2
 8001238:	d81c      	bhi.n	8001274 <debounce_update+0x8c>
				integ[i]++;
 800123a:	4a35      	ldr	r2, [pc, #212]	@ (8001310 <debounce_update+0x128>)
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	4413      	add	r3, r2
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	3301      	adds	r3, #1
 8001244:	b2d9      	uxtb	r1, r3
 8001246:	4a32      	ldr	r2, [pc, #200]	@ (8001310 <debounce_update+0x128>)
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	4413      	add	r3, r2
 800124c:	460a      	mov	r2, r1
 800124e:	701a      	strb	r2, [r3, #0]
 8001250:	e010      	b.n	8001274 <debounce_update+0x8c>
		} else {
			if (integ[i] > 0)
 8001252:	4a2f      	ldr	r2, [pc, #188]	@ (8001310 <debounce_update+0x128>)
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	4413      	add	r3, r2
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d00a      	beq.n	8001274 <debounce_update+0x8c>
				integ[i]--;
 800125e:	4a2c      	ldr	r2, [pc, #176]	@ (8001310 <debounce_update+0x128>)
 8001260:	69bb      	ldr	r3, [r7, #24]
 8001262:	4413      	add	r3, r2
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	3b01      	subs	r3, #1
 8001268:	b2d9      	uxtb	r1, r3
 800126a:	4a29      	ldr	r2, [pc, #164]	@ (8001310 <debounce_update+0x128>)
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	4413      	add	r3, r2
 8001270:	460a      	mov	r2, r1
 8001272:	701a      	strb	r2, [r3, #0]
		}

		if (!st_pressed && integ[i] == DEB_MAX) {
 8001274:	7dbb      	ldrb	r3, [r7, #22]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d118      	bne.n	80012ac <debounce_update+0xc4>
 800127a:	4a25      	ldr	r2, [pc, #148]	@ (8001310 <debounce_update+0x128>)
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	4413      	add	r3, r2
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	2b03      	cmp	r3, #3
 8001284:	d112      	bne.n	80012ac <debounce_update+0xc4>
			stable_mask |= (uint16_t) (1u << i);
 8001286:	2201      	movs	r2, #1
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	fa02 f303 	lsl.w	r3, r2, r3
 800128e:	b29a      	uxth	r2, r3
 8001290:	4b1e      	ldr	r3, [pc, #120]	@ (800130c <debounce_update+0x124>)
 8001292:	881b      	ldrh	r3, [r3, #0]
 8001294:	4313      	orrs	r3, r2
 8001296:	b29a      	uxth	r2, r3
 8001298:	4b1c      	ldr	r3, [pc, #112]	@ (800130c <debounce_update+0x124>)
 800129a:	801a      	strh	r2, [r3, #0]
			down |= (uint16_t) (1u << i);  // pressed edge
 800129c:	2201      	movs	r2, #1
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	8bfb      	ldrh	r3, [r7, #30]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	83fb      	strh	r3, [r7, #30]
		}
		if (st_pressed && integ[i] == 0) {
 80012ac:	7dbb      	ldrb	r3, [r7, #22]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d01a      	beq.n	80012e8 <debounce_update+0x100>
 80012b2:	4a17      	ldr	r2, [pc, #92]	@ (8001310 <debounce_update+0x128>)
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	4413      	add	r3, r2
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d114      	bne.n	80012e8 <debounce_update+0x100>
			stable_mask &= (uint16_t) ~(1u << i); // release (  release    )
 80012be:	2201      	movs	r2, #1
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	fa02 f303 	lsl.w	r3, r2, r3
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	43db      	mvns	r3, r3
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	4b0f      	ldr	r3, [pc, #60]	@ (800130c <debounce_update+0x124>)
 80012ce:	881b      	ldrh	r3, [r3, #0]
 80012d0:	4013      	ands	r3, r2
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	4b0d      	ldr	r3, [pc, #52]	@ (800130c <debounce_update+0x124>)
 80012d6:	801a      	strh	r2, [r3, #0]
			up |= (uint16_t) (1u << i);
 80012d8:	2201      	movs	r2, #1
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	fa02 f303 	lsl.w	r3, r2, r3
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	8bbb      	ldrh	r3, [r7, #28]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	83bb      	strh	r3, [r7, #28]
	for (int i = 0; i < 16; i++) {
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	3301      	adds	r3, #1
 80012ec:	61bb      	str	r3, [r7, #24]
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	2b0f      	cmp	r3, #15
 80012f2:	dd87      	ble.n	8001204 <debounce_update+0x1c>
		}
	}

	*down_edges = down;
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	8bfa      	ldrh	r2, [r7, #30]
 80012f8:	801a      	strh	r2, [r3, #0]
	*up_edges = up;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	8bba      	ldrh	r2, [r7, #28]
 80012fe:	801a      	strh	r2, [r3, #0]
}
 8001300:	bf00      	nop
 8001302:	3724      	adds	r7, #36	@ 0x24
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	20000118 	.word	0x20000118
 8001310:	20000108 	.word	0x20000108

08001314 <print_event>:

/* ====== tasks ====== */

static void print_event(const InputEvent *e) {
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
	//    1~16  key+1

	//static uint8_t count_arr[7];

	if (printfMutex)
 800131c:	4b33      	ldr	r3, [pc, #204]	@ (80013ec <print_event+0xd8>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d006      	beq.n	8001332 <print_event+0x1e>
		xSemaphoreTake(printfMutex, portMAX_DELAY);
 8001324:	4b31      	ldr	r3, [pc, #196]	@ (80013ec <print_event+0xd8>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f04f 31ff 	mov.w	r1, #4294967295
 800132c:	4618      	mov	r0, r3
 800132e:	f004 ffc9 	bl	80062c4 <xQueueSemaphoreTake>

	KEY = e->key;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	785a      	ldrb	r2, [r3, #1]
 8001336:	4b2e      	ldr	r3, [pc, #184]	@ (80013f0 <print_event+0xdc>)
 8001338:	701a      	strb	r2, [r3, #0]
	if (e->key == 7) {
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	785b      	ldrb	r3, [r3, #1]
 800133e:	2b07      	cmp	r3, #7
 8001340:	d103      	bne.n	800134a <print_event+0x36>
		current_lut = saw_lut;
 8001342:	4b2c      	ldr	r3, [pc, #176]	@ (80013f4 <print_event+0xe0>)
 8001344:	4a2c      	ldr	r2, [pc, #176]	@ (80013f8 <print_event+0xe4>)
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	e00e      	b.n	8001368 <print_event+0x54>
	} else if (e->key == 8) {
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	785b      	ldrb	r3, [r3, #1]
 800134e:	2b08      	cmp	r3, #8
 8001350:	d103      	bne.n	800135a <print_event+0x46>
		current_lut = square_lut;
 8001352:	4b28      	ldr	r3, [pc, #160]	@ (80013f4 <print_event+0xe0>)
 8001354:	4a29      	ldr	r2, [pc, #164]	@ (80013fc <print_event+0xe8>)
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	e006      	b.n	8001368 <print_event+0x54>
	} else if (e->key == 9) {
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	785b      	ldrb	r3, [r3, #1]
 800135e:	2b09      	cmp	r3, #9
 8001360:	d102      	bne.n	8001368 <print_event+0x54>
		current_lut = sine_lut;
 8001362:	4b24      	ldr	r3, [pc, #144]	@ (80013f4 <print_event+0xe0>)
 8001364:	4a26      	ldr	r2, [pc, #152]	@ (8001400 <print_event+0xec>)
 8001366:	601a      	str	r2, [r3, #0]
	}

	if (e->type == EV_KEY_DOWN && e->key < 7) {
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d114      	bne.n	800139a <print_event+0x86>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	785b      	ldrb	r3, [r3, #1]
 8001374:	2b06      	cmp	r3, #6
 8001376:	d810      	bhi.n	800139a <print_event+0x86>
		target_freq = freq_list[e->key];
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	785b      	ldrb	r3, [r3, #1]
 800137c:	4a21      	ldr	r2, [pc, #132]	@ (8001404 <print_event+0xf0>)
 800137e:	00db      	lsls	r3, r3, #3
 8001380:	4413      	add	r3, r2
 8001382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001386:	4610      	mov	r0, r2
 8001388:	4619      	mov	r1, r3
 800138a:	f7ff fb67 	bl	8000a5c <__aeabi_d2f>
 800138e:	4603      	mov	r3, r0
 8001390:	4a1d      	ldr	r2, [pc, #116]	@ (8001408 <print_event+0xf4>)
 8001392:	6013      	str	r3, [r2, #0]
		NoteOn();
 8001394:	f000 fda8 	bl	8001ee8 <NoteOn>
 8001398:	e009      	b.n	80013ae <print_event+0x9a>
	} else if (e->type == EV_KEY_UP && e->key < 7) {
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d105      	bne.n	80013ae <print_event+0x9a>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	785b      	ldrb	r3, [r3, #1]
 80013a6:	2b06      	cmp	r3, #6
 80013a8:	d801      	bhi.n	80013ae <print_event+0x9a>
		NoteOff();
 80013aa:	f000 fee5 	bl	8002178 <NoteOff>
	}
	printf("[EV] key=%u type=%s\r\n", (unsigned) (e->key + 1),
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	785b      	ldrb	r3, [r3, #1]
 80013b2:	3301      	adds	r3, #1
 80013b4:	461c      	mov	r4, r3
			ev_name(e->type));
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	781b      	ldrb	r3, [r3, #0]
	printf("[EV] key=%u type=%s\r\n", (unsigned) (e->key + 1),
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff fe84 	bl	80010c8 <ev_name>
 80013c0:	4603      	mov	r3, r0
 80013c2:	461a      	mov	r2, r3
 80013c4:	4621      	mov	r1, r4
 80013c6:	4811      	ldr	r0, [pc, #68]	@ (800140c <print_event+0xf8>)
 80013c8:	f007 fc10 	bl	8008bec <iprintf>
	if (printfMutex)
 80013cc:	4b07      	ldr	r3, [pc, #28]	@ (80013ec <print_event+0xd8>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d006      	beq.n	80013e2 <print_event+0xce>
		xSemaphoreGive(printfMutex);
 80013d4:	4b05      	ldr	r3, [pc, #20]	@ (80013ec <print_event+0xd8>)
 80013d6:	6818      	ldr	r0, [r3, #0]
 80013d8:	2300      	movs	r3, #0
 80013da:	2200      	movs	r2, #0
 80013dc:	2100      	movs	r1, #0
 80013de:	f004 fcef 	bl	8005dc0 <xQueueGenericSend>
}
 80013e2:	bf00      	nop
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd90      	pop	{r4, r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000100 	.word	0x20000100
 80013f0:	20000104 	.word	0x20000104
 80013f4:	20000038 	.word	0x20000038
 80013f8:	200029f0 	.word	0x200029f0
 80013fc:	200031f0 	.word	0x200031f0
 8001400:	200021f0 	.word	0x200021f0
 8001404:	20000000 	.word	0x20000000
 8001408:	2000003c 	.word	0x2000003c
 800140c:	0800a564 	.word	0x0800a564

08001410 <KeyScanTask>:

static void KeyScanTask(void *arg) {
 8001410:	b580      	push	{r7, lr}
 8001412:	b08a      	sub	sp, #40	@ 0x28
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	(void) arg;
	const TickType_t period = pdMS_TO_TICKS(5);
 8001418:	2305      	movs	r3, #5
 800141a:	627b      	str	r3, [r7, #36]	@ 0x24

	for (;;) {
		uint16_t raw = matrix_scan_raw();
 800141c:	f7ff fe6a 	bl	80010f4 <matrix_scan_raw>
 8001420:	4603      	mov	r3, r0
 8001422:	847b      	strh	r3, [r7, #34]	@ 0x22

		uint16_t downs = 0, ups = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	82fb      	strh	r3, [r7, #22]
 8001428:	2300      	movs	r3, #0
 800142a:	82bb      	strh	r3, [r7, #20]
		debounce_update(raw, &downs, &ups);
 800142c:	f107 0214 	add.w	r2, r7, #20
 8001430:	f107 0116 	add.w	r1, r7, #22
 8001434:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff fed6 	bl	80011e8 <debounce_update>

		// DOWN  
		while (downs) {
 800143c:	e016      	b.n	800146c <KeyScanTask+0x5c>
			int idx = __builtin_ctz(downs);
 800143e:	8afb      	ldrh	r3, [r7, #22]
 8001440:	fa93 f3a3 	rbit	r3, r3
 8001444:	fab3 f383 	clz	r3, r3
 8001448:	61bb      	str	r3, [r7, #24]
			downs &= (uint16_t) (downs - 1);
 800144a:	8afb      	ldrh	r3, [r7, #22]
 800144c:	3b01      	subs	r3, #1
 800144e:	b29a      	uxth	r2, r3
 8001450:	8afb      	ldrh	r3, [r7, #22]
 8001452:	4013      	ands	r3, r2
 8001454:	b29b      	uxth	r3, r3
 8001456:	82fb      	strh	r3, [r7, #22]

			InputEvent e = { .type = EV_KEY_DOWN, .key = (uint8_t) idx };
 8001458:	2300      	movs	r3, #0
 800145a:	743b      	strb	r3, [r7, #16]
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	b2db      	uxtb	r3, r3
 8001460:	747b      	strb	r3, [r7, #17]
			print_event(&e);
 8001462:	f107 0310 	add.w	r3, r7, #16
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff54 	bl	8001314 <print_event>
		while (downs) {
 800146c:	8afb      	ldrh	r3, [r7, #22]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d1e5      	bne.n	800143e <KeyScanTask+0x2e>
		}

		// UP  
		while (ups) {
 8001472:	e016      	b.n	80014a2 <KeyScanTask+0x92>
			int idx = __builtin_ctz(ups);
 8001474:	8abb      	ldrh	r3, [r7, #20]
 8001476:	fa93 f3a3 	rbit	r3, r3
 800147a:	fab3 f383 	clz	r3, r3
 800147e:	61fb      	str	r3, [r7, #28]
			ups &= (uint16_t) (ups - 1);
 8001480:	8abb      	ldrh	r3, [r7, #20]
 8001482:	3b01      	subs	r3, #1
 8001484:	b29a      	uxth	r2, r3
 8001486:	8abb      	ldrh	r3, [r7, #20]
 8001488:	4013      	ands	r3, r2
 800148a:	b29b      	uxth	r3, r3
 800148c:	82bb      	strh	r3, [r7, #20]

			InputEvent e = { .type = EV_KEY_UP, .key = (uint8_t) idx };
 800148e:	2301      	movs	r3, #1
 8001490:	733b      	strb	r3, [r7, #12]
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	b2db      	uxtb	r3, r3
 8001496:	737b      	strb	r3, [r7, #13]
			print_event(&e);
 8001498:	f107 030c 	add.w	r3, r7, #12
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff ff39 	bl	8001314 <print_event>
		while (ups) {
 80014a2:	8abb      	ldrh	r3, [r7, #20]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d1e5      	bne.n	8001474 <KeyScanTask+0x64>
		}

		vTaskDelay(period);
 80014a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80014aa:	f005 fb5f 	bl	8006b6c <vTaskDelay>
	for (;;) {
 80014ae:	e7b5      	b.n	800141c <KeyScanTask+0xc>

080014b0 <KeypadTasks_Init>:
	}
}

/* ====== init: StartDefaultTask    ====== */
void KeypadTasks_Init(void) {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af02      	add	r7, sp, #8
	if (printfMutex == NULL) {
 80014b6:	4b20      	ldr	r3, [pc, #128]	@ (8001538 <KeypadTasks_Init+0x88>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d105      	bne.n	80014ca <KeypadTasks_Init+0x1a>
		printfMutex = xSemaphoreCreateMutex();
 80014be:	2001      	movs	r0, #1
 80014c0:	f004 fc65 	bl	8005d8e <xQueueCreateMutex>
 80014c4:	4603      	mov	r3, r0
 80014c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001538 <KeypadTasks_Init+0x88>)
 80014c8:	6013      	str	r3, [r2, #0]
	}
	static uint8_t started = 0;
	if (started)
 80014ca:	4b1c      	ldr	r3, [pc, #112]	@ (800153c <KeypadTasks_Init+0x8c>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d12e      	bne.n	8001530 <KeypadTasks_Init+0x80>
		return;
	started = 1;
 80014d2:	4b1a      	ldr	r3, [pc, #104]	@ (800153c <KeypadTasks_Init+0x8c>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	701a      	strb	r2, [r3, #0]

	stable_mask = 0;
 80014d8:	4b19      	ldr	r3, [pc, #100]	@ (8001540 <KeypadTasks_Init+0x90>)
 80014da:	2200      	movs	r2, #0
 80014dc:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 80014de:	2300      	movs	r3, #0
 80014e0:	60fb      	str	r3, [r7, #12]
 80014e2:	e007      	b.n	80014f4 <KeypadTasks_Init+0x44>
		integ[i] = 0;
 80014e4:	4a17      	ldr	r2, [pc, #92]	@ (8001544 <KeypadTasks_Init+0x94>)
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	4413      	add	r3, r2
 80014ea:	2200      	movs	r2, #0
 80014ec:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	3301      	adds	r3, #1
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2b0f      	cmp	r3, #15
 80014f8:	ddf4      	ble.n	80014e4 <KeypadTasks_Init+0x34>

	BaseType_t ok = xTaskCreate(KeyScanTask, "KeyScan", 256,
 80014fa:	2300      	movs	r3, #0
 80014fc:	9301      	str	r3, [sp, #4]
 80014fe:	2335      	movs	r3, #53	@ 0x35
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	2300      	movs	r3, #0
 8001504:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001508:	490f      	ldr	r1, [pc, #60]	@ (8001548 <KeypadTasks_Init+0x98>)
 800150a:	4810      	ldr	r0, [pc, #64]	@ (800154c <KeypadTasks_Init+0x9c>)
 800150c:	f005 f9d0 	bl	80068b0 <xTaskCreate>
 8001510:	60b8      	str	r0, [r7, #8]
	NULL,
	tskIDLE_PRIORITY + 53,
	NULL);
	configASSERT(ok == pdPASS);
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	2b01      	cmp	r3, #1
 8001516:	d00c      	beq.n	8001532 <KeypadTasks_Init+0x82>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800151c:	f383 8811 	msr	BASEPRI, r3
 8001520:	f3bf 8f6f 	isb	sy
 8001524:	f3bf 8f4f 	dsb	sy
 8001528:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800152a:	bf00      	nop
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <KeypadTasks_Init+0x7c>
		return;
 8001530:	bf00      	nop
}
 8001532:	3710      	adds	r7, #16
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000100 	.word	0x20000100
 800153c:	2000011a 	.word	0x2000011a
 8001540:	20000118 	.word	0x20000118
 8001544:	20000108 	.word	0x20000108
 8001548:	0800a57c 	.word	0x0800a57c
 800154c:	08001411 	.word	0x08001411

08001550 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001558:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800155c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001560:	f003 0301 	and.w	r3, r3, #1
 8001564:	2b00      	cmp	r3, #0
 8001566:	d013      	beq.n	8001590 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001568:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800156c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001570:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001574:	2b00      	cmp	r3, #0
 8001576:	d00b      	beq.n	8001590 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001578:	e000      	b.n	800157c <ITM_SendChar+0x2c>
    {
      __NOP();
 800157a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800157c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d0f9      	beq.n	800157a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001586:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	b2d2      	uxtb	r2, r2
 800158e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001590:	687b      	ldr	r3, [r7, #4]
}
 8001592:	4618      	mov	r0, r3
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <_write>:
static void MX_DMA_Init(void);
static void MX_I2S1_Init(void);
void StartDefaultTask(void *argument);

/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 800159e:	b580      	push	{r7, lr}
 80015a0:	b086      	sub	sp, #24
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	60f8      	str	r0, [r7, #12]
 80015a6:	60b9      	str	r1, [r7, #8]
 80015a8:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 80015aa:	2300      	movs	r3, #0
 80015ac:	617b      	str	r3, [r7, #20]
 80015ae:	e009      	b.n	80015c4 <_write+0x26>
		ITM_SendChar(*ptr++);
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	1c5a      	adds	r2, r3, #1
 80015b4:	60ba      	str	r2, [r7, #8]
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff ffc9 	bl	8001550 <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	3301      	adds	r3, #1
 80015c2:	617b      	str	r3, [r7, #20]
 80015c4:	697a      	ldr	r2, [r7, #20]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	dbf1      	blt.n	80015b0 <_write+0x12>
	}
	return len;
 80015cc:	687b      	ldr	r3, [r7, #4]
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3718      	adds	r7, #24
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
	...

080015d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015dc:	f001 fc3e 	bl	8002e5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015e0:	f000 f826 	bl	8001630 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015e4:	f000 f8da 	bl	800179c <MX_GPIO_Init>
  MX_DMA_Init();
 80015e8:	f000 f8b8 	bl	800175c <MX_DMA_Init>
  MX_I2S1_Init();
 80015ec:	f000 f888 	bl	8001700 <MX_I2S1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80015f0:	f004 f8aa 	bl	8005748 <osKernelInitialize>
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */
  printf("hello\n");
 80015f4:	480a      	ldr	r0, [pc, #40]	@ (8001620 <main+0x48>)
 80015f6:	f007 fb61 	bl	8008cbc <puts>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80015fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001624 <main+0x4c>)
 80015fc:	2100      	movs	r1, #0
 80015fe:	480a      	ldr	r0, [pc, #40]	@ (8001628 <main+0x50>)
 8001600:	f004 f8ec 	bl	80057dc <osThreadNew>
 8001604:	4603      	mov	r3, r0
 8001606:	4a09      	ldr	r2, [pc, #36]	@ (800162c <main+0x54>)
 8001608:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	InitTasks();
 800160a:	f001 f9ad 	bl	8002968 <InitTasks>
	KeypadTasks_Init();
 800160e:	f7ff ff4f 	bl	80014b0 <KeypadTasks_Init>
	RotaryTasks_Init();
 8001612:	f000 fbe1 	bl	8001dd8 <RotaryTasks_Init>
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001616:	f004 f8bb 	bl	8005790 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800161a:	bf00      	nop
 800161c:	e7fd      	b.n	800161a <main+0x42>
 800161e:	bf00      	nop
 8001620:	0800a590 	.word	0x0800a590
 8001624:	0800a674 	.word	0x0800a674
 8001628:	080018d5 	.word	0x080018d5
 800162c:	200001c4 	.word	0x200001c4

08001630 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b094      	sub	sp, #80	@ 0x50
 8001634:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001636:	f107 0320 	add.w	r3, r7, #32
 800163a:	2230      	movs	r2, #48	@ 0x30
 800163c:	2100      	movs	r1, #0
 800163e:	4618      	mov	r0, r3
 8001640:	f007 fc1c 	bl	8008e7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001644:	f107 030c 	add.w	r3, r7, #12
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	605a      	str	r2, [r3, #4]
 800164e:	609a      	str	r2, [r3, #8]
 8001650:	60da      	str	r2, [r3, #12]
 8001652:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001654:	2300      	movs	r3, #0
 8001656:	60bb      	str	r3, [r7, #8]
 8001658:	4b27      	ldr	r3, [pc, #156]	@ (80016f8 <SystemClock_Config+0xc8>)
 800165a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165c:	4a26      	ldr	r2, [pc, #152]	@ (80016f8 <SystemClock_Config+0xc8>)
 800165e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001662:	6413      	str	r3, [r2, #64]	@ 0x40
 8001664:	4b24      	ldr	r3, [pc, #144]	@ (80016f8 <SystemClock_Config+0xc8>)
 8001666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001668:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166c:	60bb      	str	r3, [r7, #8]
 800166e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001670:	2300      	movs	r3, #0
 8001672:	607b      	str	r3, [r7, #4]
 8001674:	4b21      	ldr	r3, [pc, #132]	@ (80016fc <SystemClock_Config+0xcc>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a20      	ldr	r2, [pc, #128]	@ (80016fc <SystemClock_Config+0xcc>)
 800167a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800167e:	6013      	str	r3, [r2, #0]
 8001680:	4b1e      	ldr	r3, [pc, #120]	@ (80016fc <SystemClock_Config+0xcc>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001688:	607b      	str	r3, [r7, #4]
 800168a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800168c:	2302      	movs	r3, #2
 800168e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001690:	2301      	movs	r3, #1
 8001692:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001694:	2310      	movs	r3, #16
 8001696:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001698:	2302      	movs	r3, #2
 800169a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800169c:	2300      	movs	r3, #0
 800169e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016a0:	2308      	movs	r3, #8
 80016a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80016a4:	2332      	movs	r3, #50	@ 0x32
 80016a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016a8:	2302      	movs	r3, #2
 80016aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016ac:	2304      	movs	r3, #4
 80016ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016b0:	f107 0320 	add.w	r3, r7, #32
 80016b4:	4618      	mov	r0, r3
 80016b6:	f002 ffcd 	bl	8004654 <HAL_RCC_OscConfig>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016c0:	f000 f922 	bl	8001908 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016c4:	230f      	movs	r3, #15
 80016c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016c8:	2302      	movs	r3, #2
 80016ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016d0:	2300      	movs	r3, #0
 80016d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	2101      	movs	r1, #1
 80016de:	4618      	mov	r0, r3
 80016e0:	f003 fa30 	bl	8004b44 <HAL_RCC_ClockConfig>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80016ea:	f000 f90d 	bl	8001908 <Error_Handler>
  }
}
 80016ee:	bf00      	nop
 80016f0:	3750      	adds	r7, #80	@ 0x50
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800
 80016fc:	40007000 	.word	0x40007000

08001700 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8001704:	4b13      	ldr	r3, [pc, #76]	@ (8001754 <MX_I2S1_Init+0x54>)
 8001706:	4a14      	ldr	r2, [pc, #80]	@ (8001758 <MX_I2S1_Init+0x58>)
 8001708:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 800170a:	4b12      	ldr	r3, [pc, #72]	@ (8001754 <MX_I2S1_Init+0x54>)
 800170c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001710:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8001712:	4b10      	ldr	r3, [pc, #64]	@ (8001754 <MX_I2S1_Init+0x54>)
 8001714:	2200      	movs	r2, #0
 8001716:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001718:	4b0e      	ldr	r3, [pc, #56]	@ (8001754 <MX_I2S1_Init+0x54>)
 800171a:	2200      	movs	r2, #0
 800171c:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800171e:	4b0d      	ldr	r3, [pc, #52]	@ (8001754 <MX_I2S1_Init+0x54>)
 8001720:	2200      	movs	r2, #0
 8001722:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001724:	4b0b      	ldr	r3, [pc, #44]	@ (8001754 <MX_I2S1_Init+0x54>)
 8001726:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800172a:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800172c:	4b09      	ldr	r3, [pc, #36]	@ (8001754 <MX_I2S1_Init+0x54>)
 800172e:	2200      	movs	r2, #0
 8001730:	619a      	str	r2, [r3, #24]
  hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
 8001732:	4b08      	ldr	r3, [pc, #32]	@ (8001754 <MX_I2S1_Init+0x54>)
 8001734:	2200      	movs	r2, #0
 8001736:	61da      	str	r2, [r3, #28]
  hi2s1.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001738:	4b06      	ldr	r3, [pc, #24]	@ (8001754 <MX_I2S1_Init+0x54>)
 800173a:	2200      	movs	r2, #0
 800173c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 800173e:	4805      	ldr	r0, [pc, #20]	@ (8001754 <MX_I2S1_Init+0x54>)
 8001740:	f002 f9ee 	bl	8003b20 <HAL_I2S_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_I2S1_Init+0x4e>
  {
    Error_Handler();
 800174a:	f000 f8dd 	bl	8001908 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	2000011c 	.word	0x2000011c
 8001758:	40013000 	.word	0x40013000

0800175c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	607b      	str	r3, [r7, #4]
 8001766:	4b0c      	ldr	r3, [pc, #48]	@ (8001798 <MX_DMA_Init+0x3c>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	4a0b      	ldr	r2, [pc, #44]	@ (8001798 <MX_DMA_Init+0x3c>)
 800176c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001770:	6313      	str	r3, [r2, #48]	@ 0x30
 8001772:	4b09      	ldr	r3, [pc, #36]	@ (8001798 <MX_DMA_Init+0x3c>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001776:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 800177e:	2200      	movs	r2, #0
 8001780:	2105      	movs	r1, #5
 8001782:	203a      	movs	r0, #58	@ 0x3a
 8001784:	f001 fc64 	bl	8003050 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001788:	203a      	movs	r0, #58	@ 0x3a
 800178a:	f001 fc7d 	bl	8003088 <HAL_NVIC_EnableIRQ>

}
 800178e:	bf00      	nop
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40023800 	.word	0x40023800

0800179c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08a      	sub	sp, #40	@ 0x28
 80017a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a2:	f107 0314 	add.w	r3, r7, #20
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	605a      	str	r2, [r3, #4]
 80017ac:	609a      	str	r2, [r3, #8]
 80017ae:	60da      	str	r2, [r3, #12]
 80017b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	613b      	str	r3, [r7, #16]
 80017b6:	4b44      	ldr	r3, [pc, #272]	@ (80018c8 <MX_GPIO_Init+0x12c>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	4a43      	ldr	r2, [pc, #268]	@ (80018c8 <MX_GPIO_Init+0x12c>)
 80017bc:	f043 0304 	orr.w	r3, r3, #4
 80017c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c2:	4b41      	ldr	r3, [pc, #260]	@ (80018c8 <MX_GPIO_Init+0x12c>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	f003 0304 	and.w	r3, r3, #4
 80017ca:	613b      	str	r3, [r7, #16]
 80017cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	60fb      	str	r3, [r7, #12]
 80017d2:	4b3d      	ldr	r3, [pc, #244]	@ (80018c8 <MX_GPIO_Init+0x12c>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	4a3c      	ldr	r2, [pc, #240]	@ (80018c8 <MX_GPIO_Init+0x12c>)
 80017d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017de:	4b3a      	ldr	r3, [pc, #232]	@ (80018c8 <MX_GPIO_Init+0x12c>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	60bb      	str	r3, [r7, #8]
 80017ee:	4b36      	ldr	r3, [pc, #216]	@ (80018c8 <MX_GPIO_Init+0x12c>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	4a35      	ldr	r2, [pc, #212]	@ (80018c8 <MX_GPIO_Init+0x12c>)
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fa:	4b33      	ldr	r3, [pc, #204]	@ (80018c8 <MX_GPIO_Init+0x12c>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	60bb      	str	r3, [r7, #8]
 8001804:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	607b      	str	r3, [r7, #4]
 800180a:	4b2f      	ldr	r3, [pc, #188]	@ (80018c8 <MX_GPIO_Init+0x12c>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	4a2e      	ldr	r2, [pc, #184]	@ (80018c8 <MX_GPIO_Init+0x12c>)
 8001810:	f043 0302 	orr.w	r3, r3, #2
 8001814:	6313      	str	r3, [r2, #48]	@ 0x30
 8001816:	4b2c      	ldr	r3, [pc, #176]	@ (80018c8 <MX_GPIO_Init+0x12c>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	f003 0302 	and.w	r3, r3, #2
 800181e:	607b      	str	r3, [r7, #4]
 8001820:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8001822:	2200      	movs	r2, #0
 8001824:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 8001828:	4828      	ldr	r0, [pc, #160]	@ (80018cc <MX_GPIO_Init+0x130>)
 800182a:	f002 f947 	bl	8003abc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 PB12 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_4;
 800182e:	f241 0313 	movw	r3, #4115	@ 0x1013
 8001832:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001834:	2300      	movs	r3, #0
 8001836:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001838:	2301      	movs	r3, #1
 800183a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	4619      	mov	r1, r3
 8001842:	4823      	ldr	r0, [pc, #140]	@ (80018d0 <MX_GPIO_Init+0x134>)
 8001844:	f001 ff9e 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pins : Rotary2_S1_Pin Rotary2_S2_Pin Rotary1_S1_Pin Rotary1_S2_Pin */
  GPIO_InitStruct.Pin = Rotary2_S1_Pin|Rotary2_S2_Pin|Rotary1_S1_Pin|Rotary1_S2_Pin;
 8001848:	f246 03c0 	movw	r3, #24768	@ 0x60c0
 800184c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800184e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001852:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001858:	f107 0314 	add.w	r3, r7, #20
 800185c:	4619      	mov	r1, r3
 800185e:	481c      	ldr	r0, [pc, #112]	@ (80018d0 <MX_GPIO_Init+0x134>)
 8001860:	f001 ff90 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pins : Rotary2_KEY_Pin Rotary1_KEY_Pin */
  GPIO_InitStruct.Pin = Rotary2_KEY_Pin|Rotary1_KEY_Pin;
 8001864:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8001868:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800186a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800186e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001874:	f107 0314 	add.w	r3, r7, #20
 8001878:	4619      	mov	r1, r3
 800187a:	4815      	ldr	r0, [pc, #84]	@ (80018d0 <MX_GPIO_Init+0x134>)
 800187c:	f001 ff82 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001880:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001884:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001886:	2301      	movs	r3, #1
 8001888:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188e:	2300      	movs	r3, #0
 8001890:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001892:	f107 0314 	add.w	r3, r7, #20
 8001896:	4619      	mov	r1, r3
 8001898:	480c      	ldr	r0, [pc, #48]	@ (80018cc <MX_GPIO_Init+0x130>)
 800189a:	f001 ff73 	bl	8003784 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	2105      	movs	r1, #5
 80018a2:	2017      	movs	r0, #23
 80018a4:	f001 fbd4 	bl	8003050 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018a8:	2017      	movs	r0, #23
 80018aa:	f001 fbed 	bl	8003088 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2105      	movs	r1, #5
 80018b2:	2028      	movs	r0, #40	@ 0x28
 80018b4:	f001 fbcc 	bl	8003050 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018b8:	2028      	movs	r0, #40	@ 0x28
 80018ba:	f001 fbe5 	bl	8003088 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80018be:	bf00      	nop
 80018c0:	3728      	adds	r7, #40	@ 0x28
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40020000 	.word	0x40020000
 80018d0:	40020400 	.word	0x40020400

080018d4 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	/* Infinite loop */
	for (;;) {
//		printf("uart ok!\n");
		Test();
 80018dc:	f001 f85c 	bl	8002998 <Test>
 80018e0:	e7fc      	b.n	80018dc <StartDefaultTask+0x8>
	...

080018e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a04      	ldr	r2, [pc, #16]	@ (8001904 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d101      	bne.n	80018fa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80018f6:	f001 fad3 	bl	8002ea0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018fa:	bf00      	nop
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40010000 	.word	0x40010000

08001908 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800190c:	b672      	cpsid	i
}
 800190e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001910:	bf00      	nop
 8001912:	e7fd      	b.n	8001910 <Error_Handler+0x8>

08001914 <push_evt_from_isr>:

#define STEPS_PER_DETENT 4
#define BTN_DEBOUNCE_MS  30

static inline void push_evt_from_isr(uint8_t id, uint8_t type, uint32_t data)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b086      	sub	sp, #24
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	603a      	str	r2, [r7, #0]
 800191e:	71fb      	strb	r3, [r7, #7]
 8001920:	460b      	mov	r3, r1
 8001922:	71bb      	strb	r3, [r7, #6]
    BaseType_t hpw = pdFALSE;
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
    input_evt_t e;
    e.id   = id;
 8001928:	79fb      	ldrb	r3, [r7, #7]
 800192a:	733b      	strb	r3, [r7, #12]
    e.type = type;
 800192c:	79bb      	ldrb	r3, [r7, #6]
 800192e:	737b      	strb	r3, [r7, #13]
    e.tick = xTaskGetTickCountFromISR();
 8001930:	f005 fa7e 	bl	8006e30 <xTaskGetTickCountFromISR>
 8001934:	4603      	mov	r3, r0
 8001936:	613b      	str	r3, [r7, #16]

    xQueueSendFromISR(g_inputQ, &e, &hpw);
 8001938:	4b0b      	ldr	r3, [pc, #44]	@ (8001968 <push_evt_from_isr+0x54>)
 800193a:	6818      	ldr	r0, [r3, #0]
 800193c:	f107 0214 	add.w	r2, r7, #20
 8001940:	f107 010c 	add.w	r1, r7, #12
 8001944:	2300      	movs	r3, #0
 8001946:	f004 fb3d 	bl	8005fc4 <xQueueGenericSendFromISR>
    portYIELD_FROM_ISR(hpw);
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d007      	beq.n	8001960 <push_evt_from_isr+0x4c>
 8001950:	4b06      	ldr	r3, [pc, #24]	@ (800196c <push_evt_from_isr+0x58>)
 8001952:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	f3bf 8f4f 	dsb	sy
 800195c:	f3bf 8f6f 	isb	sy
}
 8001960:	bf00      	nop
 8001962:	3718      	adds	r7, #24
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	200001c8 	.word	0x200001c8
 800196c:	e000ed04 	.word	0xe000ed04

08001970 <clampf>:

static inline float clampf(float x, float lo, float hi)
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	ed87 0a03 	vstr	s0, [r7, #12]
 800197a:	edc7 0a02 	vstr	s1, [r7, #8]
 800197e:	ed87 1a01 	vstr	s2, [r7, #4]
    if (x < lo) return lo;
 8001982:	ed97 7a03 	vldr	s14, [r7, #12]
 8001986:	edd7 7a02 	vldr	s15, [r7, #8]
 800198a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800198e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001992:	d501      	bpl.n	8001998 <clampf+0x28>
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	e00b      	b.n	80019b0 <clampf+0x40>
    if (x > hi) return hi;
 8001998:	ed97 7a03 	vldr	s14, [r7, #12]
 800199c:	edd7 7a01 	vldr	s15, [r7, #4]
 80019a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a8:	dd01      	ble.n	80019ae <clampf+0x3e>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	e000      	b.n	80019b0 <clampf+0x40>
    return x;
 80019ae:	68fb      	ldr	r3, [r7, #12]
}
 80019b0:	ee07 3a90 	vmov	s15, r3
 80019b4:	eeb0 0a67 	vmov.f32	s0, s15
 80019b8:	3714      	adds	r7, #20
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
	...

080019c4 <read_ab>:
   +1,  0,  0, -1,
    0, -1, +1,  0
};

static inline uint8_t read_ab(uint8_t id)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	71fb      	strb	r3, [r7, #7]
    uint8_t A = 0;
 80019ce:	2300      	movs	r3, #0
 80019d0:	73fb      	strb	r3, [r7, #15]
    uint8_t B = 0;
 80019d2:	2300      	movs	r3, #0
 80019d4:	73bb      	strb	r3, [r7, #14]

    if (id == 0) {
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d116      	bne.n	8001a0a <read_ab+0x46>
        // Rotary 1
        A = (HAL_GPIO_ReadPin(Rotary1_S1_GPIO_Port, Rotary1_S1_Pin) == GPIO_PIN_SET);
 80019dc:	2140      	movs	r1, #64	@ 0x40
 80019de:	481f      	ldr	r0, [pc, #124]	@ (8001a5c <read_ab+0x98>)
 80019e0:	f002 f854 	bl	8003a8c <HAL_GPIO_ReadPin>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	bf0c      	ite	eq
 80019ea:	2301      	moveq	r3, #1
 80019ec:	2300      	movne	r3, #0
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	73fb      	strb	r3, [r7, #15]
        B = (HAL_GPIO_ReadPin(Rotary1_S2_GPIO_Port, Rotary1_S2_Pin) == GPIO_PIN_SET);
 80019f2:	2180      	movs	r1, #128	@ 0x80
 80019f4:	4819      	ldr	r0, [pc, #100]	@ (8001a5c <read_ab+0x98>)
 80019f6:	f002 f849 	bl	8003a8c <HAL_GPIO_ReadPin>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	bf0c      	ite	eq
 8001a00:	2301      	moveq	r3, #1
 8001a02:	2300      	movne	r3, #0
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	73bb      	strb	r3, [r7, #14]
 8001a08:	e01a      	b.n	8001a40 <read_ab+0x7c>
    }
    else if (id == 1) {
 8001a0a:	79fb      	ldrb	r3, [r7, #7]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d117      	bne.n	8001a40 <read_ab+0x7c>
        // [] Rotary 2
        A = (HAL_GPIO_ReadPin(Rotary2_S1_GPIO_Port, Rotary2_S1_Pin) == GPIO_PIN_SET);
 8001a10:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a14:	4811      	ldr	r0, [pc, #68]	@ (8001a5c <read_ab+0x98>)
 8001a16:	f002 f839 	bl	8003a8c <HAL_GPIO_ReadPin>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	bf0c      	ite	eq
 8001a20:	2301      	moveq	r3, #1
 8001a22:	2300      	movne	r3, #0
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	73fb      	strb	r3, [r7, #15]
        B = (HAL_GPIO_ReadPin(Rotary2_S2_GPIO_Port, Rotary2_S2_Pin) == GPIO_PIN_SET);
 8001a28:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a2c:	480b      	ldr	r0, [pc, #44]	@ (8001a5c <read_ab+0x98>)
 8001a2e:	f002 f82d 	bl	8003a8c <HAL_GPIO_ReadPin>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	bf0c      	ite	eq
 8001a38:	2301      	moveq	r3, #1
 8001a3a:	2300      	movne	r3, #0
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	73bb      	strb	r3, [r7, #14]
    }

    return (A << 1) | B;
 8001a40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	b25a      	sxtb	r2, r3
 8001a48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	b25b      	sxtb	r3, r3
 8001a50:	b2db      	uxtb	r3, r3
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3710      	adds	r7, #16
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40020400 	.word	0x40020400

08001a60 <read_btn>:

static inline uint8_t read_btn(uint8_t id)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	71fb      	strb	r3, [r7, #7]
    if (id == 0) {
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d10b      	bne.n	8001a88 <read_btn+0x28>
        return (HAL_GPIO_ReadPin(Rotary1_KEY_GPIO_Port, Rotary1_KEY_Pin) == GPIO_PIN_SET);
 8001a70:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a74:	480e      	ldr	r0, [pc, #56]	@ (8001ab0 <read_btn+0x50>)
 8001a76:	f002 f809 	bl	8003a8c <HAL_GPIO_ReadPin>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	bf0c      	ite	eq
 8001a80:	2301      	moveq	r3, #1
 8001a82:	2300      	movne	r3, #0
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	e00f      	b.n	8001aa8 <read_btn+0x48>
    }
    else if (id == 1) {
 8001a88:	79fb      	ldrb	r3, [r7, #7]
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d10b      	bne.n	8001aa6 <read_btn+0x46>
        // [] Rotary 2 Key
        return (HAL_GPIO_ReadPin(Rotary2_KEY_GPIO_Port, Rotary2_KEY_Pin) == GPIO_PIN_SET);
 8001a8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a92:	4807      	ldr	r0, [pc, #28]	@ (8001ab0 <read_btn+0x50>)
 8001a94:	f001 fffa 	bl	8003a8c <HAL_GPIO_ReadPin>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	bf0c      	ite	eq
 8001a9e:	2301      	moveq	r3, #1
 8001aa0:	2300      	movne	r3, #0
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	e000      	b.n	8001aa8 <read_btn+0x48>
    }
    return 0;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40020400 	.word	0x40020400

08001ab4 <btn_pressed_level>:

static inline uint8_t btn_pressed_level(uint8_t raw)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	71fb      	strb	r3, [r7, #7]
    // Low Active  (=0 -> 1 )
    return (raw == 0) ? 1 : 0;
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	bf0c      	ite	eq
 8001ac4:	2301      	moveq	r3, #1
 8001ac6:	2300      	movne	r3, #0
 8001ac8:	b2db      	uxtb	r3, r3
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
	...

08001ad8 <handle_enc_ab>:

void handle_enc_ab(const input_evt_t *e)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
    uint8_t id = e->id;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	73fb      	strb	r3, [r7, #15]
    uint8_t ab = read_ab(id);
 8001ae6:	7bfb      	ldrb	r3, [r7, #15]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ff6b 	bl	80019c4 <read_ab>
 8001aee:	4603      	mov	r3, r0
 8001af0:	73bb      	strb	r3, [r7, #14]

    uint8_t prev = s_enc[id].prev_ab;
 8001af2:	7bfb      	ldrb	r3, [r7, #15]
 8001af4:	4a2c      	ldr	r2, [pc, #176]	@ (8001ba8 <handle_enc_ab+0xd0>)
 8001af6:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001afa:	737b      	strb	r3, [r7, #13]
    s_enc[id].prev_ab = ab;
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
 8001afe:	492a      	ldr	r1, [pc, #168]	@ (8001ba8 <handle_enc_ab+0xd0>)
 8001b00:	7bba      	ldrb	r2, [r7, #14]
 8001b02:	f801 2033 	strb.w	r2, [r1, r3, lsl #3]

    int8_t d = s_qdec[(prev << 2) | ab];
 8001b06:	7b7b      	ldrb	r3, [r7, #13]
 8001b08:	009a      	lsls	r2, r3, #2
 8001b0a:	7bbb      	ldrb	r3, [r7, #14]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	4a27      	ldr	r2, [pc, #156]	@ (8001bac <handle_enc_ab+0xd4>)
 8001b10:	5cd3      	ldrb	r3, [r2, r3]
 8001b12:	733b      	strb	r3, [r7, #12]
    if (d == 0) return;
 8001b14:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d041      	beq.n	8001ba0 <handle_enc_ab+0xc8>

    s_enc[id].step_acc += d;
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
 8001b1e:	4a22      	ldr	r2, [pc, #136]	@ (8001ba8 <handle_enc_ab+0xd0>)
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	4413      	add	r3, r2
 8001b24:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001b28:	b2da      	uxtb	r2, r3
 8001b2a:	7b3b      	ldrb	r3, [r7, #12]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	b2da      	uxtb	r2, r3
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
 8001b32:	b251      	sxtb	r1, r2
 8001b34:	4a1c      	ldr	r2, [pc, #112]	@ (8001ba8 <handle_enc_ab+0xd0>)
 8001b36:	00db      	lsls	r3, r3, #3
 8001b38:	4413      	add	r3, r2
 8001b3a:	460a      	mov	r2, r1
 8001b3c:	705a      	strb	r2, [r3, #1]
    if (s_enc[id].step_acc >= STEPS_PER_DETENT) {
 8001b3e:	7bfb      	ldrb	r3, [r7, #15]
 8001b40:	4a19      	ldr	r2, [pc, #100]	@ (8001ba8 <handle_enc_ab+0xd0>)
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	4413      	add	r3, r2
 8001b46:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001b4a:	2b03      	cmp	r3, #3
 8001b4c:	dd0f      	ble.n	8001b6e <handle_enc_ab+0x96>
        s_enc[id].step_acc = 0;
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
 8001b50:	4a15      	ldr	r2, [pc, #84]	@ (8001ba8 <handle_enc_ab+0xd0>)
 8001b52:	00db      	lsls	r3, r3, #3
 8001b54:	4413      	add	r3, r2
 8001b56:	2200      	movs	r2, #0
 8001b58:	705a      	strb	r2, [r3, #1]
        g_enc_pos[id] += 1;
 8001b5a:	7bfb      	ldrb	r3, [r7, #15]
 8001b5c:	4a14      	ldr	r2, [pc, #80]	@ (8001bb0 <handle_enc_ab+0xd8>)
 8001b5e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b62:	7bfb      	ldrb	r3, [r7, #15]
 8001b64:	3201      	adds	r2, #1
 8001b66:	4912      	ldr	r1, [pc, #72]	@ (8001bb0 <handle_enc_ab+0xd8>)
 8001b68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001b6c:	e019      	b.n	8001ba2 <handle_enc_ab+0xca>
    } else if (s_enc[id].step_acc <= -STEPS_PER_DETENT) {
 8001b6e:	7bfb      	ldrb	r3, [r7, #15]
 8001b70:	4a0d      	ldr	r2, [pc, #52]	@ (8001ba8 <handle_enc_ab+0xd0>)
 8001b72:	00db      	lsls	r3, r3, #3
 8001b74:	4413      	add	r3, r2
 8001b76:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001b7a:	f113 0f03 	cmn.w	r3, #3
 8001b7e:	da10      	bge.n	8001ba2 <handle_enc_ab+0xca>
        s_enc[id].step_acc = 0;
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
 8001b82:	4a09      	ldr	r2, [pc, #36]	@ (8001ba8 <handle_enc_ab+0xd0>)
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	4413      	add	r3, r2
 8001b88:	2200      	movs	r2, #0
 8001b8a:	705a      	strb	r2, [r3, #1]
        g_enc_pos[id] -= 1;
 8001b8c:	7bfb      	ldrb	r3, [r7, #15]
 8001b8e:	4a08      	ldr	r2, [pc, #32]	@ (8001bb0 <handle_enc_ab+0xd8>)
 8001b90:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b94:	7bfb      	ldrb	r3, [r7, #15]
 8001b96:	3a01      	subs	r2, #1
 8001b98:	4905      	ldr	r1, [pc, #20]	@ (8001bb0 <handle_enc_ab+0xd8>)
 8001b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001b9e:	e000      	b.n	8001ba2 <handle_enc_ab+0xca>
    if (d == 0) return;
 8001ba0:	bf00      	nop
    }
}
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	200001d4 	.word	0x200001d4
 8001bac:	0800a698 	.word	0x0800a698
 8001bb0:	200001cc 	.word	0x200001cc

08001bb4 <handle_btn_edge>:

void handle_btn_edge(const input_evt_t *e)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
    uint8_t id = e->id;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	73fb      	strb	r3, [r7, #15]
    uint8_t raw = read_btn(id);
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff ff4b 	bl	8001a60 <read_btn>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	73bb      	strb	r3, [r7, #14]
    uint8_t pressed = btn_pressed_level(raw);
 8001bce:	7bbb      	ldrb	r3, [r7, #14]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff ff6f 	bl	8001ab4 <btn_pressed_level>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	737b      	strb	r3, [r7, #13]
    uint32_t now = e->tick;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	60bb      	str	r3, [r7, #8]

    //   
    if ((now - s_enc[id].btn_last_tick) < BTN_DEBOUNCE_MS) return;
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
 8001be2:	4a15      	ldr	r2, [pc, #84]	@ (8001c38 <handle_btn_edge+0x84>)
 8001be4:	00db      	lsls	r3, r3, #3
 8001be6:	4413      	add	r3, r2
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	68ba      	ldr	r2, [r7, #8]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b1d      	cmp	r3, #29
 8001bf0:	d91d      	bls.n	8001c2e <handle_btn_edge+0x7a>

    //     
    if (pressed != s_enc[id].btn_last) {
 8001bf2:	7bfb      	ldrb	r3, [r7, #15]
 8001bf4:	4a10      	ldr	r2, [pc, #64]	@ (8001c38 <handle_btn_edge+0x84>)
 8001bf6:	00db      	lsls	r3, r3, #3
 8001bf8:	4413      	add	r3, r2
 8001bfa:	789b      	ldrb	r3, [r3, #2]
 8001bfc:	7b7a      	ldrb	r2, [r7, #13]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d016      	beq.n	8001c30 <handle_btn_edge+0x7c>
        s_enc[id].btn_last_tick = now;
 8001c02:	7bfb      	ldrb	r3, [r7, #15]
 8001c04:	4a0c      	ldr	r2, [pc, #48]	@ (8001c38 <handle_btn_edge+0x84>)
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	4413      	add	r3, r2
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	605a      	str	r2, [r3, #4]
        s_enc[id].btn_last = pressed;
 8001c0e:	7bfb      	ldrb	r3, [r7, #15]
 8001c10:	4a09      	ldr	r2, [pc, #36]	@ (8001c38 <handle_btn_edge+0x84>)
 8001c12:	00db      	lsls	r3, r3, #3
 8001c14:	4413      	add	r3, r2
 8001c16:	7b7a      	ldrb	r2, [r7, #13]
 8001c18:	709a      	strb	r2, [r3, #2]

        if (pressed) {
 8001c1a:	7b7b      	ldrb	r3, [r7, #13]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d007      	beq.n	8001c30 <handle_btn_edge+0x7c>
            printf("ENC%u BTN DOWN\r\n", (unsigned)id + 1); // 1-based index 
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
 8001c22:	3301      	adds	r3, #1
 8001c24:	4619      	mov	r1, r3
 8001c26:	4805      	ldr	r0, [pc, #20]	@ (8001c3c <handle_btn_edge+0x88>)
 8001c28:	f006 ffe0 	bl	8008bec <iprintf>
 8001c2c:	e000      	b.n	8001c30 <handle_btn_edge+0x7c>
    if ((now - s_enc[id].btn_last_tick) < BTN_DEBOUNCE_MS) return;
 8001c2e:	bf00      	nop
        }
    }
}
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	200001d4 	.word	0x200001d4
 8001c3c:	0800a598 	.word	0x0800a598

08001c40 <InputTask>:

void InputTask(void *arg)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b08e      	sub	sp, #56	@ 0x38
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
    // 
    for (int i=0; i<2; i++) {
 8001c48:	2300      	movs	r3, #0
 8001c4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c4c:	e02a      	b.n	8001ca4 <InputTask+0x64>
        s_enc[i].prev_ab = read_ab(i);
 8001c4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff feb6 	bl	80019c4 <read_ab>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4a55      	ldr	r2, [pc, #340]	@ (8001db4 <InputTask+0x174>)
 8001c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c60:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
        s_enc[i].step_acc = 0;
 8001c64:	4a53      	ldr	r2, [pc, #332]	@ (8001db4 <InputTask+0x174>)
 8001c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c68:	00db      	lsls	r3, r3, #3
 8001c6a:	4413      	add	r3, r2
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	705a      	strb	r2, [r3, #1]
        s_enc[i].btn_last = btn_pressed_level(read_btn(i));
 8001c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff fef3 	bl	8001a60 <read_btn>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff ff19 	bl	8001ab4 <btn_pressed_level>
 8001c82:	4603      	mov	r3, r0
 8001c84:	4619      	mov	r1, r3
 8001c86:	4a4b      	ldr	r2, [pc, #300]	@ (8001db4 <InputTask+0x174>)
 8001c88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c8a:	00db      	lsls	r3, r3, #3
 8001c8c:	4413      	add	r3, r2
 8001c8e:	460a      	mov	r2, r1
 8001c90:	709a      	strb	r2, [r3, #2]
        s_enc[i].btn_last_tick = 0;
 8001c92:	4a48      	ldr	r2, [pc, #288]	@ (8001db4 <InputTask+0x174>)
 8001c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	4413      	add	r3, r2
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	605a      	str	r2, [r3, #4]
    for (int i=0; i<2; i++) {
 8001c9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	ddd1      	ble.n	8001c4e <InputTask+0xe>
    }

    int32_t last0 = g_enc_pos[0];
 8001caa:	4b43      	ldr	r3, [pc, #268]	@ (8001db8 <InputTask+0x178>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	633b      	str	r3, [r7, #48]	@ 0x30
    int32_t last1 = g_enc_pos[1];
 8001cb0:	4b41      	ldr	r3, [pc, #260]	@ (8001db8 <InputTask+0x178>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    input_evt_t e;

    for (;;) {
        if (xQueueReceive(g_inputQ, &e, portMAX_DELAY) == pdTRUE) {
 8001cb6:	4b41      	ldr	r3, [pc, #260]	@ (8001dbc <InputTask+0x17c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f107 010c 	add.w	r1, r7, #12
 8001cbe:	f04f 32ff 	mov.w	r2, #4294967295
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f004 fa1c 	bl	8006100 <xQueueReceive>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d1f3      	bne.n	8001cb6 <InputTask+0x76>
            if (e.type == EVT_ENC_AB)        handle_enc_ab(&e);
 8001cce:	7b7b      	ldrb	r3, [r7, #13]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d105      	bne.n	8001ce0 <InputTask+0xa0>
 8001cd4:	f107 030c 	add.w	r3, r7, #12
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff fefd 	bl	8001ad8 <handle_enc_ab>
 8001cde:	e007      	b.n	8001cf0 <InputTask+0xb0>
            else if (e.type == EVT_BTN_EDGE) handle_btn_edge(&e);
 8001ce0:	7b7b      	ldrb	r3, [r7, #13]
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d104      	bne.n	8001cf0 <InputTask+0xb0>
 8001ce6:	f107 030c 	add.w	r3, r7, #12
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff ff62 	bl	8001bb4 <handle_btn_edge>

            int32_t cur0 = g_enc_pos[0];
 8001cf0:	4b31      	ldr	r3, [pc, #196]	@ (8001db8 <InputTask+0x178>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
            int32_t cur1 = g_enc_pos[1];
 8001cf6:	4b30      	ldr	r3, [pc, #192]	@ (8001db8 <InputTask+0x178>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	627b      	str	r3, [r7, #36]	@ 0x24

            //   
            if (cur0 != last0 || cur1 != last1) {
 8001cfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d103      	bne.n	8001d0c <InputTask+0xcc>
 8001d04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d0d4      	beq.n	8001cb6 <InputTask+0x76>

                // --- Rotary 1 Logic (Q Factor) ---
                int32_t delta0 = cur0 - last0;
 8001d0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	623b      	str	r3, [r7, #32]
                if (delta0 != 0) {
 8001d14:	6a3b      	ldr	r3, [r7, #32]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d01f      	beq.n	8001d5a <InputTask+0x11a>
                    float q = g_lpf_Q + (float)delta0 * Q_STEP;
 8001d1a:	6a3b      	ldr	r3, [r7, #32]
 8001d1c:	ee07 3a90 	vmov	s15, r3
 8001d20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d24:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001dc0 <InputTask+0x180>
 8001d28:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d2c:	4b25      	ldr	r3, [pc, #148]	@ (8001dc4 <InputTask+0x184>)
 8001d2e:	edd3 7a00 	vldr	s15, [r3]
 8001d32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d36:	edc7 7a07 	vstr	s15, [r7, #28]
                    g_lpf_Q = clampf(q, Q_MIN, Q_MAX);
 8001d3a:	eeb2 1a00 	vmov.f32	s2, #32	@ 0x41000000  8.0
 8001d3e:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 8001d42:	ed97 0a07 	vldr	s0, [r7, #28]
 8001d46:	f7ff fe13 	bl	8001970 <clampf>
 8001d4a:	eef0 7a40 	vmov.f32	s15, s0
 8001d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc4 <InputTask+0x184>)
 8001d50:	edc3 7a00 	vstr	s15, [r3]
                    g_lpf_dirty = 1;
 8001d54:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc8 <InputTask+0x188>)
 8001d56:	2201      	movs	r2, #1
 8001d58:	701a      	strb	r2, [r3, #0]

                }

                // --- Rotary 2 Logic (Placeholder) ---
                int32_t delta1 = cur1 - last1;
 8001d5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	61bb      	str	r3, [r7, #24]
                if (delta1 != 0) {
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d01f      	beq.n	8001da8 <InputTask+0x168>
                    float fc = g_lpf_FC + (float)delta1 * FC_STEP;
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	ee07 3a90 	vmov	s15, r3
 8001d6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d72:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001dcc <InputTask+0x18c>
 8001d76:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d7a:	4b15      	ldr	r3, [pc, #84]	@ (8001dd0 <InputTask+0x190>)
 8001d7c:	edd3 7a00 	vldr	s15, [r3]
 8001d80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d84:	edc7 7a05 	vstr	s15, [r7, #20]
                    g_lpf_FC = clampf(fc, FC_MIN, FC_MAX);
 8001d88:	ed9f 1a12 	vldr	s2, [pc, #72]	@ 8001dd4 <InputTask+0x194>
 8001d8c:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 8001dcc <InputTask+0x18c>
 8001d90:	ed97 0a05 	vldr	s0, [r7, #20]
 8001d94:	f7ff fdec 	bl	8001970 <clampf>
 8001d98:	eef0 7a40 	vmov.f32	s15, s0
 8001d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd0 <InputTask+0x190>)
 8001d9e:	edc3 7a00 	vstr	s15, [r3]
                    g_lpf_dirty = 1;
 8001da2:	4b09      	ldr	r3, [pc, #36]	@ (8001dc8 <InputTask+0x188>)
 8001da4:	2201      	movs	r2, #1
 8001da6:	701a      	strb	r2, [r3, #0]
                }

                last0 = cur0;
 8001da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001daa:	633b      	str	r3, [r7, #48]	@ 0x30
                last1 = cur1;
 8001dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (xQueueReceive(g_inputQ, &e, portMAX_DELAY) == pdTRUE) {
 8001db0:	e781      	b.n	8001cb6 <InputTask+0x76>
 8001db2:	bf00      	nop
 8001db4:	200001d4 	.word	0x200001d4
 8001db8:	200001cc 	.word	0x200001cc
 8001dbc:	200001c8 	.word	0x200001c8
 8001dc0:	3dcccccd 	.word	0x3dcccccd
 8001dc4:	20000040 	.word	0x20000040
 8001dc8:	20000048 	.word	0x20000048
 8001dcc:	42480000 	.word	0x42480000
 8001dd0:	20000044 	.word	0x20000044
 8001dd4:	45fa0000 	.word	0x45fa0000

08001dd8 <RotaryTasks_Init>:
        }
    }
}

void RotaryTasks_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b086      	sub	sp, #24
 8001ddc:	af02      	add	r7, sp, #8
    static uint8_t started = 0;
    if (started) return;
 8001dde:	4b1f      	ldr	r3, [pc, #124]	@ (8001e5c <RotaryTasks_Init+0x84>)
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d135      	bne.n	8001e52 <RotaryTasks_Init+0x7a>
    started = 1;
 8001de6:	4b1d      	ldr	r3, [pc, #116]	@ (8001e5c <RotaryTasks_Init+0x84>)
 8001de8:	2201      	movs	r2, #1
 8001dea:	701a      	strb	r2, [r3, #0]

    g_inputQ = xQueueCreate(32, sizeof(input_evt_t));
 8001dec:	2200      	movs	r2, #0
 8001dee:	2108      	movs	r1, #8
 8001df0:	2020      	movs	r0, #32
 8001df2:	f003 ff54 	bl	8005c9e <xQueueGenericCreate>
 8001df6:	4603      	mov	r3, r0
 8001df8:	4a19      	ldr	r2, [pc, #100]	@ (8001e60 <RotaryTasks_Init+0x88>)
 8001dfa:	6013      	str	r3, [r2, #0]
    configASSERT(g_inputQ);
 8001dfc:	4b18      	ldr	r3, [pc, #96]	@ (8001e60 <RotaryTasks_Init+0x88>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d10b      	bne.n	8001e1c <RotaryTasks_Init+0x44>
	__asm volatile
 8001e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e08:	f383 8811 	msr	BASEPRI, r3
 8001e0c:	f3bf 8f6f 	isb	sy
 8001e10:	f3bf 8f4f 	dsb	sy
 8001e14:	60bb      	str	r3, [r7, #8]
}
 8001e16:	bf00      	nop
 8001e18:	bf00      	nop
 8001e1a:	e7fd      	b.n	8001e18 <RotaryTasks_Init+0x40>

    BaseType_t ok = xTaskCreate(InputTask, "InputTask", 512, NULL, tskIDLE_PRIORITY + 2, NULL);
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	9301      	str	r3, [sp, #4]
 8001e20:	2302      	movs	r3, #2
 8001e22:	9300      	str	r3, [sp, #0]
 8001e24:	2300      	movs	r3, #0
 8001e26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e2a:	490e      	ldr	r1, [pc, #56]	@ (8001e64 <RotaryTasks_Init+0x8c>)
 8001e2c:	480e      	ldr	r0, [pc, #56]	@ (8001e68 <RotaryTasks_Init+0x90>)
 8001e2e:	f004 fd3f 	bl	80068b0 <xTaskCreate>
 8001e32:	60f8      	str	r0, [r7, #12]
    configASSERT(ok == pdPASS);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d00c      	beq.n	8001e54 <RotaryTasks_Init+0x7c>
	__asm volatile
 8001e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e3e:	f383 8811 	msr	BASEPRI, r3
 8001e42:	f3bf 8f6f 	isb	sy
 8001e46:	f3bf 8f4f 	dsb	sy
 8001e4a:	607b      	str	r3, [r7, #4]
}
 8001e4c:	bf00      	nop
 8001e4e:	bf00      	nop
 8001e50:	e7fd      	b.n	8001e4e <RotaryTasks_Init+0x76>
    if (started) return;
 8001e52:	bf00      	nop
}
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	200001e4 	.word	0x200001e4
 8001e60:	200001c8 	.word	0x200001c8
 8001e64:	0800a5ac 	.word	0x0800a5ac
 8001e68:	08001c41 	.word	0x08001c41

08001e6c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	4603      	mov	r3, r0
 8001e74:	80fb      	strh	r3, [r7, #6]
    if (g_inputQ == NULL) return;
 8001e76:	4b1b      	ldr	r3, [pc, #108]	@ (8001ee4 <HAL_GPIO_EXTI_Callback+0x78>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d02d      	beq.n	8001eda <HAL_GPIO_EXTI_Callback+0x6e>

    // --- Rotary 1 (ENC1) ---
    if (GPIO_Pin == Rotary1_S1_Pin || GPIO_Pin == Rotary1_S2_Pin) {
 8001e7e:	88fb      	ldrh	r3, [r7, #6]
 8001e80:	2b40      	cmp	r3, #64	@ 0x40
 8001e82:	d002      	beq.n	8001e8a <HAL_GPIO_EXTI_Callback+0x1e>
 8001e84:	88fb      	ldrh	r3, [r7, #6]
 8001e86:	2b80      	cmp	r3, #128	@ 0x80
 8001e88:	d105      	bne.n	8001e96 <HAL_GPIO_EXTI_Callback+0x2a>
        push_evt_from_isr(0, EVT_ENC_AB, 0);
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	2000      	movs	r0, #0
 8001e90:	f7ff fd40 	bl	8001914 <push_evt_from_isr>
        return;
 8001e94:	e022      	b.n	8001edc <HAL_GPIO_EXTI_Callback+0x70>
    }
    if (GPIO_Pin == Rotary1_KEY_Pin) {
 8001e96:	88fb      	ldrh	r3, [r7, #6]
 8001e98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e9c:	d105      	bne.n	8001eaa <HAL_GPIO_EXTI_Callback+0x3e>
        push_evt_from_isr(0, EVT_BTN_EDGE, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	2000      	movs	r0, #0
 8001ea4:	f7ff fd36 	bl	8001914 <push_evt_from_isr>
        return;
 8001ea8:	e018      	b.n	8001edc <HAL_GPIO_EXTI_Callback+0x70>
    }

    // --- Rotary 2 (ENC2) ---
    // [] Rotary2    
    if (GPIO_Pin == Rotary2_S1_Pin || GPIO_Pin == Rotary2_S2_Pin) {
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001eb0:	d003      	beq.n	8001eba <HAL_GPIO_EXTI_Callback+0x4e>
 8001eb2:	88fb      	ldrh	r3, [r7, #6]
 8001eb4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001eb8:	d105      	bne.n	8001ec6 <HAL_GPIO_EXTI_Callback+0x5a>
        push_evt_from_isr(1, EVT_ENC_AB, 0);
 8001eba:	2200      	movs	r2, #0
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	2001      	movs	r0, #1
 8001ec0:	f7ff fd28 	bl	8001914 <push_evt_from_isr>
        return;
 8001ec4:	e00a      	b.n	8001edc <HAL_GPIO_EXTI_Callback+0x70>
    }
    if (GPIO_Pin == Rotary2_KEY_Pin) {
 8001ec6:	88fb      	ldrh	r3, [r7, #6]
 8001ec8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ecc:	d106      	bne.n	8001edc <HAL_GPIO_EXTI_Callback+0x70>
        push_evt_from_isr(1, EVT_BTN_EDGE, 0);
 8001ece:	2200      	movs	r2, #0
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	2001      	movs	r0, #1
 8001ed4:	f7ff fd1e 	bl	8001914 <push_evt_from_isr>
        return;
 8001ed8:	e000      	b.n	8001edc <HAL_GPIO_EXTI_Callback+0x70>
    if (g_inputQ == NULL) return;
 8001eda:	bf00      	nop
    }
}
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	200001c8 	.word	0x200001c8

08001ee8 <NoteOn>:
ADSR_Control_t adsrs[MAX_VOICES];




void NoteOn(void) {
 8001ee8:	b5b0      	push	{r4, r5, r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
	//        (1.0 - ) / steps

	//adsr.step_val = (1.0f - adsr.current_level) / (float) adsr.attack_steps;
	//       =     

	int8_t new_voice_idx = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	75fb      	strb	r3, [r7, #23]
	int8_t min_count = 127;
 8001ef2:	237f      	movs	r3, #127	@ 0x7f
 8001ef4:	75bb      	strb	r3, [r7, #22]

	static int8_t count = 0;



    for (int i = 0; i < MAX_VOICES; i++){
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
 8001efa:	e027      	b.n	8001f4c <NoteOn+0x64>
    	if (adsrs[i].state == ADSR_IDLE) {
 8001efc:	4a94      	ldr	r2, [pc, #592]	@ (8002150 <NoteOn+0x268>)
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	212c      	movs	r1, #44	@ 0x2c
 8001f02:	fb01 f303 	mul.w	r3, r1, r3
 8001f06:	4413      	add	r3, r2
 8001f08:	3320      	adds	r3, #32
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d102      	bne.n	8001f16 <NoteOn+0x2e>
    		new_voice_idx = i;
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	75fb      	strb	r3, [r7, #23]
    		break;
 8001f14:	e01d      	b.n	8001f52 <NoteOn+0x6a>
    	}
        if (adsrs[i].count < min_count) {
 8001f16:	4a8e      	ldr	r2, [pc, #568]	@ (8002150 <NoteOn+0x268>)
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	212c      	movs	r1, #44	@ 0x2c
 8001f1c:	fb01 f303 	mul.w	r3, r1, r3
 8001f20:	4413      	add	r3, r2
 8001f22:	3304      	adds	r3, #4
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	461a      	mov	r2, r3
 8001f28:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	da0a      	bge.n	8001f46 <NoteOn+0x5e>
            min_count = adsrs[i].count;
 8001f30:	4a87      	ldr	r2, [pc, #540]	@ (8002150 <NoteOn+0x268>)
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	212c      	movs	r1, #44	@ 0x2c
 8001f36:	fb01 f303 	mul.w	r3, r1, r3
 8001f3a:	4413      	add	r3, r2
 8001f3c:	3304      	adds	r3, #4
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	75bb      	strb	r3, [r7, #22]
            new_voice_idx = i;
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < MAX_VOICES; i++){
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	2b04      	cmp	r3, #4
 8001f50:	ddd4      	ble.n	8001efc <NoteOn+0x14>
        }

    }
    printf("New voice idx %d\n", new_voice_idx);
 8001f52:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001f56:	4619      	mov	r1, r3
 8001f58:	487e      	ldr	r0, [pc, #504]	@ (8002154 <NoteOn+0x26c>)
 8001f5a:	f006 fe47 	bl	8008bec <iprintf>

    adsrs[new_voice_idx] 		= basic_adsr;
 8001f5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001f62:	4a7b      	ldr	r2, [pc, #492]	@ (8002150 <NoteOn+0x268>)
 8001f64:	212c      	movs	r1, #44	@ 0x2c
 8001f66:	fb01 f303 	mul.w	r3, r1, r3
 8001f6a:	4413      	add	r3, r2
 8001f6c:	4a7a      	ldr	r2, [pc, #488]	@ (8002158 <NoteOn+0x270>)
 8001f6e:	461c      	mov	r4, r3
 8001f70:	4615      	mov	r5, r2
 8001f72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f7a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001f7e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    adsrs[new_voice_idx].freq 	= target_freq;
 8001f82:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001f86:	4a75      	ldr	r2, [pc, #468]	@ (800215c <NoteOn+0x274>)
 8001f88:	6812      	ldr	r2, [r2, #0]
 8001f8a:	4971      	ldr	r1, [pc, #452]	@ (8002150 <NoteOn+0x268>)
 8001f8c:	202c      	movs	r0, #44	@ 0x2c
 8001f8e:	fb00 f303 	mul.w	r3, r0, r3
 8001f92:	440b      	add	r3, r1
 8001f94:	601a      	str	r2, [r3, #0]
    adsrs[new_voice_idx].count 	= ++count;
 8001f96:	4b72      	ldr	r3, [pc, #456]	@ (8002160 <NoteOn+0x278>)
 8001f98:	f993 3000 	ldrsb.w	r3, [r3]
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	b25a      	sxtb	r2, r3
 8001fa4:	4b6e      	ldr	r3, [pc, #440]	@ (8002160 <NoteOn+0x278>)
 8001fa6:	701a      	strb	r2, [r3, #0]
 8001fa8:	4b6d      	ldr	r3, [pc, #436]	@ (8002160 <NoteOn+0x278>)
 8001faa:	f993 2000 	ldrsb.w	r2, [r3]
 8001fae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001fb2:	b2d0      	uxtb	r0, r2
 8001fb4:	4a66      	ldr	r2, [pc, #408]	@ (8002150 <NoteOn+0x268>)
 8001fb6:	212c      	movs	r1, #44	@ 0x2c
 8001fb8:	fb01 f303 	mul.w	r3, r1, r3
 8001fbc:	4413      	add	r3, r2
 8001fbe:	3304      	adds	r3, #4
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	701a      	strb	r2, [r3, #0]
    adsrs[new_voice_idx].state 	= ADSR_ATTACK;
 8001fc4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001fc8:	4a61      	ldr	r2, [pc, #388]	@ (8002150 <NoteOn+0x268>)
 8001fca:	212c      	movs	r1, #44	@ 0x2c
 8001fcc:	fb01 f303 	mul.w	r3, r1, r3
 8001fd0:	4413      	add	r3, r2
 8001fd2:	3320      	adds	r3, #32
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	701a      	strb	r2, [r3, #0]
    adsrs[new_voice_idx].step_val = 0.1f;
 8001fd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001fdc:	4a5c      	ldr	r2, [pc, #368]	@ (8002150 <NoteOn+0x268>)
 8001fde:	212c      	movs	r1, #44	@ 0x2c
 8001fe0:	fb01 f303 	mul.w	r3, r1, r3
 8001fe4:	4413      	add	r3, r2
 8001fe6:	3328      	adds	r3, #40	@ 0x28
 8001fe8:	4a5e      	ldr	r2, [pc, #376]	@ (8002164 <NoteOn+0x27c>)
 8001fea:	601a      	str	r2, [r3, #0]
    adsrs[new_voice_idx].tuning_word = (uint32_t)((double)target_freq * 4294967296.0 / (double)SAMPLE_RATE);
 8001fec:	4b5b      	ldr	r3, [pc, #364]	@ (800215c <NoteOn+0x274>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7fe faa9 	bl	8000548 <__aeabi_f2d>
 8001ff6:	f04f 0200 	mov.w	r2, #0
 8001ffa:	4b5b      	ldr	r3, [pc, #364]	@ (8002168 <NoteOn+0x280>)
 8001ffc:	f7fe fafc 	bl	80005f8 <__aeabi_dmul>
 8002000:	4602      	mov	r2, r0
 8002002:	460b      	mov	r3, r1
 8002004:	4610      	mov	r0, r2
 8002006:	4619      	mov	r1, r3
 8002008:	a34f      	add	r3, pc, #316	@ (adr r3, 8002148 <NoteOn+0x260>)
 800200a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200e:	f7fe fc1d 	bl	800084c <__aeabi_ddiv>
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	f997 4017 	ldrsb.w	r4, [r7, #23]
 800201a:	4610      	mov	r0, r2
 800201c:	4619      	mov	r1, r3
 800201e:	f7fe fcfd 	bl	8000a1c <__aeabi_d2uiz>
 8002022:	4602      	mov	r2, r0
 8002024:	494a      	ldr	r1, [pc, #296]	@ (8002150 <NoteOn+0x268>)
 8002026:	232c      	movs	r3, #44	@ 0x2c
 8002028:	fb04 f303 	mul.w	r3, r4, r3
 800202c:	440b      	add	r3, r1
 800202e:	330c      	adds	r3, #12
 8002030:	601a      	str	r2, [r3, #0]
    printf("idle to attack\n");
 8002032:	484e      	ldr	r0, [pc, #312]	@ (800216c <NoteOn+0x284>)
 8002034:	f006 fe42 	bl	8008cbc <puts>


	if (count >= 127){
 8002038:	4b49      	ldr	r3, [pc, #292]	@ (8002160 <NoteOn+0x278>)
 800203a:	f993 3000 	ldrsb.w	r3, [r3]
 800203e:	2b7f      	cmp	r3, #127	@ 0x7f
 8002040:	d171      	bne.n	8002126 <NoteOn+0x23e>
		int8_t min = 127;
 8002042:	237f      	movs	r3, #127	@ 0x7f
 8002044:	73fb      	strb	r3, [r7, #15]

		    // 1)  voice  count 
		    for (int i = 0; i < MAX_VOICES; i++) {
 8002046:	2300      	movs	r3, #0
 8002048:	60bb      	str	r3, [r7, #8]
 800204a:	e022      	b.n	8002092 <NoteOn+0x1aa>
		        if (adsrs[i].state != ADSR_IDLE && adsrs[i].count < min) {
 800204c:	4a40      	ldr	r2, [pc, #256]	@ (8002150 <NoteOn+0x268>)
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	212c      	movs	r1, #44	@ 0x2c
 8002052:	fb01 f303 	mul.w	r3, r1, r3
 8002056:	4413      	add	r3, r2
 8002058:	3320      	adds	r3, #32
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d015      	beq.n	800208c <NoteOn+0x1a4>
 8002060:	4a3b      	ldr	r2, [pc, #236]	@ (8002150 <NoteOn+0x268>)
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	212c      	movs	r1, #44	@ 0x2c
 8002066:	fb01 f303 	mul.w	r3, r1, r3
 800206a:	4413      	add	r3, r2
 800206c:	3304      	adds	r3, #4
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	461a      	mov	r2, r3
 8002072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002076:	429a      	cmp	r2, r3
 8002078:	da08      	bge.n	800208c <NoteOn+0x1a4>
		            min = adsrs[i].count;
 800207a:	4a35      	ldr	r2, [pc, #212]	@ (8002150 <NoteOn+0x268>)
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	212c      	movs	r1, #44	@ 0x2c
 8002080:	fb01 f303 	mul.w	r3, r1, r3
 8002084:	4413      	add	r3, r2
 8002086:	3304      	adds	r3, #4
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	73fb      	strb	r3, [r7, #15]
		    for (int i = 0; i < MAX_VOICES; i++) {
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	3301      	adds	r3, #1
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	2b04      	cmp	r3, #4
 8002096:	ddd9      	ble.n	800204c <NoteOn+0x164>
		        }
		    }
		    //  voice    
		    if (min == 127) {
 8002098:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800209c:	2b7f      	cmp	r3, #127	@ 0x7f
 800209e:	d103      	bne.n	80020a8 <NoteOn+0x1c0>
		        count = 0;
 80020a0:	4b2f      	ldr	r3, [pc, #188]	@ (8002160 <NoteOn+0x278>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	701a      	strb	r2, [r3, #0]
 80020a6:	e03e      	b.n	8002126 <NoteOn+0x23e>
		    }
		    else {
		        int8_t offset = (int8_t)(min - 1);
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
 80020aa:	3b01      	subs	r3, #1
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	70fb      	strb	r3, [r7, #3]

		        // 2)  voice count    ( )
		        for (int i = 0; i < MAX_VOICES; i++) {
 80020b0:	2300      	movs	r3, #0
 80020b2:	607b      	str	r3, [r7, #4]
 80020b4:	e02a      	b.n	800210c <NoteOn+0x224>
		            if (adsrs[i].state != ADSR_IDLE) {
 80020b6:	4a26      	ldr	r2, [pc, #152]	@ (8002150 <NoteOn+0x268>)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	212c      	movs	r1, #44	@ 0x2c
 80020bc:	fb01 f303 	mul.w	r3, r1, r3
 80020c0:	4413      	add	r3, r2
 80020c2:	3320      	adds	r3, #32
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d014      	beq.n	80020f4 <NoteOn+0x20c>
		                adsrs[i].count -= offset;
 80020ca:	4a21      	ldr	r2, [pc, #132]	@ (8002150 <NoteOn+0x268>)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	212c      	movs	r1, #44	@ 0x2c
 80020d0:	fb01 f303 	mul.w	r3, r1, r3
 80020d4:	4413      	add	r3, r2
 80020d6:	3304      	adds	r3, #4
 80020d8:	781a      	ldrb	r2, [r3, #0]
 80020da:	78fb      	ldrb	r3, [r7, #3]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	b2d8      	uxtb	r0, r3
 80020e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002150 <NoteOn+0x268>)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	212c      	movs	r1, #44	@ 0x2c
 80020e6:	fb01 f303 	mul.w	r3, r1, r3
 80020ea:	4413      	add	r3, r2
 80020ec:	3304      	adds	r3, #4
 80020ee:	4602      	mov	r2, r0
 80020f0:	701a      	strb	r2, [r3, #0]
 80020f2:	e008      	b.n	8002106 <NoteOn+0x21e>
		            }
		            else {
		                adsrs[i].count = 0;
 80020f4:	4a16      	ldr	r2, [pc, #88]	@ (8002150 <NoteOn+0x268>)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	212c      	movs	r1, #44	@ 0x2c
 80020fa:	fb01 f303 	mul.w	r3, r1, r3
 80020fe:	4413      	add	r3, r2
 8002100:	3304      	adds	r3, #4
 8002102:	2200      	movs	r2, #0
 8002104:	701a      	strb	r2, [r3, #0]
		        for (int i = 0; i < MAX_VOICES; i++) {
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	3301      	adds	r3, #1
 800210a:	607b      	str	r3, [r7, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2b04      	cmp	r3, #4
 8002110:	ddd1      	ble.n	80020b6 <NoteOn+0x1ce>
		            }
		        }
		        // 3)  count   
		        count -= offset;
 8002112:	4b13      	ldr	r3, [pc, #76]	@ (8002160 <NoteOn+0x278>)
 8002114:	f993 3000 	ldrsb.w	r3, [r3]
 8002118:	b2da      	uxtb	r2, r3
 800211a:	78fb      	ldrb	r3, [r7, #3]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	b2db      	uxtb	r3, r3
 8002120:	b25a      	sxtb	r2, r3
 8002122:	4b0f      	ldr	r3, [pc, #60]	@ (8002160 <NoteOn+0x278>)
 8002124:	701a      	strb	r2, [r3, #0]

		    }
	}
	count_arr[KEY] = count;
 8002126:	4b0e      	ldr	r3, [pc, #56]	@ (8002160 <NoteOn+0x278>)
 8002128:	f993 1000 	ldrsb.w	r1, [r3]
 800212c:	4b10      	ldr	r3, [pc, #64]	@ (8002170 <NoteOn+0x288>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	b2db      	uxtb	r3, r3
 8002132:	461a      	mov	r2, r3
 8002134:	b2c9      	uxtb	r1, r1
 8002136:	4b0f      	ldr	r3, [pc, #60]	@ (8002174 <NoteOn+0x28c>)
 8002138:	5499      	strb	r1, [r3, r2]
}
 800213a:	bf00      	nop
 800213c:	3718      	adds	r7, #24
 800213e:	46bd      	mov	sp, r7
 8002140:	bdb0      	pop	{r4, r5, r7, pc}
 8002142:	bf00      	nop
 8002144:	f3af 8000 	nop.w
 8002148:	00000000 	.word	0x00000000
 800214c:	40e58880 	.word	0x40e58880
 8002150:	200039f8 	.word	0x200039f8
 8002154:	0800a5b8 	.word	0x0800a5b8
 8002158:	2000004c 	.word	0x2000004c
 800215c:	2000003c 	.word	0x2000003c
 8002160:	20003ad4 	.word	0x20003ad4
 8002164:	3dcccccd 	.word	0x3dcccccd
 8002168:	41f00000 	.word	0x41f00000
 800216c:	0800a5cc 	.word	0x0800a5cc
 8002170:	20000104 	.word	0x20000104
 8002174:	200001e8 	.word	0x200001e8

08002178 <NoteOff>:

void NoteOff(void) {
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0

	for (int i = 0; i < MAX_VOICES; i++){
 800217e:	2300      	movs	r3, #0
 8002180:	607b      	str	r3, [r7, #4]
 8002182:	e03c      	b.n	80021fe <NoteOff+0x86>
		if (adsrs[i].count == count_arr[KEY]){
 8002184:	4a23      	ldr	r2, [pc, #140]	@ (8002214 <NoteOff+0x9c>)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	212c      	movs	r1, #44	@ 0x2c
 800218a:	fb01 f303 	mul.w	r3, r1, r3
 800218e:	4413      	add	r3, r2
 8002190:	3304      	adds	r3, #4
 8002192:	781a      	ldrb	r2, [r3, #0]
 8002194:	4b20      	ldr	r3, [pc, #128]	@ (8002218 <NoteOff+0xa0>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	b2db      	uxtb	r3, r3
 800219a:	4619      	mov	r1, r3
 800219c:	4b1f      	ldr	r3, [pc, #124]	@ (800221c <NoteOff+0xa4>)
 800219e:	5c5b      	ldrb	r3, [r3, r1]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d129      	bne.n	80021f8 <NoteOff+0x80>
			adsrs[i].state = ADSR_RELEASE;
 80021a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002214 <NoteOff+0x9c>)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	212c      	movs	r1, #44	@ 0x2c
 80021aa:	fb01 f303 	mul.w	r3, r1, r3
 80021ae:	4413      	add	r3, r2
 80021b0:	3320      	adds	r3, #32
 80021b2:	2204      	movs	r2, #4
 80021b4:	701a      	strb	r2, [r3, #0]
			adsrs[i].step_val = adsrs[i].current_level / (float) adsrs[i].release_steps;
 80021b6:	4a17      	ldr	r2, [pc, #92]	@ (8002214 <NoteOff+0x9c>)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	212c      	movs	r1, #44	@ 0x2c
 80021bc:	fb01 f303 	mul.w	r3, r1, r3
 80021c0:	4413      	add	r3, r2
 80021c2:	3324      	adds	r3, #36	@ 0x24
 80021c4:	edd3 6a00 	vldr	s13, [r3]
 80021c8:	4a12      	ldr	r2, [pc, #72]	@ (8002214 <NoteOff+0x9c>)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	212c      	movs	r1, #44	@ 0x2c
 80021ce:	fb01 f303 	mul.w	r3, r1, r3
 80021d2:	4413      	add	r3, r2
 80021d4:	331c      	adds	r3, #28
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	ee07 3a90 	vmov	s15, r3
 80021dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021e4:	4a0b      	ldr	r2, [pc, #44]	@ (8002214 <NoteOff+0x9c>)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	212c      	movs	r1, #44	@ 0x2c
 80021ea:	fb01 f303 	mul.w	r3, r1, r3
 80021ee:	4413      	add	r3, r2
 80021f0:	3328      	adds	r3, #40	@ 0x28
 80021f2:	edc3 7a00 	vstr	s15, [r3]
			break;
 80021f6:	e006      	b.n	8002206 <NoteOff+0x8e>
	for (int i = 0; i < MAX_VOICES; i++){
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	3301      	adds	r3, #1
 80021fc:	607b      	str	r3, [r7, #4]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2b04      	cmp	r3, #4
 8002202:	ddbf      	ble.n	8002184 <NoteOff+0xc>





}
 8002204:	bf00      	nop
 8002206:	bf00      	nop
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	200039f8 	.word	0x200039f8
 8002218:	20000104 	.word	0x20000104
 800221c:	200001e8 	.word	0x200001e8

08002220 <Init_All_LUTs>:

void Init_All_LUTs(void) {
 8002220:	b580      	push	{r7, lr}
 8002222:	ed2d 8b02 	vpush	{d8}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
	int16_t amplitude = 7000; //   ,     32,767
 800222a:	f641 3358 	movw	r3, #7000	@ 0x1b58
 800222e:	817b      	strh	r3, [r7, #10]

	for (int i = 0; i < LUT_SIZE; i++) {
 8002230:	2300      	movs	r3, #0
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	e061      	b.n	80022fa <Init_All_LUTs+0xda>
		// 1. Sine Wave ( )
		sine_lut[i] = (int16_t) (amplitude
				* sinf(2.0f * 3.141592f * (float) i / (float) LUT_SIZE));
 8002236:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800223a:	ee07 3a90 	vmov	s15, r3
 800223e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	ee07 3a90 	vmov	s15, r3
 8002248:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800224c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8002310 <Init_All_LUTs+0xf0>
 8002250:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002254:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8002314 <Init_All_LUTs+0xf4>
 8002258:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800225c:	eeb0 0a47 	vmov.f32	s0, s14
 8002260:	f007 fc3e 	bl	8009ae0 <sinf>
 8002264:	eef0 7a40 	vmov.f32	s15, s0
 8002268:	ee68 7a27 	vmul.f32	s15, s16, s15
		sine_lut[i] = (int16_t) (amplitude
 800226c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002270:	ee17 3a90 	vmov	r3, s15
 8002274:	b219      	sxth	r1, r3
 8002276:	4a28      	ldr	r2, [pc, #160]	@ (8002318 <Init_All_LUTs+0xf8>)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		// 2. Sawtooth Wave (: -Amp ~ +Amp  )
		// : -Amp + (2 * Amp * i / Size)
		float saw_val = -amplitude + (2.0f * amplitude * i / (float) LUT_SIZE);
 800227e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002282:	425b      	negs	r3, r3
 8002284:	ee07 3a90 	vmov	s15, r3
 8002288:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800228c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002290:	ee07 3a90 	vmov	s15, r3
 8002294:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002298:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	ee07 3a90 	vmov	s15, r3
 80022a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022a6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80022aa:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8002314 <Init_All_LUTs+0xf4>
 80022ae:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80022b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022b6:	edc7 7a01 	vstr	s15, [r7, #4]
		saw_lut[i] = (int16_t) saw_val;
 80022ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80022be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022c2:	ee17 3a90 	vmov	r3, s15
 80022c6:	b219      	sxth	r1, r3
 80022c8:	4a14      	ldr	r2, [pc, #80]	@ (800231c <Init_All_LUTs+0xfc>)
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		// 3. Square Wave (:  +Amp,  -Amp)
		if (i < LUT_SIZE / 2) {
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022d6:	da05      	bge.n	80022e4 <Init_All_LUTs+0xc4>
			square_lut[i] = amplitude;
 80022d8:	4911      	ldr	r1, [pc, #68]	@ (8002320 <Init_All_LUTs+0x100>)
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	897a      	ldrh	r2, [r7, #10]
 80022de:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 80022e2:	e007      	b.n	80022f4 <Init_All_LUTs+0xd4>
		} else {
			square_lut[i] = -amplitude;
 80022e4:	897b      	ldrh	r3, [r7, #10]
 80022e6:	425b      	negs	r3, r3
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	b219      	sxth	r1, r3
 80022ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002320 <Init_All_LUTs+0x100>)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < LUT_SIZE; i++) {
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	3301      	adds	r3, #1
 80022f8:	60fb      	str	r3, [r7, #12]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002300:	db99      	blt.n	8002236 <Init_All_LUTs+0x16>
		}
	}
}
 8002302:	bf00      	nop
 8002304:	bf00      	nop
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	ecbd 8b02 	vpop	{d8}
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40c90fd8 	.word	0x40c90fd8
 8002314:	44800000 	.word	0x44800000
 8002318:	200021f0 	.word	0x200021f0
 800231c:	200029f0 	.word	0x200029f0
 8002320:	200031f0 	.word	0x200031f0

08002324 <Calc_Wave_LUT>:


void Calc_Wave_LUT(int16_t *buffer, int length)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b08c      	sub	sp, #48	@ 0x30
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
    //      ( )
    static Biquad lpf;
    static int inited = 0;


    if (!inited) {
 800232e:	4bb5      	ldr	r3, [pc, #724]	@ (8002604 <Calc_Wave_LUT+0x2e0>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d114      	bne.n	8002360 <Calc_Wave_LUT+0x3c>
        biquad_reset(&lpf);
 8002336:	48b4      	ldr	r0, [pc, #720]	@ (8002608 <Calc_Wave_LUT+0x2e4>)
 8002338:	f7fe fd76 	bl	8000e28 <biquad_reset>
        biquad_set_lpf(&lpf, (float)SAMPLE_RATE, g_lpf_FC, g_lpf_Q); //  Fs SAMPLE_RATE
 800233c:	4bb3      	ldr	r3, [pc, #716]	@ (800260c <Calc_Wave_LUT+0x2e8>)
 800233e:	edd3 7a00 	vldr	s15, [r3]
 8002342:	4bb3      	ldr	r3, [pc, #716]	@ (8002610 <Calc_Wave_LUT+0x2ec>)
 8002344:	ed93 7a00 	vldr	s14, [r3]
 8002348:	eeb0 1a47 	vmov.f32	s2, s14
 800234c:	eef0 0a67 	vmov.f32	s1, s15
 8002350:	ed9f 0ab0 	vldr	s0, [pc, #704]	@ 8002614 <Calc_Wave_LUT+0x2f0>
 8002354:	48ac      	ldr	r0, [pc, #688]	@ (8002608 <Calc_Wave_LUT+0x2e4>)
 8002356:	f7fe fd85 	bl	8000e64 <biquad_set_lpf>
        inited = 1;
 800235a:	4baa      	ldr	r3, [pc, #680]	@ (8002604 <Calc_Wave_LUT+0x2e0>)
 800235c:	2201      	movs	r2, #1
 800235e:	601a      	str	r2, [r3, #0]
    }

    if (g_lpf_dirty) {
 8002360:	4bad      	ldr	r3, [pc, #692]	@ (8002618 <Calc_Wave_LUT+0x2f4>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	d011      	beq.n	800238e <Calc_Wave_LUT+0x6a>
        g_lpf_dirty = 0;
 800236a:	4bab      	ldr	r3, [pc, #684]	@ (8002618 <Calc_Wave_LUT+0x2f4>)
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
        biquad_set_lpf(&lpf, (float)SAMPLE_RATE, g_lpf_FC, g_lpf_Q);
 8002370:	4ba6      	ldr	r3, [pc, #664]	@ (800260c <Calc_Wave_LUT+0x2e8>)
 8002372:	edd3 7a00 	vldr	s15, [r3]
 8002376:	4ba6      	ldr	r3, [pc, #664]	@ (8002610 <Calc_Wave_LUT+0x2ec>)
 8002378:	ed93 7a00 	vldr	s14, [r3]
 800237c:	eeb0 1a47 	vmov.f32	s2, s14
 8002380:	eef0 0a67 	vmov.f32	s1, s15
 8002384:	ed9f 0aa3 	vldr	s0, [pc, #652]	@ 8002614 <Calc_Wave_LUT+0x2f0>
 8002388:	489f      	ldr	r0, [pc, #636]	@ (8002608 <Calc_Wave_LUT+0x2e4>)
 800238a:	f7fe fd6b 	bl	8000e64 <biquad_set_lpf>
    }


    for (int i = 0; i < length; i += 2) {
 800238e:	2300      	movs	r3, #0
 8002390:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002392:	e220      	b.n	80027d6 <Calc_Wave_LUT+0x4b2>
		buffer[i]     = 0;
 8002394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	4413      	add	r3, r2
 800239c:	2200      	movs	r2, #0
 800239e:	801a      	strh	r2, [r3, #0]
		buffer[i + 1] = 0;
 80023a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a2:	3301      	adds	r3, #1
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	4413      	add	r3, r2
 80023aa:	2200      	movs	r2, #0
 80023ac:	801a      	strh	r2, [r3, #0]
        for (int voice_idx = 0; voice_idx < MAX_VOICES; voice_idx++) {
 80023ae:	2300      	movs	r3, #0
 80023b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023b2:	e209      	b.n	80027c8 <Calc_Wave_LUT+0x4a4>
        	target_freq = adsrs[voice_idx].freq;
 80023b4:	4a99      	ldr	r2, [pc, #612]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 80023b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023b8:	212c      	movs	r1, #44	@ 0x2c
 80023ba:	fb01 f303 	mul.w	r3, r1, r3
 80023be:	4413      	add	r3, r2
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a97      	ldr	r2, [pc, #604]	@ (8002620 <Calc_Wave_LUT+0x2fc>)
 80023c4:	6013      	str	r3, [r2, #0]
        	tuning_word = adsrs[voice_idx].tuning_word; //(uint32_t)((double)target_freq * 4294967296.0 / (double)SAMPLE_RATE);
 80023c6:	4a95      	ldr	r2, [pc, #596]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 80023c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023ca:	212c      	movs	r1, #44	@ 0x2c
 80023cc:	fb01 f303 	mul.w	r3, r1, r3
 80023d0:	4413      	add	r3, r2
 80023d2:	330c      	adds	r3, #12
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a93      	ldr	r2, [pc, #588]	@ (8002624 <Calc_Wave_LUT+0x300>)
 80023d8:	6013      	str	r3, [r2, #0]

			// --- [1] ADSR    ---
			switch (adsrs[voice_idx].state) {
 80023da:	4a90      	ldr	r2, [pc, #576]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 80023dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023de:	212c      	movs	r1, #44	@ 0x2c
 80023e0:	fb01 f303 	mul.w	r3, r1, r3
 80023e4:	4413      	add	r3, r2
 80023e6:	3320      	adds	r3, #32
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	2b04      	cmp	r3, #4
 80023ec:	f200 8137 	bhi.w	800265e <Calc_Wave_LUT+0x33a>
 80023f0:	a201      	add	r2, pc, #4	@ (adr r2, 80023f8 <Calc_Wave_LUT+0xd4>)
 80023f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023f6:	bf00      	nop
 80023f8:	0800240d 	.word	0x0800240d
 80023fc:	08002423 	.word	0x08002423
 8002400:	080024f5 	.word	0x080024f5
 8002404:	0800265f 	.word	0x0800265f
 8002408:	080025ad 	.word	0x080025ad
			case ADSR_IDLE:
				adsrs[voice_idx].current_level = 0.0f;
 800240c:	4a83      	ldr	r2, [pc, #524]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 800240e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002410:	212c      	movs	r1, #44	@ 0x2c
 8002412:	fb01 f303 	mul.w	r3, r1, r3
 8002416:	4413      	add	r3, r2
 8002418:	3324      	adds	r3, #36	@ 0x24
 800241a:	f04f 0200 	mov.w	r2, #0
 800241e:	601a      	str	r2, [r3, #0]
				break;
 8002420:	e11d      	b.n	800265e <Calc_Wave_LUT+0x33a>

			case ADSR_ATTACK:
				adsrs[voice_idx].current_level += adsrs[voice_idx].step_val;
 8002422:	4a7e      	ldr	r2, [pc, #504]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 8002424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002426:	212c      	movs	r1, #44	@ 0x2c
 8002428:	fb01 f303 	mul.w	r3, r1, r3
 800242c:	4413      	add	r3, r2
 800242e:	3324      	adds	r3, #36	@ 0x24
 8002430:	ed93 7a00 	vldr	s14, [r3]
 8002434:	4a79      	ldr	r2, [pc, #484]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 8002436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002438:	212c      	movs	r1, #44	@ 0x2c
 800243a:	fb01 f303 	mul.w	r3, r1, r3
 800243e:	4413      	add	r3, r2
 8002440:	3328      	adds	r3, #40	@ 0x28
 8002442:	edd3 7a00 	vldr	s15, [r3]
 8002446:	ee77 7a27 	vadd.f32	s15, s14, s15
 800244a:	4a74      	ldr	r2, [pc, #464]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 800244c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800244e:	212c      	movs	r1, #44	@ 0x2c
 8002450:	fb01 f303 	mul.w	r3, r1, r3
 8002454:	4413      	add	r3, r2
 8002456:	3324      	adds	r3, #36	@ 0x24
 8002458:	edc3 7a00 	vstr	s15, [r3]

				if (adsrs[voice_idx].current_level >= 1.0f) {
 800245c:	4a6f      	ldr	r2, [pc, #444]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 800245e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002460:	212c      	movs	r1, #44	@ 0x2c
 8002462:	fb01 f303 	mul.w	r3, r1, r3
 8002466:	4413      	add	r3, r2
 8002468:	3324      	adds	r3, #36	@ 0x24
 800246a:	edd3 7a00 	vldr	s15, [r3]
 800246e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002472:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800247a:	da00      	bge.n	800247e <Calc_Wave_LUT+0x15a>
					adsrs[voice_idx].current_level = 1.0f;
					adsrs[voice_idx].state = ADSR_DECAY;
					adsrs[voice_idx].step_val = (1.0f - adsrs[voice_idx].sustain_level) / (float)adsrs[voice_idx].decay_steps;
					printf("attack to decay\n");
				}
				break;
 800247c:	e0ef      	b.n	800265e <Calc_Wave_LUT+0x33a>
					adsrs[voice_idx].current_level = 1.0f;
 800247e:	4a67      	ldr	r2, [pc, #412]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 8002480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002482:	212c      	movs	r1, #44	@ 0x2c
 8002484:	fb01 f303 	mul.w	r3, r1, r3
 8002488:	4413      	add	r3, r2
 800248a:	3324      	adds	r3, #36	@ 0x24
 800248c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002490:	601a      	str	r2, [r3, #0]
					adsrs[voice_idx].state = ADSR_DECAY;
 8002492:	4a62      	ldr	r2, [pc, #392]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 8002494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002496:	212c      	movs	r1, #44	@ 0x2c
 8002498:	fb01 f303 	mul.w	r3, r1, r3
 800249c:	4413      	add	r3, r2
 800249e:	3320      	adds	r3, #32
 80024a0:	2202      	movs	r2, #2
 80024a2:	701a      	strb	r2, [r3, #0]
					adsrs[voice_idx].step_val = (1.0f - adsrs[voice_idx].sustain_level) / (float)adsrs[voice_idx].decay_steps;
 80024a4:	4a5d      	ldr	r2, [pc, #372]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 80024a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024a8:	212c      	movs	r1, #44	@ 0x2c
 80024aa:	fb01 f303 	mul.w	r3, r1, r3
 80024ae:	4413      	add	r3, r2
 80024b0:	3318      	adds	r3, #24
 80024b2:	edd3 7a00 	vldr	s15, [r3]
 80024b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80024ba:	ee77 6a67 	vsub.f32	s13, s14, s15
 80024be:	4a57      	ldr	r2, [pc, #348]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 80024c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c2:	212c      	movs	r1, #44	@ 0x2c
 80024c4:	fb01 f303 	mul.w	r3, r1, r3
 80024c8:	4413      	add	r3, r2
 80024ca:	3314      	adds	r3, #20
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	ee07 3a90 	vmov	s15, r3
 80024d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024da:	4a50      	ldr	r2, [pc, #320]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 80024dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024de:	212c      	movs	r1, #44	@ 0x2c
 80024e0:	fb01 f303 	mul.w	r3, r1, r3
 80024e4:	4413      	add	r3, r2
 80024e6:	3328      	adds	r3, #40	@ 0x28
 80024e8:	edc3 7a00 	vstr	s15, [r3]
					printf("attack to decay\n");
 80024ec:	484e      	ldr	r0, [pc, #312]	@ (8002628 <Calc_Wave_LUT+0x304>)
 80024ee:	f006 fbe5 	bl	8008cbc <puts>
				break;
 80024f2:	e0b4      	b.n	800265e <Calc_Wave_LUT+0x33a>

			case ADSR_DECAY:
				adsrs[voice_idx].current_level -= adsrs[voice_idx].step_val;
 80024f4:	4a49      	ldr	r2, [pc, #292]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 80024f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f8:	212c      	movs	r1, #44	@ 0x2c
 80024fa:	fb01 f303 	mul.w	r3, r1, r3
 80024fe:	4413      	add	r3, r2
 8002500:	3324      	adds	r3, #36	@ 0x24
 8002502:	ed93 7a00 	vldr	s14, [r3]
 8002506:	4a45      	ldr	r2, [pc, #276]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 8002508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800250a:	212c      	movs	r1, #44	@ 0x2c
 800250c:	fb01 f303 	mul.w	r3, r1, r3
 8002510:	4413      	add	r3, r2
 8002512:	3328      	adds	r3, #40	@ 0x28
 8002514:	edd3 7a00 	vldr	s15, [r3]
 8002518:	ee77 7a67 	vsub.f32	s15, s14, s15
 800251c:	4a3f      	ldr	r2, [pc, #252]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 800251e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002520:	212c      	movs	r1, #44	@ 0x2c
 8002522:	fb01 f303 	mul.w	r3, r1, r3
 8002526:	4413      	add	r3, r2
 8002528:	3324      	adds	r3, #36	@ 0x24
 800252a:	edc3 7a00 	vstr	s15, [r3]
				if (adsrs[voice_idx].current_level <= adsrs[voice_idx].sustain_level) {
 800252e:	4a3b      	ldr	r2, [pc, #236]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 8002530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002532:	212c      	movs	r1, #44	@ 0x2c
 8002534:	fb01 f303 	mul.w	r3, r1, r3
 8002538:	4413      	add	r3, r2
 800253a:	3324      	adds	r3, #36	@ 0x24
 800253c:	ed93 7a00 	vldr	s14, [r3]
 8002540:	4a36      	ldr	r2, [pc, #216]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 8002542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002544:	212c      	movs	r1, #44	@ 0x2c
 8002546:	fb01 f303 	mul.w	r3, r1, r3
 800254a:	4413      	add	r3, r2
 800254c:	3318      	adds	r3, #24
 800254e:	edd3 7a00 	vldr	s15, [r3]
 8002552:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800255a:	d900      	bls.n	800255e <Calc_Wave_LUT+0x23a>
					adsrs[voice_idx].current_level = adsrs[voice_idx].sustain_level;
					adsrs[voice_idx].state = ADSR_SUSTAIN;
					adsrs[voice_idx].step_val = 0.0f;
				    printf("ADSR_DECAY to ADSR_SUSTAIN\n");
				}
				break;
 800255c:	e07f      	b.n	800265e <Calc_Wave_LUT+0x33a>
					adsrs[voice_idx].current_level = adsrs[voice_idx].sustain_level;
 800255e:	4a2f      	ldr	r2, [pc, #188]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 8002560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002562:	212c      	movs	r1, #44	@ 0x2c
 8002564:	fb01 f303 	mul.w	r3, r1, r3
 8002568:	4413      	add	r3, r2
 800256a:	3318      	adds	r3, #24
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	492b      	ldr	r1, [pc, #172]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 8002570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002572:	202c      	movs	r0, #44	@ 0x2c
 8002574:	fb00 f303 	mul.w	r3, r0, r3
 8002578:	440b      	add	r3, r1
 800257a:	3324      	adds	r3, #36	@ 0x24
 800257c:	601a      	str	r2, [r3, #0]
					adsrs[voice_idx].state = ADSR_SUSTAIN;
 800257e:	4a27      	ldr	r2, [pc, #156]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 8002580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002582:	212c      	movs	r1, #44	@ 0x2c
 8002584:	fb01 f303 	mul.w	r3, r1, r3
 8002588:	4413      	add	r3, r2
 800258a:	3320      	adds	r3, #32
 800258c:	2203      	movs	r2, #3
 800258e:	701a      	strb	r2, [r3, #0]
					adsrs[voice_idx].step_val = 0.0f;
 8002590:	4a22      	ldr	r2, [pc, #136]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 8002592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002594:	212c      	movs	r1, #44	@ 0x2c
 8002596:	fb01 f303 	mul.w	r3, r1, r3
 800259a:	4413      	add	r3, r2
 800259c:	3328      	adds	r3, #40	@ 0x28
 800259e:	f04f 0200 	mov.w	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
				    printf("ADSR_DECAY to ADSR_SUSTAIN\n");
 80025a4:	4821      	ldr	r0, [pc, #132]	@ (800262c <Calc_Wave_LUT+0x308>)
 80025a6:	f006 fb89 	bl	8008cbc <puts>
				break;
 80025aa:	e058      	b.n	800265e <Calc_Wave_LUT+0x33a>

			case ADSR_SUSTAIN:
				break;

			case ADSR_RELEASE:
				adsrs[voice_idx].current_level -= adsrs[voice_idx].step_val;
 80025ac:	4a1b      	ldr	r2, [pc, #108]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 80025ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025b0:	212c      	movs	r1, #44	@ 0x2c
 80025b2:	fb01 f303 	mul.w	r3, r1, r3
 80025b6:	4413      	add	r3, r2
 80025b8:	3324      	adds	r3, #36	@ 0x24
 80025ba:	ed93 7a00 	vldr	s14, [r3]
 80025be:	4a17      	ldr	r2, [pc, #92]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 80025c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025c2:	212c      	movs	r1, #44	@ 0x2c
 80025c4:	fb01 f303 	mul.w	r3, r1, r3
 80025c8:	4413      	add	r3, r2
 80025ca:	3328      	adds	r3, #40	@ 0x28
 80025cc:	edd3 7a00 	vldr	s15, [r3]
 80025d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025d4:	4a11      	ldr	r2, [pc, #68]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 80025d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025d8:	212c      	movs	r1, #44	@ 0x2c
 80025da:	fb01 f303 	mul.w	r3, r1, r3
 80025de:	4413      	add	r3, r2
 80025e0:	3324      	adds	r3, #36	@ 0x24
 80025e2:	edc3 7a00 	vstr	s15, [r3]
				if (adsrs[voice_idx].current_level <= 0.0f) {
 80025e6:	4a0d      	ldr	r2, [pc, #52]	@ (800261c <Calc_Wave_LUT+0x2f8>)
 80025e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ea:	212c      	movs	r1, #44	@ 0x2c
 80025ec:	fb01 f303 	mul.w	r3, r1, r3
 80025f0:	4413      	add	r3, r2
 80025f2:	3324      	adds	r3, #36	@ 0x24
 80025f4:	edd3 7a00 	vldr	s15, [r3]
 80025f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002600:	d916      	bls.n	8002630 <Calc_Wave_LUT+0x30c>
					adsrs[voice_idx].current_level = 0.0f;
					adsrs[voice_idx].state = ADSR_IDLE;
					printf("ADSR_RELEASE to idle\n");
				}
				break;
 8002602:	e02b      	b.n	800265c <Calc_Wave_LUT+0x338>
 8002604:	20003ad8 	.word	0x20003ad8
 8002608:	20003adc 	.word	0x20003adc
 800260c:	20000044 	.word	0x20000044
 8002610:	20000040 	.word	0x20000040
 8002614:	472c4400 	.word	0x472c4400
 8002618:	20000048 	.word	0x20000048
 800261c:	200039f8 	.word	0x200039f8
 8002620:	2000003c 	.word	0x2000003c
 8002624:	200039f0 	.word	0x200039f0
 8002628:	0800a5dc 	.word	0x0800a5dc
 800262c:	0800a5ec 	.word	0x0800a5ec
					adsrs[voice_idx].current_level = 0.0f;
 8002630:	4a6e      	ldr	r2, [pc, #440]	@ (80027ec <Calc_Wave_LUT+0x4c8>)
 8002632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002634:	212c      	movs	r1, #44	@ 0x2c
 8002636:	fb01 f303 	mul.w	r3, r1, r3
 800263a:	4413      	add	r3, r2
 800263c:	3324      	adds	r3, #36	@ 0x24
 800263e:	f04f 0200 	mov.w	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
					adsrs[voice_idx].state = ADSR_IDLE;
 8002644:	4a69      	ldr	r2, [pc, #420]	@ (80027ec <Calc_Wave_LUT+0x4c8>)
 8002646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002648:	212c      	movs	r1, #44	@ 0x2c
 800264a:	fb01 f303 	mul.w	r3, r1, r3
 800264e:	4413      	add	r3, r2
 8002650:	3320      	adds	r3, #32
 8002652:	2200      	movs	r2, #0
 8002654:	701a      	strb	r2, [r3, #0]
					printf("ADSR_RELEASE to idle\n");
 8002656:	4866      	ldr	r0, [pc, #408]	@ (80027f0 <Calc_Wave_LUT+0x4cc>)
 8002658:	f006 fb30 	bl	8008cbc <puts>
				break;
 800265c:	bf00      	nop
			}

			// --- [2]   0 ---
			if (adsrs[voice_idx].current_level <= 0.0001f) {
 800265e:	4a63      	ldr	r2, [pc, #396]	@ (80027ec <Calc_Wave_LUT+0x4c8>)
 8002660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002662:	212c      	movs	r1, #44	@ 0x2c
 8002664:	fb01 f303 	mul.w	r3, r1, r3
 8002668:	4413      	add	r3, r2
 800266a:	3324      	adds	r3, #36	@ 0x24
 800266c:	edd3 7a00 	vldr	s15, [r3]
 8002670:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 80027f4 <Calc_Wave_LUT+0x4d0>
 8002674:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267c:	d813      	bhi.n	80026a6 <Calc_Wave_LUT+0x382>

				adsrs[voice_idx].phase_accumulator += tuning_word;
 800267e:	4a5b      	ldr	r2, [pc, #364]	@ (80027ec <Calc_Wave_LUT+0x4c8>)
 8002680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002682:	212c      	movs	r1, #44	@ 0x2c
 8002684:	fb01 f303 	mul.w	r3, r1, r3
 8002688:	4413      	add	r3, r2
 800268a:	3308      	adds	r3, #8
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	4b5a      	ldr	r3, [pc, #360]	@ (80027f8 <Calc_Wave_LUT+0x4d4>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	441a      	add	r2, r3
 8002694:	4955      	ldr	r1, [pc, #340]	@ (80027ec <Calc_Wave_LUT+0x4c8>)
 8002696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002698:	202c      	movs	r0, #44	@ 0x2c
 800269a:	fb00 f303 	mul.w	r3, r0, r3
 800269e:	440b      	add	r3, r1
 80026a0:	3308      	adds	r3, #8
 80026a2:	601a      	str	r2, [r3, #0]
				continue;
 80026a4:	e08d      	b.n	80027c2 <Calc_Wave_LUT+0x49e>
			}

			// --- [3]   + ADSR ---
			uint32_t index = adsrs[voice_idx].phase_accumulator >> LUT_SHIFT;
 80026a6:	4a51      	ldr	r2, [pc, #324]	@ (80027ec <Calc_Wave_LUT+0x4c8>)
 80026a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026aa:	212c      	movs	r1, #44	@ 0x2c
 80026ac:	fb01 f303 	mul.w	r3, r1, r3
 80026b0:	4413      	add	r3, r2
 80026b2:	3308      	adds	r3, #8
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	0d9b      	lsrs	r3, r3, #22
 80026b8:	623b      	str	r3, [r7, #32]
			int16_t raw_val = current_lut[index];
 80026ba:	4b50      	ldr	r3, [pc, #320]	@ (80027fc <Calc_Wave_LUT+0x4d8>)
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	6a3b      	ldr	r3, [r7, #32]
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	4413      	add	r3, r2
 80026c4:	881b      	ldrh	r3, [r3, #0]
 80026c6:	83fb      	strh	r3, [r7, #30]
			float s = (float)raw_val * adsrs[voice_idx].current_level; // float 
 80026c8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80026cc:	ee07 3a90 	vmov	s15, r3
 80026d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026d4:	4a45      	ldr	r2, [pc, #276]	@ (80027ec <Calc_Wave_LUT+0x4c8>)
 80026d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026d8:	212c      	movs	r1, #44	@ 0x2c
 80026da:	fb01 f303 	mul.w	r3, r1, r3
 80026de:	4413      	add	r3, r2
 80026e0:	3324      	adds	r3, #36	@ 0x24
 80026e2:	edd3 7a00 	vldr	s15, [r3]
 80026e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ea:	edc7 7a06 	vstr	s15, [r7, #24]

			// --- [4]  IIR   ---
			float x = s / 32768.0f;
 80026ee:	ed97 7a06 	vldr	s14, [r7, #24]
 80026f2:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8002800 <Calc_Wave_LUT+0x4dc>
 80026f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026fa:	edc7 7a05 	vstr	s15, [r7, #20]
			float y = biquad_process(&lpf, x);
 80026fe:	ed97 0a05 	vldr	s0, [r7, #20]
 8002702:	4840      	ldr	r0, [pc, #256]	@ (8002804 <Calc_Wave_LUT+0x4e0>)
 8002704:	f7fe fc90 	bl	8001028 <biquad_process>
 8002708:	ed87 0a04 	vstr	s0, [r7, #16]

			float out_f = y * 32767.0f;
 800270c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002710:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8002808 <Calc_Wave_LUT+0x4e4>
 8002714:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002718:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			if (out_f >  32767.0f) out_f =  32767.0f;
 800271c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002720:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8002808 <Calc_Wave_LUT+0x4e4>
 8002724:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800272c:	dd01      	ble.n	8002732 <Calc_Wave_LUT+0x40e>
 800272e:	4b37      	ldr	r3, [pc, #220]	@ (800280c <Calc_Wave_LUT+0x4e8>)
 8002730:	627b      	str	r3, [r7, #36]	@ 0x24
			if (out_f < -32768.0f) out_f = -32768.0f;
 8002732:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002736:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8002810 <Calc_Wave_LUT+0x4ec>
 800273a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800273e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002742:	d502      	bpl.n	800274a <Calc_Wave_LUT+0x426>
 8002744:	f04f 4347 	mov.w	r3, #3338665984	@ 0xc7000000
 8002748:	627b      	str	r3, [r7, #36]	@ 0x24

			int16_t out = (int16_t)out_f;
 800274a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800274e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002752:	ee17 3a90 	vmov	r3, s15
 8002756:	81fb      	strh	r3, [r7, #14]

			buffer[i]     += out;
 8002758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	4413      	add	r3, r2
 8002760:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002764:	b29a      	uxth	r2, r3
 8002766:	89fb      	ldrh	r3, [r7, #14]
 8002768:	4413      	add	r3, r2
 800276a:	b299      	uxth	r1, r3
 800276c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	4413      	add	r3, r2
 8002774:	b20a      	sxth	r2, r1
 8002776:	801a      	strh	r2, [r3, #0]
			buffer[i + 1] += out;
 8002778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800277a:	3301      	adds	r3, #1
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	4413      	add	r3, r2
 8002782:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002786:	b29a      	uxth	r2, r3
 8002788:	89fb      	ldrh	r3, [r7, #14]
 800278a:	4413      	add	r3, r2
 800278c:	b299      	uxth	r1, r3
 800278e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002790:	3301      	adds	r3, #1
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	4413      	add	r3, r2
 8002798:	b20a      	sxth	r2, r1
 800279a:	801a      	strh	r2, [r3, #0]

			adsrs[voice_idx].phase_accumulator += tuning_word;
 800279c:	4a13      	ldr	r2, [pc, #76]	@ (80027ec <Calc_Wave_LUT+0x4c8>)
 800279e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a0:	212c      	movs	r1, #44	@ 0x2c
 80027a2:	fb01 f303 	mul.w	r3, r1, r3
 80027a6:	4413      	add	r3, r2
 80027a8:	3308      	adds	r3, #8
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	4b12      	ldr	r3, [pc, #72]	@ (80027f8 <Calc_Wave_LUT+0x4d4>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	441a      	add	r2, r3
 80027b2:	490e      	ldr	r1, [pc, #56]	@ (80027ec <Calc_Wave_LUT+0x4c8>)
 80027b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027b6:	202c      	movs	r0, #44	@ 0x2c
 80027b8:	fb00 f303 	mul.w	r3, r0, r3
 80027bc:	440b      	add	r3, r1
 80027be:	3308      	adds	r3, #8
 80027c0:	601a      	str	r2, [r3, #0]
        for (int voice_idx = 0; voice_idx < MAX_VOICES; voice_idx++) {
 80027c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027c4:	3301      	adds	r3, #1
 80027c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	f77f adf2 	ble.w	80023b4 <Calc_Wave_LUT+0x90>
    for (int i = 0; i < length; i += 2) {
 80027d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027d2:	3302      	adds	r3, #2
 80027d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	429a      	cmp	r2, r3
 80027dc:	f6ff adda 	blt.w	8002394 <Calc_Wave_LUT+0x70>
		}

    }
}
 80027e0:	bf00      	nop
 80027e2:	bf00      	nop
 80027e4:	3730      	adds	r7, #48	@ 0x30
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	200039f8 	.word	0x200039f8
 80027f0:	0800a608 	.word	0x0800a608
 80027f4:	38d1b717 	.word	0x38d1b717
 80027f8:	200039f0 	.word	0x200039f0
 80027fc:	20000038 	.word	0x20000038
 8002800:	47000000 	.word	0x47000000
 8002804:	20003adc 	.word	0x20003adc
 8002808:	46fffe00 	.word	0x46fffe00
 800280c:	46fffe00 	.word	0x46fffe00
 8002810:	c7000000 	.word	0xc7000000

08002814 <StartAudioTask>:
void StartAudioTask(void *argument) {
 8002814:	b5b0      	push	{r4, r5, r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]

	audioTaskHandle = xTaskGetCurrentTaskHandle();
 800281c:	f004 fe52 	bl	80074c4 <xTaskGetCurrentTaskHandle>
 8002820:	4603      	mov	r3, r0
 8002822:	4a23      	ldr	r2, [pc, #140]	@ (80028b0 <StartAudioTask+0x9c>)
 8002824:	6013      	str	r3, [r2, #0]

    for (int i = 0; i < MAX_VOICES; i++) {
 8002826:	2300      	movs	r3, #0
 8002828:	60fb      	str	r3, [r7, #12]
 800282a:	e013      	b.n	8002854 <StartAudioTask+0x40>
        adsrs[i] = basic_adsr;
 800282c:	4a21      	ldr	r2, [pc, #132]	@ (80028b4 <StartAudioTask+0xa0>)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	212c      	movs	r1, #44	@ 0x2c
 8002832:	fb01 f303 	mul.w	r3, r1, r3
 8002836:	4413      	add	r3, r2
 8002838:	4a1f      	ldr	r2, [pc, #124]	@ (80028b8 <StartAudioTask+0xa4>)
 800283a:	461c      	mov	r4, r3
 800283c:	4615      	mov	r5, r2
 800283e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002840:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002842:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002844:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002846:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800284a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    for (int i = 0; i < MAX_VOICES; i++) {
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	3301      	adds	r3, #1
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2b04      	cmp	r3, #4
 8002858:	dde8      	ble.n	800282c <StartAudioTask+0x18>
    }

	Init_All_LUTs();
 800285a:	f7ff fce1 	bl	8002220 <Init_All_LUTs>

	Calc_Wave_LUT(&i2s_buffer[0], BUFFER_SIZE);
 800285e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002862:	4816      	ldr	r0, [pc, #88]	@ (80028bc <StartAudioTask+0xa8>)
 8002864:	f7ff fd5e 	bl	8002324 <Calc_Wave_LUT>

	HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*) i2s_buffer, BUFFER_SIZE);
 8002868:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800286c:	4913      	ldr	r1, [pc, #76]	@ (80028bc <StartAudioTask+0xa8>)
 800286e:	4814      	ldr	r0, [pc, #80]	@ (80028c0 <StartAudioTask+0xac>)
 8002870:	f001 fa96 	bl	8003da0 <HAL_I2S_Transmit_DMA>
	uint32_t ulNotificationValue;

	//  

	for (;;) {
		xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY);
 8002874:	f107 0208 	add.w	r2, r7, #8
 8002878:	f04f 33ff 	mov.w	r3, #4294967295
 800287c:	f04f 31ff 	mov.w	r1, #4294967295
 8002880:	2000      	movs	r0, #0
 8002882:	f004 ffbd 	bl	8007800 <xTaskNotifyWait>

		if ((ulNotificationValue & 0x01) != 0) {
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	f003 0301 	and.w	r3, r3, #1
 800288c:	2b00      	cmp	r3, #0
 800288e:	d004      	beq.n	800289a <StartAudioTask+0x86>
			Calc_Wave_LUT(&i2s_buffer[0], BUFFER_SIZE / 2); //  
 8002890:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002894:	4809      	ldr	r0, [pc, #36]	@ (80028bc <StartAudioTask+0xa8>)
 8002896:	f7ff fd45 	bl	8002324 <Calc_Wave_LUT>
		}

		if ((ulNotificationValue & 0x02) != 0) {
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d0e7      	beq.n	8002874 <StartAudioTask+0x60>
			Calc_Wave_LUT(&i2s_buffer[BUFFER_SIZE / 2], BUFFER_SIZE / 2); //  
 80028a4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80028a8:	4806      	ldr	r0, [pc, #24]	@ (80028c4 <StartAudioTask+0xb0>)
 80028aa:	f7ff fd3b 	bl	8002324 <Calc_Wave_LUT>
		xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY);
 80028ae:	e7e1      	b.n	8002874 <StartAudioTask+0x60>
 80028b0:	200039f4 	.word	0x200039f4
 80028b4:	200039f8 	.word	0x200039f8
 80028b8:	2000004c 	.word	0x2000004c
 80028bc:	200001f0 	.word	0x200001f0
 80028c0:	2000011c 	.word	0x2000011c
 80028c4:	200011f0 	.word	0x200011f0

080028c8 <HAL_I2S_TxHalfCpltCallback>:
		}
	}
}

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b086      	sub	sp, #24
 80028cc:	af02      	add	r7, sp, #8
 80028ce:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80028d0:	2300      	movs	r3, #0
 80028d2:	60fb      	str	r3, [r7, #12]
	if (audioTaskHandle != NULL) {
 80028d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002910 <HAL_I2S_TxHalfCpltCallback+0x48>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d014      	beq.n	8002906 <HAL_I2S_TxHalfCpltCallback+0x3e>
		//    (Bit 0 )
		xTaskNotifyFromISR(audioTaskHandle, 0x01, eSetBits,
 80028dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002910 <HAL_I2S_TxHalfCpltCallback+0x48>)
 80028de:	6818      	ldr	r0, [r3, #0]
 80028e0:	f107 030c 	add.w	r3, r7, #12
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	2300      	movs	r3, #0
 80028e8:	2201      	movs	r2, #1
 80028ea:	2101      	movs	r1, #1
 80028ec:	f004 ffe8 	bl	80078c0 <xTaskGenericNotifyFromISR>
				&xHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken); //    
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d007      	beq.n	8002906 <HAL_I2S_TxHalfCpltCallback+0x3e>
 80028f6:	4b07      	ldr	r3, [pc, #28]	@ (8002914 <HAL_I2S_TxHalfCpltCallback+0x4c>)
 80028f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028fc:	601a      	str	r2, [r3, #0]
 80028fe:	f3bf 8f4f 	dsb	sy
 8002902:	f3bf 8f6f 	isb	sy
	}
}
 8002906:	bf00      	nop
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	200039f4 	.word	0x200039f4
 8002914:	e000ed04 	.word	0xe000ed04

08002918 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af02      	add	r7, sp, #8
 800291e:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002920:	2300      	movs	r3, #0
 8002922:	60fb      	str	r3, [r7, #12]
	if (audioTaskHandle != NULL) {
 8002924:	4b0e      	ldr	r3, [pc, #56]	@ (8002960 <HAL_I2S_TxCpltCallback+0x48>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d014      	beq.n	8002956 <HAL_I2S_TxCpltCallback+0x3e>
		//    (Bit 1 )
		xTaskNotifyFromISR(audioTaskHandle, 0x02, eSetBits,
 800292c:	4b0c      	ldr	r3, [pc, #48]	@ (8002960 <HAL_I2S_TxCpltCallback+0x48>)
 800292e:	6818      	ldr	r0, [r3, #0]
 8002930:	f107 030c 	add.w	r3, r7, #12
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	2300      	movs	r3, #0
 8002938:	2201      	movs	r2, #1
 800293a:	2102      	movs	r1, #2
 800293c:	f004 ffc0 	bl	80078c0 <xTaskGenericNotifyFromISR>
				&xHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d007      	beq.n	8002956 <HAL_I2S_TxCpltCallback+0x3e>
 8002946:	4b07      	ldr	r3, [pc, #28]	@ (8002964 <HAL_I2S_TxCpltCallback+0x4c>)
 8002948:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800294c:	601a      	str	r2, [r3, #0]
 800294e:	f3bf 8f4f 	dsb	sy
 8002952:	f3bf 8f6f 	isb	sy
	}
}
 8002956:	bf00      	nop
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	200039f4 	.word	0x200039f4
 8002964:	e000ed04 	.word	0xe000ed04

08002968 <InitTasks>:


void InitTasks(void) {
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af02      	add	r7, sp, #8
	xTaskCreate(StartAudioTask, "AudioTask", 256, NULL, 52, &audioTaskHandle);
 800296e:	4b07      	ldr	r3, [pc, #28]	@ (800298c <InitTasks+0x24>)
 8002970:	9301      	str	r3, [sp, #4]
 8002972:	2334      	movs	r3, #52	@ 0x34
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	2300      	movs	r3, #0
 8002978:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800297c:	4904      	ldr	r1, [pc, #16]	@ (8002990 <InitTasks+0x28>)
 800297e:	4805      	ldr	r0, [pc, #20]	@ (8002994 <InitTasks+0x2c>)
 8002980:	f003 ff96 	bl	80068b0 <xTaskCreate>
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	200039f4 	.word	0x200039f4
 8002990:	0800a620 	.word	0x0800a620
 8002994:	08002815 	.word	0x08002815

08002998 <Test>:

void Test(void) {
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
//	// 5. (G4)
//	target_freq = FREQ_G4;
//	NoteOn();
//	vTaskDelay(pdMS_TO_TICKS(1000));
//	NoteOff();
	vTaskDelay(pdMS_TO_TICKS(1000));
 800299c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80029a0:	f004 f8e4 	bl	8006b6c <vTaskDelay>
}
 80029a4:	bf00      	nop
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	607b      	str	r3, [r7, #4]
 80029b2:	4b12      	ldr	r3, [pc, #72]	@ (80029fc <HAL_MspInit+0x54>)
 80029b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b6:	4a11      	ldr	r2, [pc, #68]	@ (80029fc <HAL_MspInit+0x54>)
 80029b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80029be:	4b0f      	ldr	r3, [pc, #60]	@ (80029fc <HAL_MspInit+0x54>)
 80029c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029c6:	607b      	str	r3, [r7, #4]
 80029c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029ca:	2300      	movs	r3, #0
 80029cc:	603b      	str	r3, [r7, #0]
 80029ce:	4b0b      	ldr	r3, [pc, #44]	@ (80029fc <HAL_MspInit+0x54>)
 80029d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d2:	4a0a      	ldr	r2, [pc, #40]	@ (80029fc <HAL_MspInit+0x54>)
 80029d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80029da:	4b08      	ldr	r3, [pc, #32]	@ (80029fc <HAL_MspInit+0x54>)
 80029dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e2:	603b      	str	r3, [r7, #0]
 80029e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80029e6:	2200      	movs	r2, #0
 80029e8:	210f      	movs	r1, #15
 80029ea:	f06f 0001 	mvn.w	r0, #1
 80029ee:	f000 fb2f 	bl	8003050 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029f2:	bf00      	nop
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	40023800 	.word	0x40023800

08002a00 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b090      	sub	sp, #64	@ 0x40
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	601a      	str	r2, [r3, #0]
 8002a10:	605a      	str	r2, [r3, #4]
 8002a12:	609a      	str	r2, [r3, #8]
 8002a14:	60da      	str	r2, [r3, #12]
 8002a16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a18:	f107 0314 	add.w	r3, r7, #20
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	605a      	str	r2, [r3, #4]
 8002a22:	609a      	str	r2, [r3, #8]
 8002a24:	60da      	str	r2, [r3, #12]
 8002a26:	611a      	str	r2, [r3, #16]
 8002a28:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI1)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a3f      	ldr	r2, [pc, #252]	@ (8002b2c <HAL_I2S_MspInit+0x12c>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d176      	bne.n	8002b22 <HAL_I2S_MspInit+0x122>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002a34:	2301      	movs	r3, #1
 8002a36:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8002a38:	23c0      	movs	r3, #192	@ 0xc0
 8002a3a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 8002a3c:	2310      	movs	r3, #16
 8002a3e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002a40:	2302      	movs	r3, #2
 8002a42:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a44:	f107 0314 	add.w	r3, r7, #20
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f002 fa79 	bl	8004f40 <HAL_RCCEx_PeriphCLKConfig>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 8002a54:	f7fe ff58 	bl	8001908 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a58:	2300      	movs	r3, #0
 8002a5a:	613b      	str	r3, [r7, #16]
 8002a5c:	4b34      	ldr	r3, [pc, #208]	@ (8002b30 <HAL_I2S_MspInit+0x130>)
 8002a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a60:	4a33      	ldr	r2, [pc, #204]	@ (8002b30 <HAL_I2S_MspInit+0x130>)
 8002a62:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a66:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a68:	4b31      	ldr	r3, [pc, #196]	@ (8002b30 <HAL_I2S_MspInit+0x130>)
 8002a6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a70:	613b      	str	r3, [r7, #16]
 8002a72:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a74:	2300      	movs	r3, #0
 8002a76:	60fb      	str	r3, [r7, #12]
 8002a78:	4b2d      	ldr	r3, [pc, #180]	@ (8002b30 <HAL_I2S_MspInit+0x130>)
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7c:	4a2c      	ldr	r2, [pc, #176]	@ (8002b30 <HAL_I2S_MspInit+0x130>)
 8002a7e:	f043 0301 	orr.w	r3, r3, #1
 8002a82:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a84:	4b2a      	ldr	r3, [pc, #168]	@ (8002b30 <HAL_I2S_MspInit+0x130>)
 8002a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA7     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8002a90:	23b0      	movs	r3, #176	@ 0xb0
 8002a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a94:	2302      	movs	r3, #2
 8002a96:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002aa0:	2305      	movs	r3, #5
 8002aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aa4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	4822      	ldr	r0, [pc, #136]	@ (8002b34 <HAL_I2S_MspInit+0x134>)
 8002aac:	f000 fe6a 	bl	8003784 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8002ab0:	4b21      	ldr	r3, [pc, #132]	@ (8002b38 <HAL_I2S_MspInit+0x138>)
 8002ab2:	4a22      	ldr	r2, [pc, #136]	@ (8002b3c <HAL_I2S_MspInit+0x13c>)
 8002ab4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8002ab6:	4b20      	ldr	r3, [pc, #128]	@ (8002b38 <HAL_I2S_MspInit+0x138>)
 8002ab8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002abc:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002abe:	4b1e      	ldr	r3, [pc, #120]	@ (8002b38 <HAL_I2S_MspInit+0x138>)
 8002ac0:	2240      	movs	r2, #64	@ 0x40
 8002ac2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ac4:	4b1c      	ldr	r3, [pc, #112]	@ (8002b38 <HAL_I2S_MspInit+0x138>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002aca:	4b1b      	ldr	r3, [pc, #108]	@ (8002b38 <HAL_I2S_MspInit+0x138>)
 8002acc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ad0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ad2:	4b19      	ldr	r3, [pc, #100]	@ (8002b38 <HAL_I2S_MspInit+0x138>)
 8002ad4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002ad8:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002ada:	4b17      	ldr	r3, [pc, #92]	@ (8002b38 <HAL_I2S_MspInit+0x138>)
 8002adc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ae0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8002ae2:	4b15      	ldr	r3, [pc, #84]	@ (8002b38 <HAL_I2S_MspInit+0x138>)
 8002ae4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ae8:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002aea:	4b13      	ldr	r3, [pc, #76]	@ (8002b38 <HAL_I2S_MspInit+0x138>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002af0:	4b11      	ldr	r3, [pc, #68]	@ (8002b38 <HAL_I2S_MspInit+0x138>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002af6:	4810      	ldr	r0, [pc, #64]	@ (8002b38 <HAL_I2S_MspInit+0x138>)
 8002af8:	f000 fad4 	bl	80030a4 <HAL_DMA_Init>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <HAL_I2S_MspInit+0x106>
    {
      Error_Handler();
 8002b02:	f7fe ff01 	bl	8001908 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4a0b      	ldr	r2, [pc, #44]	@ (8002b38 <HAL_I2S_MspInit+0x138>)
 8002b0a:	639a      	str	r2, [r3, #56]	@ 0x38
 8002b0c:	4a0a      	ldr	r2, [pc, #40]	@ (8002b38 <HAL_I2S_MspInit+0x138>)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8002b12:	2200      	movs	r2, #0
 8002b14:	2105      	movs	r1, #5
 8002b16:	2023      	movs	r0, #35	@ 0x23
 8002b18:	f000 fa9a 	bl	8003050 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002b1c:	2023      	movs	r0, #35	@ 0x23
 8002b1e:	f000 fab3 	bl	8003088 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002b22:	bf00      	nop
 8002b24:	3740      	adds	r7, #64	@ 0x40
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40013000 	.word	0x40013000
 8002b30:	40023800 	.word	0x40023800
 8002b34:	40020000 	.word	0x40020000
 8002b38:	20000164 	.word	0x20000164
 8002b3c:	40026440 	.word	0x40026440

08002b40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b08c      	sub	sp, #48	@ 0x30
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002b50:	2300      	movs	r3, #0
 8002b52:	60bb      	str	r3, [r7, #8]
 8002b54:	4b2e      	ldr	r3, [pc, #184]	@ (8002c10 <HAL_InitTick+0xd0>)
 8002b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b58:	4a2d      	ldr	r2, [pc, #180]	@ (8002c10 <HAL_InitTick+0xd0>)
 8002b5a:	f043 0301 	orr.w	r3, r3, #1
 8002b5e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b60:	4b2b      	ldr	r3, [pc, #172]	@ (8002c10 <HAL_InitTick+0xd0>)
 8002b62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	60bb      	str	r3, [r7, #8]
 8002b6a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b6c:	f107 020c 	add.w	r2, r7, #12
 8002b70:	f107 0310 	add.w	r3, r7, #16
 8002b74:	4611      	mov	r1, r2
 8002b76:	4618      	mov	r0, r3
 8002b78:	f002 f9b0 	bl	8004edc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002b7c:	f002 f99a 	bl	8004eb4 <HAL_RCC_GetPCLK2Freq>
 8002b80:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b84:	4a23      	ldr	r2, [pc, #140]	@ (8002c14 <HAL_InitTick+0xd4>)
 8002b86:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8a:	0c9b      	lsrs	r3, r3, #18
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002b90:	4b21      	ldr	r3, [pc, #132]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002b92:	4a22      	ldr	r2, [pc, #136]	@ (8002c1c <HAL_InitTick+0xdc>)
 8002b94:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002b96:	4b20      	ldr	r3, [pc, #128]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002b98:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002b9c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b9e:	4a1e      	ldr	r2, [pc, #120]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002baa:	4b1b      	ldr	r3, [pc, #108]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bb0:	4b19      	ldr	r3, [pc, #100]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002bb6:	4818      	ldr	r0, [pc, #96]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002bb8:	f002 fb14 	bl	80051e4 <HAL_TIM_Base_Init>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002bc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d11b      	bne.n	8002c02 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002bca:	4813      	ldr	r0, [pc, #76]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002bcc:	f002 fb64 	bl	8005298 <HAL_TIM_Base_Start_IT>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002bd6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d111      	bne.n	8002c02 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002bde:	2019      	movs	r0, #25
 8002be0:	f000 fa52 	bl	8003088 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2b0f      	cmp	r3, #15
 8002be8:	d808      	bhi.n	8002bfc <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002bea:	2200      	movs	r2, #0
 8002bec:	6879      	ldr	r1, [r7, #4]
 8002bee:	2019      	movs	r0, #25
 8002bf0:	f000 fa2e 	bl	8003050 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bf4:	4a0a      	ldr	r2, [pc, #40]	@ (8002c20 <HAL_InitTick+0xe0>)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6013      	str	r3, [r2, #0]
 8002bfa:	e002      	b.n	8002c02 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002c02:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3730      	adds	r7, #48	@ 0x30
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	40023800 	.word	0x40023800
 8002c14:	431bde83 	.word	0x431bde83
 8002c18:	20003b00 	.word	0x20003b00
 8002c1c:	40010000 	.word	0x40010000
 8002c20:	2000007c 	.word	0x2000007c

08002c24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c28:	bf00      	nop
 8002c2a:	e7fd      	b.n	8002c28 <NMI_Handler+0x4>

08002c2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c30:	bf00      	nop
 8002c32:	e7fd      	b.n	8002c30 <HardFault_Handler+0x4>

08002c34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c38:	bf00      	nop
 8002c3a:	e7fd      	b.n	8002c38 <MemManage_Handler+0x4>

08002c3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c40:	bf00      	nop
 8002c42:	e7fd      	b.n	8002c40 <BusFault_Handler+0x4>

08002c44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c48:	bf00      	nop
 8002c4a:	e7fd      	b.n	8002c48 <UsageFault_Handler+0x4>

08002c4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c50:	bf00      	nop
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr

08002c5a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rotary1_S1_Pin);
 8002c5e:	2040      	movs	r0, #64	@ 0x40
 8002c60:	f000 ff46 	bl	8003af0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Rotary1_S2_Pin);
 8002c64:	2080      	movs	r0, #128	@ 0x80
 8002c66:	f000 ff43 	bl	8003af0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Rotary1_KEY_Pin);
 8002c6a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002c6e:	f000 ff3f 	bl	8003af0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002c72:	bf00      	nop
 8002c74:	bd80      	pop	{r7, pc}
	...

08002c78 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c7c:	4802      	ldr	r0, [pc, #8]	@ (8002c88 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002c7e:	f002 fb6d 	bl	800535c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20003b00 	.word	0x20003b00

08002c8c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 8002c90:	4802      	ldr	r0, [pc, #8]	@ (8002c9c <SPI1_IRQHandler+0x10>)
 8002c92:	f001 f929 	bl	8003ee8 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	2000011c 	.word	0x2000011c

08002ca0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rotary2_S1_Pin);
 8002ca4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002ca8:	f000 ff22 	bl	8003af0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Rotary2_S2_Pin);
 8002cac:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002cb0:	f000 ff1e 	bl	8003af0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Rotary2_KEY_Pin);
 8002cb4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002cb8:	f000 ff1a 	bl	8003af0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002cbc:	bf00      	nop
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002cc4:	4802      	ldr	r0, [pc, #8]	@ (8002cd0 <DMA2_Stream2_IRQHandler+0x10>)
 8002cc6:	f000 faf3 	bl	80032b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002cca:	bf00      	nop
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	20000164 	.word	0x20000164

08002cd4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	617b      	str	r3, [r7, #20]
 8002ce4:	e00a      	b.n	8002cfc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ce6:	f3af 8000 	nop.w
 8002cea:	4601      	mov	r1, r0
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	1c5a      	adds	r2, r3, #1
 8002cf0:	60ba      	str	r2, [r7, #8]
 8002cf2:	b2ca      	uxtb	r2, r1
 8002cf4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	617b      	str	r3, [r7, #20]
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	dbf0      	blt.n	8002ce6 <_read+0x12>
  }

  return len;
 8002d04:	687b      	ldr	r3, [r7, #4]
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3718      	adds	r7, #24
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <_close>:
  }
  return len;
}

int _close(int file)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b083      	sub	sp, #12
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr

08002d26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d26:	b480      	push	{r7}
 8002d28:	b083      	sub	sp, #12
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
 8002d2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d36:	605a      	str	r2, [r3, #4]
  return 0;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <_isatty>:

int _isatty(int file)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d4e:	2301      	movs	r3, #1
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
	...

08002d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d80:	4a14      	ldr	r2, [pc, #80]	@ (8002dd4 <_sbrk+0x5c>)
 8002d82:	4b15      	ldr	r3, [pc, #84]	@ (8002dd8 <_sbrk+0x60>)
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d8c:	4b13      	ldr	r3, [pc, #76]	@ (8002ddc <_sbrk+0x64>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d102      	bne.n	8002d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d94:	4b11      	ldr	r3, [pc, #68]	@ (8002ddc <_sbrk+0x64>)
 8002d96:	4a12      	ldr	r2, [pc, #72]	@ (8002de0 <_sbrk+0x68>)
 8002d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d9a:	4b10      	ldr	r3, [pc, #64]	@ (8002ddc <_sbrk+0x64>)
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4413      	add	r3, r2
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d207      	bcs.n	8002db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002da8:	f006 f914 	bl	8008fd4 <__errno>
 8002dac:	4603      	mov	r3, r0
 8002dae:	220c      	movs	r2, #12
 8002db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002db2:	f04f 33ff 	mov.w	r3, #4294967295
 8002db6:	e009      	b.n	8002dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002db8:	4b08      	ldr	r3, [pc, #32]	@ (8002ddc <_sbrk+0x64>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dbe:	4b07      	ldr	r3, [pc, #28]	@ (8002ddc <_sbrk+0x64>)
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	4a05      	ldr	r2, [pc, #20]	@ (8002ddc <_sbrk+0x64>)
 8002dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dca:	68fb      	ldr	r3, [r7, #12]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3718      	adds	r7, #24
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	20020000 	.word	0x20020000
 8002dd8:	00000400 	.word	0x00000400
 8002ddc:	20003b48 	.word	0x20003b48
 8002de0:	20008688 	.word	0x20008688

08002de4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002de8:	4b06      	ldr	r3, [pc, #24]	@ (8002e04 <SystemInit+0x20>)
 8002dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dee:	4a05      	ldr	r2, [pc, #20]	@ (8002e04 <SystemInit+0x20>)
 8002df0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002df4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002df8:	bf00      	nop
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	e000ed00 	.word	0xe000ed00

08002e08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002e08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e40 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e0c:	f7ff ffea 	bl	8002de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e10:	480c      	ldr	r0, [pc, #48]	@ (8002e44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e12:	490d      	ldr	r1, [pc, #52]	@ (8002e48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e14:	4a0d      	ldr	r2, [pc, #52]	@ (8002e4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e18:	e002      	b.n	8002e20 <LoopCopyDataInit>

08002e1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e1e:	3304      	adds	r3, #4

08002e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e24:	d3f9      	bcc.n	8002e1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e26:	4a0a      	ldr	r2, [pc, #40]	@ (8002e50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e28:	4c0a      	ldr	r4, [pc, #40]	@ (8002e54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e2c:	e001      	b.n	8002e32 <LoopFillZerobss>

08002e2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e30:	3204      	adds	r2, #4

08002e32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e34:	d3fb      	bcc.n	8002e2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e36:	f006 f8d3 	bl	8008fe0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e3a:	f7fe fbcd 	bl	80015d8 <main>
  bx  lr    
 8002e3e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002e40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e48:	200000e4 	.word	0x200000e4
  ldr r2, =_sidata
 8002e4c:	0800aadc 	.word	0x0800aadc
  ldr r2, =_sbss
 8002e50:	200000e4 	.word	0x200000e4
  ldr r4, =_ebss
 8002e54:	20008684 	.word	0x20008684

08002e58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e58:	e7fe      	b.n	8002e58 <ADC_IRQHandler>
	...

08002e5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e60:	4b0e      	ldr	r3, [pc, #56]	@ (8002e9c <HAL_Init+0x40>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a0d      	ldr	r2, [pc, #52]	@ (8002e9c <HAL_Init+0x40>)
 8002e66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e9c <HAL_Init+0x40>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a0a      	ldr	r2, [pc, #40]	@ (8002e9c <HAL_Init+0x40>)
 8002e72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e78:	4b08      	ldr	r3, [pc, #32]	@ (8002e9c <HAL_Init+0x40>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a07      	ldr	r2, [pc, #28]	@ (8002e9c <HAL_Init+0x40>)
 8002e7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e84:	2003      	movs	r0, #3
 8002e86:	f000 f8d8 	bl	800303a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e8a:	200f      	movs	r0, #15
 8002e8c:	f7ff fe58 	bl	8002b40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e90:	f7ff fd8a 	bl	80029a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40023c00 	.word	0x40023c00

08002ea0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ea4:	4b06      	ldr	r3, [pc, #24]	@ (8002ec0 <HAL_IncTick+0x20>)
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	4b06      	ldr	r3, [pc, #24]	@ (8002ec4 <HAL_IncTick+0x24>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4413      	add	r3, r2
 8002eb0:	4a04      	ldr	r2, [pc, #16]	@ (8002ec4 <HAL_IncTick+0x24>)
 8002eb2:	6013      	str	r3, [r2, #0]
}
 8002eb4:	bf00      	nop
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	20000080 	.word	0x20000080
 8002ec4:	20003b4c 	.word	0x20003b4c

08002ec8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  return uwTick;
 8002ecc:	4b03      	ldr	r3, [pc, #12]	@ (8002edc <HAL_GetTick+0x14>)
 8002ece:	681b      	ldr	r3, [r3, #0]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	20003b4c 	.word	0x20003b4c

08002ee0 <__NVIC_SetPriorityGrouping>:
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8002f24 <__NVIC_SetPriorityGrouping+0x44>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002efc:	4013      	ands	r3, r2
 8002efe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f12:	4a04      	ldr	r2, [pc, #16]	@ (8002f24 <__NVIC_SetPriorityGrouping+0x44>)
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	60d3      	str	r3, [r2, #12]
}
 8002f18:	bf00      	nop
 8002f1a:	3714      	adds	r7, #20
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000ed00 	.word	0xe000ed00

08002f28 <__NVIC_GetPriorityGrouping>:
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f2c:	4b04      	ldr	r3, [pc, #16]	@ (8002f40 <__NVIC_GetPriorityGrouping+0x18>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	0a1b      	lsrs	r3, r3, #8
 8002f32:	f003 0307 	and.w	r3, r3, #7
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr
 8002f40:	e000ed00 	.word	0xe000ed00

08002f44 <__NVIC_EnableIRQ>:
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	db0b      	blt.n	8002f6e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f56:	79fb      	ldrb	r3, [r7, #7]
 8002f58:	f003 021f 	and.w	r2, r3, #31
 8002f5c:	4907      	ldr	r1, [pc, #28]	@ (8002f7c <__NVIC_EnableIRQ+0x38>)
 8002f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f62:	095b      	lsrs	r3, r3, #5
 8002f64:	2001      	movs	r0, #1
 8002f66:	fa00 f202 	lsl.w	r2, r0, r2
 8002f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	e000e100 	.word	0xe000e100

08002f80 <__NVIC_SetPriority>:
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	6039      	str	r1, [r7, #0]
 8002f8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	db0a      	blt.n	8002faa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	b2da      	uxtb	r2, r3
 8002f98:	490c      	ldr	r1, [pc, #48]	@ (8002fcc <__NVIC_SetPriority+0x4c>)
 8002f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9e:	0112      	lsls	r2, r2, #4
 8002fa0:	b2d2      	uxtb	r2, r2
 8002fa2:	440b      	add	r3, r1
 8002fa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002fa8:	e00a      	b.n	8002fc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	4908      	ldr	r1, [pc, #32]	@ (8002fd0 <__NVIC_SetPriority+0x50>)
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	f003 030f 	and.w	r3, r3, #15
 8002fb6:	3b04      	subs	r3, #4
 8002fb8:	0112      	lsls	r2, r2, #4
 8002fba:	b2d2      	uxtb	r2, r2
 8002fbc:	440b      	add	r3, r1
 8002fbe:	761a      	strb	r2, [r3, #24]
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	e000e100 	.word	0xe000e100
 8002fd0:	e000ed00 	.word	0xe000ed00

08002fd4 <NVIC_EncodePriority>:
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b089      	sub	sp, #36	@ 0x24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	f1c3 0307 	rsb	r3, r3, #7
 8002fee:	2b04      	cmp	r3, #4
 8002ff0:	bf28      	it	cs
 8002ff2:	2304      	movcs	r3, #4
 8002ff4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	2b06      	cmp	r3, #6
 8002ffc:	d902      	bls.n	8003004 <NVIC_EncodePriority+0x30>
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	3b03      	subs	r3, #3
 8003002:	e000      	b.n	8003006 <NVIC_EncodePriority+0x32>
 8003004:	2300      	movs	r3, #0
 8003006:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003008:	f04f 32ff 	mov.w	r2, #4294967295
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	fa02 f303 	lsl.w	r3, r2, r3
 8003012:	43da      	mvns	r2, r3
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	401a      	ands	r2, r3
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800301c:	f04f 31ff 	mov.w	r1, #4294967295
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	fa01 f303 	lsl.w	r3, r1, r3
 8003026:	43d9      	mvns	r1, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800302c:	4313      	orrs	r3, r2
}
 800302e:	4618      	mov	r0, r3
 8003030:	3724      	adds	r7, #36	@ 0x24
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr

0800303a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b082      	sub	sp, #8
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f7ff ff4c 	bl	8002ee0 <__NVIC_SetPriorityGrouping>
}
 8003048:	bf00      	nop
 800304a:	3708      	adds	r7, #8
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003050:	b580      	push	{r7, lr}
 8003052:	b086      	sub	sp, #24
 8003054:	af00      	add	r7, sp, #0
 8003056:	4603      	mov	r3, r0
 8003058:	60b9      	str	r1, [r7, #8]
 800305a:	607a      	str	r2, [r7, #4]
 800305c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800305e:	2300      	movs	r3, #0
 8003060:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003062:	f7ff ff61 	bl	8002f28 <__NVIC_GetPriorityGrouping>
 8003066:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	68b9      	ldr	r1, [r7, #8]
 800306c:	6978      	ldr	r0, [r7, #20]
 800306e:	f7ff ffb1 	bl	8002fd4 <NVIC_EncodePriority>
 8003072:	4602      	mov	r2, r0
 8003074:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003078:	4611      	mov	r1, r2
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff ff80 	bl	8002f80 <__NVIC_SetPriority>
}
 8003080:	bf00      	nop
 8003082:	3718      	adds	r7, #24
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	4603      	mov	r3, r0
 8003090:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff ff54 	bl	8002f44 <__NVIC_EnableIRQ>
}
 800309c:	bf00      	nop
 800309e:	3708      	adds	r7, #8
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030ac:	2300      	movs	r3, #0
 80030ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030b0:	f7ff ff0a 	bl	8002ec8 <HAL_GetTick>
 80030b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e099      	b.n	80031f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2202      	movs	r2, #2
 80030c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f022 0201 	bic.w	r2, r2, #1
 80030de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030e0:	e00f      	b.n	8003102 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030e2:	f7ff fef1 	bl	8002ec8 <HAL_GetTick>
 80030e6:	4602      	mov	r2, r0
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	2b05      	cmp	r3, #5
 80030ee:	d908      	bls.n	8003102 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2220      	movs	r2, #32
 80030f4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2203      	movs	r2, #3
 80030fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e078      	b.n	80031f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1e8      	bne.n	80030e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	4b38      	ldr	r3, [pc, #224]	@ (80031fc <HAL_DMA_Init+0x158>)
 800311c:	4013      	ands	r3, r2
 800311e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685a      	ldr	r2, [r3, #4]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800312e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	691b      	ldr	r3, [r3, #16]
 8003134:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800313a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003146:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6a1b      	ldr	r3, [r3, #32]
 800314c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800314e:	697a      	ldr	r2, [r7, #20]
 8003150:	4313      	orrs	r3, r2
 8003152:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003158:	2b04      	cmp	r3, #4
 800315a:	d107      	bne.n	800316c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003164:	4313      	orrs	r3, r2
 8003166:	697a      	ldr	r2, [r7, #20]
 8003168:	4313      	orrs	r3, r2
 800316a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	f023 0307 	bic.w	r3, r3, #7
 8003182:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003188:	697a      	ldr	r2, [r7, #20]
 800318a:	4313      	orrs	r3, r2
 800318c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003192:	2b04      	cmp	r3, #4
 8003194:	d117      	bne.n	80031c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	4313      	orrs	r3, r2
 800319e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d00e      	beq.n	80031c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 fa6f 	bl	800368c <DMA_CheckFifoParam>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d008      	beq.n	80031c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2240      	movs	r2, #64	@ 0x40
 80031b8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2201      	movs	r2, #1
 80031be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80031c2:	2301      	movs	r3, #1
 80031c4:	e016      	b.n	80031f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	697a      	ldr	r2, [r7, #20]
 80031cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 fa26 	bl	8003620 <DMA_CalcBaseAndBitshift>
 80031d4:	4603      	mov	r3, r0
 80031d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031dc:	223f      	movs	r2, #63	@ 0x3f
 80031de:	409a      	lsls	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3718      	adds	r7, #24
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	f010803f 	.word	0xf010803f

08003200 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b086      	sub	sp, #24
 8003204:	af00      	add	r7, sp, #0
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	607a      	str	r2, [r7, #4]
 800320c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800320e:	2300      	movs	r3, #0
 8003210:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003216:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800321e:	2b01      	cmp	r3, #1
 8003220:	d101      	bne.n	8003226 <HAL_DMA_Start_IT+0x26>
 8003222:	2302      	movs	r3, #2
 8003224:	e040      	b.n	80032a8 <HAL_DMA_Start_IT+0xa8>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003234:	b2db      	uxtb	r3, r3
 8003236:	2b01      	cmp	r3, #1
 8003238:	d12f      	bne.n	800329a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2202      	movs	r2, #2
 800323e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	68b9      	ldr	r1, [r7, #8]
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f000 f9b8 	bl	80035c4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003258:	223f      	movs	r2, #63	@ 0x3f
 800325a:	409a      	lsls	r2, r3
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f042 0216 	orr.w	r2, r2, #22
 800326e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003274:	2b00      	cmp	r3, #0
 8003276:	d007      	beq.n	8003288 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f042 0208 	orr.w	r2, r2, #8
 8003286:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f042 0201 	orr.w	r2, r2, #1
 8003296:	601a      	str	r2, [r3, #0]
 8003298:	e005      	b.n	80032a6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80032a2:	2302      	movs	r3, #2
 80032a4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80032a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3718      	adds	r7, #24
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80032b8:	2300      	movs	r3, #0
 80032ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80032bc:	4b8e      	ldr	r3, [pc, #568]	@ (80034f8 <HAL_DMA_IRQHandler+0x248>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a8e      	ldr	r2, [pc, #568]	@ (80034fc <HAL_DMA_IRQHandler+0x24c>)
 80032c2:	fba2 2303 	umull	r2, r3, r2, r3
 80032c6:	0a9b      	lsrs	r3, r3, #10
 80032c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032da:	2208      	movs	r2, #8
 80032dc:	409a      	lsls	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	4013      	ands	r3, r2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d01a      	beq.n	800331c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0304 	and.w	r3, r3, #4
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d013      	beq.n	800331c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 0204 	bic.w	r2, r2, #4
 8003302:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003308:	2208      	movs	r2, #8
 800330a:	409a      	lsls	r2, r3
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003314:	f043 0201 	orr.w	r2, r3, #1
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003320:	2201      	movs	r2, #1
 8003322:	409a      	lsls	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	4013      	ands	r3, r2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d012      	beq.n	8003352 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	695b      	ldr	r3, [r3, #20]
 8003332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003336:	2b00      	cmp	r3, #0
 8003338:	d00b      	beq.n	8003352 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800333e:	2201      	movs	r2, #1
 8003340:	409a      	lsls	r2, r3
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800334a:	f043 0202 	orr.w	r2, r3, #2
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003356:	2204      	movs	r2, #4
 8003358:	409a      	lsls	r2, r3
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	4013      	ands	r3, r2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d012      	beq.n	8003388 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0302 	and.w	r3, r3, #2
 800336c:	2b00      	cmp	r3, #0
 800336e:	d00b      	beq.n	8003388 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003374:	2204      	movs	r2, #4
 8003376:	409a      	lsls	r2, r3
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003380:	f043 0204 	orr.w	r2, r3, #4
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800338c:	2210      	movs	r2, #16
 800338e:	409a      	lsls	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	4013      	ands	r3, r2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d043      	beq.n	8003420 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0308 	and.w	r3, r3, #8
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d03c      	beq.n	8003420 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033aa:	2210      	movs	r2, #16
 80033ac:	409a      	lsls	r2, r3
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d018      	beq.n	80033f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d108      	bne.n	80033e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d024      	beq.n	8003420 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	4798      	blx	r3
 80033de:	e01f      	b.n	8003420 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d01b      	beq.n	8003420 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	4798      	blx	r3
 80033f0:	e016      	b.n	8003420 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d107      	bne.n	8003410 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f022 0208 	bic.w	r2, r2, #8
 800340e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003424:	2220      	movs	r2, #32
 8003426:	409a      	lsls	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	4013      	ands	r3, r2
 800342c:	2b00      	cmp	r3, #0
 800342e:	f000 808f 	beq.w	8003550 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0310 	and.w	r3, r3, #16
 800343c:	2b00      	cmp	r3, #0
 800343e:	f000 8087 	beq.w	8003550 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003446:	2220      	movs	r2, #32
 8003448:	409a      	lsls	r2, r3
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b05      	cmp	r3, #5
 8003458:	d136      	bne.n	80034c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f022 0216 	bic.w	r2, r2, #22
 8003468:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	695a      	ldr	r2, [r3, #20]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003478:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347e:	2b00      	cmp	r3, #0
 8003480:	d103      	bne.n	800348a <HAL_DMA_IRQHandler+0x1da>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003486:	2b00      	cmp	r3, #0
 8003488:	d007      	beq.n	800349a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f022 0208 	bic.w	r2, r2, #8
 8003498:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800349e:	223f      	movs	r2, #63	@ 0x3f
 80034a0:	409a      	lsls	r2, r3
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2201      	movs	r2, #1
 80034aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d07e      	beq.n	80035bc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	4798      	blx	r3
        }
        return;
 80034c6:	e079      	b.n	80035bc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d01d      	beq.n	8003512 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d10d      	bne.n	8003500 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d031      	beq.n	8003550 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	4798      	blx	r3
 80034f4:	e02c      	b.n	8003550 <HAL_DMA_IRQHandler+0x2a0>
 80034f6:	bf00      	nop
 80034f8:	20000078 	.word	0x20000078
 80034fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003504:	2b00      	cmp	r3, #0
 8003506:	d023      	beq.n	8003550 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	4798      	blx	r3
 8003510:	e01e      	b.n	8003550 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800351c:	2b00      	cmp	r3, #0
 800351e:	d10f      	bne.n	8003540 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 0210 	bic.w	r2, r2, #16
 800352e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003544:	2b00      	cmp	r3, #0
 8003546:	d003      	beq.n	8003550 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003554:	2b00      	cmp	r3, #0
 8003556:	d032      	beq.n	80035be <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b00      	cmp	r3, #0
 8003562:	d022      	beq.n	80035aa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2205      	movs	r2, #5
 8003568:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f022 0201 	bic.w	r2, r2, #1
 800357a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	3301      	adds	r3, #1
 8003580:	60bb      	str	r3, [r7, #8]
 8003582:	697a      	ldr	r2, [r7, #20]
 8003584:	429a      	cmp	r2, r3
 8003586:	d307      	bcc.n	8003598 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1f2      	bne.n	800357c <HAL_DMA_IRQHandler+0x2cc>
 8003596:	e000      	b.n	800359a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003598:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d005      	beq.n	80035be <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	4798      	blx	r3
 80035ba:	e000      	b.n	80035be <HAL_DMA_IRQHandler+0x30e>
        return;
 80035bc:	bf00      	nop
    }
  }
}
 80035be:	3718      	adds	r7, #24
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b085      	sub	sp, #20
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
 80035d0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80035e0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	683a      	ldr	r2, [r7, #0]
 80035e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	2b40      	cmp	r3, #64	@ 0x40
 80035f0:	d108      	bne.n	8003604 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68ba      	ldr	r2, [r7, #8]
 8003600:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003602:	e007      	b.n	8003614 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68ba      	ldr	r2, [r7, #8]
 800360a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	60da      	str	r2, [r3, #12]
}
 8003614:	bf00      	nop
 8003616:	3714      	adds	r7, #20
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003620:	b480      	push	{r7}
 8003622:	b085      	sub	sp, #20
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	b2db      	uxtb	r3, r3
 800362e:	3b10      	subs	r3, #16
 8003630:	4a14      	ldr	r2, [pc, #80]	@ (8003684 <DMA_CalcBaseAndBitshift+0x64>)
 8003632:	fba2 2303 	umull	r2, r3, r2, r3
 8003636:	091b      	lsrs	r3, r3, #4
 8003638:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800363a:	4a13      	ldr	r2, [pc, #76]	@ (8003688 <DMA_CalcBaseAndBitshift+0x68>)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4413      	add	r3, r2
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	461a      	mov	r2, r3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2b03      	cmp	r3, #3
 800364c:	d909      	bls.n	8003662 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003656:	f023 0303 	bic.w	r3, r3, #3
 800365a:	1d1a      	adds	r2, r3, #4
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003660:	e007      	b.n	8003672 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800366a:	f023 0303 	bic.w	r3, r3, #3
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003676:	4618      	mov	r0, r3
 8003678:	3714      	adds	r7, #20
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	aaaaaaab 	.word	0xaaaaaaab
 8003688:	0800a6c0 	.word	0x0800a6c0

0800368c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003694:	2300      	movs	r3, #0
 8003696:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d11f      	bne.n	80036e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	2b03      	cmp	r3, #3
 80036aa:	d856      	bhi.n	800375a <DMA_CheckFifoParam+0xce>
 80036ac:	a201      	add	r2, pc, #4	@ (adr r2, 80036b4 <DMA_CheckFifoParam+0x28>)
 80036ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b2:	bf00      	nop
 80036b4:	080036c5 	.word	0x080036c5
 80036b8:	080036d7 	.word	0x080036d7
 80036bc:	080036c5 	.word	0x080036c5
 80036c0:	0800375b 	.word	0x0800375b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d046      	beq.n	800375e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036d4:	e043      	b.n	800375e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036da:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80036de:	d140      	bne.n	8003762 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036e4:	e03d      	b.n	8003762 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036ee:	d121      	bne.n	8003734 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	2b03      	cmp	r3, #3
 80036f4:	d837      	bhi.n	8003766 <DMA_CheckFifoParam+0xda>
 80036f6:	a201      	add	r2, pc, #4	@ (adr r2, 80036fc <DMA_CheckFifoParam+0x70>)
 80036f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fc:	0800370d 	.word	0x0800370d
 8003700:	08003713 	.word	0x08003713
 8003704:	0800370d 	.word	0x0800370d
 8003708:	08003725 	.word	0x08003725
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	73fb      	strb	r3, [r7, #15]
      break;
 8003710:	e030      	b.n	8003774 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003716:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d025      	beq.n	800376a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003722:	e022      	b.n	800376a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003728:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800372c:	d11f      	bne.n	800376e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003732:	e01c      	b.n	800376e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	2b02      	cmp	r3, #2
 8003738:	d903      	bls.n	8003742 <DMA_CheckFifoParam+0xb6>
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	2b03      	cmp	r3, #3
 800373e:	d003      	beq.n	8003748 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003740:	e018      	b.n	8003774 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	73fb      	strb	r3, [r7, #15]
      break;
 8003746:	e015      	b.n	8003774 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800374c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d00e      	beq.n	8003772 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	73fb      	strb	r3, [r7, #15]
      break;
 8003758:	e00b      	b.n	8003772 <DMA_CheckFifoParam+0xe6>
      break;
 800375a:	bf00      	nop
 800375c:	e00a      	b.n	8003774 <DMA_CheckFifoParam+0xe8>
      break;
 800375e:	bf00      	nop
 8003760:	e008      	b.n	8003774 <DMA_CheckFifoParam+0xe8>
      break;
 8003762:	bf00      	nop
 8003764:	e006      	b.n	8003774 <DMA_CheckFifoParam+0xe8>
      break;
 8003766:	bf00      	nop
 8003768:	e004      	b.n	8003774 <DMA_CheckFifoParam+0xe8>
      break;
 800376a:	bf00      	nop
 800376c:	e002      	b.n	8003774 <DMA_CheckFifoParam+0xe8>
      break;   
 800376e:	bf00      	nop
 8003770:	e000      	b.n	8003774 <DMA_CheckFifoParam+0xe8>
      break;
 8003772:	bf00      	nop
    }
  } 
  
  return status; 
 8003774:	7bfb      	ldrb	r3, [r7, #15]
}
 8003776:	4618      	mov	r0, r3
 8003778:	3714      	adds	r7, #20
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop

08003784 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003784:	b480      	push	{r7}
 8003786:	b089      	sub	sp, #36	@ 0x24
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800378e:	2300      	movs	r3, #0
 8003790:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003792:	2300      	movs	r3, #0
 8003794:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003796:	2300      	movs	r3, #0
 8003798:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800379a:	2300      	movs	r3, #0
 800379c:	61fb      	str	r3, [r7, #28]
 800379e:	e159      	b.n	8003a54 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037a0:	2201      	movs	r2, #1
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	fa02 f303 	lsl.w	r3, r2, r3
 80037a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	697a      	ldr	r2, [r7, #20]
 80037b0:	4013      	ands	r3, r2
 80037b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	f040 8148 	bne.w	8003a4e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f003 0303 	and.w	r3, r3, #3
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d005      	beq.n	80037d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d130      	bne.n	8003838 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	2203      	movs	r2, #3
 80037e2:	fa02 f303 	lsl.w	r3, r2, r3
 80037e6:	43db      	mvns	r3, r3
 80037e8:	69ba      	ldr	r2, [r7, #24]
 80037ea:	4013      	ands	r3, r2
 80037ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	68da      	ldr	r2, [r3, #12]
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	69ba      	ldr	r2, [r7, #24]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800380c:	2201      	movs	r2, #1
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	fa02 f303 	lsl.w	r3, r2, r3
 8003814:	43db      	mvns	r3, r3
 8003816:	69ba      	ldr	r2, [r7, #24]
 8003818:	4013      	ands	r3, r2
 800381a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	091b      	lsrs	r3, r3, #4
 8003822:	f003 0201 	and.w	r2, r3, #1
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	fa02 f303 	lsl.w	r3, r2, r3
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	4313      	orrs	r3, r2
 8003830:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f003 0303 	and.w	r3, r3, #3
 8003840:	2b03      	cmp	r3, #3
 8003842:	d017      	beq.n	8003874 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	005b      	lsls	r3, r3, #1
 800384e:	2203      	movs	r2, #3
 8003850:	fa02 f303 	lsl.w	r3, r2, r3
 8003854:	43db      	mvns	r3, r3
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	4013      	ands	r3, r2
 800385a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	689a      	ldr	r2, [r3, #8]
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	005b      	lsls	r3, r3, #1
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	4313      	orrs	r3, r2
 800386c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	69ba      	ldr	r2, [r7, #24]
 8003872:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f003 0303 	and.w	r3, r3, #3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d123      	bne.n	80038c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	08da      	lsrs	r2, r3, #3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	3208      	adds	r2, #8
 8003888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800388c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	f003 0307 	and.w	r3, r3, #7
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	220f      	movs	r2, #15
 8003898:	fa02 f303 	lsl.w	r3, r2, r3
 800389c:	43db      	mvns	r3, r3
 800389e:	69ba      	ldr	r2, [r7, #24]
 80038a0:	4013      	ands	r3, r2
 80038a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	691a      	ldr	r2, [r3, #16]
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	f003 0307 	and.w	r3, r3, #7
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	fa02 f303 	lsl.w	r3, r2, r3
 80038b4:	69ba      	ldr	r2, [r7, #24]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	08da      	lsrs	r2, r3, #3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	3208      	adds	r2, #8
 80038c2:	69b9      	ldr	r1, [r7, #24]
 80038c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	2203      	movs	r2, #3
 80038d4:	fa02 f303 	lsl.w	r3, r2, r3
 80038d8:	43db      	mvns	r3, r3
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	4013      	ands	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f003 0203 	and.w	r2, r3, #3
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	fa02 f303 	lsl.w	r3, r2, r3
 80038f0:	69ba      	ldr	r2, [r7, #24]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003904:	2b00      	cmp	r3, #0
 8003906:	f000 80a2 	beq.w	8003a4e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800390a:	2300      	movs	r3, #0
 800390c:	60fb      	str	r3, [r7, #12]
 800390e:	4b57      	ldr	r3, [pc, #348]	@ (8003a6c <HAL_GPIO_Init+0x2e8>)
 8003910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003912:	4a56      	ldr	r2, [pc, #344]	@ (8003a6c <HAL_GPIO_Init+0x2e8>)
 8003914:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003918:	6453      	str	r3, [r2, #68]	@ 0x44
 800391a:	4b54      	ldr	r3, [pc, #336]	@ (8003a6c <HAL_GPIO_Init+0x2e8>)
 800391c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800391e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003922:	60fb      	str	r3, [r7, #12]
 8003924:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003926:	4a52      	ldr	r2, [pc, #328]	@ (8003a70 <HAL_GPIO_Init+0x2ec>)
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	089b      	lsrs	r3, r3, #2
 800392c:	3302      	adds	r3, #2
 800392e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003932:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	f003 0303 	and.w	r3, r3, #3
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	220f      	movs	r2, #15
 800393e:	fa02 f303 	lsl.w	r3, r2, r3
 8003942:	43db      	mvns	r3, r3
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	4013      	ands	r3, r2
 8003948:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a49      	ldr	r2, [pc, #292]	@ (8003a74 <HAL_GPIO_Init+0x2f0>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d019      	beq.n	8003986 <HAL_GPIO_Init+0x202>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a48      	ldr	r2, [pc, #288]	@ (8003a78 <HAL_GPIO_Init+0x2f4>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d013      	beq.n	8003982 <HAL_GPIO_Init+0x1fe>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a47      	ldr	r2, [pc, #284]	@ (8003a7c <HAL_GPIO_Init+0x2f8>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d00d      	beq.n	800397e <HAL_GPIO_Init+0x1fa>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a46      	ldr	r2, [pc, #280]	@ (8003a80 <HAL_GPIO_Init+0x2fc>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d007      	beq.n	800397a <HAL_GPIO_Init+0x1f6>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a45      	ldr	r2, [pc, #276]	@ (8003a84 <HAL_GPIO_Init+0x300>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d101      	bne.n	8003976 <HAL_GPIO_Init+0x1f2>
 8003972:	2304      	movs	r3, #4
 8003974:	e008      	b.n	8003988 <HAL_GPIO_Init+0x204>
 8003976:	2307      	movs	r3, #7
 8003978:	e006      	b.n	8003988 <HAL_GPIO_Init+0x204>
 800397a:	2303      	movs	r3, #3
 800397c:	e004      	b.n	8003988 <HAL_GPIO_Init+0x204>
 800397e:	2302      	movs	r3, #2
 8003980:	e002      	b.n	8003988 <HAL_GPIO_Init+0x204>
 8003982:	2301      	movs	r3, #1
 8003984:	e000      	b.n	8003988 <HAL_GPIO_Init+0x204>
 8003986:	2300      	movs	r3, #0
 8003988:	69fa      	ldr	r2, [r7, #28]
 800398a:	f002 0203 	and.w	r2, r2, #3
 800398e:	0092      	lsls	r2, r2, #2
 8003990:	4093      	lsls	r3, r2
 8003992:	69ba      	ldr	r2, [r7, #24]
 8003994:	4313      	orrs	r3, r2
 8003996:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003998:	4935      	ldr	r1, [pc, #212]	@ (8003a70 <HAL_GPIO_Init+0x2ec>)
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	089b      	lsrs	r3, r3, #2
 800399e:	3302      	adds	r3, #2
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039a6:	4b38      	ldr	r3, [pc, #224]	@ (8003a88 <HAL_GPIO_Init+0x304>)
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	43db      	mvns	r3, r3
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	4013      	ands	r3, r2
 80039b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d003      	beq.n	80039ca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80039c2:	69ba      	ldr	r2, [r7, #24]
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039ca:	4a2f      	ldr	r2, [pc, #188]	@ (8003a88 <HAL_GPIO_Init+0x304>)
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039d0:	4b2d      	ldr	r3, [pc, #180]	@ (8003a88 <HAL_GPIO_Init+0x304>)
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	43db      	mvns	r3, r3
 80039da:	69ba      	ldr	r2, [r7, #24]
 80039dc:	4013      	ands	r3, r2
 80039de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d003      	beq.n	80039f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039f4:	4a24      	ldr	r2, [pc, #144]	@ (8003a88 <HAL_GPIO_Init+0x304>)
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80039fa:	4b23      	ldr	r3, [pc, #140]	@ (8003a88 <HAL_GPIO_Init+0x304>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	43db      	mvns	r3, r3
 8003a04:	69ba      	ldr	r2, [r7, #24]
 8003a06:	4013      	ands	r3, r2
 8003a08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d003      	beq.n	8003a1e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003a16:	69ba      	ldr	r2, [r7, #24]
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a1e:	4a1a      	ldr	r2, [pc, #104]	@ (8003a88 <HAL_GPIO_Init+0x304>)
 8003a20:	69bb      	ldr	r3, [r7, #24]
 8003a22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a24:	4b18      	ldr	r3, [pc, #96]	@ (8003a88 <HAL_GPIO_Init+0x304>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	43db      	mvns	r3, r3
 8003a2e:	69ba      	ldr	r2, [r7, #24]
 8003a30:	4013      	ands	r3, r2
 8003a32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d003      	beq.n	8003a48 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003a40:	69ba      	ldr	r2, [r7, #24]
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a48:	4a0f      	ldr	r2, [pc, #60]	@ (8003a88 <HAL_GPIO_Init+0x304>)
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	3301      	adds	r3, #1
 8003a52:	61fb      	str	r3, [r7, #28]
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	2b0f      	cmp	r3, #15
 8003a58:	f67f aea2 	bls.w	80037a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a5c:	bf00      	nop
 8003a5e:	bf00      	nop
 8003a60:	3724      	adds	r7, #36	@ 0x24
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	40023800 	.word	0x40023800
 8003a70:	40013800 	.word	0x40013800
 8003a74:	40020000 	.word	0x40020000
 8003a78:	40020400 	.word	0x40020400
 8003a7c:	40020800 	.word	0x40020800
 8003a80:	40020c00 	.word	0x40020c00
 8003a84:	40021000 	.word	0x40021000
 8003a88:	40013c00 	.word	0x40013c00

08003a8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	460b      	mov	r3, r1
 8003a96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	691a      	ldr	r2, [r3, #16]
 8003a9c:	887b      	ldrh	r3, [r7, #2]
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d002      	beq.n	8003aaa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	73fb      	strb	r3, [r7, #15]
 8003aa8:	e001      	b.n	8003aae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3714      	adds	r7, #20
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	807b      	strh	r3, [r7, #2]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003acc:	787b      	ldrb	r3, [r7, #1]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d003      	beq.n	8003ada <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ad2:	887a      	ldrh	r2, [r7, #2]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ad8:	e003      	b.n	8003ae2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ada:	887b      	ldrh	r3, [r7, #2]
 8003adc:	041a      	lsls	r2, r3, #16
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	619a      	str	r2, [r3, #24]
}
 8003ae2:	bf00      	nop
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
	...

08003af0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	4603      	mov	r3, r0
 8003af8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003afa:	4b08      	ldr	r3, [pc, #32]	@ (8003b1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003afc:	695a      	ldr	r2, [r3, #20]
 8003afe:	88fb      	ldrh	r3, [r7, #6]
 8003b00:	4013      	ands	r3, r2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d006      	beq.n	8003b14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b06:	4a05      	ldr	r2, [pc, #20]	@ (8003b1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b08:	88fb      	ldrh	r3, [r7, #6]
 8003b0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b0c:	88fb      	ldrh	r3, [r7, #6]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7fe f9ac 	bl	8001e6c <HAL_GPIO_EXTI_Callback>
  }
}
 8003b14:	bf00      	nop
 8003b16:	3708      	adds	r7, #8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	40013c00 	.word	0x40013c00

08003b20 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b088      	sub	sp, #32
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e128      	b.n	8003d84 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d109      	bne.n	8003b52 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a90      	ldr	r2, [pc, #576]	@ (8003d8c <HAL_I2S_Init+0x26c>)
 8003b4a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f7fe ff57 	bl	8002a00 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2202      	movs	r2, #2
 8003b56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	69db      	ldr	r3, [r3, #28]
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6812      	ldr	r2, [r2, #0]
 8003b64:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003b68:	f023 030f 	bic.w	r3, r3, #15
 8003b6c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2202      	movs	r2, #2
 8003b74:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d060      	beq.n	8003c40 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d102      	bne.n	8003b8c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003b86:	2310      	movs	r3, #16
 8003b88:	617b      	str	r3, [r7, #20]
 8003b8a:	e001      	b.n	8003b90 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003b8c:	2320      	movs	r3, #32
 8003b8e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	2b20      	cmp	r3, #32
 8003b96:	d802      	bhi.n	8003b9e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003b9e:	2001      	movs	r0, #1
 8003ba0:	f001 fabe 	bl	8005120 <HAL_RCCEx_GetPeriphCLKFreq>
 8003ba4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bae:	d125      	bne.n	8003bfc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d010      	beq.n	8003bda <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	68fa      	ldr	r2, [r7, #12]
 8003bbe:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	4413      	add	r3, r2
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	461a      	mov	r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	695b      	ldr	r3, [r3, #20]
 8003bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd4:	3305      	adds	r3, #5
 8003bd6:	613b      	str	r3, [r7, #16]
 8003bd8:	e01f      	b.n	8003c1a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	00db      	lsls	r3, r3, #3
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003be4:	4613      	mov	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	4413      	add	r3, r2
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	461a      	mov	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf6:	3305      	adds	r3, #5
 8003bf8:	613b      	str	r3, [r7, #16]
 8003bfa:	e00e      	b.n	8003c1a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003bfc:	68fa      	ldr	r2, [r7, #12]
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c04:	4613      	mov	r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	4413      	add	r3, r2
 8003c0a:	005b      	lsls	r3, r3, #1
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c16:	3305      	adds	r3, #5
 8003c18:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	4a5c      	ldr	r2, [pc, #368]	@ (8003d90 <HAL_I2S_Init+0x270>)
 8003c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c22:	08db      	lsrs	r3, r3, #3
 8003c24:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003c2e:	693a      	ldr	r2, [r7, #16]
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	085b      	lsrs	r3, r3, #1
 8003c36:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003c38:	69bb      	ldr	r3, [r7, #24]
 8003c3a:	021b      	lsls	r3, r3, #8
 8003c3c:	61bb      	str	r3, [r7, #24]
 8003c3e:	e003      	b.n	8003c48 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003c40:	2302      	movs	r3, #2
 8003c42:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003c44:	2300      	movs	r3, #0
 8003c46:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d902      	bls.n	8003c54 <HAL_I2S_Init+0x134>
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	2bff      	cmp	r3, #255	@ 0xff
 8003c52:	d907      	bls.n	8003c64 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c58:	f043 0210 	orr.w	r2, r3, #16
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e08f      	b.n	8003d84 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	691a      	ldr	r2, [r3, #16]
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	ea42 0103 	orr.w	r1, r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	69fa      	ldr	r2, [r7, #28]
 8003c74:	430a      	orrs	r2, r1
 8003c76:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	69db      	ldr	r3, [r3, #28]
 8003c7e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003c82:	f023 030f 	bic.w	r3, r3, #15
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	6851      	ldr	r1, [r2, #4]
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	6892      	ldr	r2, [r2, #8]
 8003c8e:	4311      	orrs	r1, r2
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	68d2      	ldr	r2, [r2, #12]
 8003c94:	4311      	orrs	r1, r2
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	6992      	ldr	r2, [r2, #24]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	431a      	orrs	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ca6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a1b      	ldr	r3, [r3, #32]
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d161      	bne.n	8003d74 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a38      	ldr	r2, [pc, #224]	@ (8003d94 <HAL_I2S_Init+0x274>)
 8003cb4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a37      	ldr	r2, [pc, #220]	@ (8003d98 <HAL_I2S_Init+0x278>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d101      	bne.n	8003cc4 <HAL_I2S_Init+0x1a4>
 8003cc0:	4b36      	ldr	r3, [pc, #216]	@ (8003d9c <HAL_I2S_Init+0x27c>)
 8003cc2:	e001      	b.n	8003cc8 <HAL_I2S_Init+0x1a8>
 8003cc4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cc8:	69db      	ldr	r3, [r3, #28]
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	6812      	ldr	r2, [r2, #0]
 8003cce:	4932      	ldr	r1, [pc, #200]	@ (8003d98 <HAL_I2S_Init+0x278>)
 8003cd0:	428a      	cmp	r2, r1
 8003cd2:	d101      	bne.n	8003cd8 <HAL_I2S_Init+0x1b8>
 8003cd4:	4a31      	ldr	r2, [pc, #196]	@ (8003d9c <HAL_I2S_Init+0x27c>)
 8003cd6:	e001      	b.n	8003cdc <HAL_I2S_Init+0x1bc>
 8003cd8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003cdc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003ce0:	f023 030f 	bic.w	r3, r3, #15
 8003ce4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a2b      	ldr	r2, [pc, #172]	@ (8003d98 <HAL_I2S_Init+0x278>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d101      	bne.n	8003cf4 <HAL_I2S_Init+0x1d4>
 8003cf0:	4b2a      	ldr	r3, [pc, #168]	@ (8003d9c <HAL_I2S_Init+0x27c>)
 8003cf2:	e001      	b.n	8003cf8 <HAL_I2S_Init+0x1d8>
 8003cf4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cf8:	2202      	movs	r2, #2
 8003cfa:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a25      	ldr	r2, [pc, #148]	@ (8003d98 <HAL_I2S_Init+0x278>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d101      	bne.n	8003d0a <HAL_I2S_Init+0x1ea>
 8003d06:	4b25      	ldr	r3, [pc, #148]	@ (8003d9c <HAL_I2S_Init+0x27c>)
 8003d08:	e001      	b.n	8003d0e <HAL_I2S_Init+0x1ee>
 8003d0a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d0e:	69db      	ldr	r3, [r3, #28]
 8003d10:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d1a:	d003      	beq.n	8003d24 <HAL_I2S_Init+0x204>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d103      	bne.n	8003d2c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003d24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d28:	613b      	str	r3, [r7, #16]
 8003d2a:	e001      	b.n	8003d30 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d44:	4313      	orrs	r3, r2
 8003d46:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	699b      	ldr	r3, [r3, #24]
 8003d4c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	897b      	ldrh	r3, [r7, #10]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003d5c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a0d      	ldr	r2, [pc, #52]	@ (8003d98 <HAL_I2S_Init+0x278>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d101      	bne.n	8003d6c <HAL_I2S_Init+0x24c>
 8003d68:	4b0c      	ldr	r3, [pc, #48]	@ (8003d9c <HAL_I2S_Init+0x27c>)
 8003d6a:	e001      	b.n	8003d70 <HAL_I2S_Init+0x250>
 8003d6c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d70:	897a      	ldrh	r2, [r7, #10]
 8003d72:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3720      	adds	r7, #32
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	0800408d 	.word	0x0800408d
 8003d90:	cccccccd 	.word	0xcccccccd
 8003d94:	080041a1 	.word	0x080041a1
 8003d98:	40003800 	.word	0x40003800
 8003d9c:	40003400 	.word	0x40003400

08003da0 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b086      	sub	sp, #24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	4613      	mov	r3, r2
 8003dac:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d002      	beq.n	8003dba <HAL_I2S_Transmit_DMA+0x1a>
 8003db4:	88fb      	ldrh	r3, [r7, #6]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e08a      	b.n	8003ed4 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d001      	beq.n	8003dce <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8003dca:	2302      	movs	r3, #2
 8003dcc:	e082      	b.n	8003ed4 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d101      	bne.n	8003dde <HAL_I2S_Transmit_DMA+0x3e>
 8003dda:	2302      	movs	r3, #2
 8003ddc:	e07a      	b.n	8003ed4 <HAL_I2S_Transmit_DMA+0x134>
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2203      	movs	r2, #3
 8003dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	68ba      	ldr	r2, [r7, #8]
 8003df8:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	69db      	ldr	r3, [r3, #28]
 8003e00:	f003 0307 	and.w	r3, r3, #7
 8003e04:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	2b03      	cmp	r3, #3
 8003e0a:	d002      	beq.n	8003e12 <HAL_I2S_Transmit_DMA+0x72>
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	2b05      	cmp	r3, #5
 8003e10:	d10a      	bne.n	8003e28 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8003e12:	88fb      	ldrh	r3, [r7, #6]
 8003e14:	005b      	lsls	r3, r3, #1
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8003e1c:	88fb      	ldrh	r3, [r7, #6]
 8003e1e:	005b      	lsls	r3, r3, #1
 8003e20:	b29a      	uxth	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e26:	e005      	b.n	8003e34 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	88fa      	ldrh	r2, [r7, #6]
 8003e2c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	88fa      	ldrh	r2, [r7, #6]
 8003e32:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e38:	4a28      	ldr	r2, [pc, #160]	@ (8003edc <HAL_I2S_Transmit_DMA+0x13c>)
 8003e3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e40:	4a27      	ldr	r2, [pc, #156]	@ (8003ee0 <HAL_I2S_Transmit_DMA+0x140>)
 8003e42:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e48:	4a26      	ldr	r2, [pc, #152]	@ (8003ee4 <HAL_I2S_Transmit_DMA+0x144>)
 8003e4a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003e54:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003e5c:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e62:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003e64:	f7ff f9cc 	bl	8003200 <HAL_DMA_Start_IT>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00f      	beq.n	8003e8e <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e72:	f043 0208 	orr.w	r2, r3, #8
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e022      	b.n	8003ed4 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d107      	bne.n	8003eb4 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f042 0202 	orr.w	r2, r2, #2
 8003eb2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	69db      	ldr	r3, [r3, #28]
 8003eba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d107      	bne.n	8003ed2 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	69da      	ldr	r2, [r3, #28]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ed0:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3718      	adds	r7, #24
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	08003f6b 	.word	0x08003f6b
 8003ee0:	08003f29 	.word	0x08003f29
 8003ee4:	08003f87 	.word	0x08003f87

08003ee8 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	4798      	blx	r3
}
 8003ef8:	bf00      	nop
 8003efa:	3708      	adds	r7, #8
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003f08:	bf00      	nop
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003f1c:	bf00      	nop
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f34:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10e      	bne.n	8003f5c <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	685a      	ldr	r2, [r3, #4]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 0202 	bic.w	r2, r2, #2
 8003f4c:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2200      	movs	r2, #0
 8003f52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8003f5c:	68f8      	ldr	r0, [r7, #12]
 8003f5e:	f7fe fcdb 	bl	8002918 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003f62:	bf00      	nop
 8003f64:	3710      	adds	r7, #16
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003f6a:	b580      	push	{r7, lr}
 8003f6c:	b084      	sub	sp, #16
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f76:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f7fe fca5 	bl	80028c8 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003f7e:	bf00      	nop
 8003f80:	3710      	adds	r7, #16
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}

08003f86 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b084      	sub	sp, #16
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f92:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	685a      	ldr	r2, [r3, #4]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f022 0203 	bic.w	r2, r2, #3
 8003fa2:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fbc:	f043 0208 	orr.w	r2, r3, #8
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003fc4:	68f8      	ldr	r0, [r7, #12]
 8003fc6:	f7ff ffa5 	bl	8003f14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003fca:	bf00      	nop
 8003fcc:	3710      	adds	r7, #16
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b082      	sub	sp, #8
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fde:	881a      	ldrh	r2, [r3, #0]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fea:	1c9a      	adds	r2, r3, #2
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004002:	b29b      	uxth	r3, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	d10e      	bne.n	8004026 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	685a      	ldr	r2, [r3, #4]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004016:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f7fe fc79 	bl	8002918 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004026:	bf00      	nop
 8004028:	3708      	adds	r7, #8
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}

0800402e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800402e:	b580      	push	{r7, lr}
 8004030:	b082      	sub	sp, #8
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68da      	ldr	r2, [r3, #12]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004040:	b292      	uxth	r2, r2
 8004042:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004048:	1c9a      	adds	r2, r3, #2
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004052:	b29b      	uxth	r3, r3
 8004054:	3b01      	subs	r3, #1
 8004056:	b29a      	uxth	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004060:	b29b      	uxth	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10e      	bne.n	8004084 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	685a      	ldr	r2, [r3, #4]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004074:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2201      	movs	r2, #1
 800407a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f7ff ff3e 	bl	8003f00 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004084:	bf00      	nop
 8004086:	3708      	adds	r7, #8
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	2b04      	cmp	r3, #4
 80040a6:	d13a      	bne.n	800411e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d109      	bne.n	80040c6 <I2S_IRQHandler+0x3a>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040bc:	2b40      	cmp	r3, #64	@ 0x40
 80040be:	d102      	bne.n	80040c6 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f7ff ffb4 	bl	800402e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040cc:	2b40      	cmp	r3, #64	@ 0x40
 80040ce:	d126      	bne.n	800411e <I2S_IRQHandler+0x92>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	f003 0320 	and.w	r3, r3, #32
 80040da:	2b20      	cmp	r3, #32
 80040dc:	d11f      	bne.n	800411e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	685a      	ldr	r2, [r3, #4]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040ec:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80040ee:	2300      	movs	r3, #0
 80040f0:	613b      	str	r3, [r7, #16]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	613b      	str	r3, [r7, #16]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	613b      	str	r3, [r7, #16]
 8004102:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004110:	f043 0202 	orr.w	r2, r3, #2
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7ff fefb 	bl	8003f14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004124:	b2db      	uxtb	r3, r3
 8004126:	2b03      	cmp	r3, #3
 8004128:	d136      	bne.n	8004198 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b02      	cmp	r3, #2
 8004132:	d109      	bne.n	8004148 <I2S_IRQHandler+0xbc>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800413e:	2b80      	cmp	r3, #128	@ 0x80
 8004140:	d102      	bne.n	8004148 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7ff ff45 	bl	8003fd2 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	f003 0308 	and.w	r3, r3, #8
 800414e:	2b08      	cmp	r3, #8
 8004150:	d122      	bne.n	8004198 <I2S_IRQHandler+0x10c>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f003 0320 	and.w	r3, r3, #32
 800415c:	2b20      	cmp	r3, #32
 800415e:	d11b      	bne.n	8004198 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	685a      	ldr	r2, [r3, #4]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800416e:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004170:	2300      	movs	r3, #0
 8004172:	60fb      	str	r3, [r7, #12]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	60fb      	str	r3, [r7, #12]
 800417c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2201      	movs	r2, #1
 8004182:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418a:	f043 0204 	orr.w	r2, r3, #4
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f7ff febe 	bl	8003f14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004198:	bf00      	nop
 800419a:	3718      	adds	r7, #24
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b088      	sub	sp, #32
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a92      	ldr	r2, [pc, #584]	@ (8004400 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d101      	bne.n	80041be <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80041ba:	4b92      	ldr	r3, [pc, #584]	@ (8004404 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041bc:	e001      	b.n	80041c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80041be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a8b      	ldr	r2, [pc, #556]	@ (8004400 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d101      	bne.n	80041dc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80041d8:	4b8a      	ldr	r3, [pc, #552]	@ (8004404 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041da:	e001      	b.n	80041e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80041dc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041ec:	d004      	beq.n	80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f040 8099 	bne.w	800432a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d107      	bne.n	8004212 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004208:	2b00      	cmp	r3, #0
 800420a:	d002      	beq.n	8004212 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 f925 	bl	800445c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	f003 0301 	and.w	r3, r3, #1
 8004218:	2b01      	cmp	r3, #1
 800421a:	d107      	bne.n	800422c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004222:	2b00      	cmp	r3, #0
 8004224:	d002      	beq.n	800422c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 f9c8 	bl	80045bc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004232:	2b40      	cmp	r3, #64	@ 0x40
 8004234:	d13a      	bne.n	80042ac <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	f003 0320 	and.w	r3, r3, #32
 800423c:	2b00      	cmp	r3, #0
 800423e:	d035      	beq.n	80042ac <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a6e      	ldr	r2, [pc, #440]	@ (8004400 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d101      	bne.n	800424e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800424a:	4b6e      	ldr	r3, [pc, #440]	@ (8004404 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800424c:	e001      	b.n	8004252 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800424e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004252:	685a      	ldr	r2, [r3, #4]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4969      	ldr	r1, [pc, #420]	@ (8004400 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800425a:	428b      	cmp	r3, r1
 800425c:	d101      	bne.n	8004262 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800425e:	4b69      	ldr	r3, [pc, #420]	@ (8004404 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004260:	e001      	b.n	8004266 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004262:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004266:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800426a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	685a      	ldr	r2, [r3, #4]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800427a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800427c:	2300      	movs	r3, #0
 800427e:	60fb      	str	r3, [r7, #12]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	60fb      	str	r3, [r7, #12]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	60fb      	str	r3, [r7, #12]
 8004290:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429e:	f043 0202 	orr.w	r2, r3, #2
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f7ff fe34 	bl	8003f14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	f003 0308 	and.w	r3, r3, #8
 80042b2:	2b08      	cmp	r3, #8
 80042b4:	f040 80c3 	bne.w	800443e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	f003 0320 	and.w	r3, r3, #32
 80042be:	2b00      	cmp	r3, #0
 80042c0:	f000 80bd 	beq.w	800443e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	685a      	ldr	r2, [r3, #4]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80042d2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a49      	ldr	r2, [pc, #292]	@ (8004400 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d101      	bne.n	80042e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80042de:	4b49      	ldr	r3, [pc, #292]	@ (8004404 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042e0:	e001      	b.n	80042e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80042e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4944      	ldr	r1, [pc, #272]	@ (8004400 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042ee:	428b      	cmp	r3, r1
 80042f0:	d101      	bne.n	80042f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80042f2:	4b44      	ldr	r3, [pc, #272]	@ (8004404 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042f4:	e001      	b.n	80042fa <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80042f6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042fa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80042fe:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004300:	2300      	movs	r3, #0
 8004302:	60bb      	str	r3, [r7, #8]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	60bb      	str	r3, [r7, #8]
 800430c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800431a:	f043 0204 	orr.w	r2, r3, #4
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f7ff fdf6 	bl	8003f14 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004328:	e089      	b.n	800443e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	f003 0302 	and.w	r3, r3, #2
 8004330:	2b02      	cmp	r3, #2
 8004332:	d107      	bne.n	8004344 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800433a:	2b00      	cmp	r3, #0
 800433c:	d002      	beq.n	8004344 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 f8be 	bl	80044c0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	2b01      	cmp	r3, #1
 800434c:	d107      	bne.n	800435e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004354:	2b00      	cmp	r3, #0
 8004356:	d002      	beq.n	800435e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f000 f8fd 	bl	8004558 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004364:	2b40      	cmp	r3, #64	@ 0x40
 8004366:	d12f      	bne.n	80043c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	f003 0320 	and.w	r3, r3, #32
 800436e:	2b00      	cmp	r3, #0
 8004370:	d02a      	beq.n	80043c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	685a      	ldr	r2, [r3, #4]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004380:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a1e      	ldr	r2, [pc, #120]	@ (8004400 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d101      	bne.n	8004390 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800438c:	4b1d      	ldr	r3, [pc, #116]	@ (8004404 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800438e:	e001      	b.n	8004394 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004390:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004394:	685a      	ldr	r2, [r3, #4]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4919      	ldr	r1, [pc, #100]	@ (8004400 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800439c:	428b      	cmp	r3, r1
 800439e:	d101      	bne.n	80043a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80043a0:	4b18      	ldr	r3, [pc, #96]	@ (8004404 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043a2:	e001      	b.n	80043a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80043a4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043a8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80043ac:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ba:	f043 0202 	orr.w	r2, r3, #2
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f7ff fda6 	bl	8003f14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	f003 0308 	and.w	r3, r3, #8
 80043ce:	2b08      	cmp	r3, #8
 80043d0:	d136      	bne.n	8004440 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	f003 0320 	and.w	r3, r3, #32
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d031      	beq.n	8004440 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a07      	ldr	r2, [pc, #28]	@ (8004400 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d101      	bne.n	80043ea <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80043e6:	4b07      	ldr	r3, [pc, #28]	@ (8004404 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043e8:	e001      	b.n	80043ee <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80043ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043ee:	685a      	ldr	r2, [r3, #4]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4902      	ldr	r1, [pc, #8]	@ (8004400 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80043f6:	428b      	cmp	r3, r1
 80043f8:	d106      	bne.n	8004408 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80043fa:	4b02      	ldr	r3, [pc, #8]	@ (8004404 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043fc:	e006      	b.n	800440c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80043fe:	bf00      	nop
 8004400:	40003800 	.word	0x40003800
 8004404:	40003400 	.word	0x40003400
 8004408:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800440c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004410:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	685a      	ldr	r2, [r3, #4]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004420:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800442e:	f043 0204 	orr.w	r2, r3, #4
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f7ff fd6c 	bl	8003f14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800443c:	e000      	b.n	8004440 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800443e:	bf00      	nop
}
 8004440:	bf00      	nop
 8004442:	3720      	adds	r7, #32
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004468:	1c99      	adds	r1, r3, #2
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	6251      	str	r1, [r2, #36]	@ 0x24
 800446e:	881a      	ldrh	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800447a:	b29b      	uxth	r3, r3
 800447c:	3b01      	subs	r3, #1
 800447e:	b29a      	uxth	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004488:	b29b      	uxth	r3, r3
 800448a:	2b00      	cmp	r3, #0
 800448c:	d113      	bne.n	80044b6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	685a      	ldr	r2, [r3, #4]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800449c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d106      	bne.n	80044b6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f7ff ffc9 	bl	8004448 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80044b6:	bf00      	nop
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
	...

080044c0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044cc:	1c99      	adds	r1, r3, #2
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	6251      	str	r1, [r2, #36]	@ 0x24
 80044d2:	8819      	ldrh	r1, [r3, #0]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a1d      	ldr	r2, [pc, #116]	@ (8004550 <I2SEx_TxISR_I2SExt+0x90>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d101      	bne.n	80044e2 <I2SEx_TxISR_I2SExt+0x22>
 80044de:	4b1d      	ldr	r3, [pc, #116]	@ (8004554 <I2SEx_TxISR_I2SExt+0x94>)
 80044e0:	e001      	b.n	80044e6 <I2SEx_TxISR_I2SExt+0x26>
 80044e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80044e6:	460a      	mov	r2, r1
 80044e8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	3b01      	subs	r3, #1
 80044f2:	b29a      	uxth	r2, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d121      	bne.n	8004546 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a12      	ldr	r2, [pc, #72]	@ (8004550 <I2SEx_TxISR_I2SExt+0x90>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d101      	bne.n	8004510 <I2SEx_TxISR_I2SExt+0x50>
 800450c:	4b11      	ldr	r3, [pc, #68]	@ (8004554 <I2SEx_TxISR_I2SExt+0x94>)
 800450e:	e001      	b.n	8004514 <I2SEx_TxISR_I2SExt+0x54>
 8004510:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004514:	685a      	ldr	r2, [r3, #4]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	490d      	ldr	r1, [pc, #52]	@ (8004550 <I2SEx_TxISR_I2SExt+0x90>)
 800451c:	428b      	cmp	r3, r1
 800451e:	d101      	bne.n	8004524 <I2SEx_TxISR_I2SExt+0x64>
 8004520:	4b0c      	ldr	r3, [pc, #48]	@ (8004554 <I2SEx_TxISR_I2SExt+0x94>)
 8004522:	e001      	b.n	8004528 <I2SEx_TxISR_I2SExt+0x68>
 8004524:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004528:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800452c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004532:	b29b      	uxth	r3, r3
 8004534:	2b00      	cmp	r3, #0
 8004536:	d106      	bne.n	8004546 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f7ff ff81 	bl	8004448 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004546:	bf00      	nop
 8004548:	3708      	adds	r7, #8
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	40003800 	.word	0x40003800
 8004554:	40003400 	.word	0x40003400

08004558 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68d8      	ldr	r0, [r3, #12]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800456a:	1c99      	adds	r1, r3, #2
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004570:	b282      	uxth	r2, r0
 8004572:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004578:	b29b      	uxth	r3, r3
 800457a:	3b01      	subs	r3, #1
 800457c:	b29a      	uxth	r2, r3
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004586:	b29b      	uxth	r3, r3
 8004588:	2b00      	cmp	r3, #0
 800458a:	d113      	bne.n	80045b4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	685a      	ldr	r2, [r3, #4]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800459a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d106      	bne.n	80045b4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f7ff ff4a 	bl	8004448 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80045b4:	bf00      	nop
 80045b6:	3708      	adds	r7, #8
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a20      	ldr	r2, [pc, #128]	@ (800464c <I2SEx_RxISR_I2SExt+0x90>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d101      	bne.n	80045d2 <I2SEx_RxISR_I2SExt+0x16>
 80045ce:	4b20      	ldr	r3, [pc, #128]	@ (8004650 <I2SEx_RxISR_I2SExt+0x94>)
 80045d0:	e001      	b.n	80045d6 <I2SEx_RxISR_I2SExt+0x1a>
 80045d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80045d6:	68d8      	ldr	r0, [r3, #12]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045dc:	1c99      	adds	r1, r3, #2
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80045e2:	b282      	uxth	r2, r0
 80045e4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	3b01      	subs	r3, #1
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d121      	bne.n	8004642 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a12      	ldr	r2, [pc, #72]	@ (800464c <I2SEx_RxISR_I2SExt+0x90>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d101      	bne.n	800460c <I2SEx_RxISR_I2SExt+0x50>
 8004608:	4b11      	ldr	r3, [pc, #68]	@ (8004650 <I2SEx_RxISR_I2SExt+0x94>)
 800460a:	e001      	b.n	8004610 <I2SEx_RxISR_I2SExt+0x54>
 800460c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004610:	685a      	ldr	r2, [r3, #4]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	490d      	ldr	r1, [pc, #52]	@ (800464c <I2SEx_RxISR_I2SExt+0x90>)
 8004618:	428b      	cmp	r3, r1
 800461a:	d101      	bne.n	8004620 <I2SEx_RxISR_I2SExt+0x64>
 800461c:	4b0c      	ldr	r3, [pc, #48]	@ (8004650 <I2SEx_RxISR_I2SExt+0x94>)
 800461e:	e001      	b.n	8004624 <I2SEx_RxISR_I2SExt+0x68>
 8004620:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004624:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004628:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800462e:	b29b      	uxth	r3, r3
 8004630:	2b00      	cmp	r3, #0
 8004632:	d106      	bne.n	8004642 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f7ff ff03 	bl	8004448 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004642:	bf00      	nop
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	40003800 	.word	0x40003800
 8004650:	40003400 	.word	0x40003400

08004654 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b086      	sub	sp, #24
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d101      	bne.n	8004666 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e267      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0301 	and.w	r3, r3, #1
 800466e:	2b00      	cmp	r3, #0
 8004670:	d075      	beq.n	800475e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004672:	4b88      	ldr	r3, [pc, #544]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	f003 030c 	and.w	r3, r3, #12
 800467a:	2b04      	cmp	r3, #4
 800467c:	d00c      	beq.n	8004698 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800467e:	4b85      	ldr	r3, [pc, #532]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004686:	2b08      	cmp	r3, #8
 8004688:	d112      	bne.n	80046b0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800468a:	4b82      	ldr	r3, [pc, #520]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004692:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004696:	d10b      	bne.n	80046b0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004698:	4b7e      	ldr	r3, [pc, #504]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d05b      	beq.n	800475c <HAL_RCC_OscConfig+0x108>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d157      	bne.n	800475c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e242      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046b8:	d106      	bne.n	80046c8 <HAL_RCC_OscConfig+0x74>
 80046ba:	4b76      	ldr	r3, [pc, #472]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a75      	ldr	r2, [pc, #468]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80046c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046c4:	6013      	str	r3, [r2, #0]
 80046c6:	e01d      	b.n	8004704 <HAL_RCC_OscConfig+0xb0>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046d0:	d10c      	bne.n	80046ec <HAL_RCC_OscConfig+0x98>
 80046d2:	4b70      	ldr	r3, [pc, #448]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a6f      	ldr	r2, [pc, #444]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80046d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046dc:	6013      	str	r3, [r2, #0]
 80046de:	4b6d      	ldr	r3, [pc, #436]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a6c      	ldr	r2, [pc, #432]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80046e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046e8:	6013      	str	r3, [r2, #0]
 80046ea:	e00b      	b.n	8004704 <HAL_RCC_OscConfig+0xb0>
 80046ec:	4b69      	ldr	r3, [pc, #420]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a68      	ldr	r2, [pc, #416]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80046f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046f6:	6013      	str	r3, [r2, #0]
 80046f8:	4b66      	ldr	r3, [pc, #408]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a65      	ldr	r2, [pc, #404]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80046fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004702:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d013      	beq.n	8004734 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800470c:	f7fe fbdc 	bl	8002ec8 <HAL_GetTick>
 8004710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004712:	e008      	b.n	8004726 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004714:	f7fe fbd8 	bl	8002ec8 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	2b64      	cmp	r3, #100	@ 0x64
 8004720:	d901      	bls.n	8004726 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e207      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004726:	4b5b      	ldr	r3, [pc, #364]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d0f0      	beq.n	8004714 <HAL_RCC_OscConfig+0xc0>
 8004732:	e014      	b.n	800475e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004734:	f7fe fbc8 	bl	8002ec8 <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800473a:	e008      	b.n	800474e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800473c:	f7fe fbc4 	bl	8002ec8 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b64      	cmp	r3, #100	@ 0x64
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e1f3      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800474e:	4b51      	ldr	r3, [pc, #324]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1f0      	bne.n	800473c <HAL_RCC_OscConfig+0xe8>
 800475a:	e000      	b.n	800475e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800475c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d063      	beq.n	8004832 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800476a:	4b4a      	ldr	r3, [pc, #296]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f003 030c 	and.w	r3, r3, #12
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00b      	beq.n	800478e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004776:	4b47      	ldr	r3, [pc, #284]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800477e:	2b08      	cmp	r3, #8
 8004780:	d11c      	bne.n	80047bc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004782:	4b44      	ldr	r3, [pc, #272]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d116      	bne.n	80047bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800478e:	4b41      	ldr	r3, [pc, #260]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d005      	beq.n	80047a6 <HAL_RCC_OscConfig+0x152>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d001      	beq.n	80047a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e1c7      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047a6:	4b3b      	ldr	r3, [pc, #236]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	00db      	lsls	r3, r3, #3
 80047b4:	4937      	ldr	r1, [pc, #220]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80047b6:	4313      	orrs	r3, r2
 80047b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047ba:	e03a      	b.n	8004832 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d020      	beq.n	8004806 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047c4:	4b34      	ldr	r3, [pc, #208]	@ (8004898 <HAL_RCC_OscConfig+0x244>)
 80047c6:	2201      	movs	r2, #1
 80047c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ca:	f7fe fb7d 	bl	8002ec8 <HAL_GetTick>
 80047ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047d0:	e008      	b.n	80047e4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047d2:	f7fe fb79 	bl	8002ec8 <HAL_GetTick>
 80047d6:	4602      	mov	r2, r0
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d901      	bls.n	80047e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80047e0:	2303      	movs	r3, #3
 80047e2:	e1a8      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047e4:	4b2b      	ldr	r3, [pc, #172]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0302 	and.w	r3, r3, #2
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d0f0      	beq.n	80047d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047f0:	4b28      	ldr	r3, [pc, #160]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	691b      	ldr	r3, [r3, #16]
 80047fc:	00db      	lsls	r3, r3, #3
 80047fe:	4925      	ldr	r1, [pc, #148]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 8004800:	4313      	orrs	r3, r2
 8004802:	600b      	str	r3, [r1, #0]
 8004804:	e015      	b.n	8004832 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004806:	4b24      	ldr	r3, [pc, #144]	@ (8004898 <HAL_RCC_OscConfig+0x244>)
 8004808:	2200      	movs	r2, #0
 800480a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800480c:	f7fe fb5c 	bl	8002ec8 <HAL_GetTick>
 8004810:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004814:	f7fe fb58 	bl	8002ec8 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e187      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004826:	4b1b      	ldr	r3, [pc, #108]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1f0      	bne.n	8004814 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0308 	and.w	r3, r3, #8
 800483a:	2b00      	cmp	r3, #0
 800483c:	d036      	beq.n	80048ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d016      	beq.n	8004874 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004846:	4b15      	ldr	r3, [pc, #84]	@ (800489c <HAL_RCC_OscConfig+0x248>)
 8004848:	2201      	movs	r2, #1
 800484a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800484c:	f7fe fb3c 	bl	8002ec8 <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004854:	f7fe fb38 	bl	8002ec8 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b02      	cmp	r3, #2
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e167      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004866:	4b0b      	ldr	r3, [pc, #44]	@ (8004894 <HAL_RCC_OscConfig+0x240>)
 8004868:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d0f0      	beq.n	8004854 <HAL_RCC_OscConfig+0x200>
 8004872:	e01b      	b.n	80048ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004874:	4b09      	ldr	r3, [pc, #36]	@ (800489c <HAL_RCC_OscConfig+0x248>)
 8004876:	2200      	movs	r2, #0
 8004878:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800487a:	f7fe fb25 	bl	8002ec8 <HAL_GetTick>
 800487e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004880:	e00e      	b.n	80048a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004882:	f7fe fb21 	bl	8002ec8 <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	2b02      	cmp	r3, #2
 800488e:	d907      	bls.n	80048a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e150      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
 8004894:	40023800 	.word	0x40023800
 8004898:	42470000 	.word	0x42470000
 800489c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048a0:	4b88      	ldr	r3, [pc, #544]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 80048a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048a4:	f003 0302 	and.w	r3, r3, #2
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1ea      	bne.n	8004882 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0304 	and.w	r3, r3, #4
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f000 8097 	beq.w	80049e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048ba:	2300      	movs	r3, #0
 80048bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048be:	4b81      	ldr	r3, [pc, #516]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 80048c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d10f      	bne.n	80048ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048ca:	2300      	movs	r3, #0
 80048cc:	60bb      	str	r3, [r7, #8]
 80048ce:	4b7d      	ldr	r3, [pc, #500]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 80048d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d2:	4a7c      	ldr	r2, [pc, #496]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 80048d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80048da:	4b7a      	ldr	r3, [pc, #488]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 80048dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048e2:	60bb      	str	r3, [r7, #8]
 80048e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048e6:	2301      	movs	r3, #1
 80048e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ea:	4b77      	ldr	r3, [pc, #476]	@ (8004ac8 <HAL_RCC_OscConfig+0x474>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d118      	bne.n	8004928 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048f6:	4b74      	ldr	r3, [pc, #464]	@ (8004ac8 <HAL_RCC_OscConfig+0x474>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a73      	ldr	r2, [pc, #460]	@ (8004ac8 <HAL_RCC_OscConfig+0x474>)
 80048fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004900:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004902:	f7fe fae1 	bl	8002ec8 <HAL_GetTick>
 8004906:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004908:	e008      	b.n	800491c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800490a:	f7fe fadd 	bl	8002ec8 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	2b02      	cmp	r3, #2
 8004916:	d901      	bls.n	800491c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004918:	2303      	movs	r3, #3
 800491a:	e10c      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800491c:	4b6a      	ldr	r3, [pc, #424]	@ (8004ac8 <HAL_RCC_OscConfig+0x474>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004924:	2b00      	cmp	r3, #0
 8004926:	d0f0      	beq.n	800490a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d106      	bne.n	800493e <HAL_RCC_OscConfig+0x2ea>
 8004930:	4b64      	ldr	r3, [pc, #400]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 8004932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004934:	4a63      	ldr	r2, [pc, #396]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 8004936:	f043 0301 	orr.w	r3, r3, #1
 800493a:	6713      	str	r3, [r2, #112]	@ 0x70
 800493c:	e01c      	b.n	8004978 <HAL_RCC_OscConfig+0x324>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	2b05      	cmp	r3, #5
 8004944:	d10c      	bne.n	8004960 <HAL_RCC_OscConfig+0x30c>
 8004946:	4b5f      	ldr	r3, [pc, #380]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 8004948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800494a:	4a5e      	ldr	r2, [pc, #376]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 800494c:	f043 0304 	orr.w	r3, r3, #4
 8004950:	6713      	str	r3, [r2, #112]	@ 0x70
 8004952:	4b5c      	ldr	r3, [pc, #368]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 8004954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004956:	4a5b      	ldr	r2, [pc, #364]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 8004958:	f043 0301 	orr.w	r3, r3, #1
 800495c:	6713      	str	r3, [r2, #112]	@ 0x70
 800495e:	e00b      	b.n	8004978 <HAL_RCC_OscConfig+0x324>
 8004960:	4b58      	ldr	r3, [pc, #352]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 8004962:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004964:	4a57      	ldr	r2, [pc, #348]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 8004966:	f023 0301 	bic.w	r3, r3, #1
 800496a:	6713      	str	r3, [r2, #112]	@ 0x70
 800496c:	4b55      	ldr	r3, [pc, #340]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 800496e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004970:	4a54      	ldr	r2, [pc, #336]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 8004972:	f023 0304 	bic.w	r3, r3, #4
 8004976:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d015      	beq.n	80049ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004980:	f7fe faa2 	bl	8002ec8 <HAL_GetTick>
 8004984:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004986:	e00a      	b.n	800499e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004988:	f7fe fa9e 	bl	8002ec8 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004996:	4293      	cmp	r3, r2
 8004998:	d901      	bls.n	800499e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e0cb      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800499e:	4b49      	ldr	r3, [pc, #292]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 80049a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d0ee      	beq.n	8004988 <HAL_RCC_OscConfig+0x334>
 80049aa:	e014      	b.n	80049d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049ac:	f7fe fa8c 	bl	8002ec8 <HAL_GetTick>
 80049b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049b2:	e00a      	b.n	80049ca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049b4:	f7fe fa88 	bl	8002ec8 <HAL_GetTick>
 80049b8:	4602      	mov	r2, r0
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d901      	bls.n	80049ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e0b5      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049ca:	4b3e      	ldr	r3, [pc, #248]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 80049cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ce:	f003 0302 	and.w	r3, r3, #2
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d1ee      	bne.n	80049b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80049d6:	7dfb      	ldrb	r3, [r7, #23]
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d105      	bne.n	80049e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049dc:	4b39      	ldr	r3, [pc, #228]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 80049de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e0:	4a38      	ldr	r2, [pc, #224]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 80049e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049e6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	f000 80a1 	beq.w	8004b34 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80049f2:	4b34      	ldr	r3, [pc, #208]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f003 030c 	and.w	r3, r3, #12
 80049fa:	2b08      	cmp	r3, #8
 80049fc:	d05c      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	699b      	ldr	r3, [r3, #24]
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d141      	bne.n	8004a8a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a06:	4b31      	ldr	r3, [pc, #196]	@ (8004acc <HAL_RCC_OscConfig+0x478>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a0c:	f7fe fa5c 	bl	8002ec8 <HAL_GetTick>
 8004a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a12:	e008      	b.n	8004a26 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a14:	f7fe fa58 	bl	8002ec8 <HAL_GetTick>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	1ad3      	subs	r3, r2, r3
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d901      	bls.n	8004a26 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	e087      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a26:	4b27      	ldr	r3, [pc, #156]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d1f0      	bne.n	8004a14 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	69da      	ldr	r2, [r3, #28]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	431a      	orrs	r2, r3
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a40:	019b      	lsls	r3, r3, #6
 8004a42:	431a      	orrs	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a48:	085b      	lsrs	r3, r3, #1
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	041b      	lsls	r3, r3, #16
 8004a4e:	431a      	orrs	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a54:	061b      	lsls	r3, r3, #24
 8004a56:	491b      	ldr	r1, [pc, #108]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a5c:	4b1b      	ldr	r3, [pc, #108]	@ (8004acc <HAL_RCC_OscConfig+0x478>)
 8004a5e:	2201      	movs	r2, #1
 8004a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a62:	f7fe fa31 	bl	8002ec8 <HAL_GetTick>
 8004a66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a68:	e008      	b.n	8004a7c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a6a:	f7fe fa2d 	bl	8002ec8 <HAL_GetTick>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d901      	bls.n	8004a7c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e05c      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a7c:	4b11      	ldr	r3, [pc, #68]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d0f0      	beq.n	8004a6a <HAL_RCC_OscConfig+0x416>
 8004a88:	e054      	b.n	8004b34 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a8a:	4b10      	ldr	r3, [pc, #64]	@ (8004acc <HAL_RCC_OscConfig+0x478>)
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a90:	f7fe fa1a 	bl	8002ec8 <HAL_GetTick>
 8004a94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a96:	e008      	b.n	8004aaa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a98:	f7fe fa16 	bl	8002ec8 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e045      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aaa:	4b06      	ldr	r3, [pc, #24]	@ (8004ac4 <HAL_RCC_OscConfig+0x470>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1f0      	bne.n	8004a98 <HAL_RCC_OscConfig+0x444>
 8004ab6:	e03d      	b.n	8004b34 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d107      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e038      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
 8004ac4:	40023800 	.word	0x40023800
 8004ac8:	40007000 	.word	0x40007000
 8004acc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ad0:	4b1b      	ldr	r3, [pc, #108]	@ (8004b40 <HAL_RCC_OscConfig+0x4ec>)
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d028      	beq.n	8004b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d121      	bne.n	8004b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d11a      	bne.n	8004b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004b00:	4013      	ands	r3, r2
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004b06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d111      	bne.n	8004b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b16:	085b      	lsrs	r3, r3, #1
 8004b18:	3b01      	subs	r3, #1
 8004b1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d107      	bne.n	8004b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d001      	beq.n	8004b34 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e000      	b.n	8004b36 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3718      	adds	r7, #24
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	40023800 	.word	0x40023800

08004b44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b084      	sub	sp, #16
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d101      	bne.n	8004b58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e0cc      	b.n	8004cf2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b58:	4b68      	ldr	r3, [pc, #416]	@ (8004cfc <HAL_RCC_ClockConfig+0x1b8>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 0307 	and.w	r3, r3, #7
 8004b60:	683a      	ldr	r2, [r7, #0]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d90c      	bls.n	8004b80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b66:	4b65      	ldr	r3, [pc, #404]	@ (8004cfc <HAL_RCC_ClockConfig+0x1b8>)
 8004b68:	683a      	ldr	r2, [r7, #0]
 8004b6a:	b2d2      	uxtb	r2, r2
 8004b6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b6e:	4b63      	ldr	r3, [pc, #396]	@ (8004cfc <HAL_RCC_ClockConfig+0x1b8>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0307 	and.w	r3, r3, #7
 8004b76:	683a      	ldr	r2, [r7, #0]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d001      	beq.n	8004b80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e0b8      	b.n	8004cf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0302 	and.w	r3, r3, #2
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d020      	beq.n	8004bce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0304 	and.w	r3, r3, #4
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d005      	beq.n	8004ba4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b98:	4b59      	ldr	r3, [pc, #356]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	4a58      	ldr	r2, [pc, #352]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004ba2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0308 	and.w	r3, r3, #8
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d005      	beq.n	8004bbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bb0:	4b53      	ldr	r3, [pc, #332]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	4a52      	ldr	r2, [pc, #328]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004bba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bbc:	4b50      	ldr	r3, [pc, #320]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	494d      	ldr	r1, [pc, #308]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0301 	and.w	r3, r3, #1
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d044      	beq.n	8004c64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d107      	bne.n	8004bf2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004be2:	4b47      	ldr	r3, [pc, #284]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d119      	bne.n	8004c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e07f      	b.n	8004cf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d003      	beq.n	8004c02 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bfe:	2b03      	cmp	r3, #3
 8004c00:	d107      	bne.n	8004c12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c02:	4b3f      	ldr	r3, [pc, #252]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d109      	bne.n	8004c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e06f      	b.n	8004cf2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c12:	4b3b      	ldr	r3, [pc, #236]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0302 	and.w	r3, r3, #2
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d101      	bne.n	8004c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e067      	b.n	8004cf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c22:	4b37      	ldr	r3, [pc, #220]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	f023 0203 	bic.w	r2, r3, #3
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	4934      	ldr	r1, [pc, #208]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004c30:	4313      	orrs	r3, r2
 8004c32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c34:	f7fe f948 	bl	8002ec8 <HAL_GetTick>
 8004c38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c3a:	e00a      	b.n	8004c52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c3c:	f7fe f944 	bl	8002ec8 <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d901      	bls.n	8004c52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e04f      	b.n	8004cf2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c52:	4b2b      	ldr	r3, [pc, #172]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f003 020c 	and.w	r2, r3, #12
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d1eb      	bne.n	8004c3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c64:	4b25      	ldr	r3, [pc, #148]	@ (8004cfc <HAL_RCC_ClockConfig+0x1b8>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0307 	and.w	r3, r3, #7
 8004c6c:	683a      	ldr	r2, [r7, #0]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d20c      	bcs.n	8004c8c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c72:	4b22      	ldr	r3, [pc, #136]	@ (8004cfc <HAL_RCC_ClockConfig+0x1b8>)
 8004c74:	683a      	ldr	r2, [r7, #0]
 8004c76:	b2d2      	uxtb	r2, r2
 8004c78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c7a:	4b20      	ldr	r3, [pc, #128]	@ (8004cfc <HAL_RCC_ClockConfig+0x1b8>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0307 	and.w	r3, r3, #7
 8004c82:	683a      	ldr	r2, [r7, #0]
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d001      	beq.n	8004c8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e032      	b.n	8004cf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0304 	and.w	r3, r3, #4
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d008      	beq.n	8004caa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c98:	4b19      	ldr	r3, [pc, #100]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	4916      	ldr	r1, [pc, #88]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 0308 	and.w	r3, r3, #8
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d009      	beq.n	8004cca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004cb6:	4b12      	ldr	r3, [pc, #72]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	00db      	lsls	r3, r3, #3
 8004cc4:	490e      	ldr	r1, [pc, #56]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004cca:	f000 f821 	bl	8004d10 <HAL_RCC_GetSysClockFreq>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8004d00 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	091b      	lsrs	r3, r3, #4
 8004cd6:	f003 030f 	and.w	r3, r3, #15
 8004cda:	490a      	ldr	r1, [pc, #40]	@ (8004d04 <HAL_RCC_ClockConfig+0x1c0>)
 8004cdc:	5ccb      	ldrb	r3, [r1, r3]
 8004cde:	fa22 f303 	lsr.w	r3, r2, r3
 8004ce2:	4a09      	ldr	r2, [pc, #36]	@ (8004d08 <HAL_RCC_ClockConfig+0x1c4>)
 8004ce4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004ce6:	4b09      	ldr	r3, [pc, #36]	@ (8004d0c <HAL_RCC_ClockConfig+0x1c8>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7fd ff28 	bl	8002b40 <HAL_InitTick>

  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3710      	adds	r7, #16
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	40023c00 	.word	0x40023c00
 8004d00:	40023800 	.word	0x40023800
 8004d04:	0800a6a8 	.word	0x0800a6a8
 8004d08:	20000078 	.word	0x20000078
 8004d0c:	2000007c 	.word	0x2000007c

08004d10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d14:	b090      	sub	sp, #64	@ 0x40
 8004d16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004d20:	2300      	movs	r3, #0
 8004d22:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004d24:	2300      	movs	r3, #0
 8004d26:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d28:	4b59      	ldr	r3, [pc, #356]	@ (8004e90 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	f003 030c 	and.w	r3, r3, #12
 8004d30:	2b08      	cmp	r3, #8
 8004d32:	d00d      	beq.n	8004d50 <HAL_RCC_GetSysClockFreq+0x40>
 8004d34:	2b08      	cmp	r3, #8
 8004d36:	f200 80a1 	bhi.w	8004e7c <HAL_RCC_GetSysClockFreq+0x16c>
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d002      	beq.n	8004d44 <HAL_RCC_GetSysClockFreq+0x34>
 8004d3e:	2b04      	cmp	r3, #4
 8004d40:	d003      	beq.n	8004d4a <HAL_RCC_GetSysClockFreq+0x3a>
 8004d42:	e09b      	b.n	8004e7c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d44:	4b53      	ldr	r3, [pc, #332]	@ (8004e94 <HAL_RCC_GetSysClockFreq+0x184>)
 8004d46:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004d48:	e09b      	b.n	8004e82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d4a:	4b53      	ldr	r3, [pc, #332]	@ (8004e98 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d4c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004d4e:	e098      	b.n	8004e82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d50:	4b4f      	ldr	r3, [pc, #316]	@ (8004e90 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d58:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d5a:	4b4d      	ldr	r3, [pc, #308]	@ (8004e90 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d028      	beq.n	8004db8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d66:	4b4a      	ldr	r3, [pc, #296]	@ (8004e90 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	099b      	lsrs	r3, r3, #6
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	623b      	str	r3, [r7, #32]
 8004d70:	627a      	str	r2, [r7, #36]	@ 0x24
 8004d72:	6a3b      	ldr	r3, [r7, #32]
 8004d74:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004d78:	2100      	movs	r1, #0
 8004d7a:	4b47      	ldr	r3, [pc, #284]	@ (8004e98 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d7c:	fb03 f201 	mul.w	r2, r3, r1
 8004d80:	2300      	movs	r3, #0
 8004d82:	fb00 f303 	mul.w	r3, r0, r3
 8004d86:	4413      	add	r3, r2
 8004d88:	4a43      	ldr	r2, [pc, #268]	@ (8004e98 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d8a:	fba0 1202 	umull	r1, r2, r0, r2
 8004d8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d90:	460a      	mov	r2, r1
 8004d92:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004d94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d96:	4413      	add	r3, r2
 8004d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	61bb      	str	r3, [r7, #24]
 8004da0:	61fa      	str	r2, [r7, #28]
 8004da2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004da6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004daa:	f7fb fea7 	bl	8000afc <__aeabi_uldivmod>
 8004dae:	4602      	mov	r2, r0
 8004db0:	460b      	mov	r3, r1
 8004db2:	4613      	mov	r3, r2
 8004db4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004db6:	e053      	b.n	8004e60 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004db8:	4b35      	ldr	r3, [pc, #212]	@ (8004e90 <HAL_RCC_GetSysClockFreq+0x180>)
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	099b      	lsrs	r3, r3, #6
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	613b      	str	r3, [r7, #16]
 8004dc2:	617a      	str	r2, [r7, #20]
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004dca:	f04f 0b00 	mov.w	fp, #0
 8004dce:	4652      	mov	r2, sl
 8004dd0:	465b      	mov	r3, fp
 8004dd2:	f04f 0000 	mov.w	r0, #0
 8004dd6:	f04f 0100 	mov.w	r1, #0
 8004dda:	0159      	lsls	r1, r3, #5
 8004ddc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004de0:	0150      	lsls	r0, r2, #5
 8004de2:	4602      	mov	r2, r0
 8004de4:	460b      	mov	r3, r1
 8004de6:	ebb2 080a 	subs.w	r8, r2, sl
 8004dea:	eb63 090b 	sbc.w	r9, r3, fp
 8004dee:	f04f 0200 	mov.w	r2, #0
 8004df2:	f04f 0300 	mov.w	r3, #0
 8004df6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004dfa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004dfe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004e02:	ebb2 0408 	subs.w	r4, r2, r8
 8004e06:	eb63 0509 	sbc.w	r5, r3, r9
 8004e0a:	f04f 0200 	mov.w	r2, #0
 8004e0e:	f04f 0300 	mov.w	r3, #0
 8004e12:	00eb      	lsls	r3, r5, #3
 8004e14:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e18:	00e2      	lsls	r2, r4, #3
 8004e1a:	4614      	mov	r4, r2
 8004e1c:	461d      	mov	r5, r3
 8004e1e:	eb14 030a 	adds.w	r3, r4, sl
 8004e22:	603b      	str	r3, [r7, #0]
 8004e24:	eb45 030b 	adc.w	r3, r5, fp
 8004e28:	607b      	str	r3, [r7, #4]
 8004e2a:	f04f 0200 	mov.w	r2, #0
 8004e2e:	f04f 0300 	mov.w	r3, #0
 8004e32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e36:	4629      	mov	r1, r5
 8004e38:	028b      	lsls	r3, r1, #10
 8004e3a:	4621      	mov	r1, r4
 8004e3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e40:	4621      	mov	r1, r4
 8004e42:	028a      	lsls	r2, r1, #10
 8004e44:	4610      	mov	r0, r2
 8004e46:	4619      	mov	r1, r3
 8004e48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	60bb      	str	r3, [r7, #8]
 8004e4e:	60fa      	str	r2, [r7, #12]
 8004e50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e54:	f7fb fe52 	bl	8000afc <__aeabi_uldivmod>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004e60:	4b0b      	ldr	r3, [pc, #44]	@ (8004e90 <HAL_RCC_GetSysClockFreq+0x180>)
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	0c1b      	lsrs	r3, r3, #16
 8004e66:	f003 0303 	and.w	r3, r3, #3
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	005b      	lsls	r3, r3, #1
 8004e6e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004e70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e78:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004e7a:	e002      	b.n	8004e82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e7c:	4b05      	ldr	r3, [pc, #20]	@ (8004e94 <HAL_RCC_GetSysClockFreq+0x184>)
 8004e7e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004e80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3740      	adds	r7, #64	@ 0x40
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e8e:	bf00      	nop
 8004e90:	40023800 	.word	0x40023800
 8004e94:	00f42400 	.word	0x00f42400
 8004e98:	017d7840 	.word	0x017d7840

08004e9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ea0:	4b03      	ldr	r3, [pc, #12]	@ (8004eb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	20000078 	.word	0x20000078

08004eb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004eb8:	f7ff fff0 	bl	8004e9c <HAL_RCC_GetHCLKFreq>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	4b05      	ldr	r3, [pc, #20]	@ (8004ed4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	0b5b      	lsrs	r3, r3, #13
 8004ec4:	f003 0307 	and.w	r3, r3, #7
 8004ec8:	4903      	ldr	r1, [pc, #12]	@ (8004ed8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004eca:	5ccb      	ldrb	r3, [r1, r3]
 8004ecc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	40023800 	.word	0x40023800
 8004ed8:	0800a6b8 	.word	0x0800a6b8

08004edc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	220f      	movs	r2, #15
 8004eea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004eec:	4b12      	ldr	r3, [pc, #72]	@ (8004f38 <HAL_RCC_GetClockConfig+0x5c>)
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f003 0203 	and.w	r2, r3, #3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8004f38 <HAL_RCC_GetClockConfig+0x5c>)
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004f04:	4b0c      	ldr	r3, [pc, #48]	@ (8004f38 <HAL_RCC_GetClockConfig+0x5c>)
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004f10:	4b09      	ldr	r3, [pc, #36]	@ (8004f38 <HAL_RCC_GetClockConfig+0x5c>)
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	08db      	lsrs	r3, r3, #3
 8004f16:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004f1e:	4b07      	ldr	r3, [pc, #28]	@ (8004f3c <HAL_RCC_GetClockConfig+0x60>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0207 	and.w	r2, r3, #7
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	601a      	str	r2, [r3, #0]
}
 8004f2a:	bf00      	nop
 8004f2c:	370c      	adds	r7, #12
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	40023800 	.word	0x40023800
 8004f3c:	40023c00 	.word	0x40023c00

08004f40 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b086      	sub	sp, #24
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d105      	bne.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d038      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004f68:	4b68      	ldr	r3, [pc, #416]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f6e:	f7fd ffab 	bl	8002ec8 <HAL_GetTick>
 8004f72:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f74:	e008      	b.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004f76:	f7fd ffa7 	bl	8002ec8 <HAL_GetTick>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	1ad3      	subs	r3, r2, r3
 8004f80:	2b02      	cmp	r3, #2
 8004f82:	d901      	bls.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e0bd      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f88:	4b61      	ldr	r3, [pc, #388]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1f0      	bne.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	685a      	ldr	r2, [r3, #4]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	019b      	lsls	r3, r3, #6
 8004f9e:	431a      	orrs	r2, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	071b      	lsls	r3, r3, #28
 8004fa6:	495a      	ldr	r1, [pc, #360]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004fae:	4b57      	ldr	r3, [pc, #348]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004fb4:	f7fd ff88 	bl	8002ec8 <HAL_GetTick>
 8004fb8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004fba:	e008      	b.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004fbc:	f7fd ff84 	bl	8002ec8 <HAL_GetTick>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	2b02      	cmp	r3, #2
 8004fc8:	d901      	bls.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	e09a      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004fce:	4b50      	ldr	r3, [pc, #320]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d0f0      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0302 	and.w	r3, r3, #2
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f000 8083 	beq.w	80050ee <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fe8:	2300      	movs	r3, #0
 8004fea:	60fb      	str	r3, [r7, #12]
 8004fec:	4b48      	ldr	r3, [pc, #288]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff0:	4a47      	ldr	r2, [pc, #284]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ff6:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ff8:	4b45      	ldr	r3, [pc, #276]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005000:	60fb      	str	r3, [r7, #12]
 8005002:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005004:	4b43      	ldr	r3, [pc, #268]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a42      	ldr	r2, [pc, #264]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800500a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800500e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005010:	f7fd ff5a 	bl	8002ec8 <HAL_GetTick>
 8005014:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005016:	e008      	b.n	800502a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005018:	f7fd ff56 	bl	8002ec8 <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	2b02      	cmp	r3, #2
 8005024:	d901      	bls.n	800502a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e06c      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800502a:	4b3a      	ldr	r3, [pc, #232]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005032:	2b00      	cmp	r3, #0
 8005034:	d0f0      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005036:	4b36      	ldr	r3, [pc, #216]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800503a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800503e:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d02f      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800504e:	693a      	ldr	r2, [r7, #16]
 8005050:	429a      	cmp	r2, r3
 8005052:	d028      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005054:	4b2e      	ldr	r3, [pc, #184]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005056:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800505c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800505e:	4b2e      	ldr	r3, [pc, #184]	@ (8005118 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005060:	2201      	movs	r2, #1
 8005062:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005064:	4b2c      	ldr	r3, [pc, #176]	@ (8005118 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005066:	2200      	movs	r2, #0
 8005068:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800506a:	4a29      	ldr	r2, [pc, #164]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005070:	4b27      	ldr	r3, [pc, #156]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005074:	f003 0301 	and.w	r3, r3, #1
 8005078:	2b01      	cmp	r3, #1
 800507a:	d114      	bne.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800507c:	f7fd ff24 	bl	8002ec8 <HAL_GetTick>
 8005080:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005082:	e00a      	b.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005084:	f7fd ff20 	bl	8002ec8 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005092:	4293      	cmp	r3, r2
 8005094:	d901      	bls.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e034      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800509a:	4b1d      	ldr	r3, [pc, #116]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800509c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800509e:	f003 0302 	and.w	r3, r3, #2
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d0ee      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	691b      	ldr	r3, [r3, #16]
 80050aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050b2:	d10d      	bne.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80050b4:	4b16      	ldr	r3, [pc, #88]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	691b      	ldr	r3, [r3, #16]
 80050c0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80050c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050c8:	4911      	ldr	r1, [pc, #68]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	608b      	str	r3, [r1, #8]
 80050ce:	e005      	b.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80050d0:	4b0f      	ldr	r3, [pc, #60]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	4a0e      	ldr	r2, [pc, #56]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050d6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80050da:	6093      	str	r3, [r2, #8]
 80050dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050de:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050e8:	4909      	ldr	r1, [pc, #36]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0308 	and.w	r3, r3, #8
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d003      	beq.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	7d1a      	ldrb	r2, [r3, #20]
 80050fe:	4b07      	ldr	r3, [pc, #28]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005100:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3718      	adds	r7, #24
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}
 800510c:	42470068 	.word	0x42470068
 8005110:	40023800 	.word	0x40023800
 8005114:	40007000 	.word	0x40007000
 8005118:	42470e40 	.word	0x42470e40
 800511c:	424711e0 	.word	0x424711e0

08005120 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005120:	b480      	push	{r7}
 8005122:	b087      	sub	sp, #28
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005128:	2300      	movs	r3, #0
 800512a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800512c:	2300      	movs	r3, #0
 800512e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005130:	2300      	movs	r3, #0
 8005132:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b01      	cmp	r3, #1
 800513c:	d141      	bne.n	80051c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800513e:	4b25      	ldr	r3, [pc, #148]	@ (80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005146:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d006      	beq.n	800515c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005154:	d131      	bne.n	80051ba <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005156:	4b20      	ldr	r3, [pc, #128]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005158:	617b      	str	r3, [r7, #20]
          break;
 800515a:	e031      	b.n	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800515c:	4b1d      	ldr	r3, [pc, #116]	@ (80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005164:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005168:	d109      	bne.n	800517e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800516a:	4b1a      	ldr	r3, [pc, #104]	@ (80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800516c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005170:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005174:	4a19      	ldr	r2, [pc, #100]	@ (80051dc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005176:	fbb2 f3f3 	udiv	r3, r2, r3
 800517a:	613b      	str	r3, [r7, #16]
 800517c:	e008      	b.n	8005190 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800517e:	4b15      	ldr	r3, [pc, #84]	@ (80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005180:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005184:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005188:	4a15      	ldr	r2, [pc, #84]	@ (80051e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 800518a:	fbb2 f3f3 	udiv	r3, r2, r3
 800518e:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005190:	4b10      	ldr	r3, [pc, #64]	@ (80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005192:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005196:	099b      	lsrs	r3, r3, #6
 8005198:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	fb02 f303 	mul.w	r3, r2, r3
 80051a2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80051a4:	4b0b      	ldr	r3, [pc, #44]	@ (80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80051a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051aa:	0f1b      	lsrs	r3, r3, #28
 80051ac:	f003 0307 	and.w	r3, r3, #7
 80051b0:	68ba      	ldr	r2, [r7, #8]
 80051b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b6:	617b      	str	r3, [r7, #20]
          break;
 80051b8:	e002      	b.n	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80051ba:	2300      	movs	r3, #0
 80051bc:	617b      	str	r3, [r7, #20]
          break;
 80051be:	bf00      	nop
        }
      }
      break;
 80051c0:	e000      	b.n	80051c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 80051c2:	bf00      	nop
    }
  }
  return frequency;
 80051c4:	697b      	ldr	r3, [r7, #20]
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	371c      	adds	r7, #28
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr
 80051d2:	bf00      	nop
 80051d4:	40023800 	.word	0x40023800
 80051d8:	00bb8000 	.word	0x00bb8000
 80051dc:	017d7840 	.word	0x017d7840
 80051e0:	00f42400 	.word	0x00f42400

080051e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d101      	bne.n	80051f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e041      	b.n	800527a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d106      	bne.n	8005210 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 f839 	bl	8005282 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2202      	movs	r2, #2
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	3304      	adds	r3, #4
 8005220:	4619      	mov	r1, r3
 8005222:	4610      	mov	r0, r2
 8005224:	f000 f9b2 	bl	800558c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3708      	adds	r7, #8
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}

08005282 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005282:	b480      	push	{r7}
 8005284:	b083      	sub	sp, #12
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800528a:	bf00      	nop
 800528c:	370c      	adds	r7, #12
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
	...

08005298 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d001      	beq.n	80052b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e044      	b.n	800533a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2202      	movs	r2, #2
 80052b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68da      	ldr	r2, [r3, #12]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f042 0201 	orr.w	r2, r2, #1
 80052c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a1e      	ldr	r2, [pc, #120]	@ (8005348 <HAL_TIM_Base_Start_IT+0xb0>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d018      	beq.n	8005304 <HAL_TIM_Base_Start_IT+0x6c>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052da:	d013      	beq.n	8005304 <HAL_TIM_Base_Start_IT+0x6c>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a1a      	ldr	r2, [pc, #104]	@ (800534c <HAL_TIM_Base_Start_IT+0xb4>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d00e      	beq.n	8005304 <HAL_TIM_Base_Start_IT+0x6c>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a19      	ldr	r2, [pc, #100]	@ (8005350 <HAL_TIM_Base_Start_IT+0xb8>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d009      	beq.n	8005304 <HAL_TIM_Base_Start_IT+0x6c>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a17      	ldr	r2, [pc, #92]	@ (8005354 <HAL_TIM_Base_Start_IT+0xbc>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d004      	beq.n	8005304 <HAL_TIM_Base_Start_IT+0x6c>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a16      	ldr	r2, [pc, #88]	@ (8005358 <HAL_TIM_Base_Start_IT+0xc0>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d111      	bne.n	8005328 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f003 0307 	and.w	r3, r3, #7
 800530e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2b06      	cmp	r3, #6
 8005314:	d010      	beq.n	8005338 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f042 0201 	orr.w	r2, r2, #1
 8005324:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005326:	e007      	b.n	8005338 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f042 0201 	orr.w	r2, r2, #1
 8005336:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3714      	adds	r7, #20
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	40010000 	.word	0x40010000
 800534c:	40000400 	.word	0x40000400
 8005350:	40000800 	.word	0x40000800
 8005354:	40000c00 	.word	0x40000c00
 8005358:	40014000 	.word	0x40014000

0800535c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d020      	beq.n	80053c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	2b00      	cmp	r3, #0
 8005386:	d01b      	beq.n	80053c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f06f 0202 	mvn.w	r2, #2
 8005390:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	f003 0303 	and.w	r3, r3, #3
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d003      	beq.n	80053ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f000 f8d2 	bl	8005550 <HAL_TIM_IC_CaptureCallback>
 80053ac:	e005      	b.n	80053ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 f8c4 	bl	800553c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 f8d5 	bl	8005564 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	f003 0304 	and.w	r3, r3, #4
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d020      	beq.n	800540c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f003 0304 	and.w	r3, r3, #4
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d01b      	beq.n	800540c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f06f 0204 	mvn.w	r2, #4
 80053dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2202      	movs	r2, #2
 80053e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	699b      	ldr	r3, [r3, #24]
 80053ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d003      	beq.n	80053fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 f8ac 	bl	8005550 <HAL_TIM_IC_CaptureCallback>
 80053f8:	e005      	b.n	8005406 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 f89e 	bl	800553c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 f8af 	bl	8005564 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2200      	movs	r2, #0
 800540a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f003 0308 	and.w	r3, r3, #8
 8005412:	2b00      	cmp	r3, #0
 8005414:	d020      	beq.n	8005458 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f003 0308 	and.w	r3, r3, #8
 800541c:	2b00      	cmp	r3, #0
 800541e:	d01b      	beq.n	8005458 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f06f 0208 	mvn.w	r2, #8
 8005428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2204      	movs	r2, #4
 800542e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	69db      	ldr	r3, [r3, #28]
 8005436:	f003 0303 	and.w	r3, r3, #3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d003      	beq.n	8005446 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 f886 	bl	8005550 <HAL_TIM_IC_CaptureCallback>
 8005444:	e005      	b.n	8005452 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 f878 	bl	800553c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 f889 	bl	8005564 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f003 0310 	and.w	r3, r3, #16
 800545e:	2b00      	cmp	r3, #0
 8005460:	d020      	beq.n	80054a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f003 0310 	and.w	r3, r3, #16
 8005468:	2b00      	cmp	r3, #0
 800546a:	d01b      	beq.n	80054a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f06f 0210 	mvn.w	r2, #16
 8005474:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2208      	movs	r2, #8
 800547a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	69db      	ldr	r3, [r3, #28]
 8005482:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005486:	2b00      	cmp	r3, #0
 8005488:	d003      	beq.n	8005492 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 f860 	bl	8005550 <HAL_TIM_IC_CaptureCallback>
 8005490:	e005      	b.n	800549e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 f852 	bl	800553c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f000 f863 	bl	8005564 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00c      	beq.n	80054c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f003 0301 	and.w	r3, r3, #1
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d007      	beq.n	80054c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f06f 0201 	mvn.w	r2, #1
 80054c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f7fc fa0e 	bl	80018e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00c      	beq.n	80054ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d007      	beq.n	80054ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80054e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 f8e0 	bl	80056ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d00c      	beq.n	8005510 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d007      	beq.n	8005510 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 f834 	bl	8005578 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	f003 0320 	and.w	r3, r3, #32
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00c      	beq.n	8005534 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	f003 0320 	and.w	r3, r3, #32
 8005520:	2b00      	cmp	r3, #0
 8005522:	d007      	beq.n	8005534 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f06f 0220 	mvn.w	r2, #32
 800552c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f000 f8b2 	bl	8005698 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005534:	bf00      	nop
 8005536:	3710      	adds	r7, #16
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005544:	bf00      	nop
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005580:	bf00      	nop
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800558c:	b480      	push	{r7}
 800558e:	b085      	sub	sp, #20
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
 8005594:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	4a37      	ldr	r2, [pc, #220]	@ (800567c <TIM_Base_SetConfig+0xf0>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d00f      	beq.n	80055c4 <TIM_Base_SetConfig+0x38>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055aa:	d00b      	beq.n	80055c4 <TIM_Base_SetConfig+0x38>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	4a34      	ldr	r2, [pc, #208]	@ (8005680 <TIM_Base_SetConfig+0xf4>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d007      	beq.n	80055c4 <TIM_Base_SetConfig+0x38>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a33      	ldr	r2, [pc, #204]	@ (8005684 <TIM_Base_SetConfig+0xf8>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d003      	beq.n	80055c4 <TIM_Base_SetConfig+0x38>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	4a32      	ldr	r2, [pc, #200]	@ (8005688 <TIM_Base_SetConfig+0xfc>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d108      	bne.n	80055d6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a28      	ldr	r2, [pc, #160]	@ (800567c <TIM_Base_SetConfig+0xf0>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d01b      	beq.n	8005616 <TIM_Base_SetConfig+0x8a>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055e4:	d017      	beq.n	8005616 <TIM_Base_SetConfig+0x8a>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a25      	ldr	r2, [pc, #148]	@ (8005680 <TIM_Base_SetConfig+0xf4>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d013      	beq.n	8005616 <TIM_Base_SetConfig+0x8a>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a24      	ldr	r2, [pc, #144]	@ (8005684 <TIM_Base_SetConfig+0xf8>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d00f      	beq.n	8005616 <TIM_Base_SetConfig+0x8a>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a23      	ldr	r2, [pc, #140]	@ (8005688 <TIM_Base_SetConfig+0xfc>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d00b      	beq.n	8005616 <TIM_Base_SetConfig+0x8a>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a22      	ldr	r2, [pc, #136]	@ (800568c <TIM_Base_SetConfig+0x100>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d007      	beq.n	8005616 <TIM_Base_SetConfig+0x8a>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a21      	ldr	r2, [pc, #132]	@ (8005690 <TIM_Base_SetConfig+0x104>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d003      	beq.n	8005616 <TIM_Base_SetConfig+0x8a>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a20      	ldr	r2, [pc, #128]	@ (8005694 <TIM_Base_SetConfig+0x108>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d108      	bne.n	8005628 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800561c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	68fa      	ldr	r2, [r7, #12]
 8005624:	4313      	orrs	r3, r2
 8005626:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	4313      	orrs	r3, r2
 8005634:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	689a      	ldr	r2, [r3, #8]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a0c      	ldr	r2, [pc, #48]	@ (800567c <TIM_Base_SetConfig+0xf0>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d103      	bne.n	8005656 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	691a      	ldr	r2, [r3, #16]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f043 0204 	orr.w	r2, r3, #4
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2201      	movs	r2, #1
 8005666:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	68fa      	ldr	r2, [r7, #12]
 800566c:	601a      	str	r2, [r3, #0]
}
 800566e:	bf00      	nop
 8005670:	3714      	adds	r7, #20
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	40010000 	.word	0x40010000
 8005680:	40000400 	.word	0x40000400
 8005684:	40000800 	.word	0x40000800
 8005688:	40000c00 	.word	0x40000c00
 800568c:	40014000 	.word	0x40014000
 8005690:	40014400 	.word	0x40014400
 8005694:	40014800 	.word	0x40014800

08005698 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80056a0:	bf00      	nop
 80056a2:	370c      	adds	r7, #12
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr

080056ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b083      	sub	sp, #12
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056b4:	bf00      	nop
 80056b6:	370c      	adds	r7, #12
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr

080056c0 <__NVIC_SetPriority>:
{
 80056c0:	b480      	push	{r7}
 80056c2:	b083      	sub	sp, #12
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	4603      	mov	r3, r0
 80056c8:	6039      	str	r1, [r7, #0]
 80056ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	db0a      	blt.n	80056ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	b2da      	uxtb	r2, r3
 80056d8:	490c      	ldr	r1, [pc, #48]	@ (800570c <__NVIC_SetPriority+0x4c>)
 80056da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056de:	0112      	lsls	r2, r2, #4
 80056e0:	b2d2      	uxtb	r2, r2
 80056e2:	440b      	add	r3, r1
 80056e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80056e8:	e00a      	b.n	8005700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	b2da      	uxtb	r2, r3
 80056ee:	4908      	ldr	r1, [pc, #32]	@ (8005710 <__NVIC_SetPriority+0x50>)
 80056f0:	79fb      	ldrb	r3, [r7, #7]
 80056f2:	f003 030f 	and.w	r3, r3, #15
 80056f6:	3b04      	subs	r3, #4
 80056f8:	0112      	lsls	r2, r2, #4
 80056fa:	b2d2      	uxtb	r2, r2
 80056fc:	440b      	add	r3, r1
 80056fe:	761a      	strb	r2, [r3, #24]
}
 8005700:	bf00      	nop
 8005702:	370c      	adds	r7, #12
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr
 800570c:	e000e100 	.word	0xe000e100
 8005710:	e000ed00 	.word	0xe000ed00

08005714 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005714:	b580      	push	{r7, lr}
 8005716:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005718:	4b05      	ldr	r3, [pc, #20]	@ (8005730 <SysTick_Handler+0x1c>)
 800571a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800571c:	f001 fee2 	bl	80074e4 <xTaskGetSchedulerState>
 8005720:	4603      	mov	r3, r0
 8005722:	2b01      	cmp	r3, #1
 8005724:	d001      	beq.n	800572a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005726:	f002 ff1f 	bl	8008568 <xPortSysTickHandler>
  }
}
 800572a:	bf00      	nop
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	e000e010 	.word	0xe000e010

08005734 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005734:	b580      	push	{r7, lr}
 8005736:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005738:	2100      	movs	r1, #0
 800573a:	f06f 0004 	mvn.w	r0, #4
 800573e:	f7ff ffbf 	bl	80056c0 <__NVIC_SetPriority>
#endif
}
 8005742:	bf00      	nop
 8005744:	bd80      	pop	{r7, pc}
	...

08005748 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800574e:	f3ef 8305 	mrs	r3, IPSR
 8005752:	603b      	str	r3, [r7, #0]
  return(result);
 8005754:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005756:	2b00      	cmp	r3, #0
 8005758:	d003      	beq.n	8005762 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800575a:	f06f 0305 	mvn.w	r3, #5
 800575e:	607b      	str	r3, [r7, #4]
 8005760:	e00c      	b.n	800577c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005762:	4b0a      	ldr	r3, [pc, #40]	@ (800578c <osKernelInitialize+0x44>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d105      	bne.n	8005776 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800576a:	4b08      	ldr	r3, [pc, #32]	@ (800578c <osKernelInitialize+0x44>)
 800576c:	2201      	movs	r2, #1
 800576e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005770:	2300      	movs	r3, #0
 8005772:	607b      	str	r3, [r7, #4]
 8005774:	e002      	b.n	800577c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005776:	f04f 33ff 	mov.w	r3, #4294967295
 800577a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800577c:	687b      	ldr	r3, [r7, #4]
}
 800577e:	4618      	mov	r0, r3
 8005780:	370c      	adds	r7, #12
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop
 800578c:	20003b50 	.word	0x20003b50

08005790 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005796:	f3ef 8305 	mrs	r3, IPSR
 800579a:	603b      	str	r3, [r7, #0]
  return(result);
 800579c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d003      	beq.n	80057aa <osKernelStart+0x1a>
    stat = osErrorISR;
 80057a2:	f06f 0305 	mvn.w	r3, #5
 80057a6:	607b      	str	r3, [r7, #4]
 80057a8:	e010      	b.n	80057cc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80057aa:	4b0b      	ldr	r3, [pc, #44]	@ (80057d8 <osKernelStart+0x48>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d109      	bne.n	80057c6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80057b2:	f7ff ffbf 	bl	8005734 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80057b6:	4b08      	ldr	r3, [pc, #32]	@ (80057d8 <osKernelStart+0x48>)
 80057b8:	2202      	movs	r2, #2
 80057ba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80057bc:	f001 fa0c 	bl	8006bd8 <vTaskStartScheduler>
      stat = osOK;
 80057c0:	2300      	movs	r3, #0
 80057c2:	607b      	str	r3, [r7, #4]
 80057c4:	e002      	b.n	80057cc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80057c6:	f04f 33ff 	mov.w	r3, #4294967295
 80057ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80057cc:	687b      	ldr	r3, [r7, #4]
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3708      	adds	r7, #8
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	20003b50 	.word	0x20003b50

080057dc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80057dc:	b580      	push	{r7, lr}
 80057de:	b08e      	sub	sp, #56	@ 0x38
 80057e0:	af04      	add	r7, sp, #16
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80057e8:	2300      	movs	r3, #0
 80057ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057ec:	f3ef 8305 	mrs	r3, IPSR
 80057f0:	617b      	str	r3, [r7, #20]
  return(result);
 80057f2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d17e      	bne.n	80058f6 <osThreadNew+0x11a>
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d07b      	beq.n	80058f6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80057fe:	2380      	movs	r3, #128	@ 0x80
 8005800:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005802:	2318      	movs	r3, #24
 8005804:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005806:	2300      	movs	r3, #0
 8005808:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800580a:	f04f 33ff 	mov.w	r3, #4294967295
 800580e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d045      	beq.n	80058a2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d002      	beq.n	8005824 <osThreadNew+0x48>
        name = attr->name;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d002      	beq.n	8005832 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	699b      	ldr	r3, [r3, #24]
 8005830:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d008      	beq.n	800584a <osThreadNew+0x6e>
 8005838:	69fb      	ldr	r3, [r7, #28]
 800583a:	2b38      	cmp	r3, #56	@ 0x38
 800583c:	d805      	bhi.n	800584a <osThreadNew+0x6e>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b00      	cmp	r3, #0
 8005848:	d001      	beq.n	800584e <osThreadNew+0x72>
        return (NULL);
 800584a:	2300      	movs	r3, #0
 800584c:	e054      	b.n	80058f8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d003      	beq.n	800585e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	695b      	ldr	r3, [r3, #20]
 800585a:	089b      	lsrs	r3, r3, #2
 800585c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00e      	beq.n	8005884 <osThreadNew+0xa8>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	2ba7      	cmp	r3, #167	@ 0xa7
 800586c:	d90a      	bls.n	8005884 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005872:	2b00      	cmp	r3, #0
 8005874:	d006      	beq.n	8005884 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	695b      	ldr	r3, [r3, #20]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d002      	beq.n	8005884 <osThreadNew+0xa8>
        mem = 1;
 800587e:	2301      	movs	r3, #1
 8005880:	61bb      	str	r3, [r7, #24]
 8005882:	e010      	b.n	80058a6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d10c      	bne.n	80058a6 <osThreadNew+0xca>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d108      	bne.n	80058a6 <osThreadNew+0xca>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d104      	bne.n	80058a6 <osThreadNew+0xca>
          mem = 0;
 800589c:	2300      	movs	r3, #0
 800589e:	61bb      	str	r3, [r7, #24]
 80058a0:	e001      	b.n	80058a6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80058a2:	2300      	movs	r3, #0
 80058a4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80058a6:	69bb      	ldr	r3, [r7, #24]
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d110      	bne.n	80058ce <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80058b4:	9202      	str	r2, [sp, #8]
 80058b6:	9301      	str	r3, [sp, #4]
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	9300      	str	r3, [sp, #0]
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	6a3a      	ldr	r2, [r7, #32]
 80058c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058c2:	68f8      	ldr	r0, [r7, #12]
 80058c4:	f000 ff94 	bl	80067f0 <xTaskCreateStatic>
 80058c8:	4603      	mov	r3, r0
 80058ca:	613b      	str	r3, [r7, #16]
 80058cc:	e013      	b.n	80058f6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d110      	bne.n	80058f6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80058d4:	6a3b      	ldr	r3, [r7, #32]
 80058d6:	b29a      	uxth	r2, r3
 80058d8:	f107 0310 	add.w	r3, r7, #16
 80058dc:	9301      	str	r3, [sp, #4]
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	9300      	str	r3, [sp, #0]
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f000 ffe2 	bl	80068b0 <xTaskCreate>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d001      	beq.n	80058f6 <osThreadNew+0x11a>
            hTask = NULL;
 80058f2:	2300      	movs	r3, #0
 80058f4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80058f6:	693b      	ldr	r3, [r7, #16]
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3728      	adds	r7, #40	@ 0x28
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}

08005900 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005900:	b480      	push	{r7}
 8005902:	b085      	sub	sp, #20
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	4a07      	ldr	r2, [pc, #28]	@ (800592c <vApplicationGetIdleTaskMemory+0x2c>)
 8005910:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	4a06      	ldr	r2, [pc, #24]	@ (8005930 <vApplicationGetIdleTaskMemory+0x30>)
 8005916:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2280      	movs	r2, #128	@ 0x80
 800591c:	601a      	str	r2, [r3, #0]
}
 800591e:	bf00      	nop
 8005920:	3714      	adds	r7, #20
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	20003b54 	.word	0x20003b54
 8005930:	20003bfc 	.word	0x20003bfc

08005934 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005934:	b480      	push	{r7}
 8005936:	b085      	sub	sp, #20
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	4a07      	ldr	r2, [pc, #28]	@ (8005960 <vApplicationGetTimerTaskMemory+0x2c>)
 8005944:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	4a06      	ldr	r2, [pc, #24]	@ (8005964 <vApplicationGetTimerTaskMemory+0x30>)
 800594a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005952:	601a      	str	r2, [r3, #0]
}
 8005954:	bf00      	nop
 8005956:	3714      	adds	r7, #20
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr
 8005960:	20003dfc 	.word	0x20003dfc
 8005964:	20003ea4 	.word	0x20003ea4

08005968 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005968:	b480      	push	{r7}
 800596a:	b083      	sub	sp, #12
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f103 0208 	add.w	r2, r3, #8
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f04f 32ff 	mov.w	r2, #4294967295
 8005980:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f103 0208 	add.w	r2, r3, #8
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f103 0208 	add.w	r2, r3, #8
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800599c:	bf00      	nop
 800599e:	370c      	adds	r7, #12
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr

080059a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80059b6:	bf00      	nop
 80059b8:	370c      	adds	r7, #12
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr

080059c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80059c2:	b480      	push	{r7}
 80059c4:	b085      	sub	sp, #20
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
 80059ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	689a      	ldr	r2, [r3, #8]
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	683a      	ldr	r2, [r7, #0]
 80059e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	683a      	ldr	r2, [r7, #0]
 80059ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	1c5a      	adds	r2, r3, #1
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	601a      	str	r2, [r3, #0]
}
 80059fe:	bf00      	nop
 8005a00:	3714      	adds	r7, #20
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr

08005a0a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b085      	sub	sp, #20
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
 8005a12:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a20:	d103      	bne.n	8005a2a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	691b      	ldr	r3, [r3, #16]
 8005a26:	60fb      	str	r3, [r7, #12]
 8005a28:	e00c      	b.n	8005a44 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	3308      	adds	r3, #8
 8005a2e:	60fb      	str	r3, [r7, #12]
 8005a30:	e002      	b.n	8005a38 <vListInsert+0x2e>
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	60fb      	str	r3, [r7, #12]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d2f6      	bcs.n	8005a32 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	685a      	ldr	r2, [r3, #4]
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	683a      	ldr	r2, [r7, #0]
 8005a52:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	683a      	ldr	r2, [r7, #0]
 8005a5e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	1c5a      	adds	r2, r3, #1
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	601a      	str	r2, [r3, #0]
}
 8005a70:	bf00      	nop
 8005a72:	3714      	adds	r7, #20
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b085      	sub	sp, #20
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	691b      	ldr	r3, [r3, #16]
 8005a88:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	6892      	ldr	r2, [r2, #8]
 8005a92:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	6852      	ldr	r2, [r2, #4]
 8005a9c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d103      	bne.n	8005ab0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	689a      	ldr	r2, [r3, #8]
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	1e5a      	subs	r2, r3, #1
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3714      	adds	r7, #20
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr

08005ad0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d10b      	bne.n	8005afc <xQueueGenericReset+0x2c>
	__asm volatile
 8005ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae8:	f383 8811 	msr	BASEPRI, r3
 8005aec:	f3bf 8f6f 	isb	sy
 8005af0:	f3bf 8f4f 	dsb	sy
 8005af4:	60bb      	str	r3, [r7, #8]
}
 8005af6:	bf00      	nop
 8005af8:	bf00      	nop
 8005afa:	e7fd      	b.n	8005af8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005afc:	f002 fca4 	bl	8008448 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b08:	68f9      	ldr	r1, [r7, #12]
 8005b0a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005b0c:	fb01 f303 	mul.w	r3, r1, r3
 8005b10:	441a      	add	r2, r3
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b2c:	3b01      	subs	r3, #1
 8005b2e:	68f9      	ldr	r1, [r7, #12]
 8005b30:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005b32:	fb01 f303 	mul.w	r3, r1, r3
 8005b36:	441a      	add	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	22ff      	movs	r2, #255	@ 0xff
 8005b40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	22ff      	movs	r2, #255	@ 0xff
 8005b48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d114      	bne.n	8005b7c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	691b      	ldr	r3, [r3, #16]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d01a      	beq.n	8005b90 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	3310      	adds	r3, #16
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f001 faea 	bl	8007138 <xTaskRemoveFromEventList>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d012      	beq.n	8005b90 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ba0 <xQueueGenericReset+0xd0>)
 8005b6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b70:	601a      	str	r2, [r3, #0]
 8005b72:	f3bf 8f4f 	dsb	sy
 8005b76:	f3bf 8f6f 	isb	sy
 8005b7a:	e009      	b.n	8005b90 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	3310      	adds	r3, #16
 8005b80:	4618      	mov	r0, r3
 8005b82:	f7ff fef1 	bl	8005968 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	3324      	adds	r3, #36	@ 0x24
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f7ff feec 	bl	8005968 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005b90:	f002 fc8c 	bl	80084ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005b94:	2301      	movs	r3, #1
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3710      	adds	r7, #16
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	e000ed04 	.word	0xe000ed04

08005ba4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b08e      	sub	sp, #56	@ 0x38
 8005ba8:	af02      	add	r7, sp, #8
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
 8005bb0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d10b      	bne.n	8005bd0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005bb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bbc:	f383 8811 	msr	BASEPRI, r3
 8005bc0:	f3bf 8f6f 	isb	sy
 8005bc4:	f3bf 8f4f 	dsb	sy
 8005bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005bca:	bf00      	nop
 8005bcc:	bf00      	nop
 8005bce:	e7fd      	b.n	8005bcc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d10b      	bne.n	8005bee <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bda:	f383 8811 	msr	BASEPRI, r3
 8005bde:	f3bf 8f6f 	isb	sy
 8005be2:	f3bf 8f4f 	dsb	sy
 8005be6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005be8:	bf00      	nop
 8005bea:	bf00      	nop
 8005bec:	e7fd      	b.n	8005bea <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d002      	beq.n	8005bfa <xQueueGenericCreateStatic+0x56>
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d001      	beq.n	8005bfe <xQueueGenericCreateStatic+0x5a>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e000      	b.n	8005c00 <xQueueGenericCreateStatic+0x5c>
 8005bfe:	2300      	movs	r3, #0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d10b      	bne.n	8005c1c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c08:	f383 8811 	msr	BASEPRI, r3
 8005c0c:	f3bf 8f6f 	isb	sy
 8005c10:	f3bf 8f4f 	dsb	sy
 8005c14:	623b      	str	r3, [r7, #32]
}
 8005c16:	bf00      	nop
 8005c18:	bf00      	nop
 8005c1a:	e7fd      	b.n	8005c18 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d102      	bne.n	8005c28 <xQueueGenericCreateStatic+0x84>
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d101      	bne.n	8005c2c <xQueueGenericCreateStatic+0x88>
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e000      	b.n	8005c2e <xQueueGenericCreateStatic+0x8a>
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d10b      	bne.n	8005c4a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c36:	f383 8811 	msr	BASEPRI, r3
 8005c3a:	f3bf 8f6f 	isb	sy
 8005c3e:	f3bf 8f4f 	dsb	sy
 8005c42:	61fb      	str	r3, [r7, #28]
}
 8005c44:	bf00      	nop
 8005c46:	bf00      	nop
 8005c48:	e7fd      	b.n	8005c46 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005c4a:	2350      	movs	r3, #80	@ 0x50
 8005c4c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	2b50      	cmp	r3, #80	@ 0x50
 8005c52:	d00b      	beq.n	8005c6c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c58:	f383 8811 	msr	BASEPRI, r3
 8005c5c:	f3bf 8f6f 	isb	sy
 8005c60:	f3bf 8f4f 	dsb	sy
 8005c64:	61bb      	str	r3, [r7, #24]
}
 8005c66:	bf00      	nop
 8005c68:	bf00      	nop
 8005c6a:	e7fd      	b.n	8005c68 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005c6c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005c72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d00d      	beq.n	8005c94 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005c80:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c86:	9300      	str	r3, [sp, #0]
 8005c88:	4613      	mov	r3, r2
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	68b9      	ldr	r1, [r7, #8]
 8005c8e:	68f8      	ldr	r0, [r7, #12]
 8005c90:	f000 f840 	bl	8005d14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005c96:	4618      	mov	r0, r3
 8005c98:	3730      	adds	r7, #48	@ 0x30
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}

08005c9e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005c9e:	b580      	push	{r7, lr}
 8005ca0:	b08a      	sub	sp, #40	@ 0x28
 8005ca2:	af02      	add	r7, sp, #8
 8005ca4:	60f8      	str	r0, [r7, #12]
 8005ca6:	60b9      	str	r1, [r7, #8]
 8005ca8:	4613      	mov	r3, r2
 8005caa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d10b      	bne.n	8005cca <xQueueGenericCreate+0x2c>
	__asm volatile
 8005cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb6:	f383 8811 	msr	BASEPRI, r3
 8005cba:	f3bf 8f6f 	isb	sy
 8005cbe:	f3bf 8f4f 	dsb	sy
 8005cc2:	613b      	str	r3, [r7, #16]
}
 8005cc4:	bf00      	nop
 8005cc6:	bf00      	nop
 8005cc8:	e7fd      	b.n	8005cc6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	68ba      	ldr	r2, [r7, #8]
 8005cce:	fb02 f303 	mul.w	r3, r2, r3
 8005cd2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	3350      	adds	r3, #80	@ 0x50
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f002 fcd7 	bl	800868c <pvPortMalloc>
 8005cde:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d011      	beq.n	8005d0a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	3350      	adds	r3, #80	@ 0x50
 8005cee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005cf8:	79fa      	ldrb	r2, [r7, #7]
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	9300      	str	r3, [sp, #0]
 8005cfe:	4613      	mov	r3, r2
 8005d00:	697a      	ldr	r2, [r7, #20]
 8005d02:	68b9      	ldr	r1, [r7, #8]
 8005d04:	68f8      	ldr	r0, [r7, #12]
 8005d06:	f000 f805 	bl	8005d14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005d0a:	69bb      	ldr	r3, [r7, #24]
	}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3720      	adds	r7, #32
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	607a      	str	r2, [r7, #4]
 8005d20:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d103      	bne.n	8005d30 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005d28:	69bb      	ldr	r3, [r7, #24]
 8005d2a:	69ba      	ldr	r2, [r7, #24]
 8005d2c:	601a      	str	r2, [r3, #0]
 8005d2e:	e002      	b.n	8005d36 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005d3c:	69bb      	ldr	r3, [r7, #24]
 8005d3e:	68ba      	ldr	r2, [r7, #8]
 8005d40:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005d42:	2101      	movs	r1, #1
 8005d44:	69b8      	ldr	r0, [r7, #24]
 8005d46:	f7ff fec3 	bl	8005ad0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005d4a:	69bb      	ldr	r3, [r7, #24]
 8005d4c:	78fa      	ldrb	r2, [r7, #3]
 8005d4e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005d52:	bf00      	nop
 8005d54:	3710      	adds	r7, #16
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}

08005d5a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005d5a:	b580      	push	{r7, lr}
 8005d5c:	b082      	sub	sp, #8
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d00e      	beq.n	8005d86 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	2100      	movs	r1, #0
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 f81d 	bl	8005dc0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005d86:	bf00      	nop
 8005d88:	3708      	adds	r7, #8
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}

08005d8e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b086      	sub	sp, #24
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	4603      	mov	r3, r0
 8005d96:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	617b      	str	r3, [r7, #20]
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005da0:	79fb      	ldrb	r3, [r7, #7]
 8005da2:	461a      	mov	r2, r3
 8005da4:	6939      	ldr	r1, [r7, #16]
 8005da6:	6978      	ldr	r0, [r7, #20]
 8005da8:	f7ff ff79 	bl	8005c9e <xQueueGenericCreate>
 8005dac:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f7ff ffd3 	bl	8005d5a <prvInitialiseMutex>

		return xNewQueue;
 8005db4:	68fb      	ldr	r3, [r7, #12]
	}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3718      	adds	r7, #24
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
	...

08005dc0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b08e      	sub	sp, #56	@ 0x38
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
 8005dcc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d10b      	bne.n	8005df4 <xQueueGenericSend+0x34>
	__asm volatile
 8005ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de0:	f383 8811 	msr	BASEPRI, r3
 8005de4:	f3bf 8f6f 	isb	sy
 8005de8:	f3bf 8f4f 	dsb	sy
 8005dec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005dee:	bf00      	nop
 8005df0:	bf00      	nop
 8005df2:	e7fd      	b.n	8005df0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d103      	bne.n	8005e02 <xQueueGenericSend+0x42>
 8005dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <xQueueGenericSend+0x46>
 8005e02:	2301      	movs	r3, #1
 8005e04:	e000      	b.n	8005e08 <xQueueGenericSend+0x48>
 8005e06:	2300      	movs	r3, #0
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d10b      	bne.n	8005e24 <xQueueGenericSend+0x64>
	__asm volatile
 8005e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e10:	f383 8811 	msr	BASEPRI, r3
 8005e14:	f3bf 8f6f 	isb	sy
 8005e18:	f3bf 8f4f 	dsb	sy
 8005e1c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005e1e:	bf00      	nop
 8005e20:	bf00      	nop
 8005e22:	e7fd      	b.n	8005e20 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	2b02      	cmp	r3, #2
 8005e28:	d103      	bne.n	8005e32 <xQueueGenericSend+0x72>
 8005e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d101      	bne.n	8005e36 <xQueueGenericSend+0x76>
 8005e32:	2301      	movs	r3, #1
 8005e34:	e000      	b.n	8005e38 <xQueueGenericSend+0x78>
 8005e36:	2300      	movs	r3, #0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d10b      	bne.n	8005e54 <xQueueGenericSend+0x94>
	__asm volatile
 8005e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e40:	f383 8811 	msr	BASEPRI, r3
 8005e44:	f3bf 8f6f 	isb	sy
 8005e48:	f3bf 8f4f 	dsb	sy
 8005e4c:	623b      	str	r3, [r7, #32]
}
 8005e4e:	bf00      	nop
 8005e50:	bf00      	nop
 8005e52:	e7fd      	b.n	8005e50 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005e54:	f001 fb46 	bl	80074e4 <xTaskGetSchedulerState>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d102      	bne.n	8005e64 <xQueueGenericSend+0xa4>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d101      	bne.n	8005e68 <xQueueGenericSend+0xa8>
 8005e64:	2301      	movs	r3, #1
 8005e66:	e000      	b.n	8005e6a <xQueueGenericSend+0xaa>
 8005e68:	2300      	movs	r3, #0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10b      	bne.n	8005e86 <xQueueGenericSend+0xc6>
	__asm volatile
 8005e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e72:	f383 8811 	msr	BASEPRI, r3
 8005e76:	f3bf 8f6f 	isb	sy
 8005e7a:	f3bf 8f4f 	dsb	sy
 8005e7e:	61fb      	str	r3, [r7, #28]
}
 8005e80:	bf00      	nop
 8005e82:	bf00      	nop
 8005e84:	e7fd      	b.n	8005e82 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005e86:	f002 fadf 	bl	8008448 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d302      	bcc.n	8005e9c <xQueueGenericSend+0xdc>
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	2b02      	cmp	r3, #2
 8005e9a:	d129      	bne.n	8005ef0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005e9c:	683a      	ldr	r2, [r7, #0]
 8005e9e:	68b9      	ldr	r1, [r7, #8]
 8005ea0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ea2:	f000 fb37 	bl	8006514 <prvCopyDataToQueue>
 8005ea6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d010      	beq.n	8005ed2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eb2:	3324      	adds	r3, #36	@ 0x24
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f001 f93f 	bl	8007138 <xTaskRemoveFromEventList>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d013      	beq.n	8005ee8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005ec0:	4b3f      	ldr	r3, [pc, #252]	@ (8005fc0 <xQueueGenericSend+0x200>)
 8005ec2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ec6:	601a      	str	r2, [r3, #0]
 8005ec8:	f3bf 8f4f 	dsb	sy
 8005ecc:	f3bf 8f6f 	isb	sy
 8005ed0:	e00a      	b.n	8005ee8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d007      	beq.n	8005ee8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005ed8:	4b39      	ldr	r3, [pc, #228]	@ (8005fc0 <xQueueGenericSend+0x200>)
 8005eda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ede:	601a      	str	r2, [r3, #0]
 8005ee0:	f3bf 8f4f 	dsb	sy
 8005ee4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005ee8:	f002 fae0 	bl	80084ac <vPortExitCritical>
				return pdPASS;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e063      	b.n	8005fb8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d103      	bne.n	8005efe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005ef6:	f002 fad9 	bl	80084ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005efa:	2300      	movs	r3, #0
 8005efc:	e05c      	b.n	8005fb8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005efe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d106      	bne.n	8005f12 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005f04:	f107 0314 	add.w	r3, r7, #20
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f001 f979 	bl	8007200 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005f12:	f002 facb 	bl	80084ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005f16:	f000 fecf 	bl	8006cb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005f1a:	f002 fa95 	bl	8008448 <vPortEnterCritical>
 8005f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f24:	b25b      	sxtb	r3, r3
 8005f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f2a:	d103      	bne.n	8005f34 <xQueueGenericSend+0x174>
 8005f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f36:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f3a:	b25b      	sxtb	r3, r3
 8005f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f40:	d103      	bne.n	8005f4a <xQueueGenericSend+0x18a>
 8005f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f44:	2200      	movs	r2, #0
 8005f46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f4a:	f002 faaf 	bl	80084ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f4e:	1d3a      	adds	r2, r7, #4
 8005f50:	f107 0314 	add.w	r3, r7, #20
 8005f54:	4611      	mov	r1, r2
 8005f56:	4618      	mov	r0, r3
 8005f58:	f001 f968 	bl	800722c <xTaskCheckForTimeOut>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d124      	bne.n	8005fac <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005f62:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f64:	f000 fbce 	bl	8006704 <prvIsQueueFull>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d018      	beq.n	8005fa0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f70:	3310      	adds	r3, #16
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	4611      	mov	r1, r2
 8005f76:	4618      	mov	r0, r3
 8005f78:	f001 f88c 	bl	8007094 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005f7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f7e:	f000 fb59 	bl	8006634 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005f82:	f000 fea7 	bl	8006cd4 <xTaskResumeAll>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	f47f af7c 	bne.w	8005e86 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8005fc0 <xQueueGenericSend+0x200>)
 8005f90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f94:	601a      	str	r2, [r3, #0]
 8005f96:	f3bf 8f4f 	dsb	sy
 8005f9a:	f3bf 8f6f 	isb	sy
 8005f9e:	e772      	b.n	8005e86 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005fa0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005fa2:	f000 fb47 	bl	8006634 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005fa6:	f000 fe95 	bl	8006cd4 <xTaskResumeAll>
 8005faa:	e76c      	b.n	8005e86 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005fac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005fae:	f000 fb41 	bl	8006634 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005fb2:	f000 fe8f 	bl	8006cd4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005fb6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3738      	adds	r7, #56	@ 0x38
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	e000ed04 	.word	0xe000ed04

08005fc4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b090      	sub	sp, #64	@ 0x40
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	60b9      	str	r1, [r7, #8]
 8005fce:	607a      	str	r2, [r7, #4]
 8005fd0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d10b      	bne.n	8005ff4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fe0:	f383 8811 	msr	BASEPRI, r3
 8005fe4:	f3bf 8f6f 	isb	sy
 8005fe8:	f3bf 8f4f 	dsb	sy
 8005fec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005fee:	bf00      	nop
 8005ff0:	bf00      	nop
 8005ff2:	e7fd      	b.n	8005ff0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d103      	bne.n	8006002 <xQueueGenericSendFromISR+0x3e>
 8005ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d101      	bne.n	8006006 <xQueueGenericSendFromISR+0x42>
 8006002:	2301      	movs	r3, #1
 8006004:	e000      	b.n	8006008 <xQueueGenericSendFromISR+0x44>
 8006006:	2300      	movs	r3, #0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d10b      	bne.n	8006024 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800600c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006010:	f383 8811 	msr	BASEPRI, r3
 8006014:	f3bf 8f6f 	isb	sy
 8006018:	f3bf 8f4f 	dsb	sy
 800601c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800601e:	bf00      	nop
 8006020:	bf00      	nop
 8006022:	e7fd      	b.n	8006020 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	2b02      	cmp	r3, #2
 8006028:	d103      	bne.n	8006032 <xQueueGenericSendFromISR+0x6e>
 800602a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800602c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800602e:	2b01      	cmp	r3, #1
 8006030:	d101      	bne.n	8006036 <xQueueGenericSendFromISR+0x72>
 8006032:	2301      	movs	r3, #1
 8006034:	e000      	b.n	8006038 <xQueueGenericSendFromISR+0x74>
 8006036:	2300      	movs	r3, #0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d10b      	bne.n	8006054 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800603c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006040:	f383 8811 	msr	BASEPRI, r3
 8006044:	f3bf 8f6f 	isb	sy
 8006048:	f3bf 8f4f 	dsb	sy
 800604c:	623b      	str	r3, [r7, #32]
}
 800604e:	bf00      	nop
 8006050:	bf00      	nop
 8006052:	e7fd      	b.n	8006050 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006054:	f002 fad8 	bl	8008608 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006058:	f3ef 8211 	mrs	r2, BASEPRI
 800605c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006060:	f383 8811 	msr	BASEPRI, r3
 8006064:	f3bf 8f6f 	isb	sy
 8006068:	f3bf 8f4f 	dsb	sy
 800606c:	61fa      	str	r2, [r7, #28]
 800606e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006070:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006072:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006076:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800607a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800607c:	429a      	cmp	r2, r3
 800607e:	d302      	bcc.n	8006086 <xQueueGenericSendFromISR+0xc2>
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	2b02      	cmp	r3, #2
 8006084:	d12f      	bne.n	80060e6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006088:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800608c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006094:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006096:	683a      	ldr	r2, [r7, #0]
 8006098:	68b9      	ldr	r1, [r7, #8]
 800609a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800609c:	f000 fa3a 	bl	8006514 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80060a0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80060a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060a8:	d112      	bne.n	80060d0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d016      	beq.n	80060e0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060b4:	3324      	adds	r3, #36	@ 0x24
 80060b6:	4618      	mov	r0, r3
 80060b8:	f001 f83e 	bl	8007138 <xTaskRemoveFromEventList>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d00e      	beq.n	80060e0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d00b      	beq.n	80060e0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	601a      	str	r2, [r3, #0]
 80060ce:	e007      	b.n	80060e0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80060d0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80060d4:	3301      	adds	r3, #1
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	b25a      	sxtb	r2, r3
 80060da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80060e0:	2301      	movs	r3, #1
 80060e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80060e4:	e001      	b.n	80060ea <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80060e6:	2300      	movs	r3, #0
 80060e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060ec:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80060f4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80060f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3740      	adds	r7, #64	@ 0x40
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}

08006100 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b08c      	sub	sp, #48	@ 0x30
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800610c:	2300      	movs	r3, #0
 800610e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10b      	bne.n	8006132 <xQueueReceive+0x32>
	__asm volatile
 800611a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800611e:	f383 8811 	msr	BASEPRI, r3
 8006122:	f3bf 8f6f 	isb	sy
 8006126:	f3bf 8f4f 	dsb	sy
 800612a:	623b      	str	r3, [r7, #32]
}
 800612c:	bf00      	nop
 800612e:	bf00      	nop
 8006130:	e7fd      	b.n	800612e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d103      	bne.n	8006140 <xQueueReceive+0x40>
 8006138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800613a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800613c:	2b00      	cmp	r3, #0
 800613e:	d101      	bne.n	8006144 <xQueueReceive+0x44>
 8006140:	2301      	movs	r3, #1
 8006142:	e000      	b.n	8006146 <xQueueReceive+0x46>
 8006144:	2300      	movs	r3, #0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d10b      	bne.n	8006162 <xQueueReceive+0x62>
	__asm volatile
 800614a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800614e:	f383 8811 	msr	BASEPRI, r3
 8006152:	f3bf 8f6f 	isb	sy
 8006156:	f3bf 8f4f 	dsb	sy
 800615a:	61fb      	str	r3, [r7, #28]
}
 800615c:	bf00      	nop
 800615e:	bf00      	nop
 8006160:	e7fd      	b.n	800615e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006162:	f001 f9bf 	bl	80074e4 <xTaskGetSchedulerState>
 8006166:	4603      	mov	r3, r0
 8006168:	2b00      	cmp	r3, #0
 800616a:	d102      	bne.n	8006172 <xQueueReceive+0x72>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d101      	bne.n	8006176 <xQueueReceive+0x76>
 8006172:	2301      	movs	r3, #1
 8006174:	e000      	b.n	8006178 <xQueueReceive+0x78>
 8006176:	2300      	movs	r3, #0
 8006178:	2b00      	cmp	r3, #0
 800617a:	d10b      	bne.n	8006194 <xQueueReceive+0x94>
	__asm volatile
 800617c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006180:	f383 8811 	msr	BASEPRI, r3
 8006184:	f3bf 8f6f 	isb	sy
 8006188:	f3bf 8f4f 	dsb	sy
 800618c:	61bb      	str	r3, [r7, #24]
}
 800618e:	bf00      	nop
 8006190:	bf00      	nop
 8006192:	e7fd      	b.n	8006190 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006194:	f002 f958 	bl	8008448 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800619a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800619c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800619e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d01f      	beq.n	80061e4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80061a4:	68b9      	ldr	r1, [r7, #8]
 80061a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061a8:	f000 fa1e 	bl	80065e8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80061ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ae:	1e5a      	subs	r2, r3, #1
 80061b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d00f      	beq.n	80061dc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061be:	3310      	adds	r3, #16
 80061c0:	4618      	mov	r0, r3
 80061c2:	f000 ffb9 	bl	8007138 <xTaskRemoveFromEventList>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d007      	beq.n	80061dc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80061cc:	4b3c      	ldr	r3, [pc, #240]	@ (80062c0 <xQueueReceive+0x1c0>)
 80061ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061d2:	601a      	str	r2, [r3, #0]
 80061d4:	f3bf 8f4f 	dsb	sy
 80061d8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80061dc:	f002 f966 	bl	80084ac <vPortExitCritical>
				return pdPASS;
 80061e0:	2301      	movs	r3, #1
 80061e2:	e069      	b.n	80062b8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d103      	bne.n	80061f2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80061ea:	f002 f95f 	bl	80084ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80061ee:	2300      	movs	r3, #0
 80061f0:	e062      	b.n	80062b8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80061f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d106      	bne.n	8006206 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80061f8:	f107 0310 	add.w	r3, r7, #16
 80061fc:	4618      	mov	r0, r3
 80061fe:	f000 ffff 	bl	8007200 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006202:	2301      	movs	r3, #1
 8006204:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006206:	f002 f951 	bl	80084ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800620a:	f000 fd55 	bl	8006cb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800620e:	f002 f91b 	bl	8008448 <vPortEnterCritical>
 8006212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006214:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006218:	b25b      	sxtb	r3, r3
 800621a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800621e:	d103      	bne.n	8006228 <xQueueReceive+0x128>
 8006220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006222:	2200      	movs	r2, #0
 8006224:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800622a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800622e:	b25b      	sxtb	r3, r3
 8006230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006234:	d103      	bne.n	800623e <xQueueReceive+0x13e>
 8006236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006238:	2200      	movs	r2, #0
 800623a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800623e:	f002 f935 	bl	80084ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006242:	1d3a      	adds	r2, r7, #4
 8006244:	f107 0310 	add.w	r3, r7, #16
 8006248:	4611      	mov	r1, r2
 800624a:	4618      	mov	r0, r3
 800624c:	f000 ffee 	bl	800722c <xTaskCheckForTimeOut>
 8006250:	4603      	mov	r3, r0
 8006252:	2b00      	cmp	r3, #0
 8006254:	d123      	bne.n	800629e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006256:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006258:	f000 fa3e 	bl	80066d8 <prvIsQueueEmpty>
 800625c:	4603      	mov	r3, r0
 800625e:	2b00      	cmp	r3, #0
 8006260:	d017      	beq.n	8006292 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006264:	3324      	adds	r3, #36	@ 0x24
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	4611      	mov	r1, r2
 800626a:	4618      	mov	r0, r3
 800626c:	f000 ff12 	bl	8007094 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006270:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006272:	f000 f9df 	bl	8006634 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006276:	f000 fd2d 	bl	8006cd4 <xTaskResumeAll>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d189      	bne.n	8006194 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006280:	4b0f      	ldr	r3, [pc, #60]	@ (80062c0 <xQueueReceive+0x1c0>)
 8006282:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006286:	601a      	str	r2, [r3, #0]
 8006288:	f3bf 8f4f 	dsb	sy
 800628c:	f3bf 8f6f 	isb	sy
 8006290:	e780      	b.n	8006194 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006292:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006294:	f000 f9ce 	bl	8006634 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006298:	f000 fd1c 	bl	8006cd4 <xTaskResumeAll>
 800629c:	e77a      	b.n	8006194 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800629e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062a0:	f000 f9c8 	bl	8006634 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80062a4:	f000 fd16 	bl	8006cd4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062aa:	f000 fa15 	bl	80066d8 <prvIsQueueEmpty>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	f43f af6f 	beq.w	8006194 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80062b6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3730      	adds	r7, #48	@ 0x30
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}
 80062c0:	e000ed04 	.word	0xe000ed04

080062c4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b08e      	sub	sp, #56	@ 0x38
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
 80062cc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80062ce:	2300      	movs	r3, #0
 80062d0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80062d6:	2300      	movs	r3, #0
 80062d8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80062da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d10b      	bne.n	80062f8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80062e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e4:	f383 8811 	msr	BASEPRI, r3
 80062e8:	f3bf 8f6f 	isb	sy
 80062ec:	f3bf 8f4f 	dsb	sy
 80062f0:	623b      	str	r3, [r7, #32]
}
 80062f2:	bf00      	nop
 80062f4:	bf00      	nop
 80062f6:	e7fd      	b.n	80062f4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80062f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d00b      	beq.n	8006318 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006304:	f383 8811 	msr	BASEPRI, r3
 8006308:	f3bf 8f6f 	isb	sy
 800630c:	f3bf 8f4f 	dsb	sy
 8006310:	61fb      	str	r3, [r7, #28]
}
 8006312:	bf00      	nop
 8006314:	bf00      	nop
 8006316:	e7fd      	b.n	8006314 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006318:	f001 f8e4 	bl	80074e4 <xTaskGetSchedulerState>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d102      	bne.n	8006328 <xQueueSemaphoreTake+0x64>
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d101      	bne.n	800632c <xQueueSemaphoreTake+0x68>
 8006328:	2301      	movs	r3, #1
 800632a:	e000      	b.n	800632e <xQueueSemaphoreTake+0x6a>
 800632c:	2300      	movs	r3, #0
 800632e:	2b00      	cmp	r3, #0
 8006330:	d10b      	bne.n	800634a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006336:	f383 8811 	msr	BASEPRI, r3
 800633a:	f3bf 8f6f 	isb	sy
 800633e:	f3bf 8f4f 	dsb	sy
 8006342:	61bb      	str	r3, [r7, #24]
}
 8006344:	bf00      	nop
 8006346:	bf00      	nop
 8006348:	e7fd      	b.n	8006346 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800634a:	f002 f87d 	bl	8008448 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800634e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006352:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006356:	2b00      	cmp	r3, #0
 8006358:	d024      	beq.n	80063a4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800635a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800635c:	1e5a      	subs	r2, r3, #1
 800635e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006360:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d104      	bne.n	8006374 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800636a:	f001 fa35 	bl	80077d8 <pvTaskIncrementMutexHeldCount>
 800636e:	4602      	mov	r2, r0
 8006370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006372:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006376:	691b      	ldr	r3, [r3, #16]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d00f      	beq.n	800639c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800637c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800637e:	3310      	adds	r3, #16
 8006380:	4618      	mov	r0, r3
 8006382:	f000 fed9 	bl	8007138 <xTaskRemoveFromEventList>
 8006386:	4603      	mov	r3, r0
 8006388:	2b00      	cmp	r3, #0
 800638a:	d007      	beq.n	800639c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800638c:	4b54      	ldr	r3, [pc, #336]	@ (80064e0 <xQueueSemaphoreTake+0x21c>)
 800638e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006392:	601a      	str	r2, [r3, #0]
 8006394:	f3bf 8f4f 	dsb	sy
 8006398:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800639c:	f002 f886 	bl	80084ac <vPortExitCritical>
				return pdPASS;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e098      	b.n	80064d6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d112      	bne.n	80063d0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80063aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d00b      	beq.n	80063c8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80063b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b4:	f383 8811 	msr	BASEPRI, r3
 80063b8:	f3bf 8f6f 	isb	sy
 80063bc:	f3bf 8f4f 	dsb	sy
 80063c0:	617b      	str	r3, [r7, #20]
}
 80063c2:	bf00      	nop
 80063c4:	bf00      	nop
 80063c6:	e7fd      	b.n	80063c4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80063c8:	f002 f870 	bl	80084ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80063cc:	2300      	movs	r3, #0
 80063ce:	e082      	b.n	80064d6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80063d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d106      	bne.n	80063e4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80063d6:	f107 030c 	add.w	r3, r7, #12
 80063da:	4618      	mov	r0, r3
 80063dc:	f000 ff10 	bl	8007200 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80063e0:	2301      	movs	r3, #1
 80063e2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80063e4:	f002 f862 	bl	80084ac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80063e8:	f000 fc66 	bl	8006cb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80063ec:	f002 f82c 	bl	8008448 <vPortEnterCritical>
 80063f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80063f6:	b25b      	sxtb	r3, r3
 80063f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063fc:	d103      	bne.n	8006406 <xQueueSemaphoreTake+0x142>
 80063fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006400:	2200      	movs	r2, #0
 8006402:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006408:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800640c:	b25b      	sxtb	r3, r3
 800640e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006412:	d103      	bne.n	800641c <xQueueSemaphoreTake+0x158>
 8006414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006416:	2200      	movs	r2, #0
 8006418:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800641c:	f002 f846 	bl	80084ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006420:	463a      	mov	r2, r7
 8006422:	f107 030c 	add.w	r3, r7, #12
 8006426:	4611      	mov	r1, r2
 8006428:	4618      	mov	r0, r3
 800642a:	f000 feff 	bl	800722c <xTaskCheckForTimeOut>
 800642e:	4603      	mov	r3, r0
 8006430:	2b00      	cmp	r3, #0
 8006432:	d132      	bne.n	800649a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006434:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006436:	f000 f94f 	bl	80066d8 <prvIsQueueEmpty>
 800643a:	4603      	mov	r3, r0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d026      	beq.n	800648e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d109      	bne.n	800645c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006448:	f001 fffe 	bl	8008448 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800644c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	4618      	mov	r0, r3
 8006452:	f001 f865 	bl	8007520 <xTaskPriorityInherit>
 8006456:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006458:	f002 f828 	bl	80084ac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800645c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800645e:	3324      	adds	r3, #36	@ 0x24
 8006460:	683a      	ldr	r2, [r7, #0]
 8006462:	4611      	mov	r1, r2
 8006464:	4618      	mov	r0, r3
 8006466:	f000 fe15 	bl	8007094 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800646a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800646c:	f000 f8e2 	bl	8006634 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006470:	f000 fc30 	bl	8006cd4 <xTaskResumeAll>
 8006474:	4603      	mov	r3, r0
 8006476:	2b00      	cmp	r3, #0
 8006478:	f47f af67 	bne.w	800634a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800647c:	4b18      	ldr	r3, [pc, #96]	@ (80064e0 <xQueueSemaphoreTake+0x21c>)
 800647e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006482:	601a      	str	r2, [r3, #0]
 8006484:	f3bf 8f4f 	dsb	sy
 8006488:	f3bf 8f6f 	isb	sy
 800648c:	e75d      	b.n	800634a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800648e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006490:	f000 f8d0 	bl	8006634 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006494:	f000 fc1e 	bl	8006cd4 <xTaskResumeAll>
 8006498:	e757      	b.n	800634a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800649a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800649c:	f000 f8ca 	bl	8006634 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80064a0:	f000 fc18 	bl	8006cd4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80064a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80064a6:	f000 f917 	bl	80066d8 <prvIsQueueEmpty>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	f43f af4c 	beq.w	800634a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80064b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d00d      	beq.n	80064d4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80064b8:	f001 ffc6 	bl	8008448 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80064bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80064be:	f000 f811 	bl	80064e4 <prvGetDisinheritPriorityAfterTimeout>
 80064c2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80064c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80064ca:	4618      	mov	r0, r3
 80064cc:	f001 f900 	bl	80076d0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80064d0:	f001 ffec 	bl	80084ac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80064d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3738      	adds	r7, #56	@ 0x38
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	bf00      	nop
 80064e0:	e000ed04 	.word	0xe000ed04

080064e4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d006      	beq.n	8006502 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80064fe:	60fb      	str	r3, [r7, #12]
 8006500:	e001      	b.n	8006506 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006502:	2300      	movs	r3, #0
 8006504:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006506:	68fb      	ldr	r3, [r7, #12]
	}
 8006508:	4618      	mov	r0, r3
 800650a:	3714      	adds	r7, #20
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b086      	sub	sp, #24
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	60b9      	str	r1, [r7, #8]
 800651e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006520:	2300      	movs	r3, #0
 8006522:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006528:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800652e:	2b00      	cmp	r3, #0
 8006530:	d10d      	bne.n	800654e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d14d      	bne.n	80065d6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	4618      	mov	r0, r3
 8006540:	f001 f856 	bl	80075f0 <xTaskPriorityDisinherit>
 8006544:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2200      	movs	r2, #0
 800654a:	609a      	str	r2, [r3, #8]
 800654c:	e043      	b.n	80065d6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d119      	bne.n	8006588 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6858      	ldr	r0, [r3, #4]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800655c:	461a      	mov	r2, r3
 800655e:	68b9      	ldr	r1, [r7, #8]
 8006560:	f002 fd65 	bl	800902e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	685a      	ldr	r2, [r3, #4]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800656c:	441a      	add	r2, r3
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	685a      	ldr	r2, [r3, #4]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	429a      	cmp	r2, r3
 800657c:	d32b      	bcc.n	80065d6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	605a      	str	r2, [r3, #4]
 8006586:	e026      	b.n	80065d6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	68d8      	ldr	r0, [r3, #12]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006590:	461a      	mov	r2, r3
 8006592:	68b9      	ldr	r1, [r7, #8]
 8006594:	f002 fd4b 	bl	800902e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	68da      	ldr	r2, [r3, #12]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a0:	425b      	negs	r3, r3
 80065a2:	441a      	add	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	68da      	ldr	r2, [r3, #12]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d207      	bcs.n	80065c4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	689a      	ldr	r2, [r3, #8]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065bc:	425b      	negs	r3, r3
 80065be:	441a      	add	r2, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d105      	bne.n	80065d6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d002      	beq.n	80065d6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	3b01      	subs	r3, #1
 80065d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	1c5a      	adds	r2, r3, #1
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80065de:	697b      	ldr	r3, [r7, #20]
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3718      	adds	r7, #24
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b082      	sub	sp, #8
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
 80065f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d018      	beq.n	800662c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	68da      	ldr	r2, [r3, #12]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006602:	441a      	add	r2, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	68da      	ldr	r2, [r3, #12]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	429a      	cmp	r2, r3
 8006612:	d303      	bcc.n	800661c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	68d9      	ldr	r1, [r3, #12]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006624:	461a      	mov	r2, r3
 8006626:	6838      	ldr	r0, [r7, #0]
 8006628:	f002 fd01 	bl	800902e <memcpy>
	}
}
 800662c:	bf00      	nop
 800662e:	3708      	adds	r7, #8
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800663c:	f001 ff04 	bl	8008448 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006646:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006648:	e011      	b.n	800666e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800664e:	2b00      	cmp	r3, #0
 8006650:	d012      	beq.n	8006678 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	3324      	adds	r3, #36	@ 0x24
 8006656:	4618      	mov	r0, r3
 8006658:	f000 fd6e 	bl	8007138 <xTaskRemoveFromEventList>
 800665c:	4603      	mov	r3, r0
 800665e:	2b00      	cmp	r3, #0
 8006660:	d001      	beq.n	8006666 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006662:	f000 fe47 	bl	80072f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006666:	7bfb      	ldrb	r3, [r7, #15]
 8006668:	3b01      	subs	r3, #1
 800666a:	b2db      	uxtb	r3, r3
 800666c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800666e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006672:	2b00      	cmp	r3, #0
 8006674:	dce9      	bgt.n	800664a <prvUnlockQueue+0x16>
 8006676:	e000      	b.n	800667a <prvUnlockQueue+0x46>
					break;
 8006678:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	22ff      	movs	r2, #255	@ 0xff
 800667e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006682:	f001 ff13 	bl	80084ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006686:	f001 fedf 	bl	8008448 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006690:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006692:	e011      	b.n	80066b8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	691b      	ldr	r3, [r3, #16]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d012      	beq.n	80066c2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	3310      	adds	r3, #16
 80066a0:	4618      	mov	r0, r3
 80066a2:	f000 fd49 	bl	8007138 <xTaskRemoveFromEventList>
 80066a6:	4603      	mov	r3, r0
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d001      	beq.n	80066b0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80066ac:	f000 fe22 	bl	80072f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80066b0:	7bbb      	ldrb	r3, [r7, #14]
 80066b2:	3b01      	subs	r3, #1
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	dce9      	bgt.n	8006694 <prvUnlockQueue+0x60>
 80066c0:	e000      	b.n	80066c4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80066c2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	22ff      	movs	r2, #255	@ 0xff
 80066c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80066cc:	f001 feee 	bl	80084ac <vPortExitCritical>
}
 80066d0:	bf00      	nop
 80066d2:	3710      	adds	r7, #16
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b084      	sub	sp, #16
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066e0:	f001 feb2 	bl	8008448 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d102      	bne.n	80066f2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80066ec:	2301      	movs	r3, #1
 80066ee:	60fb      	str	r3, [r7, #12]
 80066f0:	e001      	b.n	80066f6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80066f2:	2300      	movs	r3, #0
 80066f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80066f6:	f001 fed9 	bl	80084ac <vPortExitCritical>

	return xReturn;
 80066fa:	68fb      	ldr	r3, [r7, #12]
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800670c:	f001 fe9c 	bl	8008448 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006718:	429a      	cmp	r2, r3
 800671a:	d102      	bne.n	8006722 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800671c:	2301      	movs	r3, #1
 800671e:	60fb      	str	r3, [r7, #12]
 8006720:	e001      	b.n	8006726 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006722:	2300      	movs	r3, #0
 8006724:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006726:	f001 fec1 	bl	80084ac <vPortExitCritical>

	return xReturn;
 800672a:	68fb      	ldr	r3, [r7, #12]
}
 800672c:	4618      	mov	r0, r3
 800672e:	3710      	adds	r7, #16
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}

08006734 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800673e:	2300      	movs	r3, #0
 8006740:	60fb      	str	r3, [r7, #12]
 8006742:	e014      	b.n	800676e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006744:	4a0f      	ldr	r2, [pc, #60]	@ (8006784 <vQueueAddToRegistry+0x50>)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d10b      	bne.n	8006768 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006750:	490c      	ldr	r1, [pc, #48]	@ (8006784 <vQueueAddToRegistry+0x50>)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800675a:	4a0a      	ldr	r2, [pc, #40]	@ (8006784 <vQueueAddToRegistry+0x50>)
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	00db      	lsls	r3, r3, #3
 8006760:	4413      	add	r3, r2
 8006762:	687a      	ldr	r2, [r7, #4]
 8006764:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006766:	e006      	b.n	8006776 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	3301      	adds	r3, #1
 800676c:	60fb      	str	r3, [r7, #12]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2b07      	cmp	r3, #7
 8006772:	d9e7      	bls.n	8006744 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006774:	bf00      	nop
 8006776:	bf00      	nop
 8006778:	3714      	adds	r7, #20
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	200042a4 	.word	0x200042a4

08006788 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006788:	b580      	push	{r7, lr}
 800678a:	b086      	sub	sp, #24
 800678c:	af00      	add	r7, sp, #0
 800678e:	60f8      	str	r0, [r7, #12]
 8006790:	60b9      	str	r1, [r7, #8]
 8006792:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006798:	f001 fe56 	bl	8008448 <vPortEnterCritical>
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80067a2:	b25b      	sxtb	r3, r3
 80067a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067a8:	d103      	bne.n	80067b2 <vQueueWaitForMessageRestricted+0x2a>
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	2200      	movs	r2, #0
 80067ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067b8:	b25b      	sxtb	r3, r3
 80067ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067be:	d103      	bne.n	80067c8 <vQueueWaitForMessageRestricted+0x40>
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	2200      	movs	r2, #0
 80067c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80067c8:	f001 fe70 	bl	80084ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d106      	bne.n	80067e2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	3324      	adds	r3, #36	@ 0x24
 80067d8:	687a      	ldr	r2, [r7, #4]
 80067da:	68b9      	ldr	r1, [r7, #8]
 80067dc:	4618      	mov	r0, r3
 80067de:	f000 fc7f 	bl	80070e0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80067e2:	6978      	ldr	r0, [r7, #20]
 80067e4:	f7ff ff26 	bl	8006634 <prvUnlockQueue>
	}
 80067e8:	bf00      	nop
 80067ea:	3718      	adds	r7, #24
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b08e      	sub	sp, #56	@ 0x38
 80067f4:	af04      	add	r7, sp, #16
 80067f6:	60f8      	str	r0, [r7, #12]
 80067f8:	60b9      	str	r1, [r7, #8]
 80067fa:	607a      	str	r2, [r7, #4]
 80067fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80067fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006800:	2b00      	cmp	r3, #0
 8006802:	d10b      	bne.n	800681c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006808:	f383 8811 	msr	BASEPRI, r3
 800680c:	f3bf 8f6f 	isb	sy
 8006810:	f3bf 8f4f 	dsb	sy
 8006814:	623b      	str	r3, [r7, #32]
}
 8006816:	bf00      	nop
 8006818:	bf00      	nop
 800681a:	e7fd      	b.n	8006818 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800681c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10b      	bne.n	800683a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006826:	f383 8811 	msr	BASEPRI, r3
 800682a:	f3bf 8f6f 	isb	sy
 800682e:	f3bf 8f4f 	dsb	sy
 8006832:	61fb      	str	r3, [r7, #28]
}
 8006834:	bf00      	nop
 8006836:	bf00      	nop
 8006838:	e7fd      	b.n	8006836 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800683a:	23a8      	movs	r3, #168	@ 0xa8
 800683c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	2ba8      	cmp	r3, #168	@ 0xa8
 8006842:	d00b      	beq.n	800685c <xTaskCreateStatic+0x6c>
	__asm volatile
 8006844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006848:	f383 8811 	msr	BASEPRI, r3
 800684c:	f3bf 8f6f 	isb	sy
 8006850:	f3bf 8f4f 	dsb	sy
 8006854:	61bb      	str	r3, [r7, #24]
}
 8006856:	bf00      	nop
 8006858:	bf00      	nop
 800685a:	e7fd      	b.n	8006858 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800685c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800685e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006860:	2b00      	cmp	r3, #0
 8006862:	d01e      	beq.n	80068a2 <xTaskCreateStatic+0xb2>
 8006864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006866:	2b00      	cmp	r3, #0
 8006868:	d01b      	beq.n	80068a2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800686a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800686e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006870:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006872:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006876:	2202      	movs	r2, #2
 8006878:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800687c:	2300      	movs	r3, #0
 800687e:	9303      	str	r3, [sp, #12]
 8006880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006882:	9302      	str	r3, [sp, #8]
 8006884:	f107 0314 	add.w	r3, r7, #20
 8006888:	9301      	str	r3, [sp, #4]
 800688a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800688c:	9300      	str	r3, [sp, #0]
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	687a      	ldr	r2, [r7, #4]
 8006892:	68b9      	ldr	r1, [r7, #8]
 8006894:	68f8      	ldr	r0, [r7, #12]
 8006896:	f000 f851 	bl	800693c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800689a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800689c:	f000 f8f6 	bl	8006a8c <prvAddNewTaskToReadyList>
 80068a0:	e001      	b.n	80068a6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80068a2:	2300      	movs	r3, #0
 80068a4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80068a6:	697b      	ldr	r3, [r7, #20]
	}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3728      	adds	r7, #40	@ 0x28
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b08c      	sub	sp, #48	@ 0x30
 80068b4:	af04      	add	r7, sp, #16
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	60b9      	str	r1, [r7, #8]
 80068ba:	603b      	str	r3, [r7, #0]
 80068bc:	4613      	mov	r3, r2
 80068be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80068c0:	88fb      	ldrh	r3, [r7, #6]
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	4618      	mov	r0, r3
 80068c6:	f001 fee1 	bl	800868c <pvPortMalloc>
 80068ca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d00e      	beq.n	80068f0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80068d2:	20a8      	movs	r0, #168	@ 0xa8
 80068d4:	f001 feda 	bl	800868c <pvPortMalloc>
 80068d8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80068da:	69fb      	ldr	r3, [r7, #28]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d003      	beq.n	80068e8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	697a      	ldr	r2, [r7, #20]
 80068e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80068e6:	e005      	b.n	80068f4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80068e8:	6978      	ldr	r0, [r7, #20]
 80068ea:	f001 ff9d 	bl	8008828 <vPortFree>
 80068ee:	e001      	b.n	80068f4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80068f0:	2300      	movs	r3, #0
 80068f2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80068f4:	69fb      	ldr	r3, [r7, #28]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d017      	beq.n	800692a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80068fa:	69fb      	ldr	r3, [r7, #28]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006902:	88fa      	ldrh	r2, [r7, #6]
 8006904:	2300      	movs	r3, #0
 8006906:	9303      	str	r3, [sp, #12]
 8006908:	69fb      	ldr	r3, [r7, #28]
 800690a:	9302      	str	r3, [sp, #8]
 800690c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800690e:	9301      	str	r3, [sp, #4]
 8006910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006912:	9300      	str	r3, [sp, #0]
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	68b9      	ldr	r1, [r7, #8]
 8006918:	68f8      	ldr	r0, [r7, #12]
 800691a:	f000 f80f 	bl	800693c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800691e:	69f8      	ldr	r0, [r7, #28]
 8006920:	f000 f8b4 	bl	8006a8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006924:	2301      	movs	r3, #1
 8006926:	61bb      	str	r3, [r7, #24]
 8006928:	e002      	b.n	8006930 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800692a:	f04f 33ff 	mov.w	r3, #4294967295
 800692e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006930:	69bb      	ldr	r3, [r7, #24]
	}
 8006932:	4618      	mov	r0, r3
 8006934:	3720      	adds	r7, #32
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
	...

0800693c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b088      	sub	sp, #32
 8006940:	af00      	add	r7, sp, #0
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	607a      	str	r2, [r7, #4]
 8006948:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800694a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	461a      	mov	r2, r3
 8006954:	21a5      	movs	r1, #165	@ 0xa5
 8006956:	f002 fa91 	bl	8008e7c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800695a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800695c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006964:	3b01      	subs	r3, #1
 8006966:	009b      	lsls	r3, r3, #2
 8006968:	4413      	add	r3, r2
 800696a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800696c:	69bb      	ldr	r3, [r7, #24]
 800696e:	f023 0307 	bic.w	r3, r3, #7
 8006972:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006974:	69bb      	ldr	r3, [r7, #24]
 8006976:	f003 0307 	and.w	r3, r3, #7
 800697a:	2b00      	cmp	r3, #0
 800697c:	d00b      	beq.n	8006996 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800697e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006982:	f383 8811 	msr	BASEPRI, r3
 8006986:	f3bf 8f6f 	isb	sy
 800698a:	f3bf 8f4f 	dsb	sy
 800698e:	617b      	str	r3, [r7, #20]
}
 8006990:	bf00      	nop
 8006992:	bf00      	nop
 8006994:	e7fd      	b.n	8006992 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d01f      	beq.n	80069dc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800699c:	2300      	movs	r3, #0
 800699e:	61fb      	str	r3, [r7, #28]
 80069a0:	e012      	b.n	80069c8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80069a2:	68ba      	ldr	r2, [r7, #8]
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	4413      	add	r3, r2
 80069a8:	7819      	ldrb	r1, [r3, #0]
 80069aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069ac:	69fb      	ldr	r3, [r7, #28]
 80069ae:	4413      	add	r3, r2
 80069b0:	3334      	adds	r3, #52	@ 0x34
 80069b2:	460a      	mov	r2, r1
 80069b4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	4413      	add	r3, r2
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d006      	beq.n	80069d0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069c2:	69fb      	ldr	r3, [r7, #28]
 80069c4:	3301      	adds	r3, #1
 80069c6:	61fb      	str	r3, [r7, #28]
 80069c8:	69fb      	ldr	r3, [r7, #28]
 80069ca:	2b0f      	cmp	r3, #15
 80069cc:	d9e9      	bls.n	80069a2 <prvInitialiseNewTask+0x66>
 80069ce:	e000      	b.n	80069d2 <prvInitialiseNewTask+0x96>
			{
				break;
 80069d0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80069d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d4:	2200      	movs	r2, #0
 80069d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80069da:	e003      	b.n	80069e4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80069dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069de:	2200      	movs	r2, #0
 80069e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80069e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e6:	2b37      	cmp	r3, #55	@ 0x37
 80069e8:	d901      	bls.n	80069ee <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80069ea:	2337      	movs	r3, #55	@ 0x37
 80069ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80069ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069f2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80069f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069f8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80069fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069fc:	2200      	movs	r2, #0
 80069fe:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a02:	3304      	adds	r3, #4
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7fe ffcf 	bl	80059a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a0c:	3318      	adds	r3, #24
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f7fe ffca 	bl	80059a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a18:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a1c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a22:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a28:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3c:	3354      	adds	r3, #84	@ 0x54
 8006a3e:	224c      	movs	r2, #76	@ 0x4c
 8006a40:	2100      	movs	r1, #0
 8006a42:	4618      	mov	r0, r3
 8006a44:	f002 fa1a 	bl	8008e7c <memset>
 8006a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a4a:	4a0d      	ldr	r2, [pc, #52]	@ (8006a80 <prvInitialiseNewTask+0x144>)
 8006a4c:	659a      	str	r2, [r3, #88]	@ 0x58
 8006a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a50:	4a0c      	ldr	r2, [pc, #48]	@ (8006a84 <prvInitialiseNewTask+0x148>)
 8006a52:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a56:	4a0c      	ldr	r2, [pc, #48]	@ (8006a88 <prvInitialiseNewTask+0x14c>)
 8006a58:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a5a:	683a      	ldr	r2, [r7, #0]
 8006a5c:	68f9      	ldr	r1, [r7, #12]
 8006a5e:	69b8      	ldr	r0, [r7, #24]
 8006a60:	f001 fbc2 	bl	80081e8 <pxPortInitialiseStack>
 8006a64:	4602      	mov	r2, r0
 8006a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d002      	beq.n	8006a76 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a76:	bf00      	nop
 8006a78:	3720      	adds	r7, #32
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}
 8006a7e:	bf00      	nop
 8006a80:	20008538 	.word	0x20008538
 8006a84:	200085a0 	.word	0x200085a0
 8006a88:	20008608 	.word	0x20008608

08006a8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b082      	sub	sp, #8
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006a94:	f001 fcd8 	bl	8008448 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006a98:	4b2d      	ldr	r3, [pc, #180]	@ (8006b50 <prvAddNewTaskToReadyList+0xc4>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	3301      	adds	r3, #1
 8006a9e:	4a2c      	ldr	r2, [pc, #176]	@ (8006b50 <prvAddNewTaskToReadyList+0xc4>)
 8006aa0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006aa2:	4b2c      	ldr	r3, [pc, #176]	@ (8006b54 <prvAddNewTaskToReadyList+0xc8>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d109      	bne.n	8006abe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006aaa:	4a2a      	ldr	r2, [pc, #168]	@ (8006b54 <prvAddNewTaskToReadyList+0xc8>)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006ab0:	4b27      	ldr	r3, [pc, #156]	@ (8006b50 <prvAddNewTaskToReadyList+0xc4>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d110      	bne.n	8006ada <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006ab8:	f000 fc40 	bl	800733c <prvInitialiseTaskLists>
 8006abc:	e00d      	b.n	8006ada <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006abe:	4b26      	ldr	r3, [pc, #152]	@ (8006b58 <prvAddNewTaskToReadyList+0xcc>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d109      	bne.n	8006ada <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006ac6:	4b23      	ldr	r3, [pc, #140]	@ (8006b54 <prvAddNewTaskToReadyList+0xc8>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d802      	bhi.n	8006ada <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006ad4:	4a1f      	ldr	r2, [pc, #124]	@ (8006b54 <prvAddNewTaskToReadyList+0xc8>)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006ada:	4b20      	ldr	r3, [pc, #128]	@ (8006b5c <prvAddNewTaskToReadyList+0xd0>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	3301      	adds	r3, #1
 8006ae0:	4a1e      	ldr	r2, [pc, #120]	@ (8006b5c <prvAddNewTaskToReadyList+0xd0>)
 8006ae2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006ae4:	4b1d      	ldr	r3, [pc, #116]	@ (8006b5c <prvAddNewTaskToReadyList+0xd0>)
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006af0:	4b1b      	ldr	r3, [pc, #108]	@ (8006b60 <prvAddNewTaskToReadyList+0xd4>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d903      	bls.n	8006b00 <prvAddNewTaskToReadyList+0x74>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006afc:	4a18      	ldr	r2, [pc, #96]	@ (8006b60 <prvAddNewTaskToReadyList+0xd4>)
 8006afe:	6013      	str	r3, [r2, #0]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b04:	4613      	mov	r3, r2
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	4413      	add	r3, r2
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	4a15      	ldr	r2, [pc, #84]	@ (8006b64 <prvAddNewTaskToReadyList+0xd8>)
 8006b0e:	441a      	add	r2, r3
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	3304      	adds	r3, #4
 8006b14:	4619      	mov	r1, r3
 8006b16:	4610      	mov	r0, r2
 8006b18:	f7fe ff53 	bl	80059c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006b1c:	f001 fcc6 	bl	80084ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006b20:	4b0d      	ldr	r3, [pc, #52]	@ (8006b58 <prvAddNewTaskToReadyList+0xcc>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d00e      	beq.n	8006b46 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b28:	4b0a      	ldr	r3, [pc, #40]	@ (8006b54 <prvAddNewTaskToReadyList+0xc8>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d207      	bcs.n	8006b46 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006b36:	4b0c      	ldr	r3, [pc, #48]	@ (8006b68 <prvAddNewTaskToReadyList+0xdc>)
 8006b38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b3c:	601a      	str	r2, [r3, #0]
 8006b3e:	f3bf 8f4f 	dsb	sy
 8006b42:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b46:	bf00      	nop
 8006b48:	3708      	adds	r7, #8
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	200047b8 	.word	0x200047b8
 8006b54:	200042e4 	.word	0x200042e4
 8006b58:	200047c4 	.word	0x200047c4
 8006b5c:	200047d4 	.word	0x200047d4
 8006b60:	200047c0 	.word	0x200047c0
 8006b64:	200042e8 	.word	0x200042e8
 8006b68:	e000ed04 	.word	0xe000ed04

08006b6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006b74:	2300      	movs	r3, #0
 8006b76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d018      	beq.n	8006bb0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006b7e:	4b14      	ldr	r3, [pc, #80]	@ (8006bd0 <vTaskDelay+0x64>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d00b      	beq.n	8006b9e <vTaskDelay+0x32>
	__asm volatile
 8006b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b8a:	f383 8811 	msr	BASEPRI, r3
 8006b8e:	f3bf 8f6f 	isb	sy
 8006b92:	f3bf 8f4f 	dsb	sy
 8006b96:	60bb      	str	r3, [r7, #8]
}
 8006b98:	bf00      	nop
 8006b9a:	bf00      	nop
 8006b9c:	e7fd      	b.n	8006b9a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006b9e:	f000 f88b 	bl	8006cb8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006ba2:	2100      	movs	r1, #0
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f000 ff71 	bl	8007a8c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006baa:	f000 f893 	bl	8006cd4 <xTaskResumeAll>
 8006bae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d107      	bne.n	8006bc6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006bb6:	4b07      	ldr	r3, [pc, #28]	@ (8006bd4 <vTaskDelay+0x68>)
 8006bb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bbc:	601a      	str	r2, [r3, #0]
 8006bbe:	f3bf 8f4f 	dsb	sy
 8006bc2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006bc6:	bf00      	nop
 8006bc8:	3710      	adds	r7, #16
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	bf00      	nop
 8006bd0:	200047e0 	.word	0x200047e0
 8006bd4:	e000ed04 	.word	0xe000ed04

08006bd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b08a      	sub	sp, #40	@ 0x28
 8006bdc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006bde:	2300      	movs	r3, #0
 8006be0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006be2:	2300      	movs	r3, #0
 8006be4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006be6:	463a      	mov	r2, r7
 8006be8:	1d39      	adds	r1, r7, #4
 8006bea:	f107 0308 	add.w	r3, r7, #8
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f7fe fe86 	bl	8005900 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006bf4:	6839      	ldr	r1, [r7, #0]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	68ba      	ldr	r2, [r7, #8]
 8006bfa:	9202      	str	r2, [sp, #8]
 8006bfc:	9301      	str	r3, [sp, #4]
 8006bfe:	2300      	movs	r3, #0
 8006c00:	9300      	str	r3, [sp, #0]
 8006c02:	2300      	movs	r3, #0
 8006c04:	460a      	mov	r2, r1
 8006c06:	4924      	ldr	r1, [pc, #144]	@ (8006c98 <vTaskStartScheduler+0xc0>)
 8006c08:	4824      	ldr	r0, [pc, #144]	@ (8006c9c <vTaskStartScheduler+0xc4>)
 8006c0a:	f7ff fdf1 	bl	80067f0 <xTaskCreateStatic>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	4a23      	ldr	r2, [pc, #140]	@ (8006ca0 <vTaskStartScheduler+0xc8>)
 8006c12:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006c14:	4b22      	ldr	r3, [pc, #136]	@ (8006ca0 <vTaskStartScheduler+0xc8>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d002      	beq.n	8006c22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	617b      	str	r3, [r7, #20]
 8006c20:	e001      	b.n	8006c26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006c22:	2300      	movs	r3, #0
 8006c24:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d102      	bne.n	8006c32 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006c2c:	f000 ff82 	bl	8007b34 <xTimerCreateTimerTask>
 8006c30:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d11b      	bne.n	8006c70 <vTaskStartScheduler+0x98>
	__asm volatile
 8006c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c3c:	f383 8811 	msr	BASEPRI, r3
 8006c40:	f3bf 8f6f 	isb	sy
 8006c44:	f3bf 8f4f 	dsb	sy
 8006c48:	613b      	str	r3, [r7, #16]
}
 8006c4a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006c4c:	4b15      	ldr	r3, [pc, #84]	@ (8006ca4 <vTaskStartScheduler+0xcc>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	3354      	adds	r3, #84	@ 0x54
 8006c52:	4a15      	ldr	r2, [pc, #84]	@ (8006ca8 <vTaskStartScheduler+0xd0>)
 8006c54:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006c56:	4b15      	ldr	r3, [pc, #84]	@ (8006cac <vTaskStartScheduler+0xd4>)
 8006c58:	f04f 32ff 	mov.w	r2, #4294967295
 8006c5c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006c5e:	4b14      	ldr	r3, [pc, #80]	@ (8006cb0 <vTaskStartScheduler+0xd8>)
 8006c60:	2201      	movs	r2, #1
 8006c62:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006c64:	4b13      	ldr	r3, [pc, #76]	@ (8006cb4 <vTaskStartScheduler+0xdc>)
 8006c66:	2200      	movs	r2, #0
 8006c68:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006c6a:	f001 fb49 	bl	8008300 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006c6e:	e00f      	b.n	8006c90 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c76:	d10b      	bne.n	8006c90 <vTaskStartScheduler+0xb8>
	__asm volatile
 8006c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c7c:	f383 8811 	msr	BASEPRI, r3
 8006c80:	f3bf 8f6f 	isb	sy
 8006c84:	f3bf 8f4f 	dsb	sy
 8006c88:	60fb      	str	r3, [r7, #12]
}
 8006c8a:	bf00      	nop
 8006c8c:	bf00      	nop
 8006c8e:	e7fd      	b.n	8006c8c <vTaskStartScheduler+0xb4>
}
 8006c90:	bf00      	nop
 8006c92:	3718      	adds	r7, #24
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}
 8006c98:	0800a62c 	.word	0x0800a62c
 8006c9c:	0800730d 	.word	0x0800730d
 8006ca0:	200047dc 	.word	0x200047dc
 8006ca4:	200042e4 	.word	0x200042e4
 8006ca8:	20000094 	.word	0x20000094
 8006cac:	200047d8 	.word	0x200047d8
 8006cb0:	200047c4 	.word	0x200047c4
 8006cb4:	200047bc 	.word	0x200047bc

08006cb8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006cb8:	b480      	push	{r7}
 8006cba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006cbc:	4b04      	ldr	r3, [pc, #16]	@ (8006cd0 <vTaskSuspendAll+0x18>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	4a03      	ldr	r2, [pc, #12]	@ (8006cd0 <vTaskSuspendAll+0x18>)
 8006cc4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006cc6:	bf00      	nop
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr
 8006cd0:	200047e0 	.word	0x200047e0

08006cd4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b084      	sub	sp, #16
 8006cd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006ce2:	4b42      	ldr	r3, [pc, #264]	@ (8006dec <xTaskResumeAll+0x118>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d10b      	bne.n	8006d02 <xTaskResumeAll+0x2e>
	__asm volatile
 8006cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cee:	f383 8811 	msr	BASEPRI, r3
 8006cf2:	f3bf 8f6f 	isb	sy
 8006cf6:	f3bf 8f4f 	dsb	sy
 8006cfa:	603b      	str	r3, [r7, #0]
}
 8006cfc:	bf00      	nop
 8006cfe:	bf00      	nop
 8006d00:	e7fd      	b.n	8006cfe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006d02:	f001 fba1 	bl	8008448 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006d06:	4b39      	ldr	r3, [pc, #228]	@ (8006dec <xTaskResumeAll+0x118>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	3b01      	subs	r3, #1
 8006d0c:	4a37      	ldr	r2, [pc, #220]	@ (8006dec <xTaskResumeAll+0x118>)
 8006d0e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d10:	4b36      	ldr	r3, [pc, #216]	@ (8006dec <xTaskResumeAll+0x118>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d162      	bne.n	8006dde <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006d18:	4b35      	ldr	r3, [pc, #212]	@ (8006df0 <xTaskResumeAll+0x11c>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d05e      	beq.n	8006dde <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d20:	e02f      	b.n	8006d82 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d22:	4b34      	ldr	r3, [pc, #208]	@ (8006df4 <xTaskResumeAll+0x120>)
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	68db      	ldr	r3, [r3, #12]
 8006d28:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	3318      	adds	r3, #24
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f7fe fea4 	bl	8005a7c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	3304      	adds	r3, #4
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f7fe fe9f 	bl	8005a7c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d42:	4b2d      	ldr	r3, [pc, #180]	@ (8006df8 <xTaskResumeAll+0x124>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d903      	bls.n	8006d52 <xTaskResumeAll+0x7e>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d4e:	4a2a      	ldr	r2, [pc, #168]	@ (8006df8 <xTaskResumeAll+0x124>)
 8006d50:	6013      	str	r3, [r2, #0]
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d56:	4613      	mov	r3, r2
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	4413      	add	r3, r2
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	4a27      	ldr	r2, [pc, #156]	@ (8006dfc <xTaskResumeAll+0x128>)
 8006d60:	441a      	add	r2, r3
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	3304      	adds	r3, #4
 8006d66:	4619      	mov	r1, r3
 8006d68:	4610      	mov	r0, r2
 8006d6a:	f7fe fe2a 	bl	80059c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d72:	4b23      	ldr	r3, [pc, #140]	@ (8006e00 <xTaskResumeAll+0x12c>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d302      	bcc.n	8006d82 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006d7c:	4b21      	ldr	r3, [pc, #132]	@ (8006e04 <xTaskResumeAll+0x130>)
 8006d7e:	2201      	movs	r2, #1
 8006d80:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d82:	4b1c      	ldr	r3, [pc, #112]	@ (8006df4 <xTaskResumeAll+0x120>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d1cb      	bne.n	8006d22 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d001      	beq.n	8006d94 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006d90:	f000 fb78 	bl	8007484 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006d94:	4b1c      	ldr	r3, [pc, #112]	@ (8006e08 <xTaskResumeAll+0x134>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d010      	beq.n	8006dc2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006da0:	f000 f858 	bl	8006e54 <xTaskIncrementTick>
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d002      	beq.n	8006db0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006daa:	4b16      	ldr	r3, [pc, #88]	@ (8006e04 <xTaskResumeAll+0x130>)
 8006dac:	2201      	movs	r2, #1
 8006dae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	3b01      	subs	r3, #1
 8006db4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d1f1      	bne.n	8006da0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006dbc:	4b12      	ldr	r3, [pc, #72]	@ (8006e08 <xTaskResumeAll+0x134>)
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006dc2:	4b10      	ldr	r3, [pc, #64]	@ (8006e04 <xTaskResumeAll+0x130>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d009      	beq.n	8006dde <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006dce:	4b0f      	ldr	r3, [pc, #60]	@ (8006e0c <xTaskResumeAll+0x138>)
 8006dd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006dd4:	601a      	str	r2, [r3, #0]
 8006dd6:	f3bf 8f4f 	dsb	sy
 8006dda:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006dde:	f001 fb65 	bl	80084ac <vPortExitCritical>

	return xAlreadyYielded;
 8006de2:	68bb      	ldr	r3, [r7, #8]
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3710      	adds	r7, #16
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}
 8006dec:	200047e0 	.word	0x200047e0
 8006df0:	200047b8 	.word	0x200047b8
 8006df4:	20004778 	.word	0x20004778
 8006df8:	200047c0 	.word	0x200047c0
 8006dfc:	200042e8 	.word	0x200042e8
 8006e00:	200042e4 	.word	0x200042e4
 8006e04:	200047cc 	.word	0x200047cc
 8006e08:	200047c8 	.word	0x200047c8
 8006e0c:	e000ed04 	.word	0xe000ed04

08006e10 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006e16:	4b05      	ldr	r3, [pc, #20]	@ (8006e2c <xTaskGetTickCount+0x1c>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006e1c:	687b      	ldr	r3, [r7, #4]
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	370c      	adds	r7, #12
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	200047bc 	.word	0x200047bc

08006e30 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b082      	sub	sp, #8
 8006e34:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006e36:	f001 fbe7 	bl	8008608 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8006e3e:	4b04      	ldr	r3, [pc, #16]	@ (8006e50 <xTaskGetTickCountFromISR+0x20>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006e44:	683b      	ldr	r3, [r7, #0]
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3708      	adds	r7, #8
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd80      	pop	{r7, pc}
 8006e4e:	bf00      	nop
 8006e50:	200047bc 	.word	0x200047bc

08006e54 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b086      	sub	sp, #24
 8006e58:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e5e:	4b4f      	ldr	r3, [pc, #316]	@ (8006f9c <xTaskIncrementTick+0x148>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	f040 8090 	bne.w	8006f88 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006e68:	4b4d      	ldr	r3, [pc, #308]	@ (8006fa0 <xTaskIncrementTick+0x14c>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	3301      	adds	r3, #1
 8006e6e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006e70:	4a4b      	ldr	r2, [pc, #300]	@ (8006fa0 <xTaskIncrementTick+0x14c>)
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d121      	bne.n	8006ec0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006e7c:	4b49      	ldr	r3, [pc, #292]	@ (8006fa4 <xTaskIncrementTick+0x150>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d00b      	beq.n	8006e9e <xTaskIncrementTick+0x4a>
	__asm volatile
 8006e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e8a:	f383 8811 	msr	BASEPRI, r3
 8006e8e:	f3bf 8f6f 	isb	sy
 8006e92:	f3bf 8f4f 	dsb	sy
 8006e96:	603b      	str	r3, [r7, #0]
}
 8006e98:	bf00      	nop
 8006e9a:	bf00      	nop
 8006e9c:	e7fd      	b.n	8006e9a <xTaskIncrementTick+0x46>
 8006e9e:	4b41      	ldr	r3, [pc, #260]	@ (8006fa4 <xTaskIncrementTick+0x150>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	60fb      	str	r3, [r7, #12]
 8006ea4:	4b40      	ldr	r3, [pc, #256]	@ (8006fa8 <xTaskIncrementTick+0x154>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a3e      	ldr	r2, [pc, #248]	@ (8006fa4 <xTaskIncrementTick+0x150>)
 8006eaa:	6013      	str	r3, [r2, #0]
 8006eac:	4a3e      	ldr	r2, [pc, #248]	@ (8006fa8 <xTaskIncrementTick+0x154>)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	6013      	str	r3, [r2, #0]
 8006eb2:	4b3e      	ldr	r3, [pc, #248]	@ (8006fac <xTaskIncrementTick+0x158>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	3301      	adds	r3, #1
 8006eb8:	4a3c      	ldr	r2, [pc, #240]	@ (8006fac <xTaskIncrementTick+0x158>)
 8006eba:	6013      	str	r3, [r2, #0]
 8006ebc:	f000 fae2 	bl	8007484 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006ec0:	4b3b      	ldr	r3, [pc, #236]	@ (8006fb0 <xTaskIncrementTick+0x15c>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	693a      	ldr	r2, [r7, #16]
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d349      	bcc.n	8006f5e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006eca:	4b36      	ldr	r3, [pc, #216]	@ (8006fa4 <xTaskIncrementTick+0x150>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d104      	bne.n	8006ede <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ed4:	4b36      	ldr	r3, [pc, #216]	@ (8006fb0 <xTaskIncrementTick+0x15c>)
 8006ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8006eda:	601a      	str	r2, [r3, #0]
					break;
 8006edc:	e03f      	b.n	8006f5e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ede:	4b31      	ldr	r3, [pc, #196]	@ (8006fa4 <xTaskIncrementTick+0x150>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006eee:	693a      	ldr	r2, [r7, #16]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d203      	bcs.n	8006efe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006ef6:	4a2e      	ldr	r2, [pc, #184]	@ (8006fb0 <xTaskIncrementTick+0x15c>)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006efc:	e02f      	b.n	8006f5e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	3304      	adds	r3, #4
 8006f02:	4618      	mov	r0, r3
 8006f04:	f7fe fdba 	bl	8005a7c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d004      	beq.n	8006f1a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	3318      	adds	r3, #24
 8006f14:	4618      	mov	r0, r3
 8006f16:	f7fe fdb1 	bl	8005a7c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f1e:	4b25      	ldr	r3, [pc, #148]	@ (8006fb4 <xTaskIncrementTick+0x160>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d903      	bls.n	8006f2e <xTaskIncrementTick+0xda>
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f2a:	4a22      	ldr	r2, [pc, #136]	@ (8006fb4 <xTaskIncrementTick+0x160>)
 8006f2c:	6013      	str	r3, [r2, #0]
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f32:	4613      	mov	r3, r2
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	4413      	add	r3, r2
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	4a1f      	ldr	r2, [pc, #124]	@ (8006fb8 <xTaskIncrementTick+0x164>)
 8006f3c:	441a      	add	r2, r3
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	3304      	adds	r3, #4
 8006f42:	4619      	mov	r1, r3
 8006f44:	4610      	mov	r0, r2
 8006f46:	f7fe fd3c 	bl	80059c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8006fbc <xTaskIncrementTick+0x168>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d3b8      	bcc.n	8006eca <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f5c:	e7b5      	b.n	8006eca <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006f5e:	4b17      	ldr	r3, [pc, #92]	@ (8006fbc <xTaskIncrementTick+0x168>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f64:	4914      	ldr	r1, [pc, #80]	@ (8006fb8 <xTaskIncrementTick+0x164>)
 8006f66:	4613      	mov	r3, r2
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4413      	add	r3, r2
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	440b      	add	r3, r1
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2b01      	cmp	r3, #1
 8006f74:	d901      	bls.n	8006f7a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006f76:	2301      	movs	r3, #1
 8006f78:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006f7a:	4b11      	ldr	r3, [pc, #68]	@ (8006fc0 <xTaskIncrementTick+0x16c>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d007      	beq.n	8006f92 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006f82:	2301      	movs	r3, #1
 8006f84:	617b      	str	r3, [r7, #20]
 8006f86:	e004      	b.n	8006f92 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006f88:	4b0e      	ldr	r3, [pc, #56]	@ (8006fc4 <xTaskIncrementTick+0x170>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	3301      	adds	r3, #1
 8006f8e:	4a0d      	ldr	r2, [pc, #52]	@ (8006fc4 <xTaskIncrementTick+0x170>)
 8006f90:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006f92:	697b      	ldr	r3, [r7, #20]
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	3718      	adds	r7, #24
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}
 8006f9c:	200047e0 	.word	0x200047e0
 8006fa0:	200047bc 	.word	0x200047bc
 8006fa4:	20004770 	.word	0x20004770
 8006fa8:	20004774 	.word	0x20004774
 8006fac:	200047d0 	.word	0x200047d0
 8006fb0:	200047d8 	.word	0x200047d8
 8006fb4:	200047c0 	.word	0x200047c0
 8006fb8:	200042e8 	.word	0x200042e8
 8006fbc:	200042e4 	.word	0x200042e4
 8006fc0:	200047cc 	.word	0x200047cc
 8006fc4:	200047c8 	.word	0x200047c8

08006fc8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b085      	sub	sp, #20
 8006fcc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006fce:	4b2b      	ldr	r3, [pc, #172]	@ (800707c <vTaskSwitchContext+0xb4>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d003      	beq.n	8006fde <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006fd6:	4b2a      	ldr	r3, [pc, #168]	@ (8007080 <vTaskSwitchContext+0xb8>)
 8006fd8:	2201      	movs	r2, #1
 8006fda:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006fdc:	e047      	b.n	800706e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006fde:	4b28      	ldr	r3, [pc, #160]	@ (8007080 <vTaskSwitchContext+0xb8>)
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fe4:	4b27      	ldr	r3, [pc, #156]	@ (8007084 <vTaskSwitchContext+0xbc>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	60fb      	str	r3, [r7, #12]
 8006fea:	e011      	b.n	8007010 <vTaskSwitchContext+0x48>
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10b      	bne.n	800700a <vTaskSwitchContext+0x42>
	__asm volatile
 8006ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff6:	f383 8811 	msr	BASEPRI, r3
 8006ffa:	f3bf 8f6f 	isb	sy
 8006ffe:	f3bf 8f4f 	dsb	sy
 8007002:	607b      	str	r3, [r7, #4]
}
 8007004:	bf00      	nop
 8007006:	bf00      	nop
 8007008:	e7fd      	b.n	8007006 <vTaskSwitchContext+0x3e>
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	3b01      	subs	r3, #1
 800700e:	60fb      	str	r3, [r7, #12]
 8007010:	491d      	ldr	r1, [pc, #116]	@ (8007088 <vTaskSwitchContext+0xc0>)
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	4613      	mov	r3, r2
 8007016:	009b      	lsls	r3, r3, #2
 8007018:	4413      	add	r3, r2
 800701a:	009b      	lsls	r3, r3, #2
 800701c:	440b      	add	r3, r1
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d0e3      	beq.n	8006fec <vTaskSwitchContext+0x24>
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	4613      	mov	r3, r2
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	4413      	add	r3, r2
 800702c:	009b      	lsls	r3, r3, #2
 800702e:	4a16      	ldr	r2, [pc, #88]	@ (8007088 <vTaskSwitchContext+0xc0>)
 8007030:	4413      	add	r3, r2
 8007032:	60bb      	str	r3, [r7, #8]
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	685a      	ldr	r2, [r3, #4]
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	605a      	str	r2, [r3, #4]
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	685a      	ldr	r2, [r3, #4]
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	3308      	adds	r3, #8
 8007046:	429a      	cmp	r2, r3
 8007048:	d104      	bne.n	8007054 <vTaskSwitchContext+0x8c>
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	685a      	ldr	r2, [r3, #4]
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	605a      	str	r2, [r3, #4]
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	4a0c      	ldr	r2, [pc, #48]	@ (800708c <vTaskSwitchContext+0xc4>)
 800705c:	6013      	str	r3, [r2, #0]
 800705e:	4a09      	ldr	r2, [pc, #36]	@ (8007084 <vTaskSwitchContext+0xbc>)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007064:	4b09      	ldr	r3, [pc, #36]	@ (800708c <vTaskSwitchContext+0xc4>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	3354      	adds	r3, #84	@ 0x54
 800706a:	4a09      	ldr	r2, [pc, #36]	@ (8007090 <vTaskSwitchContext+0xc8>)
 800706c:	6013      	str	r3, [r2, #0]
}
 800706e:	bf00      	nop
 8007070:	3714      	adds	r7, #20
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop
 800707c:	200047e0 	.word	0x200047e0
 8007080:	200047cc 	.word	0x200047cc
 8007084:	200047c0 	.word	0x200047c0
 8007088:	200042e8 	.word	0x200042e8
 800708c:	200042e4 	.word	0x200042e4
 8007090:	20000094 	.word	0x20000094

08007094 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d10b      	bne.n	80070bc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80070a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a8:	f383 8811 	msr	BASEPRI, r3
 80070ac:	f3bf 8f6f 	isb	sy
 80070b0:	f3bf 8f4f 	dsb	sy
 80070b4:	60fb      	str	r3, [r7, #12]
}
 80070b6:	bf00      	nop
 80070b8:	bf00      	nop
 80070ba:	e7fd      	b.n	80070b8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80070bc:	4b07      	ldr	r3, [pc, #28]	@ (80070dc <vTaskPlaceOnEventList+0x48>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	3318      	adds	r3, #24
 80070c2:	4619      	mov	r1, r3
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	f7fe fca0 	bl	8005a0a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80070ca:	2101      	movs	r1, #1
 80070cc:	6838      	ldr	r0, [r7, #0]
 80070ce:	f000 fcdd 	bl	8007a8c <prvAddCurrentTaskToDelayedList>
}
 80070d2:	bf00      	nop
 80070d4:	3710      	adds	r7, #16
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}
 80070da:	bf00      	nop
 80070dc:	200042e4 	.word	0x200042e4

080070e0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b086      	sub	sp, #24
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	60f8      	str	r0, [r7, #12]
 80070e8:	60b9      	str	r1, [r7, #8]
 80070ea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d10b      	bne.n	800710a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80070f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f6:	f383 8811 	msr	BASEPRI, r3
 80070fa:	f3bf 8f6f 	isb	sy
 80070fe:	f3bf 8f4f 	dsb	sy
 8007102:	617b      	str	r3, [r7, #20]
}
 8007104:	bf00      	nop
 8007106:	bf00      	nop
 8007108:	e7fd      	b.n	8007106 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800710a:	4b0a      	ldr	r3, [pc, #40]	@ (8007134 <vTaskPlaceOnEventListRestricted+0x54>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	3318      	adds	r3, #24
 8007110:	4619      	mov	r1, r3
 8007112:	68f8      	ldr	r0, [r7, #12]
 8007114:	f7fe fc55 	bl	80059c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d002      	beq.n	8007124 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800711e:	f04f 33ff 	mov.w	r3, #4294967295
 8007122:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007124:	6879      	ldr	r1, [r7, #4]
 8007126:	68b8      	ldr	r0, [r7, #8]
 8007128:	f000 fcb0 	bl	8007a8c <prvAddCurrentTaskToDelayedList>
	}
 800712c:	bf00      	nop
 800712e:	3718      	adds	r7, #24
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}
 8007134:	200042e4 	.word	0x200042e4

08007138 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b086      	sub	sp, #24
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	68db      	ldr	r3, [r3, #12]
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d10b      	bne.n	8007166 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800714e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007152:	f383 8811 	msr	BASEPRI, r3
 8007156:	f3bf 8f6f 	isb	sy
 800715a:	f3bf 8f4f 	dsb	sy
 800715e:	60fb      	str	r3, [r7, #12]
}
 8007160:	bf00      	nop
 8007162:	bf00      	nop
 8007164:	e7fd      	b.n	8007162 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	3318      	adds	r3, #24
 800716a:	4618      	mov	r0, r3
 800716c:	f7fe fc86 	bl	8005a7c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007170:	4b1d      	ldr	r3, [pc, #116]	@ (80071e8 <xTaskRemoveFromEventList+0xb0>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d11d      	bne.n	80071b4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	3304      	adds	r3, #4
 800717c:	4618      	mov	r0, r3
 800717e:	f7fe fc7d 	bl	8005a7c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007186:	4b19      	ldr	r3, [pc, #100]	@ (80071ec <xTaskRemoveFromEventList+0xb4>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	429a      	cmp	r2, r3
 800718c:	d903      	bls.n	8007196 <xTaskRemoveFromEventList+0x5e>
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007192:	4a16      	ldr	r2, [pc, #88]	@ (80071ec <xTaskRemoveFromEventList+0xb4>)
 8007194:	6013      	str	r3, [r2, #0]
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800719a:	4613      	mov	r3, r2
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	4413      	add	r3, r2
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	4a13      	ldr	r2, [pc, #76]	@ (80071f0 <xTaskRemoveFromEventList+0xb8>)
 80071a4:	441a      	add	r2, r3
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	3304      	adds	r3, #4
 80071aa:	4619      	mov	r1, r3
 80071ac:	4610      	mov	r0, r2
 80071ae:	f7fe fc08 	bl	80059c2 <vListInsertEnd>
 80071b2:	e005      	b.n	80071c0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	3318      	adds	r3, #24
 80071b8:	4619      	mov	r1, r3
 80071ba:	480e      	ldr	r0, [pc, #56]	@ (80071f4 <xTaskRemoveFromEventList+0xbc>)
 80071bc:	f7fe fc01 	bl	80059c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071c4:	4b0c      	ldr	r3, [pc, #48]	@ (80071f8 <xTaskRemoveFromEventList+0xc0>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d905      	bls.n	80071da <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80071ce:	2301      	movs	r3, #1
 80071d0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80071d2:	4b0a      	ldr	r3, [pc, #40]	@ (80071fc <xTaskRemoveFromEventList+0xc4>)
 80071d4:	2201      	movs	r2, #1
 80071d6:	601a      	str	r2, [r3, #0]
 80071d8:	e001      	b.n	80071de <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80071da:	2300      	movs	r3, #0
 80071dc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80071de:	697b      	ldr	r3, [r7, #20]
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3718      	adds	r7, #24
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	200047e0 	.word	0x200047e0
 80071ec:	200047c0 	.word	0x200047c0
 80071f0:	200042e8 	.word	0x200042e8
 80071f4:	20004778 	.word	0x20004778
 80071f8:	200042e4 	.word	0x200042e4
 80071fc:	200047cc 	.word	0x200047cc

08007200 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007200:	b480      	push	{r7}
 8007202:	b083      	sub	sp, #12
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007208:	4b06      	ldr	r3, [pc, #24]	@ (8007224 <vTaskInternalSetTimeOutState+0x24>)
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007210:	4b05      	ldr	r3, [pc, #20]	@ (8007228 <vTaskInternalSetTimeOutState+0x28>)
 8007212:	681a      	ldr	r2, [r3, #0]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	605a      	str	r2, [r3, #4]
}
 8007218:	bf00      	nop
 800721a:	370c      	adds	r7, #12
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr
 8007224:	200047d0 	.word	0x200047d0
 8007228:	200047bc 	.word	0x200047bc

0800722c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b088      	sub	sp, #32
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d10b      	bne.n	8007254 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800723c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007240:	f383 8811 	msr	BASEPRI, r3
 8007244:	f3bf 8f6f 	isb	sy
 8007248:	f3bf 8f4f 	dsb	sy
 800724c:	613b      	str	r3, [r7, #16]
}
 800724e:	bf00      	nop
 8007250:	bf00      	nop
 8007252:	e7fd      	b.n	8007250 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d10b      	bne.n	8007272 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800725a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800725e:	f383 8811 	msr	BASEPRI, r3
 8007262:	f3bf 8f6f 	isb	sy
 8007266:	f3bf 8f4f 	dsb	sy
 800726a:	60fb      	str	r3, [r7, #12]
}
 800726c:	bf00      	nop
 800726e:	bf00      	nop
 8007270:	e7fd      	b.n	800726e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007272:	f001 f8e9 	bl	8008448 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007276:	4b1d      	ldr	r3, [pc, #116]	@ (80072ec <xTaskCheckForTimeOut+0xc0>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	69ba      	ldr	r2, [r7, #24]
 8007282:	1ad3      	subs	r3, r2, r3
 8007284:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800728e:	d102      	bne.n	8007296 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007290:	2300      	movs	r3, #0
 8007292:	61fb      	str	r3, [r7, #28]
 8007294:	e023      	b.n	80072de <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	4b15      	ldr	r3, [pc, #84]	@ (80072f0 <xTaskCheckForTimeOut+0xc4>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	429a      	cmp	r2, r3
 80072a0:	d007      	beq.n	80072b2 <xTaskCheckForTimeOut+0x86>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	69ba      	ldr	r2, [r7, #24]
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d302      	bcc.n	80072b2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80072ac:	2301      	movs	r3, #1
 80072ae:	61fb      	str	r3, [r7, #28]
 80072b0:	e015      	b.n	80072de <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	697a      	ldr	r2, [r7, #20]
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d20b      	bcs.n	80072d4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	1ad2      	subs	r2, r2, r3
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f7ff ff99 	bl	8007200 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80072ce:	2300      	movs	r3, #0
 80072d0:	61fb      	str	r3, [r7, #28]
 80072d2:	e004      	b.n	80072de <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	2200      	movs	r2, #0
 80072d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80072da:	2301      	movs	r3, #1
 80072dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80072de:	f001 f8e5 	bl	80084ac <vPortExitCritical>

	return xReturn;
 80072e2:	69fb      	ldr	r3, [r7, #28]
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	3720      	adds	r7, #32
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}
 80072ec:	200047bc 	.word	0x200047bc
 80072f0:	200047d0 	.word	0x200047d0

080072f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80072f4:	b480      	push	{r7}
 80072f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80072f8:	4b03      	ldr	r3, [pc, #12]	@ (8007308 <vTaskMissedYield+0x14>)
 80072fa:	2201      	movs	r2, #1
 80072fc:	601a      	str	r2, [r3, #0]
}
 80072fe:	bf00      	nop
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr
 8007308:	200047cc 	.word	0x200047cc

0800730c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b082      	sub	sp, #8
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007314:	f000 f852 	bl	80073bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007318:	4b06      	ldr	r3, [pc, #24]	@ (8007334 <prvIdleTask+0x28>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2b01      	cmp	r3, #1
 800731e:	d9f9      	bls.n	8007314 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007320:	4b05      	ldr	r3, [pc, #20]	@ (8007338 <prvIdleTask+0x2c>)
 8007322:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007326:	601a      	str	r2, [r3, #0]
 8007328:	f3bf 8f4f 	dsb	sy
 800732c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007330:	e7f0      	b.n	8007314 <prvIdleTask+0x8>
 8007332:	bf00      	nop
 8007334:	200042e8 	.word	0x200042e8
 8007338:	e000ed04 	.word	0xe000ed04

0800733c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b082      	sub	sp, #8
 8007340:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007342:	2300      	movs	r3, #0
 8007344:	607b      	str	r3, [r7, #4]
 8007346:	e00c      	b.n	8007362 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	4613      	mov	r3, r2
 800734c:	009b      	lsls	r3, r3, #2
 800734e:	4413      	add	r3, r2
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	4a12      	ldr	r2, [pc, #72]	@ (800739c <prvInitialiseTaskLists+0x60>)
 8007354:	4413      	add	r3, r2
 8007356:	4618      	mov	r0, r3
 8007358:	f7fe fb06 	bl	8005968 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	3301      	adds	r3, #1
 8007360:	607b      	str	r3, [r7, #4]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2b37      	cmp	r3, #55	@ 0x37
 8007366:	d9ef      	bls.n	8007348 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007368:	480d      	ldr	r0, [pc, #52]	@ (80073a0 <prvInitialiseTaskLists+0x64>)
 800736a:	f7fe fafd 	bl	8005968 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800736e:	480d      	ldr	r0, [pc, #52]	@ (80073a4 <prvInitialiseTaskLists+0x68>)
 8007370:	f7fe fafa 	bl	8005968 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007374:	480c      	ldr	r0, [pc, #48]	@ (80073a8 <prvInitialiseTaskLists+0x6c>)
 8007376:	f7fe faf7 	bl	8005968 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800737a:	480c      	ldr	r0, [pc, #48]	@ (80073ac <prvInitialiseTaskLists+0x70>)
 800737c:	f7fe faf4 	bl	8005968 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007380:	480b      	ldr	r0, [pc, #44]	@ (80073b0 <prvInitialiseTaskLists+0x74>)
 8007382:	f7fe faf1 	bl	8005968 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007386:	4b0b      	ldr	r3, [pc, #44]	@ (80073b4 <prvInitialiseTaskLists+0x78>)
 8007388:	4a05      	ldr	r2, [pc, #20]	@ (80073a0 <prvInitialiseTaskLists+0x64>)
 800738a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800738c:	4b0a      	ldr	r3, [pc, #40]	@ (80073b8 <prvInitialiseTaskLists+0x7c>)
 800738e:	4a05      	ldr	r2, [pc, #20]	@ (80073a4 <prvInitialiseTaskLists+0x68>)
 8007390:	601a      	str	r2, [r3, #0]
}
 8007392:	bf00      	nop
 8007394:	3708      	adds	r7, #8
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	200042e8 	.word	0x200042e8
 80073a0:	20004748 	.word	0x20004748
 80073a4:	2000475c 	.word	0x2000475c
 80073a8:	20004778 	.word	0x20004778
 80073ac:	2000478c 	.word	0x2000478c
 80073b0:	200047a4 	.word	0x200047a4
 80073b4:	20004770 	.word	0x20004770
 80073b8:	20004774 	.word	0x20004774

080073bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b082      	sub	sp, #8
 80073c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80073c2:	e019      	b.n	80073f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80073c4:	f001 f840 	bl	8008448 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073c8:	4b10      	ldr	r3, [pc, #64]	@ (800740c <prvCheckTasksWaitingTermination+0x50>)
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	3304      	adds	r3, #4
 80073d4:	4618      	mov	r0, r3
 80073d6:	f7fe fb51 	bl	8005a7c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80073da:	4b0d      	ldr	r3, [pc, #52]	@ (8007410 <prvCheckTasksWaitingTermination+0x54>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	3b01      	subs	r3, #1
 80073e0:	4a0b      	ldr	r2, [pc, #44]	@ (8007410 <prvCheckTasksWaitingTermination+0x54>)
 80073e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80073e4:	4b0b      	ldr	r3, [pc, #44]	@ (8007414 <prvCheckTasksWaitingTermination+0x58>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	3b01      	subs	r3, #1
 80073ea:	4a0a      	ldr	r2, [pc, #40]	@ (8007414 <prvCheckTasksWaitingTermination+0x58>)
 80073ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80073ee:	f001 f85d 	bl	80084ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f000 f810 	bl	8007418 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80073f8:	4b06      	ldr	r3, [pc, #24]	@ (8007414 <prvCheckTasksWaitingTermination+0x58>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d1e1      	bne.n	80073c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007400:	bf00      	nop
 8007402:	bf00      	nop
 8007404:	3708      	adds	r7, #8
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	2000478c 	.word	0x2000478c
 8007410:	200047b8 	.word	0x200047b8
 8007414:	200047a0 	.word	0x200047a0

08007418 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007418:	b580      	push	{r7, lr}
 800741a:	b084      	sub	sp, #16
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	3354      	adds	r3, #84	@ 0x54
 8007424:	4618      	mov	r0, r3
 8007426:	f001 fd41 	bl	8008eac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007430:	2b00      	cmp	r3, #0
 8007432:	d108      	bne.n	8007446 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007438:	4618      	mov	r0, r3
 800743a:	f001 f9f5 	bl	8008828 <vPortFree>
				vPortFree( pxTCB );
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f001 f9f2 	bl	8008828 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007444:	e019      	b.n	800747a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800744c:	2b01      	cmp	r3, #1
 800744e:	d103      	bne.n	8007458 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f001 f9e9 	bl	8008828 <vPortFree>
	}
 8007456:	e010      	b.n	800747a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800745e:	2b02      	cmp	r3, #2
 8007460:	d00b      	beq.n	800747a <prvDeleteTCB+0x62>
	__asm volatile
 8007462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007466:	f383 8811 	msr	BASEPRI, r3
 800746a:	f3bf 8f6f 	isb	sy
 800746e:	f3bf 8f4f 	dsb	sy
 8007472:	60fb      	str	r3, [r7, #12]
}
 8007474:	bf00      	nop
 8007476:	bf00      	nop
 8007478:	e7fd      	b.n	8007476 <prvDeleteTCB+0x5e>
	}
 800747a:	bf00      	nop
 800747c:	3710      	adds	r7, #16
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
	...

08007484 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800748a:	4b0c      	ldr	r3, [pc, #48]	@ (80074bc <prvResetNextTaskUnblockTime+0x38>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d104      	bne.n	800749e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007494:	4b0a      	ldr	r3, [pc, #40]	@ (80074c0 <prvResetNextTaskUnblockTime+0x3c>)
 8007496:	f04f 32ff 	mov.w	r2, #4294967295
 800749a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800749c:	e008      	b.n	80074b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800749e:	4b07      	ldr	r3, [pc, #28]	@ (80074bc <prvResetNextTaskUnblockTime+0x38>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	4a04      	ldr	r2, [pc, #16]	@ (80074c0 <prvResetNextTaskUnblockTime+0x3c>)
 80074ae:	6013      	str	r3, [r2, #0]
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr
 80074bc:	20004770 	.word	0x20004770
 80074c0:	200047d8 	.word	0x200047d8

080074c4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80074ca:	4b05      	ldr	r3, [pc, #20]	@ (80074e0 <xTaskGetCurrentTaskHandle+0x1c>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	607b      	str	r3, [r7, #4]

		return xReturn;
 80074d0:	687b      	ldr	r3, [r7, #4]
	}
 80074d2:	4618      	mov	r0, r3
 80074d4:	370c      	adds	r7, #12
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	200042e4 	.word	0x200042e4

080074e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80074ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007518 <xTaskGetSchedulerState+0x34>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d102      	bne.n	80074f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80074f2:	2301      	movs	r3, #1
 80074f4:	607b      	str	r3, [r7, #4]
 80074f6:	e008      	b.n	800750a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074f8:	4b08      	ldr	r3, [pc, #32]	@ (800751c <xTaskGetSchedulerState+0x38>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d102      	bne.n	8007506 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007500:	2302      	movs	r3, #2
 8007502:	607b      	str	r3, [r7, #4]
 8007504:	e001      	b.n	800750a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007506:	2300      	movs	r3, #0
 8007508:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800750a:	687b      	ldr	r3, [r7, #4]
	}
 800750c:	4618      	mov	r0, r3
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr
 8007518:	200047c4 	.word	0x200047c4
 800751c:	200047e0 	.word	0x200047e0

08007520 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800752c:	2300      	movs	r3, #0
 800752e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d051      	beq.n	80075da <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800753a:	4b2a      	ldr	r3, [pc, #168]	@ (80075e4 <xTaskPriorityInherit+0xc4>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007540:	429a      	cmp	r2, r3
 8007542:	d241      	bcs.n	80075c8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	699b      	ldr	r3, [r3, #24]
 8007548:	2b00      	cmp	r3, #0
 800754a:	db06      	blt.n	800755a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800754c:	4b25      	ldr	r3, [pc, #148]	@ (80075e4 <xTaskPriorityInherit+0xc4>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007552:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	6959      	ldr	r1, [r3, #20]
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007562:	4613      	mov	r3, r2
 8007564:	009b      	lsls	r3, r3, #2
 8007566:	4413      	add	r3, r2
 8007568:	009b      	lsls	r3, r3, #2
 800756a:	4a1f      	ldr	r2, [pc, #124]	@ (80075e8 <xTaskPriorityInherit+0xc8>)
 800756c:	4413      	add	r3, r2
 800756e:	4299      	cmp	r1, r3
 8007570:	d122      	bne.n	80075b8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	3304      	adds	r3, #4
 8007576:	4618      	mov	r0, r3
 8007578:	f7fe fa80 	bl	8005a7c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800757c:	4b19      	ldr	r3, [pc, #100]	@ (80075e4 <xTaskPriorityInherit+0xc4>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800758a:	4b18      	ldr	r3, [pc, #96]	@ (80075ec <xTaskPriorityInherit+0xcc>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	429a      	cmp	r2, r3
 8007590:	d903      	bls.n	800759a <xTaskPriorityInherit+0x7a>
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007596:	4a15      	ldr	r2, [pc, #84]	@ (80075ec <xTaskPriorityInherit+0xcc>)
 8007598:	6013      	str	r3, [r2, #0]
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800759e:	4613      	mov	r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	4413      	add	r3, r2
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	4a10      	ldr	r2, [pc, #64]	@ (80075e8 <xTaskPriorityInherit+0xc8>)
 80075a8:	441a      	add	r2, r3
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	3304      	adds	r3, #4
 80075ae:	4619      	mov	r1, r3
 80075b0:	4610      	mov	r0, r2
 80075b2:	f7fe fa06 	bl	80059c2 <vListInsertEnd>
 80075b6:	e004      	b.n	80075c2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80075b8:	4b0a      	ldr	r3, [pc, #40]	@ (80075e4 <xTaskPriorityInherit+0xc4>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80075c2:	2301      	movs	r3, #1
 80075c4:	60fb      	str	r3, [r7, #12]
 80075c6:	e008      	b.n	80075da <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80075cc:	4b05      	ldr	r3, [pc, #20]	@ (80075e4 <xTaskPriorityInherit+0xc4>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075d2:	429a      	cmp	r2, r3
 80075d4:	d201      	bcs.n	80075da <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80075d6:	2301      	movs	r3, #1
 80075d8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80075da:	68fb      	ldr	r3, [r7, #12]
	}
 80075dc:	4618      	mov	r0, r3
 80075de:	3710      	adds	r7, #16
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}
 80075e4:	200042e4 	.word	0x200042e4
 80075e8:	200042e8 	.word	0x200042e8
 80075ec:	200047c0 	.word	0x200047c0

080075f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b086      	sub	sp, #24
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80075fc:	2300      	movs	r3, #0
 80075fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d058      	beq.n	80076b8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007606:	4b2f      	ldr	r3, [pc, #188]	@ (80076c4 <xTaskPriorityDisinherit+0xd4>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	693a      	ldr	r2, [r7, #16]
 800760c:	429a      	cmp	r2, r3
 800760e:	d00b      	beq.n	8007628 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007614:	f383 8811 	msr	BASEPRI, r3
 8007618:	f3bf 8f6f 	isb	sy
 800761c:	f3bf 8f4f 	dsb	sy
 8007620:	60fb      	str	r3, [r7, #12]
}
 8007622:	bf00      	nop
 8007624:	bf00      	nop
 8007626:	e7fd      	b.n	8007624 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800762c:	2b00      	cmp	r3, #0
 800762e:	d10b      	bne.n	8007648 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	60bb      	str	r3, [r7, #8]
}
 8007642:	bf00      	nop
 8007644:	bf00      	nop
 8007646:	e7fd      	b.n	8007644 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800764c:	1e5a      	subs	r2, r3, #1
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800765a:	429a      	cmp	r2, r3
 800765c:	d02c      	beq.n	80076b8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007662:	2b00      	cmp	r3, #0
 8007664:	d128      	bne.n	80076b8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	3304      	adds	r3, #4
 800766a:	4618      	mov	r0, r3
 800766c:	f7fe fa06 	bl	8005a7c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007678:	693b      	ldr	r3, [r7, #16]
 800767a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800767c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007680:	693b      	ldr	r3, [r7, #16]
 8007682:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007688:	4b0f      	ldr	r3, [pc, #60]	@ (80076c8 <xTaskPriorityDisinherit+0xd8>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	429a      	cmp	r2, r3
 800768e:	d903      	bls.n	8007698 <xTaskPriorityDisinherit+0xa8>
 8007690:	693b      	ldr	r3, [r7, #16]
 8007692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007694:	4a0c      	ldr	r2, [pc, #48]	@ (80076c8 <xTaskPriorityDisinherit+0xd8>)
 8007696:	6013      	str	r3, [r2, #0]
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800769c:	4613      	mov	r3, r2
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	4413      	add	r3, r2
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	4a09      	ldr	r2, [pc, #36]	@ (80076cc <xTaskPriorityDisinherit+0xdc>)
 80076a6:	441a      	add	r2, r3
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	3304      	adds	r3, #4
 80076ac:	4619      	mov	r1, r3
 80076ae:	4610      	mov	r0, r2
 80076b0:	f7fe f987 	bl	80059c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80076b4:	2301      	movs	r3, #1
 80076b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80076b8:	697b      	ldr	r3, [r7, #20]
	}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3718      	adds	r7, #24
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	200042e4 	.word	0x200042e4
 80076c8:	200047c0 	.word	0x200047c0
 80076cc:	200042e8 	.word	0x200042e8

080076d0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b088      	sub	sp, #32
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80076de:	2301      	movs	r3, #1
 80076e0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d06c      	beq.n	80077c2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80076e8:	69bb      	ldr	r3, [r7, #24]
 80076ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d10b      	bne.n	8007708 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80076f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f4:	f383 8811 	msr	BASEPRI, r3
 80076f8:	f3bf 8f6f 	isb	sy
 80076fc:	f3bf 8f4f 	dsb	sy
 8007700:	60fb      	str	r3, [r7, #12]
}
 8007702:	bf00      	nop
 8007704:	bf00      	nop
 8007706:	e7fd      	b.n	8007704 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800770c:	683a      	ldr	r2, [r7, #0]
 800770e:	429a      	cmp	r2, r3
 8007710:	d902      	bls.n	8007718 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	61fb      	str	r3, [r7, #28]
 8007716:	e002      	b.n	800771e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800771c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800771e:	69bb      	ldr	r3, [r7, #24]
 8007720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007722:	69fa      	ldr	r2, [r7, #28]
 8007724:	429a      	cmp	r2, r3
 8007726:	d04c      	beq.n	80077c2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007728:	69bb      	ldr	r3, [r7, #24]
 800772a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800772c:	697a      	ldr	r2, [r7, #20]
 800772e:	429a      	cmp	r2, r3
 8007730:	d147      	bne.n	80077c2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007732:	4b26      	ldr	r3, [pc, #152]	@ (80077cc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	69ba      	ldr	r2, [r7, #24]
 8007738:	429a      	cmp	r2, r3
 800773a:	d10b      	bne.n	8007754 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800773c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007740:	f383 8811 	msr	BASEPRI, r3
 8007744:	f3bf 8f6f 	isb	sy
 8007748:	f3bf 8f4f 	dsb	sy
 800774c:	60bb      	str	r3, [r7, #8]
}
 800774e:	bf00      	nop
 8007750:	bf00      	nop
 8007752:	e7fd      	b.n	8007750 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007754:	69bb      	ldr	r3, [r7, #24]
 8007756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007758:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800775a:	69bb      	ldr	r3, [r7, #24]
 800775c:	69fa      	ldr	r2, [r7, #28]
 800775e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007760:	69bb      	ldr	r3, [r7, #24]
 8007762:	699b      	ldr	r3, [r3, #24]
 8007764:	2b00      	cmp	r3, #0
 8007766:	db04      	blt.n	8007772 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007768:	69fb      	ldr	r3, [r7, #28]
 800776a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800776e:	69bb      	ldr	r3, [r7, #24]
 8007770:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007772:	69bb      	ldr	r3, [r7, #24]
 8007774:	6959      	ldr	r1, [r3, #20]
 8007776:	693a      	ldr	r2, [r7, #16]
 8007778:	4613      	mov	r3, r2
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	4413      	add	r3, r2
 800777e:	009b      	lsls	r3, r3, #2
 8007780:	4a13      	ldr	r2, [pc, #76]	@ (80077d0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007782:	4413      	add	r3, r2
 8007784:	4299      	cmp	r1, r3
 8007786:	d11c      	bne.n	80077c2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	3304      	adds	r3, #4
 800778c:	4618      	mov	r0, r3
 800778e:	f7fe f975 	bl	8005a7c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007792:	69bb      	ldr	r3, [r7, #24]
 8007794:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007796:	4b0f      	ldr	r3, [pc, #60]	@ (80077d4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	429a      	cmp	r2, r3
 800779c:	d903      	bls.n	80077a6 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a2:	4a0c      	ldr	r2, [pc, #48]	@ (80077d4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80077a4:	6013      	str	r3, [r2, #0]
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077aa:	4613      	mov	r3, r2
 80077ac:	009b      	lsls	r3, r3, #2
 80077ae:	4413      	add	r3, r2
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	4a07      	ldr	r2, [pc, #28]	@ (80077d0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80077b4:	441a      	add	r2, r3
 80077b6:	69bb      	ldr	r3, [r7, #24]
 80077b8:	3304      	adds	r3, #4
 80077ba:	4619      	mov	r1, r3
 80077bc:	4610      	mov	r0, r2
 80077be:	f7fe f900 	bl	80059c2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80077c2:	bf00      	nop
 80077c4:	3720      	adds	r7, #32
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}
 80077ca:	bf00      	nop
 80077cc:	200042e4 	.word	0x200042e4
 80077d0:	200042e8 	.word	0x200042e8
 80077d4:	200047c0 	.word	0x200047c0

080077d8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80077d8:	b480      	push	{r7}
 80077da:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80077dc:	4b07      	ldr	r3, [pc, #28]	@ (80077fc <pvTaskIncrementMutexHeldCount+0x24>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d004      	beq.n	80077ee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80077e4:	4b05      	ldr	r3, [pc, #20]	@ (80077fc <pvTaskIncrementMutexHeldCount+0x24>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80077ea:	3201      	adds	r2, #1
 80077ec:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80077ee:	4b03      	ldr	r3, [pc, #12]	@ (80077fc <pvTaskIncrementMutexHeldCount+0x24>)
 80077f0:	681b      	ldr	r3, [r3, #0]
	}
 80077f2:	4618      	mov	r0, r3
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr
 80077fc:	200042e4 	.word	0x200042e4

08007800 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007800:	b580      	push	{r7, lr}
 8007802:	b086      	sub	sp, #24
 8007804:	af00      	add	r7, sp, #0
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	60b9      	str	r1, [r7, #8]
 800780a:	607a      	str	r2, [r7, #4]
 800780c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800780e:	f000 fe1b 	bl	8008448 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007812:	4b29      	ldr	r3, [pc, #164]	@ (80078b8 <xTaskNotifyWait+0xb8>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800781a:	b2db      	uxtb	r3, r3
 800781c:	2b02      	cmp	r3, #2
 800781e:	d01c      	beq.n	800785a <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007820:	4b25      	ldr	r3, [pc, #148]	@ (80078b8 <xTaskNotifyWait+0xb8>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007828:	68fa      	ldr	r2, [r7, #12]
 800782a:	43d2      	mvns	r2, r2
 800782c:	400a      	ands	r2, r1
 800782e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007832:	4b21      	ldr	r3, [pc, #132]	@ (80078b8 <xTaskNotifyWait+0xb8>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d00b      	beq.n	800785a <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007842:	2101      	movs	r1, #1
 8007844:	6838      	ldr	r0, [r7, #0]
 8007846:	f000 f921 	bl	8007a8c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800784a:	4b1c      	ldr	r3, [pc, #112]	@ (80078bc <xTaskNotifyWait+0xbc>)
 800784c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007850:	601a      	str	r2, [r3, #0]
 8007852:	f3bf 8f4f 	dsb	sy
 8007856:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800785a:	f000 fe27 	bl	80084ac <vPortExitCritical>

		taskENTER_CRITICAL();
 800785e:	f000 fdf3 	bl	8008448 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d005      	beq.n	8007874 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8007868:	4b13      	ldr	r3, [pc, #76]	@ (80078b8 <xTaskNotifyWait+0xb8>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007874:	4b10      	ldr	r3, [pc, #64]	@ (80078b8 <xTaskNotifyWait+0xb8>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800787c:	b2db      	uxtb	r3, r3
 800787e:	2b02      	cmp	r3, #2
 8007880:	d002      	beq.n	8007888 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8007882:	2300      	movs	r3, #0
 8007884:	617b      	str	r3, [r7, #20]
 8007886:	e00a      	b.n	800789e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8007888:	4b0b      	ldr	r3, [pc, #44]	@ (80078b8 <xTaskNotifyWait+0xb8>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007890:	68ba      	ldr	r2, [r7, #8]
 8007892:	43d2      	mvns	r2, r2
 8007894:	400a      	ands	r2, r1
 8007896:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800789a:	2301      	movs	r3, #1
 800789c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800789e:	4b06      	ldr	r3, [pc, #24]	@ (80078b8 <xTaskNotifyWait+0xb8>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	2200      	movs	r2, #0
 80078a4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80078a8:	f000 fe00 	bl	80084ac <vPortExitCritical>

		return xReturn;
 80078ac:	697b      	ldr	r3, [r7, #20]
	}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3718      	adds	r7, #24
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}
 80078b6:	bf00      	nop
 80078b8:	200042e4 	.word	0x200042e4
 80078bc:	e000ed04 	.word	0xe000ed04

080078c0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b08e      	sub	sp, #56	@ 0x38
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	60f8      	str	r0, [r7, #12]
 80078c8:	60b9      	str	r1, [r7, #8]
 80078ca:	603b      	str	r3, [r7, #0]
 80078cc:	4613      	mov	r3, r2
 80078ce:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80078d0:	2301      	movs	r3, #1
 80078d2:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d10b      	bne.n	80078f2 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 80078da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078de:	f383 8811 	msr	BASEPRI, r3
 80078e2:	f3bf 8f6f 	isb	sy
 80078e6:	f3bf 8f4f 	dsb	sy
 80078ea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80078ec:	bf00      	nop
 80078ee:	bf00      	nop
 80078f0:	e7fd      	b.n	80078ee <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80078f2:	f000 fe89 	bl	8008608 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80078fa:	f3ef 8211 	mrs	r2, BASEPRI
 80078fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007902:	f383 8811 	msr	BASEPRI, r3
 8007906:	f3bf 8f6f 	isb	sy
 800790a:	f3bf 8f4f 	dsb	sy
 800790e:	623a      	str	r2, [r7, #32]
 8007910:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8007912:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007914:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d004      	beq.n	8007926 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800791c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800791e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007928:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800792c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007932:	2202      	movs	r2, #2
 8007934:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8007938:	79fb      	ldrb	r3, [r7, #7]
 800793a:	2b04      	cmp	r3, #4
 800793c:	d82e      	bhi.n	800799c <xTaskGenericNotifyFromISR+0xdc>
 800793e:	a201      	add	r2, pc, #4	@ (adr r2, 8007944 <xTaskGenericNotifyFromISR+0x84>)
 8007940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007944:	080079c1 	.word	0x080079c1
 8007948:	08007959 	.word	0x08007959
 800794c:	0800796b 	.word	0x0800796b
 8007950:	0800797b 	.word	0x0800797b
 8007954:	08007985 	.word	0x08007985
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800795a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	431a      	orrs	r2, r3
 8007962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007964:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8007968:	e02d      	b.n	80079c6 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800796a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800796c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007970:	1c5a      	adds	r2, r3, #1
 8007972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007974:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8007978:	e025      	b.n	80079c6 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800797a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800797c:	68ba      	ldr	r2, [r7, #8]
 800797e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8007982:	e020      	b.n	80079c6 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007984:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007988:	2b02      	cmp	r3, #2
 800798a:	d004      	beq.n	8007996 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800798c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798e:	68ba      	ldr	r2, [r7, #8]
 8007990:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007994:	e017      	b.n	80079c6 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8007996:	2300      	movs	r3, #0
 8007998:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800799a:	e014      	b.n	80079c6 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800799c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80079a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079a6:	d00d      	beq.n	80079c4 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 80079a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ac:	f383 8811 	msr	BASEPRI, r3
 80079b0:	f3bf 8f6f 	isb	sy
 80079b4:	f3bf 8f4f 	dsb	sy
 80079b8:	61bb      	str	r3, [r7, #24]
}
 80079ba:	bf00      	nop
 80079bc:	bf00      	nop
 80079be:	e7fd      	b.n	80079bc <xTaskGenericNotifyFromISR+0xfc>
					break;
 80079c0:	bf00      	nop
 80079c2:	e000      	b.n	80079c6 <xTaskGenericNotifyFromISR+0x106>
					break;
 80079c4:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80079c6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d147      	bne.n	8007a5e <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80079ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d00b      	beq.n	80079ee <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 80079d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079da:	f383 8811 	msr	BASEPRI, r3
 80079de:	f3bf 8f6f 	isb	sy
 80079e2:	f3bf 8f4f 	dsb	sy
 80079e6:	617b      	str	r3, [r7, #20]
}
 80079e8:	bf00      	nop
 80079ea:	bf00      	nop
 80079ec:	e7fd      	b.n	80079ea <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079ee:	4b21      	ldr	r3, [pc, #132]	@ (8007a74 <xTaskGenericNotifyFromISR+0x1b4>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d11d      	bne.n	8007a32 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f8:	3304      	adds	r3, #4
 80079fa:	4618      	mov	r0, r3
 80079fc:	f7fe f83e 	bl	8005a7c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a04:	4b1c      	ldr	r3, [pc, #112]	@ (8007a78 <xTaskGenericNotifyFromISR+0x1b8>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d903      	bls.n	8007a14 <xTaskGenericNotifyFromISR+0x154>
 8007a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a10:	4a19      	ldr	r2, [pc, #100]	@ (8007a78 <xTaskGenericNotifyFromISR+0x1b8>)
 8007a12:	6013      	str	r3, [r2, #0]
 8007a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a18:	4613      	mov	r3, r2
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	4413      	add	r3, r2
 8007a1e:	009b      	lsls	r3, r3, #2
 8007a20:	4a16      	ldr	r2, [pc, #88]	@ (8007a7c <xTaskGenericNotifyFromISR+0x1bc>)
 8007a22:	441a      	add	r2, r3
 8007a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a26:	3304      	adds	r3, #4
 8007a28:	4619      	mov	r1, r3
 8007a2a:	4610      	mov	r0, r2
 8007a2c:	f7fd ffc9 	bl	80059c2 <vListInsertEnd>
 8007a30:	e005      	b.n	8007a3e <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a34:	3318      	adds	r3, #24
 8007a36:	4619      	mov	r1, r3
 8007a38:	4811      	ldr	r0, [pc, #68]	@ (8007a80 <xTaskGenericNotifyFromISR+0x1c0>)
 8007a3a:	f7fd ffc2 	bl	80059c2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a42:	4b10      	ldr	r3, [pc, #64]	@ (8007a84 <xTaskGenericNotifyFromISR+0x1c4>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d908      	bls.n	8007a5e <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007a4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d002      	beq.n	8007a58 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007a52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a54:	2201      	movs	r2, #1
 8007a56:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8007a58:	4b0b      	ldr	r3, [pc, #44]	@ (8007a88 <xTaskGenericNotifyFromISR+0x1c8>)
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	601a      	str	r2, [r3, #0]
 8007a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a60:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	f383 8811 	msr	BASEPRI, r3
}
 8007a68:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8007a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3738      	adds	r7, #56	@ 0x38
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd80      	pop	{r7, pc}
 8007a74:	200047e0 	.word	0x200047e0
 8007a78:	200047c0 	.word	0x200047c0
 8007a7c:	200042e8 	.word	0x200042e8
 8007a80:	20004778 	.word	0x20004778
 8007a84:	200042e4 	.word	0x200042e4
 8007a88:	200047cc 	.word	0x200047cc

08007a8c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b084      	sub	sp, #16
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
 8007a94:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007a96:	4b21      	ldr	r3, [pc, #132]	@ (8007b1c <prvAddCurrentTaskToDelayedList+0x90>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a9c:	4b20      	ldr	r3, [pc, #128]	@ (8007b20 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	3304      	adds	r3, #4
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f7fd ffea 	bl	8005a7c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aae:	d10a      	bne.n	8007ac6 <prvAddCurrentTaskToDelayedList+0x3a>
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d007      	beq.n	8007ac6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8007b20 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	3304      	adds	r3, #4
 8007abc:	4619      	mov	r1, r3
 8007abe:	4819      	ldr	r0, [pc, #100]	@ (8007b24 <prvAddCurrentTaskToDelayedList+0x98>)
 8007ac0:	f7fd ff7f 	bl	80059c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007ac4:	e026      	b.n	8007b14 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007ac6:	68fa      	ldr	r2, [r7, #12]
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	4413      	add	r3, r2
 8007acc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007ace:	4b14      	ldr	r3, [pc, #80]	@ (8007b20 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007ad6:	68ba      	ldr	r2, [r7, #8]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d209      	bcs.n	8007af2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ade:	4b12      	ldr	r3, [pc, #72]	@ (8007b28 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8007b20 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	3304      	adds	r3, #4
 8007ae8:	4619      	mov	r1, r3
 8007aea:	4610      	mov	r0, r2
 8007aec:	f7fd ff8d 	bl	8005a0a <vListInsert>
}
 8007af0:	e010      	b.n	8007b14 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007af2:	4b0e      	ldr	r3, [pc, #56]	@ (8007b2c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	4b0a      	ldr	r3, [pc, #40]	@ (8007b20 <prvAddCurrentTaskToDelayedList+0x94>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	3304      	adds	r3, #4
 8007afc:	4619      	mov	r1, r3
 8007afe:	4610      	mov	r0, r2
 8007b00:	f7fd ff83 	bl	8005a0a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007b04:	4b0a      	ldr	r3, [pc, #40]	@ (8007b30 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	68ba      	ldr	r2, [r7, #8]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d202      	bcs.n	8007b14 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007b0e:	4a08      	ldr	r2, [pc, #32]	@ (8007b30 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	6013      	str	r3, [r2, #0]
}
 8007b14:	bf00      	nop
 8007b16:	3710      	adds	r7, #16
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}
 8007b1c:	200047bc 	.word	0x200047bc
 8007b20:	200042e4 	.word	0x200042e4
 8007b24:	200047a4 	.word	0x200047a4
 8007b28:	20004774 	.word	0x20004774
 8007b2c:	20004770 	.word	0x20004770
 8007b30:	200047d8 	.word	0x200047d8

08007b34 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b08a      	sub	sp, #40	@ 0x28
 8007b38:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007b3e:	f000 fb13 	bl	8008168 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007b42:	4b1d      	ldr	r3, [pc, #116]	@ (8007bb8 <xTimerCreateTimerTask+0x84>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d021      	beq.n	8007b8e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007b52:	1d3a      	adds	r2, r7, #4
 8007b54:	f107 0108 	add.w	r1, r7, #8
 8007b58:	f107 030c 	add.w	r3, r7, #12
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f7fd fee9 	bl	8005934 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007b62:	6879      	ldr	r1, [r7, #4]
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	68fa      	ldr	r2, [r7, #12]
 8007b68:	9202      	str	r2, [sp, #8]
 8007b6a:	9301      	str	r3, [sp, #4]
 8007b6c:	2302      	movs	r3, #2
 8007b6e:	9300      	str	r3, [sp, #0]
 8007b70:	2300      	movs	r3, #0
 8007b72:	460a      	mov	r2, r1
 8007b74:	4911      	ldr	r1, [pc, #68]	@ (8007bbc <xTimerCreateTimerTask+0x88>)
 8007b76:	4812      	ldr	r0, [pc, #72]	@ (8007bc0 <xTimerCreateTimerTask+0x8c>)
 8007b78:	f7fe fe3a 	bl	80067f0 <xTaskCreateStatic>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	4a11      	ldr	r2, [pc, #68]	@ (8007bc4 <xTimerCreateTimerTask+0x90>)
 8007b80:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007b82:	4b10      	ldr	r3, [pc, #64]	@ (8007bc4 <xTimerCreateTimerTask+0x90>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d001      	beq.n	8007b8e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10b      	bne.n	8007bac <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b98:	f383 8811 	msr	BASEPRI, r3
 8007b9c:	f3bf 8f6f 	isb	sy
 8007ba0:	f3bf 8f4f 	dsb	sy
 8007ba4:	613b      	str	r3, [r7, #16]
}
 8007ba6:	bf00      	nop
 8007ba8:	bf00      	nop
 8007baa:	e7fd      	b.n	8007ba8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007bac:	697b      	ldr	r3, [r7, #20]
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3718      	adds	r7, #24
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}
 8007bb6:	bf00      	nop
 8007bb8:	20004814 	.word	0x20004814
 8007bbc:	0800a634 	.word	0x0800a634
 8007bc0:	08007d01 	.word	0x08007d01
 8007bc4:	20004818 	.word	0x20004818

08007bc8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b08a      	sub	sp, #40	@ 0x28
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	607a      	str	r2, [r7, #4]
 8007bd4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d10b      	bne.n	8007bf8 <xTimerGenericCommand+0x30>
	__asm volatile
 8007be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be4:	f383 8811 	msr	BASEPRI, r3
 8007be8:	f3bf 8f6f 	isb	sy
 8007bec:	f3bf 8f4f 	dsb	sy
 8007bf0:	623b      	str	r3, [r7, #32]
}
 8007bf2:	bf00      	nop
 8007bf4:	bf00      	nop
 8007bf6:	e7fd      	b.n	8007bf4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007bf8:	4b19      	ldr	r3, [pc, #100]	@ (8007c60 <xTimerGenericCommand+0x98>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d02a      	beq.n	8007c56 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	2b05      	cmp	r3, #5
 8007c10:	dc18      	bgt.n	8007c44 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007c12:	f7ff fc67 	bl	80074e4 <xTaskGetSchedulerState>
 8007c16:	4603      	mov	r3, r0
 8007c18:	2b02      	cmp	r3, #2
 8007c1a:	d109      	bne.n	8007c30 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007c1c:	4b10      	ldr	r3, [pc, #64]	@ (8007c60 <xTimerGenericCommand+0x98>)
 8007c1e:	6818      	ldr	r0, [r3, #0]
 8007c20:	f107 0110 	add.w	r1, r7, #16
 8007c24:	2300      	movs	r3, #0
 8007c26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c28:	f7fe f8ca 	bl	8005dc0 <xQueueGenericSend>
 8007c2c:	6278      	str	r0, [r7, #36]	@ 0x24
 8007c2e:	e012      	b.n	8007c56 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007c30:	4b0b      	ldr	r3, [pc, #44]	@ (8007c60 <xTimerGenericCommand+0x98>)
 8007c32:	6818      	ldr	r0, [r3, #0]
 8007c34:	f107 0110 	add.w	r1, r7, #16
 8007c38:	2300      	movs	r3, #0
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f7fe f8c0 	bl	8005dc0 <xQueueGenericSend>
 8007c40:	6278      	str	r0, [r7, #36]	@ 0x24
 8007c42:	e008      	b.n	8007c56 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007c44:	4b06      	ldr	r3, [pc, #24]	@ (8007c60 <xTimerGenericCommand+0x98>)
 8007c46:	6818      	ldr	r0, [r3, #0]
 8007c48:	f107 0110 	add.w	r1, r7, #16
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	683a      	ldr	r2, [r7, #0]
 8007c50:	f7fe f9b8 	bl	8005fc4 <xQueueGenericSendFromISR>
 8007c54:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3728      	adds	r7, #40	@ 0x28
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}
 8007c60:	20004814 	.word	0x20004814

08007c64 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b088      	sub	sp, #32
 8007c68:	af02      	add	r7, sp, #8
 8007c6a:	6078      	str	r0, [r7, #4]
 8007c6c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c6e:	4b23      	ldr	r3, [pc, #140]	@ (8007cfc <prvProcessExpiredTimer+0x98>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	68db      	ldr	r3, [r3, #12]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	3304      	adds	r3, #4
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	f7fd fefd 	bl	8005a7c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c88:	f003 0304 	and.w	r3, r3, #4
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d023      	beq.n	8007cd8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	699a      	ldr	r2, [r3, #24]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	18d1      	adds	r1, r2, r3
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	683a      	ldr	r2, [r7, #0]
 8007c9c:	6978      	ldr	r0, [r7, #20]
 8007c9e:	f000 f8d5 	bl	8007e4c <prvInsertTimerInActiveList>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d020      	beq.n	8007cea <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007ca8:	2300      	movs	r3, #0
 8007caa:	9300      	str	r3, [sp, #0]
 8007cac:	2300      	movs	r3, #0
 8007cae:	687a      	ldr	r2, [r7, #4]
 8007cb0:	2100      	movs	r1, #0
 8007cb2:	6978      	ldr	r0, [r7, #20]
 8007cb4:	f7ff ff88 	bl	8007bc8 <xTimerGenericCommand>
 8007cb8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d114      	bne.n	8007cea <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cc4:	f383 8811 	msr	BASEPRI, r3
 8007cc8:	f3bf 8f6f 	isb	sy
 8007ccc:	f3bf 8f4f 	dsb	sy
 8007cd0:	60fb      	str	r3, [r7, #12]
}
 8007cd2:	bf00      	nop
 8007cd4:	bf00      	nop
 8007cd6:	e7fd      	b.n	8007cd4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007cde:	f023 0301 	bic.w	r3, r3, #1
 8007ce2:	b2da      	uxtb	r2, r3
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	6a1b      	ldr	r3, [r3, #32]
 8007cee:	6978      	ldr	r0, [r7, #20]
 8007cf0:	4798      	blx	r3
}
 8007cf2:	bf00      	nop
 8007cf4:	3718      	adds	r7, #24
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}
 8007cfa:	bf00      	nop
 8007cfc:	2000480c 	.word	0x2000480c

08007d00 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007d08:	f107 0308 	add.w	r3, r7, #8
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f000 f859 	bl	8007dc4 <prvGetNextExpireTime>
 8007d12:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	4619      	mov	r1, r3
 8007d18:	68f8      	ldr	r0, [r7, #12]
 8007d1a:	f000 f805 	bl	8007d28 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007d1e:	f000 f8d7 	bl	8007ed0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007d22:	bf00      	nop
 8007d24:	e7f0      	b.n	8007d08 <prvTimerTask+0x8>
	...

08007d28 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b084      	sub	sp, #16
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007d32:	f7fe ffc1 	bl	8006cb8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007d36:	f107 0308 	add.w	r3, r7, #8
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	f000 f866 	bl	8007e0c <prvSampleTimeNow>
 8007d40:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d130      	bne.n	8007daa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d10a      	bne.n	8007d64 <prvProcessTimerOrBlockTask+0x3c>
 8007d4e:	687a      	ldr	r2, [r7, #4]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d806      	bhi.n	8007d64 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007d56:	f7fe ffbd 	bl	8006cd4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007d5a:	68f9      	ldr	r1, [r7, #12]
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f7ff ff81 	bl	8007c64 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007d62:	e024      	b.n	8007dae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d008      	beq.n	8007d7c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007d6a:	4b13      	ldr	r3, [pc, #76]	@ (8007db8 <prvProcessTimerOrBlockTask+0x90>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d101      	bne.n	8007d78 <prvProcessTimerOrBlockTask+0x50>
 8007d74:	2301      	movs	r3, #1
 8007d76:	e000      	b.n	8007d7a <prvProcessTimerOrBlockTask+0x52>
 8007d78:	2300      	movs	r3, #0
 8007d7a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8007dbc <prvProcessTimerOrBlockTask+0x94>)
 8007d7e:	6818      	ldr	r0, [r3, #0]
 8007d80:	687a      	ldr	r2, [r7, #4]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	1ad3      	subs	r3, r2, r3
 8007d86:	683a      	ldr	r2, [r7, #0]
 8007d88:	4619      	mov	r1, r3
 8007d8a:	f7fe fcfd 	bl	8006788 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007d8e:	f7fe ffa1 	bl	8006cd4 <xTaskResumeAll>
 8007d92:	4603      	mov	r3, r0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d10a      	bne.n	8007dae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007d98:	4b09      	ldr	r3, [pc, #36]	@ (8007dc0 <prvProcessTimerOrBlockTask+0x98>)
 8007d9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d9e:	601a      	str	r2, [r3, #0]
 8007da0:	f3bf 8f4f 	dsb	sy
 8007da4:	f3bf 8f6f 	isb	sy
}
 8007da8:	e001      	b.n	8007dae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007daa:	f7fe ff93 	bl	8006cd4 <xTaskResumeAll>
}
 8007dae:	bf00      	nop
 8007db0:	3710      	adds	r7, #16
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
 8007db6:	bf00      	nop
 8007db8:	20004810 	.word	0x20004810
 8007dbc:	20004814 	.word	0x20004814
 8007dc0:	e000ed04 	.word	0xe000ed04

08007dc4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b085      	sub	sp, #20
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007dcc:	4b0e      	ldr	r3, [pc, #56]	@ (8007e08 <prvGetNextExpireTime+0x44>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d101      	bne.n	8007dda <prvGetNextExpireTime+0x16>
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	e000      	b.n	8007ddc <prvGetNextExpireTime+0x18>
 8007dda:	2200      	movs	r2, #0
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d105      	bne.n	8007df4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007de8:	4b07      	ldr	r3, [pc, #28]	@ (8007e08 <prvGetNextExpireTime+0x44>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	68db      	ldr	r3, [r3, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	60fb      	str	r3, [r7, #12]
 8007df2:	e001      	b.n	8007df8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007df4:	2300      	movs	r3, #0
 8007df6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007df8:	68fb      	ldr	r3, [r7, #12]
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3714      	adds	r7, #20
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr
 8007e06:	bf00      	nop
 8007e08:	2000480c 	.word	0x2000480c

08007e0c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b084      	sub	sp, #16
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007e14:	f7fe fffc 	bl	8006e10 <xTaskGetTickCount>
 8007e18:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007e1a:	4b0b      	ldr	r3, [pc, #44]	@ (8007e48 <prvSampleTimeNow+0x3c>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	68fa      	ldr	r2, [r7, #12]
 8007e20:	429a      	cmp	r2, r3
 8007e22:	d205      	bcs.n	8007e30 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007e24:	f000 f93a 	bl	800809c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	601a      	str	r2, [r3, #0]
 8007e2e:	e002      	b.n	8007e36 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2200      	movs	r2, #0
 8007e34:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007e36:	4a04      	ldr	r2, [pc, #16]	@ (8007e48 <prvSampleTimeNow+0x3c>)
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3710      	adds	r7, #16
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}
 8007e46:	bf00      	nop
 8007e48:	2000481c 	.word	0x2000481c

08007e4c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b086      	sub	sp, #24
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	60f8      	str	r0, [r7, #12]
 8007e54:	60b9      	str	r1, [r7, #8]
 8007e56:	607a      	str	r2, [r7, #4]
 8007e58:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	68ba      	ldr	r2, [r7, #8]
 8007e62:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	68fa      	ldr	r2, [r7, #12]
 8007e68:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007e6a:	68ba      	ldr	r2, [r7, #8]
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d812      	bhi.n	8007e98 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e72:	687a      	ldr	r2, [r7, #4]
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	1ad2      	subs	r2, r2, r3
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	699b      	ldr	r3, [r3, #24]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d302      	bcc.n	8007e86 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007e80:	2301      	movs	r3, #1
 8007e82:	617b      	str	r3, [r7, #20]
 8007e84:	e01b      	b.n	8007ebe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007e86:	4b10      	ldr	r3, [pc, #64]	@ (8007ec8 <prvInsertTimerInActiveList+0x7c>)
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	3304      	adds	r3, #4
 8007e8e:	4619      	mov	r1, r3
 8007e90:	4610      	mov	r0, r2
 8007e92:	f7fd fdba 	bl	8005a0a <vListInsert>
 8007e96:	e012      	b.n	8007ebe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007e98:	687a      	ldr	r2, [r7, #4]
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	429a      	cmp	r2, r3
 8007e9e:	d206      	bcs.n	8007eae <prvInsertTimerInActiveList+0x62>
 8007ea0:	68ba      	ldr	r2, [r7, #8]
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	d302      	bcc.n	8007eae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	617b      	str	r3, [r7, #20]
 8007eac:	e007      	b.n	8007ebe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007eae:	4b07      	ldr	r3, [pc, #28]	@ (8007ecc <prvInsertTimerInActiveList+0x80>)
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	3304      	adds	r3, #4
 8007eb6:	4619      	mov	r1, r3
 8007eb8:	4610      	mov	r0, r2
 8007eba:	f7fd fda6 	bl	8005a0a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007ebe:	697b      	ldr	r3, [r7, #20]
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3718      	adds	r7, #24
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}
 8007ec8:	20004810 	.word	0x20004810
 8007ecc:	2000480c 	.word	0x2000480c

08007ed0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b08e      	sub	sp, #56	@ 0x38
 8007ed4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007ed6:	e0ce      	b.n	8008076 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	da19      	bge.n	8007f12 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007ede:	1d3b      	adds	r3, r7, #4
 8007ee0:	3304      	adds	r3, #4
 8007ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d10b      	bne.n	8007f02 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eee:	f383 8811 	msr	BASEPRI, r3
 8007ef2:	f3bf 8f6f 	isb	sy
 8007ef6:	f3bf 8f4f 	dsb	sy
 8007efa:	61fb      	str	r3, [r7, #28]
}
 8007efc:	bf00      	nop
 8007efe:	bf00      	nop
 8007f00:	e7fd      	b.n	8007efe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007f02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f08:	6850      	ldr	r0, [r2, #4]
 8007f0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f0c:	6892      	ldr	r2, [r2, #8]
 8007f0e:	4611      	mov	r1, r2
 8007f10:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	f2c0 80ae 	blt.w	8008076 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f20:	695b      	ldr	r3, [r3, #20]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d004      	beq.n	8007f30 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f28:	3304      	adds	r3, #4
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f7fd fda6 	bl	8005a7c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007f30:	463b      	mov	r3, r7
 8007f32:	4618      	mov	r0, r3
 8007f34:	f7ff ff6a 	bl	8007e0c <prvSampleTimeNow>
 8007f38:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2b09      	cmp	r3, #9
 8007f3e:	f200 8097 	bhi.w	8008070 <prvProcessReceivedCommands+0x1a0>
 8007f42:	a201      	add	r2, pc, #4	@ (adr r2, 8007f48 <prvProcessReceivedCommands+0x78>)
 8007f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f48:	08007f71 	.word	0x08007f71
 8007f4c:	08007f71 	.word	0x08007f71
 8007f50:	08007f71 	.word	0x08007f71
 8007f54:	08007fe7 	.word	0x08007fe7
 8007f58:	08007ffb 	.word	0x08007ffb
 8007f5c:	08008047 	.word	0x08008047
 8007f60:	08007f71 	.word	0x08007f71
 8007f64:	08007f71 	.word	0x08007f71
 8007f68:	08007fe7 	.word	0x08007fe7
 8007f6c:	08007ffb 	.word	0x08007ffb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f76:	f043 0301 	orr.w	r3, r3, #1
 8007f7a:	b2da      	uxtb	r2, r3
 8007f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007f82:	68ba      	ldr	r2, [r7, #8]
 8007f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f86:	699b      	ldr	r3, [r3, #24]
 8007f88:	18d1      	adds	r1, r2, r3
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f90:	f7ff ff5c 	bl	8007e4c <prvInsertTimerInActiveList>
 8007f94:	4603      	mov	r3, r0
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d06c      	beq.n	8008074 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f9c:	6a1b      	ldr	r3, [r3, #32]
 8007f9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fa0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fa8:	f003 0304 	and.w	r3, r3, #4
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d061      	beq.n	8008074 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007fb0:	68ba      	ldr	r2, [r7, #8]
 8007fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb4:	699b      	ldr	r3, [r3, #24]
 8007fb6:	441a      	add	r2, r3
 8007fb8:	2300      	movs	r3, #0
 8007fba:	9300      	str	r3, [sp, #0]
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	2100      	movs	r1, #0
 8007fc0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fc2:	f7ff fe01 	bl	8007bc8 <xTimerGenericCommand>
 8007fc6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007fc8:	6a3b      	ldr	r3, [r7, #32]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d152      	bne.n	8008074 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd2:	f383 8811 	msr	BASEPRI, r3
 8007fd6:	f3bf 8f6f 	isb	sy
 8007fda:	f3bf 8f4f 	dsb	sy
 8007fde:	61bb      	str	r3, [r7, #24]
}
 8007fe0:	bf00      	nop
 8007fe2:	bf00      	nop
 8007fe4:	e7fd      	b.n	8007fe2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fec:	f023 0301 	bic.w	r3, r3, #1
 8007ff0:	b2da      	uxtb	r2, r3
 8007ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ff4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007ff8:	e03d      	b.n	8008076 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ffc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008000:	f043 0301 	orr.w	r3, r3, #1
 8008004:	b2da      	uxtb	r2, r3
 8008006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008008:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800800c:	68ba      	ldr	r2, [r7, #8]
 800800e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008010:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008014:	699b      	ldr	r3, [r3, #24]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d10b      	bne.n	8008032 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	617b      	str	r3, [r7, #20]
}
 800802c:	bf00      	nop
 800802e:	bf00      	nop
 8008030:	e7fd      	b.n	800802e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008034:	699a      	ldr	r2, [r3, #24]
 8008036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008038:	18d1      	adds	r1, r2, r3
 800803a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800803c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800803e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008040:	f7ff ff04 	bl	8007e4c <prvInsertTimerInActiveList>
					break;
 8008044:	e017      	b.n	8008076 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008048:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800804c:	f003 0302 	and.w	r3, r3, #2
 8008050:	2b00      	cmp	r3, #0
 8008052:	d103      	bne.n	800805c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008054:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008056:	f000 fbe7 	bl	8008828 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800805a:	e00c      	b.n	8008076 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800805c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800805e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008062:	f023 0301 	bic.w	r3, r3, #1
 8008066:	b2da      	uxtb	r2, r3
 8008068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800806a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800806e:	e002      	b.n	8008076 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008070:	bf00      	nop
 8008072:	e000      	b.n	8008076 <prvProcessReceivedCommands+0x1a6>
					break;
 8008074:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008076:	4b08      	ldr	r3, [pc, #32]	@ (8008098 <prvProcessReceivedCommands+0x1c8>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	1d39      	adds	r1, r7, #4
 800807c:	2200      	movs	r2, #0
 800807e:	4618      	mov	r0, r3
 8008080:	f7fe f83e 	bl	8006100 <xQueueReceive>
 8008084:	4603      	mov	r3, r0
 8008086:	2b00      	cmp	r3, #0
 8008088:	f47f af26 	bne.w	8007ed8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800808c:	bf00      	nop
 800808e:	bf00      	nop
 8008090:	3730      	adds	r7, #48	@ 0x30
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}
 8008096:	bf00      	nop
 8008098:	20004814 	.word	0x20004814

0800809c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b088      	sub	sp, #32
 80080a0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80080a2:	e049      	b.n	8008138 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80080a4:	4b2e      	ldr	r3, [pc, #184]	@ (8008160 <prvSwitchTimerLists+0xc4>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	68db      	ldr	r3, [r3, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080ae:	4b2c      	ldr	r3, [pc, #176]	@ (8008160 <prvSwitchTimerLists+0xc4>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	68db      	ldr	r3, [r3, #12]
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	3304      	adds	r3, #4
 80080bc:	4618      	mov	r0, r3
 80080be:	f7fd fcdd 	bl	8005a7c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	6a1b      	ldr	r3, [r3, #32]
 80080c6:	68f8      	ldr	r0, [r7, #12]
 80080c8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80080d0:	f003 0304 	and.w	r3, r3, #4
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d02f      	beq.n	8008138 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	699b      	ldr	r3, [r3, #24]
 80080dc:	693a      	ldr	r2, [r7, #16]
 80080de:	4413      	add	r3, r2
 80080e0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80080e2:	68ba      	ldr	r2, [r7, #8]
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d90e      	bls.n	8008108 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	68ba      	ldr	r2, [r7, #8]
 80080ee:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	68fa      	ldr	r2, [r7, #12]
 80080f4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80080f6:	4b1a      	ldr	r3, [pc, #104]	@ (8008160 <prvSwitchTimerLists+0xc4>)
 80080f8:	681a      	ldr	r2, [r3, #0]
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	3304      	adds	r3, #4
 80080fe:	4619      	mov	r1, r3
 8008100:	4610      	mov	r0, r2
 8008102:	f7fd fc82 	bl	8005a0a <vListInsert>
 8008106:	e017      	b.n	8008138 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008108:	2300      	movs	r3, #0
 800810a:	9300      	str	r3, [sp, #0]
 800810c:	2300      	movs	r3, #0
 800810e:	693a      	ldr	r2, [r7, #16]
 8008110:	2100      	movs	r1, #0
 8008112:	68f8      	ldr	r0, [r7, #12]
 8008114:	f7ff fd58 	bl	8007bc8 <xTimerGenericCommand>
 8008118:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d10b      	bne.n	8008138 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008124:	f383 8811 	msr	BASEPRI, r3
 8008128:	f3bf 8f6f 	isb	sy
 800812c:	f3bf 8f4f 	dsb	sy
 8008130:	603b      	str	r3, [r7, #0]
}
 8008132:	bf00      	nop
 8008134:	bf00      	nop
 8008136:	e7fd      	b.n	8008134 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008138:	4b09      	ldr	r3, [pc, #36]	@ (8008160 <prvSwitchTimerLists+0xc4>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d1b0      	bne.n	80080a4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008142:	4b07      	ldr	r3, [pc, #28]	@ (8008160 <prvSwitchTimerLists+0xc4>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008148:	4b06      	ldr	r3, [pc, #24]	@ (8008164 <prvSwitchTimerLists+0xc8>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a04      	ldr	r2, [pc, #16]	@ (8008160 <prvSwitchTimerLists+0xc4>)
 800814e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008150:	4a04      	ldr	r2, [pc, #16]	@ (8008164 <prvSwitchTimerLists+0xc8>)
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	6013      	str	r3, [r2, #0]
}
 8008156:	bf00      	nop
 8008158:	3718      	adds	r7, #24
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
 800815e:	bf00      	nop
 8008160:	2000480c 	.word	0x2000480c
 8008164:	20004810 	.word	0x20004810

08008168 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b082      	sub	sp, #8
 800816c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800816e:	f000 f96b 	bl	8008448 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008172:	4b15      	ldr	r3, [pc, #84]	@ (80081c8 <prvCheckForValidListAndQueue+0x60>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d120      	bne.n	80081bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800817a:	4814      	ldr	r0, [pc, #80]	@ (80081cc <prvCheckForValidListAndQueue+0x64>)
 800817c:	f7fd fbf4 	bl	8005968 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008180:	4813      	ldr	r0, [pc, #76]	@ (80081d0 <prvCheckForValidListAndQueue+0x68>)
 8008182:	f7fd fbf1 	bl	8005968 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008186:	4b13      	ldr	r3, [pc, #76]	@ (80081d4 <prvCheckForValidListAndQueue+0x6c>)
 8008188:	4a10      	ldr	r2, [pc, #64]	@ (80081cc <prvCheckForValidListAndQueue+0x64>)
 800818a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800818c:	4b12      	ldr	r3, [pc, #72]	@ (80081d8 <prvCheckForValidListAndQueue+0x70>)
 800818e:	4a10      	ldr	r2, [pc, #64]	@ (80081d0 <prvCheckForValidListAndQueue+0x68>)
 8008190:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008192:	2300      	movs	r3, #0
 8008194:	9300      	str	r3, [sp, #0]
 8008196:	4b11      	ldr	r3, [pc, #68]	@ (80081dc <prvCheckForValidListAndQueue+0x74>)
 8008198:	4a11      	ldr	r2, [pc, #68]	@ (80081e0 <prvCheckForValidListAndQueue+0x78>)
 800819a:	2110      	movs	r1, #16
 800819c:	200a      	movs	r0, #10
 800819e:	f7fd fd01 	bl	8005ba4 <xQueueGenericCreateStatic>
 80081a2:	4603      	mov	r3, r0
 80081a4:	4a08      	ldr	r2, [pc, #32]	@ (80081c8 <prvCheckForValidListAndQueue+0x60>)
 80081a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80081a8:	4b07      	ldr	r3, [pc, #28]	@ (80081c8 <prvCheckForValidListAndQueue+0x60>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d005      	beq.n	80081bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80081b0:	4b05      	ldr	r3, [pc, #20]	@ (80081c8 <prvCheckForValidListAndQueue+0x60>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	490b      	ldr	r1, [pc, #44]	@ (80081e4 <prvCheckForValidListAndQueue+0x7c>)
 80081b6:	4618      	mov	r0, r3
 80081b8:	f7fe fabc 	bl	8006734 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80081bc:	f000 f976 	bl	80084ac <vPortExitCritical>
}
 80081c0:	bf00      	nop
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
 80081c6:	bf00      	nop
 80081c8:	20004814 	.word	0x20004814
 80081cc:	200047e4 	.word	0x200047e4
 80081d0:	200047f8 	.word	0x200047f8
 80081d4:	2000480c 	.word	0x2000480c
 80081d8:	20004810 	.word	0x20004810
 80081dc:	200048c0 	.word	0x200048c0
 80081e0:	20004820 	.word	0x20004820
 80081e4:	0800a63c 	.word	0x0800a63c

080081e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80081e8:	b480      	push	{r7}
 80081ea:	b085      	sub	sp, #20
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	60f8      	str	r0, [r7, #12]
 80081f0:	60b9      	str	r1, [r7, #8]
 80081f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	3b04      	subs	r3, #4
 80081f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008200:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	3b04      	subs	r3, #4
 8008206:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	f023 0201 	bic.w	r2, r3, #1
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	3b04      	subs	r3, #4
 8008216:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008218:	4a0c      	ldr	r2, [pc, #48]	@ (800824c <pxPortInitialiseStack+0x64>)
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	3b14      	subs	r3, #20
 8008222:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	3b04      	subs	r3, #4
 800822e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f06f 0202 	mvn.w	r2, #2
 8008236:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	3b20      	subs	r3, #32
 800823c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800823e:	68fb      	ldr	r3, [r7, #12]
}
 8008240:	4618      	mov	r0, r3
 8008242:	3714      	adds	r7, #20
 8008244:	46bd      	mov	sp, r7
 8008246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824a:	4770      	bx	lr
 800824c:	08008251 	.word	0x08008251

08008250 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008250:	b480      	push	{r7}
 8008252:	b085      	sub	sp, #20
 8008254:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008256:	2300      	movs	r3, #0
 8008258:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800825a:	4b13      	ldr	r3, [pc, #76]	@ (80082a8 <prvTaskExitError+0x58>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008262:	d00b      	beq.n	800827c <prvTaskExitError+0x2c>
	__asm volatile
 8008264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008268:	f383 8811 	msr	BASEPRI, r3
 800826c:	f3bf 8f6f 	isb	sy
 8008270:	f3bf 8f4f 	dsb	sy
 8008274:	60fb      	str	r3, [r7, #12]
}
 8008276:	bf00      	nop
 8008278:	bf00      	nop
 800827a:	e7fd      	b.n	8008278 <prvTaskExitError+0x28>
	__asm volatile
 800827c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008280:	f383 8811 	msr	BASEPRI, r3
 8008284:	f3bf 8f6f 	isb	sy
 8008288:	f3bf 8f4f 	dsb	sy
 800828c:	60bb      	str	r3, [r7, #8]
}
 800828e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008290:	bf00      	nop
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d0fc      	beq.n	8008292 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008298:	bf00      	nop
 800829a:	bf00      	nop
 800829c:	3714      	adds	r7, #20
 800829e:	46bd      	mov	sp, r7
 80082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a4:	4770      	bx	lr
 80082a6:	bf00      	nop
 80082a8:	20000084 	.word	0x20000084
 80082ac:	00000000 	.word	0x00000000

080082b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80082b0:	4b07      	ldr	r3, [pc, #28]	@ (80082d0 <pxCurrentTCBConst2>)
 80082b2:	6819      	ldr	r1, [r3, #0]
 80082b4:	6808      	ldr	r0, [r1, #0]
 80082b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ba:	f380 8809 	msr	PSP, r0
 80082be:	f3bf 8f6f 	isb	sy
 80082c2:	f04f 0000 	mov.w	r0, #0
 80082c6:	f380 8811 	msr	BASEPRI, r0
 80082ca:	4770      	bx	lr
 80082cc:	f3af 8000 	nop.w

080082d0 <pxCurrentTCBConst2>:
 80082d0:	200042e4 	.word	0x200042e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80082d4:	bf00      	nop
 80082d6:	bf00      	nop

080082d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80082d8:	4808      	ldr	r0, [pc, #32]	@ (80082fc <prvPortStartFirstTask+0x24>)
 80082da:	6800      	ldr	r0, [r0, #0]
 80082dc:	6800      	ldr	r0, [r0, #0]
 80082de:	f380 8808 	msr	MSP, r0
 80082e2:	f04f 0000 	mov.w	r0, #0
 80082e6:	f380 8814 	msr	CONTROL, r0
 80082ea:	b662      	cpsie	i
 80082ec:	b661      	cpsie	f
 80082ee:	f3bf 8f4f 	dsb	sy
 80082f2:	f3bf 8f6f 	isb	sy
 80082f6:	df00      	svc	0
 80082f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80082fa:	bf00      	nop
 80082fc:	e000ed08 	.word	0xe000ed08

08008300 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b086      	sub	sp, #24
 8008304:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008306:	4b47      	ldr	r3, [pc, #284]	@ (8008424 <xPortStartScheduler+0x124>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a47      	ldr	r2, [pc, #284]	@ (8008428 <xPortStartScheduler+0x128>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d10b      	bne.n	8008328 <xPortStartScheduler+0x28>
	__asm volatile
 8008310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008314:	f383 8811 	msr	BASEPRI, r3
 8008318:	f3bf 8f6f 	isb	sy
 800831c:	f3bf 8f4f 	dsb	sy
 8008320:	60fb      	str	r3, [r7, #12]
}
 8008322:	bf00      	nop
 8008324:	bf00      	nop
 8008326:	e7fd      	b.n	8008324 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008328:	4b3e      	ldr	r3, [pc, #248]	@ (8008424 <xPortStartScheduler+0x124>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a3f      	ldr	r2, [pc, #252]	@ (800842c <xPortStartScheduler+0x12c>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d10b      	bne.n	800834a <xPortStartScheduler+0x4a>
	__asm volatile
 8008332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008336:	f383 8811 	msr	BASEPRI, r3
 800833a:	f3bf 8f6f 	isb	sy
 800833e:	f3bf 8f4f 	dsb	sy
 8008342:	613b      	str	r3, [r7, #16]
}
 8008344:	bf00      	nop
 8008346:	bf00      	nop
 8008348:	e7fd      	b.n	8008346 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800834a:	4b39      	ldr	r3, [pc, #228]	@ (8008430 <xPortStartScheduler+0x130>)
 800834c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	781b      	ldrb	r3, [r3, #0]
 8008352:	b2db      	uxtb	r3, r3
 8008354:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	22ff      	movs	r2, #255	@ 0xff
 800835a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	b2db      	uxtb	r3, r3
 8008362:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008364:	78fb      	ldrb	r3, [r7, #3]
 8008366:	b2db      	uxtb	r3, r3
 8008368:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800836c:	b2da      	uxtb	r2, r3
 800836e:	4b31      	ldr	r3, [pc, #196]	@ (8008434 <xPortStartScheduler+0x134>)
 8008370:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008372:	4b31      	ldr	r3, [pc, #196]	@ (8008438 <xPortStartScheduler+0x138>)
 8008374:	2207      	movs	r2, #7
 8008376:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008378:	e009      	b.n	800838e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800837a:	4b2f      	ldr	r3, [pc, #188]	@ (8008438 <xPortStartScheduler+0x138>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	3b01      	subs	r3, #1
 8008380:	4a2d      	ldr	r2, [pc, #180]	@ (8008438 <xPortStartScheduler+0x138>)
 8008382:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008384:	78fb      	ldrb	r3, [r7, #3]
 8008386:	b2db      	uxtb	r3, r3
 8008388:	005b      	lsls	r3, r3, #1
 800838a:	b2db      	uxtb	r3, r3
 800838c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800838e:	78fb      	ldrb	r3, [r7, #3]
 8008390:	b2db      	uxtb	r3, r3
 8008392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008396:	2b80      	cmp	r3, #128	@ 0x80
 8008398:	d0ef      	beq.n	800837a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800839a:	4b27      	ldr	r3, [pc, #156]	@ (8008438 <xPortStartScheduler+0x138>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f1c3 0307 	rsb	r3, r3, #7
 80083a2:	2b04      	cmp	r3, #4
 80083a4:	d00b      	beq.n	80083be <xPortStartScheduler+0xbe>
	__asm volatile
 80083a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083aa:	f383 8811 	msr	BASEPRI, r3
 80083ae:	f3bf 8f6f 	isb	sy
 80083b2:	f3bf 8f4f 	dsb	sy
 80083b6:	60bb      	str	r3, [r7, #8]
}
 80083b8:	bf00      	nop
 80083ba:	bf00      	nop
 80083bc:	e7fd      	b.n	80083ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80083be:	4b1e      	ldr	r3, [pc, #120]	@ (8008438 <xPortStartScheduler+0x138>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	021b      	lsls	r3, r3, #8
 80083c4:	4a1c      	ldr	r2, [pc, #112]	@ (8008438 <xPortStartScheduler+0x138>)
 80083c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80083c8:	4b1b      	ldr	r3, [pc, #108]	@ (8008438 <xPortStartScheduler+0x138>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80083d0:	4a19      	ldr	r2, [pc, #100]	@ (8008438 <xPortStartScheduler+0x138>)
 80083d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	b2da      	uxtb	r2, r3
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80083dc:	4b17      	ldr	r3, [pc, #92]	@ (800843c <xPortStartScheduler+0x13c>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a16      	ldr	r2, [pc, #88]	@ (800843c <xPortStartScheduler+0x13c>)
 80083e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80083e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80083e8:	4b14      	ldr	r3, [pc, #80]	@ (800843c <xPortStartScheduler+0x13c>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4a13      	ldr	r2, [pc, #76]	@ (800843c <xPortStartScheduler+0x13c>)
 80083ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80083f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80083f4:	f000 f8da 	bl	80085ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80083f8:	4b11      	ldr	r3, [pc, #68]	@ (8008440 <xPortStartScheduler+0x140>)
 80083fa:	2200      	movs	r2, #0
 80083fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80083fe:	f000 f8f9 	bl	80085f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008402:	4b10      	ldr	r3, [pc, #64]	@ (8008444 <xPortStartScheduler+0x144>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a0f      	ldr	r2, [pc, #60]	@ (8008444 <xPortStartScheduler+0x144>)
 8008408:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800840c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800840e:	f7ff ff63 	bl	80082d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008412:	f7fe fdd9 	bl	8006fc8 <vTaskSwitchContext>
	prvTaskExitError();
 8008416:	f7ff ff1b 	bl	8008250 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800841a:	2300      	movs	r3, #0
}
 800841c:	4618      	mov	r0, r3
 800841e:	3718      	adds	r7, #24
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}
 8008424:	e000ed00 	.word	0xe000ed00
 8008428:	410fc271 	.word	0x410fc271
 800842c:	410fc270 	.word	0x410fc270
 8008430:	e000e400 	.word	0xe000e400
 8008434:	20004910 	.word	0x20004910
 8008438:	20004914 	.word	0x20004914
 800843c:	e000ed20 	.word	0xe000ed20
 8008440:	20000084 	.word	0x20000084
 8008444:	e000ef34 	.word	0xe000ef34

08008448 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008448:	b480      	push	{r7}
 800844a:	b083      	sub	sp, #12
 800844c:	af00      	add	r7, sp, #0
	__asm volatile
 800844e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008452:	f383 8811 	msr	BASEPRI, r3
 8008456:	f3bf 8f6f 	isb	sy
 800845a:	f3bf 8f4f 	dsb	sy
 800845e:	607b      	str	r3, [r7, #4]
}
 8008460:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008462:	4b10      	ldr	r3, [pc, #64]	@ (80084a4 <vPortEnterCritical+0x5c>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	3301      	adds	r3, #1
 8008468:	4a0e      	ldr	r2, [pc, #56]	@ (80084a4 <vPortEnterCritical+0x5c>)
 800846a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800846c:	4b0d      	ldr	r3, [pc, #52]	@ (80084a4 <vPortEnterCritical+0x5c>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2b01      	cmp	r3, #1
 8008472:	d110      	bne.n	8008496 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008474:	4b0c      	ldr	r3, [pc, #48]	@ (80084a8 <vPortEnterCritical+0x60>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	b2db      	uxtb	r3, r3
 800847a:	2b00      	cmp	r3, #0
 800847c:	d00b      	beq.n	8008496 <vPortEnterCritical+0x4e>
	__asm volatile
 800847e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008482:	f383 8811 	msr	BASEPRI, r3
 8008486:	f3bf 8f6f 	isb	sy
 800848a:	f3bf 8f4f 	dsb	sy
 800848e:	603b      	str	r3, [r7, #0]
}
 8008490:	bf00      	nop
 8008492:	bf00      	nop
 8008494:	e7fd      	b.n	8008492 <vPortEnterCritical+0x4a>
	}
}
 8008496:	bf00      	nop
 8008498:	370c      	adds	r7, #12
 800849a:	46bd      	mov	sp, r7
 800849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a0:	4770      	bx	lr
 80084a2:	bf00      	nop
 80084a4:	20000084 	.word	0x20000084
 80084a8:	e000ed04 	.word	0xe000ed04

080084ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80084ac:	b480      	push	{r7}
 80084ae:	b083      	sub	sp, #12
 80084b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80084b2:	4b12      	ldr	r3, [pc, #72]	@ (80084fc <vPortExitCritical+0x50>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d10b      	bne.n	80084d2 <vPortExitCritical+0x26>
	__asm volatile
 80084ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084be:	f383 8811 	msr	BASEPRI, r3
 80084c2:	f3bf 8f6f 	isb	sy
 80084c6:	f3bf 8f4f 	dsb	sy
 80084ca:	607b      	str	r3, [r7, #4]
}
 80084cc:	bf00      	nop
 80084ce:	bf00      	nop
 80084d0:	e7fd      	b.n	80084ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80084d2:	4b0a      	ldr	r3, [pc, #40]	@ (80084fc <vPortExitCritical+0x50>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	3b01      	subs	r3, #1
 80084d8:	4a08      	ldr	r2, [pc, #32]	@ (80084fc <vPortExitCritical+0x50>)
 80084da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80084dc:	4b07      	ldr	r3, [pc, #28]	@ (80084fc <vPortExitCritical+0x50>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d105      	bne.n	80084f0 <vPortExitCritical+0x44>
 80084e4:	2300      	movs	r3, #0
 80084e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	f383 8811 	msr	BASEPRI, r3
}
 80084ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80084f0:	bf00      	nop
 80084f2:	370c      	adds	r7, #12
 80084f4:	46bd      	mov	sp, r7
 80084f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fa:	4770      	bx	lr
 80084fc:	20000084 	.word	0x20000084

08008500 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008500:	f3ef 8009 	mrs	r0, PSP
 8008504:	f3bf 8f6f 	isb	sy
 8008508:	4b15      	ldr	r3, [pc, #84]	@ (8008560 <pxCurrentTCBConst>)
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	f01e 0f10 	tst.w	lr, #16
 8008510:	bf08      	it	eq
 8008512:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008516:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800851a:	6010      	str	r0, [r2, #0]
 800851c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008520:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008524:	f380 8811 	msr	BASEPRI, r0
 8008528:	f3bf 8f4f 	dsb	sy
 800852c:	f3bf 8f6f 	isb	sy
 8008530:	f7fe fd4a 	bl	8006fc8 <vTaskSwitchContext>
 8008534:	f04f 0000 	mov.w	r0, #0
 8008538:	f380 8811 	msr	BASEPRI, r0
 800853c:	bc09      	pop	{r0, r3}
 800853e:	6819      	ldr	r1, [r3, #0]
 8008540:	6808      	ldr	r0, [r1, #0]
 8008542:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008546:	f01e 0f10 	tst.w	lr, #16
 800854a:	bf08      	it	eq
 800854c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008550:	f380 8809 	msr	PSP, r0
 8008554:	f3bf 8f6f 	isb	sy
 8008558:	4770      	bx	lr
 800855a:	bf00      	nop
 800855c:	f3af 8000 	nop.w

08008560 <pxCurrentTCBConst>:
 8008560:	200042e4 	.word	0x200042e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008564:	bf00      	nop
 8008566:	bf00      	nop

08008568 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b082      	sub	sp, #8
 800856c:	af00      	add	r7, sp, #0
	__asm volatile
 800856e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008572:	f383 8811 	msr	BASEPRI, r3
 8008576:	f3bf 8f6f 	isb	sy
 800857a:	f3bf 8f4f 	dsb	sy
 800857e:	607b      	str	r3, [r7, #4]
}
 8008580:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008582:	f7fe fc67 	bl	8006e54 <xTaskIncrementTick>
 8008586:	4603      	mov	r3, r0
 8008588:	2b00      	cmp	r3, #0
 800858a:	d003      	beq.n	8008594 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800858c:	4b06      	ldr	r3, [pc, #24]	@ (80085a8 <xPortSysTickHandler+0x40>)
 800858e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008592:	601a      	str	r2, [r3, #0]
 8008594:	2300      	movs	r3, #0
 8008596:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	f383 8811 	msr	BASEPRI, r3
}
 800859e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80085a0:	bf00      	nop
 80085a2:	3708      	adds	r7, #8
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}
 80085a8:	e000ed04 	.word	0xe000ed04

080085ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80085ac:	b480      	push	{r7}
 80085ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80085b0:	4b0b      	ldr	r3, [pc, #44]	@ (80085e0 <vPortSetupTimerInterrupt+0x34>)
 80085b2:	2200      	movs	r2, #0
 80085b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80085b6:	4b0b      	ldr	r3, [pc, #44]	@ (80085e4 <vPortSetupTimerInterrupt+0x38>)
 80085b8:	2200      	movs	r2, #0
 80085ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80085bc:	4b0a      	ldr	r3, [pc, #40]	@ (80085e8 <vPortSetupTimerInterrupt+0x3c>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a0a      	ldr	r2, [pc, #40]	@ (80085ec <vPortSetupTimerInterrupt+0x40>)
 80085c2:	fba2 2303 	umull	r2, r3, r2, r3
 80085c6:	099b      	lsrs	r3, r3, #6
 80085c8:	4a09      	ldr	r2, [pc, #36]	@ (80085f0 <vPortSetupTimerInterrupt+0x44>)
 80085ca:	3b01      	subs	r3, #1
 80085cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80085ce:	4b04      	ldr	r3, [pc, #16]	@ (80085e0 <vPortSetupTimerInterrupt+0x34>)
 80085d0:	2207      	movs	r2, #7
 80085d2:	601a      	str	r2, [r3, #0]
}
 80085d4:	bf00      	nop
 80085d6:	46bd      	mov	sp, r7
 80085d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085dc:	4770      	bx	lr
 80085de:	bf00      	nop
 80085e0:	e000e010 	.word	0xe000e010
 80085e4:	e000e018 	.word	0xe000e018
 80085e8:	20000078 	.word	0x20000078
 80085ec:	10624dd3 	.word	0x10624dd3
 80085f0:	e000e014 	.word	0xe000e014

080085f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80085f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008604 <vPortEnableVFP+0x10>
 80085f8:	6801      	ldr	r1, [r0, #0]
 80085fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80085fe:	6001      	str	r1, [r0, #0]
 8008600:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008602:	bf00      	nop
 8008604:	e000ed88 	.word	0xe000ed88

08008608 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008608:	b480      	push	{r7}
 800860a:	b085      	sub	sp, #20
 800860c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800860e:	f3ef 8305 	mrs	r3, IPSR
 8008612:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	2b0f      	cmp	r3, #15
 8008618:	d915      	bls.n	8008646 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800861a:	4a18      	ldr	r2, [pc, #96]	@ (800867c <vPortValidateInterruptPriority+0x74>)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	4413      	add	r3, r2
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008624:	4b16      	ldr	r3, [pc, #88]	@ (8008680 <vPortValidateInterruptPriority+0x78>)
 8008626:	781b      	ldrb	r3, [r3, #0]
 8008628:	7afa      	ldrb	r2, [r7, #11]
 800862a:	429a      	cmp	r2, r3
 800862c:	d20b      	bcs.n	8008646 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800862e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008632:	f383 8811 	msr	BASEPRI, r3
 8008636:	f3bf 8f6f 	isb	sy
 800863a:	f3bf 8f4f 	dsb	sy
 800863e:	607b      	str	r3, [r7, #4]
}
 8008640:	bf00      	nop
 8008642:	bf00      	nop
 8008644:	e7fd      	b.n	8008642 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008646:	4b0f      	ldr	r3, [pc, #60]	@ (8008684 <vPortValidateInterruptPriority+0x7c>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800864e:	4b0e      	ldr	r3, [pc, #56]	@ (8008688 <vPortValidateInterruptPriority+0x80>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	429a      	cmp	r2, r3
 8008654:	d90b      	bls.n	800866e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800865a:	f383 8811 	msr	BASEPRI, r3
 800865e:	f3bf 8f6f 	isb	sy
 8008662:	f3bf 8f4f 	dsb	sy
 8008666:	603b      	str	r3, [r7, #0]
}
 8008668:	bf00      	nop
 800866a:	bf00      	nop
 800866c:	e7fd      	b.n	800866a <vPortValidateInterruptPriority+0x62>
	}
 800866e:	bf00      	nop
 8008670:	3714      	adds	r7, #20
 8008672:	46bd      	mov	sp, r7
 8008674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008678:	4770      	bx	lr
 800867a:	bf00      	nop
 800867c:	e000e3f0 	.word	0xe000e3f0
 8008680:	20004910 	.word	0x20004910
 8008684:	e000ed0c 	.word	0xe000ed0c
 8008688:	20004914 	.word	0x20004914

0800868c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b08a      	sub	sp, #40	@ 0x28
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008694:	2300      	movs	r3, #0
 8008696:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008698:	f7fe fb0e 	bl	8006cb8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800869c:	4b5c      	ldr	r3, [pc, #368]	@ (8008810 <pvPortMalloc+0x184>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d101      	bne.n	80086a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80086a4:	f000 f924 	bl	80088f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80086a8:	4b5a      	ldr	r3, [pc, #360]	@ (8008814 <pvPortMalloc+0x188>)
 80086aa:	681a      	ldr	r2, [r3, #0]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	4013      	ands	r3, r2
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	f040 8095 	bne.w	80087e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d01e      	beq.n	80086fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80086bc:	2208      	movs	r2, #8
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	4413      	add	r3, r2
 80086c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f003 0307 	and.w	r3, r3, #7
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d015      	beq.n	80086fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f023 0307 	bic.w	r3, r3, #7
 80086d4:	3308      	adds	r3, #8
 80086d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f003 0307 	and.w	r3, r3, #7
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d00b      	beq.n	80086fa <pvPortMalloc+0x6e>
	__asm volatile
 80086e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e6:	f383 8811 	msr	BASEPRI, r3
 80086ea:	f3bf 8f6f 	isb	sy
 80086ee:	f3bf 8f4f 	dsb	sy
 80086f2:	617b      	str	r3, [r7, #20]
}
 80086f4:	bf00      	nop
 80086f6:	bf00      	nop
 80086f8:	e7fd      	b.n	80086f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d06f      	beq.n	80087e0 <pvPortMalloc+0x154>
 8008700:	4b45      	ldr	r3, [pc, #276]	@ (8008818 <pvPortMalloc+0x18c>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	687a      	ldr	r2, [r7, #4]
 8008706:	429a      	cmp	r2, r3
 8008708:	d86a      	bhi.n	80087e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800870a:	4b44      	ldr	r3, [pc, #272]	@ (800881c <pvPortMalloc+0x190>)
 800870c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800870e:	4b43      	ldr	r3, [pc, #268]	@ (800881c <pvPortMalloc+0x190>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008714:	e004      	b.n	8008720 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008718:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800871a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	687a      	ldr	r2, [r7, #4]
 8008726:	429a      	cmp	r2, r3
 8008728:	d903      	bls.n	8008732 <pvPortMalloc+0xa6>
 800872a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d1f1      	bne.n	8008716 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008732:	4b37      	ldr	r3, [pc, #220]	@ (8008810 <pvPortMalloc+0x184>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008738:	429a      	cmp	r2, r3
 800873a:	d051      	beq.n	80087e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800873c:	6a3b      	ldr	r3, [r7, #32]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	2208      	movs	r2, #8
 8008742:	4413      	add	r3, r2
 8008744:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	6a3b      	ldr	r3, [r7, #32]
 800874c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800874e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008750:	685a      	ldr	r2, [r3, #4]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	1ad2      	subs	r2, r2, r3
 8008756:	2308      	movs	r3, #8
 8008758:	005b      	lsls	r3, r3, #1
 800875a:	429a      	cmp	r2, r3
 800875c:	d920      	bls.n	80087a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800875e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4413      	add	r3, r2
 8008764:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008766:	69bb      	ldr	r3, [r7, #24]
 8008768:	f003 0307 	and.w	r3, r3, #7
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00b      	beq.n	8008788 <pvPortMalloc+0xfc>
	__asm volatile
 8008770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008774:	f383 8811 	msr	BASEPRI, r3
 8008778:	f3bf 8f6f 	isb	sy
 800877c:	f3bf 8f4f 	dsb	sy
 8008780:	613b      	str	r3, [r7, #16]
}
 8008782:	bf00      	nop
 8008784:	bf00      	nop
 8008786:	e7fd      	b.n	8008784 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878a:	685a      	ldr	r2, [r3, #4]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	1ad2      	subs	r2, r2, r3
 8008790:	69bb      	ldr	r3, [r7, #24]
 8008792:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008796:	687a      	ldr	r2, [r7, #4]
 8008798:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800879a:	69b8      	ldr	r0, [r7, #24]
 800879c:	f000 f90a 	bl	80089b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80087a0:	4b1d      	ldr	r3, [pc, #116]	@ (8008818 <pvPortMalloc+0x18c>)
 80087a2:	681a      	ldr	r2, [r3, #0]
 80087a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	1ad3      	subs	r3, r2, r3
 80087aa:	4a1b      	ldr	r2, [pc, #108]	@ (8008818 <pvPortMalloc+0x18c>)
 80087ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80087ae:	4b1a      	ldr	r3, [pc, #104]	@ (8008818 <pvPortMalloc+0x18c>)
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	4b1b      	ldr	r3, [pc, #108]	@ (8008820 <pvPortMalloc+0x194>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d203      	bcs.n	80087c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80087ba:	4b17      	ldr	r3, [pc, #92]	@ (8008818 <pvPortMalloc+0x18c>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4a18      	ldr	r2, [pc, #96]	@ (8008820 <pvPortMalloc+0x194>)
 80087c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80087c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c4:	685a      	ldr	r2, [r3, #4]
 80087c6:	4b13      	ldr	r3, [pc, #76]	@ (8008814 <pvPortMalloc+0x188>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	431a      	orrs	r2, r3
 80087cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80087d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d2:	2200      	movs	r2, #0
 80087d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80087d6:	4b13      	ldr	r3, [pc, #76]	@ (8008824 <pvPortMalloc+0x198>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	3301      	adds	r3, #1
 80087dc:	4a11      	ldr	r2, [pc, #68]	@ (8008824 <pvPortMalloc+0x198>)
 80087de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80087e0:	f7fe fa78 	bl	8006cd4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80087e4:	69fb      	ldr	r3, [r7, #28]
 80087e6:	f003 0307 	and.w	r3, r3, #7
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d00b      	beq.n	8008806 <pvPortMalloc+0x17a>
	__asm volatile
 80087ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087f2:	f383 8811 	msr	BASEPRI, r3
 80087f6:	f3bf 8f6f 	isb	sy
 80087fa:	f3bf 8f4f 	dsb	sy
 80087fe:	60fb      	str	r3, [r7, #12]
}
 8008800:	bf00      	nop
 8008802:	bf00      	nop
 8008804:	e7fd      	b.n	8008802 <pvPortMalloc+0x176>
	return pvReturn;
 8008806:	69fb      	ldr	r3, [r7, #28]
}
 8008808:	4618      	mov	r0, r3
 800880a:	3728      	adds	r7, #40	@ 0x28
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}
 8008810:	20008520 	.word	0x20008520
 8008814:	20008534 	.word	0x20008534
 8008818:	20008524 	.word	0x20008524
 800881c:	20008518 	.word	0x20008518
 8008820:	20008528 	.word	0x20008528
 8008824:	2000852c 	.word	0x2000852c

08008828 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b086      	sub	sp, #24
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d04f      	beq.n	80088da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800883a:	2308      	movs	r3, #8
 800883c:	425b      	negs	r3, r3
 800883e:	697a      	ldr	r2, [r7, #20]
 8008840:	4413      	add	r3, r2
 8008842:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	685a      	ldr	r2, [r3, #4]
 800884c:	4b25      	ldr	r3, [pc, #148]	@ (80088e4 <vPortFree+0xbc>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4013      	ands	r3, r2
 8008852:	2b00      	cmp	r3, #0
 8008854:	d10b      	bne.n	800886e <vPortFree+0x46>
	__asm volatile
 8008856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800885a:	f383 8811 	msr	BASEPRI, r3
 800885e:	f3bf 8f6f 	isb	sy
 8008862:	f3bf 8f4f 	dsb	sy
 8008866:	60fb      	str	r3, [r7, #12]
}
 8008868:	bf00      	nop
 800886a:	bf00      	nop
 800886c:	e7fd      	b.n	800886a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d00b      	beq.n	800888e <vPortFree+0x66>
	__asm volatile
 8008876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800887a:	f383 8811 	msr	BASEPRI, r3
 800887e:	f3bf 8f6f 	isb	sy
 8008882:	f3bf 8f4f 	dsb	sy
 8008886:	60bb      	str	r3, [r7, #8]
}
 8008888:	bf00      	nop
 800888a:	bf00      	nop
 800888c:	e7fd      	b.n	800888a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	685a      	ldr	r2, [r3, #4]
 8008892:	4b14      	ldr	r3, [pc, #80]	@ (80088e4 <vPortFree+0xbc>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4013      	ands	r3, r2
 8008898:	2b00      	cmp	r3, #0
 800889a:	d01e      	beq.n	80088da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800889c:	693b      	ldr	r3, [r7, #16]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d11a      	bne.n	80088da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	685a      	ldr	r2, [r3, #4]
 80088a8:	4b0e      	ldr	r3, [pc, #56]	@ (80088e4 <vPortFree+0xbc>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	43db      	mvns	r3, r3
 80088ae:	401a      	ands	r2, r3
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80088b4:	f7fe fa00 	bl	8006cb8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	685a      	ldr	r2, [r3, #4]
 80088bc:	4b0a      	ldr	r3, [pc, #40]	@ (80088e8 <vPortFree+0xc0>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4413      	add	r3, r2
 80088c2:	4a09      	ldr	r2, [pc, #36]	@ (80088e8 <vPortFree+0xc0>)
 80088c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80088c6:	6938      	ldr	r0, [r7, #16]
 80088c8:	f000 f874 	bl	80089b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80088cc:	4b07      	ldr	r3, [pc, #28]	@ (80088ec <vPortFree+0xc4>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	3301      	adds	r3, #1
 80088d2:	4a06      	ldr	r2, [pc, #24]	@ (80088ec <vPortFree+0xc4>)
 80088d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80088d6:	f7fe f9fd 	bl	8006cd4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80088da:	bf00      	nop
 80088dc:	3718      	adds	r7, #24
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}
 80088e2:	bf00      	nop
 80088e4:	20008534 	.word	0x20008534
 80088e8:	20008524 	.word	0x20008524
 80088ec:	20008530 	.word	0x20008530

080088f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80088f0:	b480      	push	{r7}
 80088f2:	b085      	sub	sp, #20
 80088f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80088f6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80088fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80088fc:	4b27      	ldr	r3, [pc, #156]	@ (800899c <prvHeapInit+0xac>)
 80088fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	f003 0307 	and.w	r3, r3, #7
 8008906:	2b00      	cmp	r3, #0
 8008908:	d00c      	beq.n	8008924 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	3307      	adds	r3, #7
 800890e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f023 0307 	bic.w	r3, r3, #7
 8008916:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008918:	68ba      	ldr	r2, [r7, #8]
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	1ad3      	subs	r3, r2, r3
 800891e:	4a1f      	ldr	r2, [pc, #124]	@ (800899c <prvHeapInit+0xac>)
 8008920:	4413      	add	r3, r2
 8008922:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008928:	4a1d      	ldr	r2, [pc, #116]	@ (80089a0 <prvHeapInit+0xb0>)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800892e:	4b1c      	ldr	r3, [pc, #112]	@ (80089a0 <prvHeapInit+0xb0>)
 8008930:	2200      	movs	r2, #0
 8008932:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	68ba      	ldr	r2, [r7, #8]
 8008938:	4413      	add	r3, r2
 800893a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800893c:	2208      	movs	r2, #8
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	1a9b      	subs	r3, r3, r2
 8008942:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f023 0307 	bic.w	r3, r3, #7
 800894a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	4a15      	ldr	r2, [pc, #84]	@ (80089a4 <prvHeapInit+0xb4>)
 8008950:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008952:	4b14      	ldr	r3, [pc, #80]	@ (80089a4 <prvHeapInit+0xb4>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2200      	movs	r2, #0
 8008958:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800895a:	4b12      	ldr	r3, [pc, #72]	@ (80089a4 <prvHeapInit+0xb4>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	2200      	movs	r2, #0
 8008960:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	68fa      	ldr	r2, [r7, #12]
 800896a:	1ad2      	subs	r2, r2, r3
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008970:	4b0c      	ldr	r3, [pc, #48]	@ (80089a4 <prvHeapInit+0xb4>)
 8008972:	681a      	ldr	r2, [r3, #0]
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	4a0a      	ldr	r2, [pc, #40]	@ (80089a8 <prvHeapInit+0xb8>)
 800897e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	4a09      	ldr	r2, [pc, #36]	@ (80089ac <prvHeapInit+0xbc>)
 8008986:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008988:	4b09      	ldr	r3, [pc, #36]	@ (80089b0 <prvHeapInit+0xc0>)
 800898a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800898e:	601a      	str	r2, [r3, #0]
}
 8008990:	bf00      	nop
 8008992:	3714      	adds	r7, #20
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr
 800899c:	20004918 	.word	0x20004918
 80089a0:	20008518 	.word	0x20008518
 80089a4:	20008520 	.word	0x20008520
 80089a8:	20008528 	.word	0x20008528
 80089ac:	20008524 	.word	0x20008524
 80089b0:	20008534 	.word	0x20008534

080089b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80089b4:	b480      	push	{r7}
 80089b6:	b085      	sub	sp, #20
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80089bc:	4b28      	ldr	r3, [pc, #160]	@ (8008a60 <prvInsertBlockIntoFreeList+0xac>)
 80089be:	60fb      	str	r3, [r7, #12]
 80089c0:	e002      	b.n	80089c8 <prvInsertBlockIntoFreeList+0x14>
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	60fb      	str	r3, [r7, #12]
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	429a      	cmp	r2, r3
 80089d0:	d8f7      	bhi.n	80089c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	685b      	ldr	r3, [r3, #4]
 80089da:	68ba      	ldr	r2, [r7, #8]
 80089dc:	4413      	add	r3, r2
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	429a      	cmp	r2, r3
 80089e2:	d108      	bne.n	80089f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	685a      	ldr	r2, [r3, #4]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	441a      	add	r2, r3
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	685b      	ldr	r3, [r3, #4]
 80089fe:	68ba      	ldr	r2, [r7, #8]
 8008a00:	441a      	add	r2, r3
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d118      	bne.n	8008a3c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681a      	ldr	r2, [r3, #0]
 8008a0e:	4b15      	ldr	r3, [pc, #84]	@ (8008a64 <prvInsertBlockIntoFreeList+0xb0>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d00d      	beq.n	8008a32 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	685a      	ldr	r2, [r3, #4]
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	441a      	add	r2, r3
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	681a      	ldr	r2, [r3, #0]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	601a      	str	r2, [r3, #0]
 8008a30:	e008      	b.n	8008a44 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008a32:	4b0c      	ldr	r3, [pc, #48]	@ (8008a64 <prvInsertBlockIntoFreeList+0xb0>)
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	601a      	str	r2, [r3, #0]
 8008a3a:	e003      	b.n	8008a44 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681a      	ldr	r2, [r3, #0]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008a44:	68fa      	ldr	r2, [r7, #12]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	429a      	cmp	r2, r3
 8008a4a:	d002      	beq.n	8008a52 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	687a      	ldr	r2, [r7, #4]
 8008a50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a52:	bf00      	nop
 8008a54:	3714      	adds	r7, #20
 8008a56:	46bd      	mov	sp, r7
 8008a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5c:	4770      	bx	lr
 8008a5e:	bf00      	nop
 8008a60:	20008518 	.word	0x20008518
 8008a64:	20008520 	.word	0x20008520

08008a68 <std>:
 8008a68:	2300      	movs	r3, #0
 8008a6a:	b510      	push	{r4, lr}
 8008a6c:	4604      	mov	r4, r0
 8008a6e:	e9c0 3300 	strd	r3, r3, [r0]
 8008a72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a76:	6083      	str	r3, [r0, #8]
 8008a78:	8181      	strh	r1, [r0, #12]
 8008a7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8008a7c:	81c2      	strh	r2, [r0, #14]
 8008a7e:	6183      	str	r3, [r0, #24]
 8008a80:	4619      	mov	r1, r3
 8008a82:	2208      	movs	r2, #8
 8008a84:	305c      	adds	r0, #92	@ 0x5c
 8008a86:	f000 f9f9 	bl	8008e7c <memset>
 8008a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8008ac0 <std+0x58>)
 8008a8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8008a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8008ac4 <std+0x5c>)
 8008a90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008a92:	4b0d      	ldr	r3, [pc, #52]	@ (8008ac8 <std+0x60>)
 8008a94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008a96:	4b0d      	ldr	r3, [pc, #52]	@ (8008acc <std+0x64>)
 8008a98:	6323      	str	r3, [r4, #48]	@ 0x30
 8008a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8008ad0 <std+0x68>)
 8008a9c:	6224      	str	r4, [r4, #32]
 8008a9e:	429c      	cmp	r4, r3
 8008aa0:	d006      	beq.n	8008ab0 <std+0x48>
 8008aa2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008aa6:	4294      	cmp	r4, r2
 8008aa8:	d002      	beq.n	8008ab0 <std+0x48>
 8008aaa:	33d0      	adds	r3, #208	@ 0xd0
 8008aac:	429c      	cmp	r4, r3
 8008aae:	d105      	bne.n	8008abc <std+0x54>
 8008ab0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ab8:	f000 bab6 	b.w	8009028 <__retarget_lock_init_recursive>
 8008abc:	bd10      	pop	{r4, pc}
 8008abe:	bf00      	nop
 8008ac0:	08008ccd 	.word	0x08008ccd
 8008ac4:	08008cef 	.word	0x08008cef
 8008ac8:	08008d27 	.word	0x08008d27
 8008acc:	08008d4b 	.word	0x08008d4b
 8008ad0:	20008538 	.word	0x20008538

08008ad4 <stdio_exit_handler>:
 8008ad4:	4a02      	ldr	r2, [pc, #8]	@ (8008ae0 <stdio_exit_handler+0xc>)
 8008ad6:	4903      	ldr	r1, [pc, #12]	@ (8008ae4 <stdio_exit_handler+0x10>)
 8008ad8:	4803      	ldr	r0, [pc, #12]	@ (8008ae8 <stdio_exit_handler+0x14>)
 8008ada:	f000 b869 	b.w	8008bb0 <_fwalk_sglue>
 8008ade:	bf00      	nop
 8008ae0:	20000088 	.word	0x20000088
 8008ae4:	080098e1 	.word	0x080098e1
 8008ae8:	20000098 	.word	0x20000098

08008aec <cleanup_stdio>:
 8008aec:	6841      	ldr	r1, [r0, #4]
 8008aee:	4b0c      	ldr	r3, [pc, #48]	@ (8008b20 <cleanup_stdio+0x34>)
 8008af0:	4299      	cmp	r1, r3
 8008af2:	b510      	push	{r4, lr}
 8008af4:	4604      	mov	r4, r0
 8008af6:	d001      	beq.n	8008afc <cleanup_stdio+0x10>
 8008af8:	f000 fef2 	bl	80098e0 <_fflush_r>
 8008afc:	68a1      	ldr	r1, [r4, #8]
 8008afe:	4b09      	ldr	r3, [pc, #36]	@ (8008b24 <cleanup_stdio+0x38>)
 8008b00:	4299      	cmp	r1, r3
 8008b02:	d002      	beq.n	8008b0a <cleanup_stdio+0x1e>
 8008b04:	4620      	mov	r0, r4
 8008b06:	f000 feeb 	bl	80098e0 <_fflush_r>
 8008b0a:	68e1      	ldr	r1, [r4, #12]
 8008b0c:	4b06      	ldr	r3, [pc, #24]	@ (8008b28 <cleanup_stdio+0x3c>)
 8008b0e:	4299      	cmp	r1, r3
 8008b10:	d004      	beq.n	8008b1c <cleanup_stdio+0x30>
 8008b12:	4620      	mov	r0, r4
 8008b14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b18:	f000 bee2 	b.w	80098e0 <_fflush_r>
 8008b1c:	bd10      	pop	{r4, pc}
 8008b1e:	bf00      	nop
 8008b20:	20008538 	.word	0x20008538
 8008b24:	200085a0 	.word	0x200085a0
 8008b28:	20008608 	.word	0x20008608

08008b2c <global_stdio_init.part.0>:
 8008b2c:	b510      	push	{r4, lr}
 8008b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8008b5c <global_stdio_init.part.0+0x30>)
 8008b30:	4c0b      	ldr	r4, [pc, #44]	@ (8008b60 <global_stdio_init.part.0+0x34>)
 8008b32:	4a0c      	ldr	r2, [pc, #48]	@ (8008b64 <global_stdio_init.part.0+0x38>)
 8008b34:	601a      	str	r2, [r3, #0]
 8008b36:	4620      	mov	r0, r4
 8008b38:	2200      	movs	r2, #0
 8008b3a:	2104      	movs	r1, #4
 8008b3c:	f7ff ff94 	bl	8008a68 <std>
 8008b40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008b44:	2201      	movs	r2, #1
 8008b46:	2109      	movs	r1, #9
 8008b48:	f7ff ff8e 	bl	8008a68 <std>
 8008b4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008b50:	2202      	movs	r2, #2
 8008b52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b56:	2112      	movs	r1, #18
 8008b58:	f7ff bf86 	b.w	8008a68 <std>
 8008b5c:	20008670 	.word	0x20008670
 8008b60:	20008538 	.word	0x20008538
 8008b64:	08008ad5 	.word	0x08008ad5

08008b68 <__sfp_lock_acquire>:
 8008b68:	4801      	ldr	r0, [pc, #4]	@ (8008b70 <__sfp_lock_acquire+0x8>)
 8008b6a:	f000 ba5e 	b.w	800902a <__retarget_lock_acquire_recursive>
 8008b6e:	bf00      	nop
 8008b70:	20008679 	.word	0x20008679

08008b74 <__sfp_lock_release>:
 8008b74:	4801      	ldr	r0, [pc, #4]	@ (8008b7c <__sfp_lock_release+0x8>)
 8008b76:	f000 ba59 	b.w	800902c <__retarget_lock_release_recursive>
 8008b7a:	bf00      	nop
 8008b7c:	20008679 	.word	0x20008679

08008b80 <__sinit>:
 8008b80:	b510      	push	{r4, lr}
 8008b82:	4604      	mov	r4, r0
 8008b84:	f7ff fff0 	bl	8008b68 <__sfp_lock_acquire>
 8008b88:	6a23      	ldr	r3, [r4, #32]
 8008b8a:	b11b      	cbz	r3, 8008b94 <__sinit+0x14>
 8008b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b90:	f7ff bff0 	b.w	8008b74 <__sfp_lock_release>
 8008b94:	4b04      	ldr	r3, [pc, #16]	@ (8008ba8 <__sinit+0x28>)
 8008b96:	6223      	str	r3, [r4, #32]
 8008b98:	4b04      	ldr	r3, [pc, #16]	@ (8008bac <__sinit+0x2c>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d1f5      	bne.n	8008b8c <__sinit+0xc>
 8008ba0:	f7ff ffc4 	bl	8008b2c <global_stdio_init.part.0>
 8008ba4:	e7f2      	b.n	8008b8c <__sinit+0xc>
 8008ba6:	bf00      	nop
 8008ba8:	08008aed 	.word	0x08008aed
 8008bac:	20008670 	.word	0x20008670

08008bb0 <_fwalk_sglue>:
 8008bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bb4:	4607      	mov	r7, r0
 8008bb6:	4688      	mov	r8, r1
 8008bb8:	4614      	mov	r4, r2
 8008bba:	2600      	movs	r6, #0
 8008bbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008bc0:	f1b9 0901 	subs.w	r9, r9, #1
 8008bc4:	d505      	bpl.n	8008bd2 <_fwalk_sglue+0x22>
 8008bc6:	6824      	ldr	r4, [r4, #0]
 8008bc8:	2c00      	cmp	r4, #0
 8008bca:	d1f7      	bne.n	8008bbc <_fwalk_sglue+0xc>
 8008bcc:	4630      	mov	r0, r6
 8008bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bd2:	89ab      	ldrh	r3, [r5, #12]
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	d907      	bls.n	8008be8 <_fwalk_sglue+0x38>
 8008bd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008bdc:	3301      	adds	r3, #1
 8008bde:	d003      	beq.n	8008be8 <_fwalk_sglue+0x38>
 8008be0:	4629      	mov	r1, r5
 8008be2:	4638      	mov	r0, r7
 8008be4:	47c0      	blx	r8
 8008be6:	4306      	orrs	r6, r0
 8008be8:	3568      	adds	r5, #104	@ 0x68
 8008bea:	e7e9      	b.n	8008bc0 <_fwalk_sglue+0x10>

08008bec <iprintf>:
 8008bec:	b40f      	push	{r0, r1, r2, r3}
 8008bee:	b507      	push	{r0, r1, r2, lr}
 8008bf0:	4906      	ldr	r1, [pc, #24]	@ (8008c0c <iprintf+0x20>)
 8008bf2:	ab04      	add	r3, sp, #16
 8008bf4:	6808      	ldr	r0, [r1, #0]
 8008bf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bfa:	6881      	ldr	r1, [r0, #8]
 8008bfc:	9301      	str	r3, [sp, #4]
 8008bfe:	f000 fb47 	bl	8009290 <_vfiprintf_r>
 8008c02:	b003      	add	sp, #12
 8008c04:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c08:	b004      	add	sp, #16
 8008c0a:	4770      	bx	lr
 8008c0c:	20000094 	.word	0x20000094

08008c10 <_puts_r>:
 8008c10:	6a03      	ldr	r3, [r0, #32]
 8008c12:	b570      	push	{r4, r5, r6, lr}
 8008c14:	6884      	ldr	r4, [r0, #8]
 8008c16:	4605      	mov	r5, r0
 8008c18:	460e      	mov	r6, r1
 8008c1a:	b90b      	cbnz	r3, 8008c20 <_puts_r+0x10>
 8008c1c:	f7ff ffb0 	bl	8008b80 <__sinit>
 8008c20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c22:	07db      	lsls	r3, r3, #31
 8008c24:	d405      	bmi.n	8008c32 <_puts_r+0x22>
 8008c26:	89a3      	ldrh	r3, [r4, #12]
 8008c28:	0598      	lsls	r0, r3, #22
 8008c2a:	d402      	bmi.n	8008c32 <_puts_r+0x22>
 8008c2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c2e:	f000 f9fc 	bl	800902a <__retarget_lock_acquire_recursive>
 8008c32:	89a3      	ldrh	r3, [r4, #12]
 8008c34:	0719      	lsls	r1, r3, #28
 8008c36:	d502      	bpl.n	8008c3e <_puts_r+0x2e>
 8008c38:	6923      	ldr	r3, [r4, #16]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d135      	bne.n	8008caa <_puts_r+0x9a>
 8008c3e:	4621      	mov	r1, r4
 8008c40:	4628      	mov	r0, r5
 8008c42:	f000 f8c5 	bl	8008dd0 <__swsetup_r>
 8008c46:	b380      	cbz	r0, 8008caa <_puts_r+0x9a>
 8008c48:	f04f 35ff 	mov.w	r5, #4294967295
 8008c4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c4e:	07da      	lsls	r2, r3, #31
 8008c50:	d405      	bmi.n	8008c5e <_puts_r+0x4e>
 8008c52:	89a3      	ldrh	r3, [r4, #12]
 8008c54:	059b      	lsls	r3, r3, #22
 8008c56:	d402      	bmi.n	8008c5e <_puts_r+0x4e>
 8008c58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c5a:	f000 f9e7 	bl	800902c <__retarget_lock_release_recursive>
 8008c5e:	4628      	mov	r0, r5
 8008c60:	bd70      	pop	{r4, r5, r6, pc}
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	da04      	bge.n	8008c70 <_puts_r+0x60>
 8008c66:	69a2      	ldr	r2, [r4, #24]
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	dc17      	bgt.n	8008c9c <_puts_r+0x8c>
 8008c6c:	290a      	cmp	r1, #10
 8008c6e:	d015      	beq.n	8008c9c <_puts_r+0x8c>
 8008c70:	6823      	ldr	r3, [r4, #0]
 8008c72:	1c5a      	adds	r2, r3, #1
 8008c74:	6022      	str	r2, [r4, #0]
 8008c76:	7019      	strb	r1, [r3, #0]
 8008c78:	68a3      	ldr	r3, [r4, #8]
 8008c7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008c7e:	3b01      	subs	r3, #1
 8008c80:	60a3      	str	r3, [r4, #8]
 8008c82:	2900      	cmp	r1, #0
 8008c84:	d1ed      	bne.n	8008c62 <_puts_r+0x52>
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	da11      	bge.n	8008cae <_puts_r+0x9e>
 8008c8a:	4622      	mov	r2, r4
 8008c8c:	210a      	movs	r1, #10
 8008c8e:	4628      	mov	r0, r5
 8008c90:	f000 f85f 	bl	8008d52 <__swbuf_r>
 8008c94:	3001      	adds	r0, #1
 8008c96:	d0d7      	beq.n	8008c48 <_puts_r+0x38>
 8008c98:	250a      	movs	r5, #10
 8008c9a:	e7d7      	b.n	8008c4c <_puts_r+0x3c>
 8008c9c:	4622      	mov	r2, r4
 8008c9e:	4628      	mov	r0, r5
 8008ca0:	f000 f857 	bl	8008d52 <__swbuf_r>
 8008ca4:	3001      	adds	r0, #1
 8008ca6:	d1e7      	bne.n	8008c78 <_puts_r+0x68>
 8008ca8:	e7ce      	b.n	8008c48 <_puts_r+0x38>
 8008caa:	3e01      	subs	r6, #1
 8008cac:	e7e4      	b.n	8008c78 <_puts_r+0x68>
 8008cae:	6823      	ldr	r3, [r4, #0]
 8008cb0:	1c5a      	adds	r2, r3, #1
 8008cb2:	6022      	str	r2, [r4, #0]
 8008cb4:	220a      	movs	r2, #10
 8008cb6:	701a      	strb	r2, [r3, #0]
 8008cb8:	e7ee      	b.n	8008c98 <_puts_r+0x88>
	...

08008cbc <puts>:
 8008cbc:	4b02      	ldr	r3, [pc, #8]	@ (8008cc8 <puts+0xc>)
 8008cbe:	4601      	mov	r1, r0
 8008cc0:	6818      	ldr	r0, [r3, #0]
 8008cc2:	f7ff bfa5 	b.w	8008c10 <_puts_r>
 8008cc6:	bf00      	nop
 8008cc8:	20000094 	.word	0x20000094

08008ccc <__sread>:
 8008ccc:	b510      	push	{r4, lr}
 8008cce:	460c      	mov	r4, r1
 8008cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cd4:	f000 f95a 	bl	8008f8c <_read_r>
 8008cd8:	2800      	cmp	r0, #0
 8008cda:	bfab      	itete	ge
 8008cdc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008cde:	89a3      	ldrhlt	r3, [r4, #12]
 8008ce0:	181b      	addge	r3, r3, r0
 8008ce2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008ce6:	bfac      	ite	ge
 8008ce8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008cea:	81a3      	strhlt	r3, [r4, #12]
 8008cec:	bd10      	pop	{r4, pc}

08008cee <__swrite>:
 8008cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cf2:	461f      	mov	r7, r3
 8008cf4:	898b      	ldrh	r3, [r1, #12]
 8008cf6:	05db      	lsls	r3, r3, #23
 8008cf8:	4605      	mov	r5, r0
 8008cfa:	460c      	mov	r4, r1
 8008cfc:	4616      	mov	r6, r2
 8008cfe:	d505      	bpl.n	8008d0c <__swrite+0x1e>
 8008d00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d04:	2302      	movs	r3, #2
 8008d06:	2200      	movs	r2, #0
 8008d08:	f000 f92e 	bl	8008f68 <_lseek_r>
 8008d0c:	89a3      	ldrh	r3, [r4, #12]
 8008d0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008d16:	81a3      	strh	r3, [r4, #12]
 8008d18:	4632      	mov	r2, r6
 8008d1a:	463b      	mov	r3, r7
 8008d1c:	4628      	mov	r0, r5
 8008d1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d22:	f000 b945 	b.w	8008fb0 <_write_r>

08008d26 <__sseek>:
 8008d26:	b510      	push	{r4, lr}
 8008d28:	460c      	mov	r4, r1
 8008d2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d2e:	f000 f91b 	bl	8008f68 <_lseek_r>
 8008d32:	1c43      	adds	r3, r0, #1
 8008d34:	89a3      	ldrh	r3, [r4, #12]
 8008d36:	bf15      	itete	ne
 8008d38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008d3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008d3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008d42:	81a3      	strheq	r3, [r4, #12]
 8008d44:	bf18      	it	ne
 8008d46:	81a3      	strhne	r3, [r4, #12]
 8008d48:	bd10      	pop	{r4, pc}

08008d4a <__sclose>:
 8008d4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d4e:	f000 b89d 	b.w	8008e8c <_close_r>

08008d52 <__swbuf_r>:
 8008d52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d54:	460e      	mov	r6, r1
 8008d56:	4614      	mov	r4, r2
 8008d58:	4605      	mov	r5, r0
 8008d5a:	b118      	cbz	r0, 8008d64 <__swbuf_r+0x12>
 8008d5c:	6a03      	ldr	r3, [r0, #32]
 8008d5e:	b90b      	cbnz	r3, 8008d64 <__swbuf_r+0x12>
 8008d60:	f7ff ff0e 	bl	8008b80 <__sinit>
 8008d64:	69a3      	ldr	r3, [r4, #24]
 8008d66:	60a3      	str	r3, [r4, #8]
 8008d68:	89a3      	ldrh	r3, [r4, #12]
 8008d6a:	071a      	lsls	r2, r3, #28
 8008d6c:	d501      	bpl.n	8008d72 <__swbuf_r+0x20>
 8008d6e:	6923      	ldr	r3, [r4, #16]
 8008d70:	b943      	cbnz	r3, 8008d84 <__swbuf_r+0x32>
 8008d72:	4621      	mov	r1, r4
 8008d74:	4628      	mov	r0, r5
 8008d76:	f000 f82b 	bl	8008dd0 <__swsetup_r>
 8008d7a:	b118      	cbz	r0, 8008d84 <__swbuf_r+0x32>
 8008d7c:	f04f 37ff 	mov.w	r7, #4294967295
 8008d80:	4638      	mov	r0, r7
 8008d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d84:	6823      	ldr	r3, [r4, #0]
 8008d86:	6922      	ldr	r2, [r4, #16]
 8008d88:	1a98      	subs	r0, r3, r2
 8008d8a:	6963      	ldr	r3, [r4, #20]
 8008d8c:	b2f6      	uxtb	r6, r6
 8008d8e:	4283      	cmp	r3, r0
 8008d90:	4637      	mov	r7, r6
 8008d92:	dc05      	bgt.n	8008da0 <__swbuf_r+0x4e>
 8008d94:	4621      	mov	r1, r4
 8008d96:	4628      	mov	r0, r5
 8008d98:	f000 fda2 	bl	80098e0 <_fflush_r>
 8008d9c:	2800      	cmp	r0, #0
 8008d9e:	d1ed      	bne.n	8008d7c <__swbuf_r+0x2a>
 8008da0:	68a3      	ldr	r3, [r4, #8]
 8008da2:	3b01      	subs	r3, #1
 8008da4:	60a3      	str	r3, [r4, #8]
 8008da6:	6823      	ldr	r3, [r4, #0]
 8008da8:	1c5a      	adds	r2, r3, #1
 8008daa:	6022      	str	r2, [r4, #0]
 8008dac:	701e      	strb	r6, [r3, #0]
 8008dae:	6962      	ldr	r2, [r4, #20]
 8008db0:	1c43      	adds	r3, r0, #1
 8008db2:	429a      	cmp	r2, r3
 8008db4:	d004      	beq.n	8008dc0 <__swbuf_r+0x6e>
 8008db6:	89a3      	ldrh	r3, [r4, #12]
 8008db8:	07db      	lsls	r3, r3, #31
 8008dba:	d5e1      	bpl.n	8008d80 <__swbuf_r+0x2e>
 8008dbc:	2e0a      	cmp	r6, #10
 8008dbe:	d1df      	bne.n	8008d80 <__swbuf_r+0x2e>
 8008dc0:	4621      	mov	r1, r4
 8008dc2:	4628      	mov	r0, r5
 8008dc4:	f000 fd8c 	bl	80098e0 <_fflush_r>
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	d0d9      	beq.n	8008d80 <__swbuf_r+0x2e>
 8008dcc:	e7d6      	b.n	8008d7c <__swbuf_r+0x2a>
	...

08008dd0 <__swsetup_r>:
 8008dd0:	b538      	push	{r3, r4, r5, lr}
 8008dd2:	4b29      	ldr	r3, [pc, #164]	@ (8008e78 <__swsetup_r+0xa8>)
 8008dd4:	4605      	mov	r5, r0
 8008dd6:	6818      	ldr	r0, [r3, #0]
 8008dd8:	460c      	mov	r4, r1
 8008dda:	b118      	cbz	r0, 8008de4 <__swsetup_r+0x14>
 8008ddc:	6a03      	ldr	r3, [r0, #32]
 8008dde:	b90b      	cbnz	r3, 8008de4 <__swsetup_r+0x14>
 8008de0:	f7ff fece 	bl	8008b80 <__sinit>
 8008de4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008de8:	0719      	lsls	r1, r3, #28
 8008dea:	d422      	bmi.n	8008e32 <__swsetup_r+0x62>
 8008dec:	06da      	lsls	r2, r3, #27
 8008dee:	d407      	bmi.n	8008e00 <__swsetup_r+0x30>
 8008df0:	2209      	movs	r2, #9
 8008df2:	602a      	str	r2, [r5, #0]
 8008df4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008df8:	81a3      	strh	r3, [r4, #12]
 8008dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8008dfe:	e033      	b.n	8008e68 <__swsetup_r+0x98>
 8008e00:	0758      	lsls	r0, r3, #29
 8008e02:	d512      	bpl.n	8008e2a <__swsetup_r+0x5a>
 8008e04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e06:	b141      	cbz	r1, 8008e1a <__swsetup_r+0x4a>
 8008e08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e0c:	4299      	cmp	r1, r3
 8008e0e:	d002      	beq.n	8008e16 <__swsetup_r+0x46>
 8008e10:	4628      	mov	r0, r5
 8008e12:	f000 f91b 	bl	800904c <_free_r>
 8008e16:	2300      	movs	r3, #0
 8008e18:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e1a:	89a3      	ldrh	r3, [r4, #12]
 8008e1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008e20:	81a3      	strh	r3, [r4, #12]
 8008e22:	2300      	movs	r3, #0
 8008e24:	6063      	str	r3, [r4, #4]
 8008e26:	6923      	ldr	r3, [r4, #16]
 8008e28:	6023      	str	r3, [r4, #0]
 8008e2a:	89a3      	ldrh	r3, [r4, #12]
 8008e2c:	f043 0308 	orr.w	r3, r3, #8
 8008e30:	81a3      	strh	r3, [r4, #12]
 8008e32:	6923      	ldr	r3, [r4, #16]
 8008e34:	b94b      	cbnz	r3, 8008e4a <__swsetup_r+0x7a>
 8008e36:	89a3      	ldrh	r3, [r4, #12]
 8008e38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008e3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e40:	d003      	beq.n	8008e4a <__swsetup_r+0x7a>
 8008e42:	4621      	mov	r1, r4
 8008e44:	4628      	mov	r0, r5
 8008e46:	f000 fd99 	bl	800997c <__smakebuf_r>
 8008e4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e4e:	f013 0201 	ands.w	r2, r3, #1
 8008e52:	d00a      	beq.n	8008e6a <__swsetup_r+0x9a>
 8008e54:	2200      	movs	r2, #0
 8008e56:	60a2      	str	r2, [r4, #8]
 8008e58:	6962      	ldr	r2, [r4, #20]
 8008e5a:	4252      	negs	r2, r2
 8008e5c:	61a2      	str	r2, [r4, #24]
 8008e5e:	6922      	ldr	r2, [r4, #16]
 8008e60:	b942      	cbnz	r2, 8008e74 <__swsetup_r+0xa4>
 8008e62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008e66:	d1c5      	bne.n	8008df4 <__swsetup_r+0x24>
 8008e68:	bd38      	pop	{r3, r4, r5, pc}
 8008e6a:	0799      	lsls	r1, r3, #30
 8008e6c:	bf58      	it	pl
 8008e6e:	6962      	ldrpl	r2, [r4, #20]
 8008e70:	60a2      	str	r2, [r4, #8]
 8008e72:	e7f4      	b.n	8008e5e <__swsetup_r+0x8e>
 8008e74:	2000      	movs	r0, #0
 8008e76:	e7f7      	b.n	8008e68 <__swsetup_r+0x98>
 8008e78:	20000094 	.word	0x20000094

08008e7c <memset>:
 8008e7c:	4402      	add	r2, r0
 8008e7e:	4603      	mov	r3, r0
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d100      	bne.n	8008e86 <memset+0xa>
 8008e84:	4770      	bx	lr
 8008e86:	f803 1b01 	strb.w	r1, [r3], #1
 8008e8a:	e7f9      	b.n	8008e80 <memset+0x4>

08008e8c <_close_r>:
 8008e8c:	b538      	push	{r3, r4, r5, lr}
 8008e8e:	4d06      	ldr	r5, [pc, #24]	@ (8008ea8 <_close_r+0x1c>)
 8008e90:	2300      	movs	r3, #0
 8008e92:	4604      	mov	r4, r0
 8008e94:	4608      	mov	r0, r1
 8008e96:	602b      	str	r3, [r5, #0]
 8008e98:	f7f9 ff39 	bl	8002d0e <_close>
 8008e9c:	1c43      	adds	r3, r0, #1
 8008e9e:	d102      	bne.n	8008ea6 <_close_r+0x1a>
 8008ea0:	682b      	ldr	r3, [r5, #0]
 8008ea2:	b103      	cbz	r3, 8008ea6 <_close_r+0x1a>
 8008ea4:	6023      	str	r3, [r4, #0]
 8008ea6:	bd38      	pop	{r3, r4, r5, pc}
 8008ea8:	20008674 	.word	0x20008674

08008eac <_reclaim_reent>:
 8008eac:	4b2d      	ldr	r3, [pc, #180]	@ (8008f64 <_reclaim_reent+0xb8>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	4283      	cmp	r3, r0
 8008eb2:	b570      	push	{r4, r5, r6, lr}
 8008eb4:	4604      	mov	r4, r0
 8008eb6:	d053      	beq.n	8008f60 <_reclaim_reent+0xb4>
 8008eb8:	69c3      	ldr	r3, [r0, #28]
 8008eba:	b31b      	cbz	r3, 8008f04 <_reclaim_reent+0x58>
 8008ebc:	68db      	ldr	r3, [r3, #12]
 8008ebe:	b163      	cbz	r3, 8008eda <_reclaim_reent+0x2e>
 8008ec0:	2500      	movs	r5, #0
 8008ec2:	69e3      	ldr	r3, [r4, #28]
 8008ec4:	68db      	ldr	r3, [r3, #12]
 8008ec6:	5959      	ldr	r1, [r3, r5]
 8008ec8:	b9b1      	cbnz	r1, 8008ef8 <_reclaim_reent+0x4c>
 8008eca:	3504      	adds	r5, #4
 8008ecc:	2d80      	cmp	r5, #128	@ 0x80
 8008ece:	d1f8      	bne.n	8008ec2 <_reclaim_reent+0x16>
 8008ed0:	69e3      	ldr	r3, [r4, #28]
 8008ed2:	4620      	mov	r0, r4
 8008ed4:	68d9      	ldr	r1, [r3, #12]
 8008ed6:	f000 f8b9 	bl	800904c <_free_r>
 8008eda:	69e3      	ldr	r3, [r4, #28]
 8008edc:	6819      	ldr	r1, [r3, #0]
 8008ede:	b111      	cbz	r1, 8008ee6 <_reclaim_reent+0x3a>
 8008ee0:	4620      	mov	r0, r4
 8008ee2:	f000 f8b3 	bl	800904c <_free_r>
 8008ee6:	69e3      	ldr	r3, [r4, #28]
 8008ee8:	689d      	ldr	r5, [r3, #8]
 8008eea:	b15d      	cbz	r5, 8008f04 <_reclaim_reent+0x58>
 8008eec:	4629      	mov	r1, r5
 8008eee:	4620      	mov	r0, r4
 8008ef0:	682d      	ldr	r5, [r5, #0]
 8008ef2:	f000 f8ab 	bl	800904c <_free_r>
 8008ef6:	e7f8      	b.n	8008eea <_reclaim_reent+0x3e>
 8008ef8:	680e      	ldr	r6, [r1, #0]
 8008efa:	4620      	mov	r0, r4
 8008efc:	f000 f8a6 	bl	800904c <_free_r>
 8008f00:	4631      	mov	r1, r6
 8008f02:	e7e1      	b.n	8008ec8 <_reclaim_reent+0x1c>
 8008f04:	6961      	ldr	r1, [r4, #20]
 8008f06:	b111      	cbz	r1, 8008f0e <_reclaim_reent+0x62>
 8008f08:	4620      	mov	r0, r4
 8008f0a:	f000 f89f 	bl	800904c <_free_r>
 8008f0e:	69e1      	ldr	r1, [r4, #28]
 8008f10:	b111      	cbz	r1, 8008f18 <_reclaim_reent+0x6c>
 8008f12:	4620      	mov	r0, r4
 8008f14:	f000 f89a 	bl	800904c <_free_r>
 8008f18:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008f1a:	b111      	cbz	r1, 8008f22 <_reclaim_reent+0x76>
 8008f1c:	4620      	mov	r0, r4
 8008f1e:	f000 f895 	bl	800904c <_free_r>
 8008f22:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f24:	b111      	cbz	r1, 8008f2c <_reclaim_reent+0x80>
 8008f26:	4620      	mov	r0, r4
 8008f28:	f000 f890 	bl	800904c <_free_r>
 8008f2c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008f2e:	b111      	cbz	r1, 8008f36 <_reclaim_reent+0x8a>
 8008f30:	4620      	mov	r0, r4
 8008f32:	f000 f88b 	bl	800904c <_free_r>
 8008f36:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008f38:	b111      	cbz	r1, 8008f40 <_reclaim_reent+0x94>
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	f000 f886 	bl	800904c <_free_r>
 8008f40:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008f42:	b111      	cbz	r1, 8008f4a <_reclaim_reent+0x9e>
 8008f44:	4620      	mov	r0, r4
 8008f46:	f000 f881 	bl	800904c <_free_r>
 8008f4a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008f4c:	b111      	cbz	r1, 8008f54 <_reclaim_reent+0xa8>
 8008f4e:	4620      	mov	r0, r4
 8008f50:	f000 f87c 	bl	800904c <_free_r>
 8008f54:	6a23      	ldr	r3, [r4, #32]
 8008f56:	b11b      	cbz	r3, 8008f60 <_reclaim_reent+0xb4>
 8008f58:	4620      	mov	r0, r4
 8008f5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008f5e:	4718      	bx	r3
 8008f60:	bd70      	pop	{r4, r5, r6, pc}
 8008f62:	bf00      	nop
 8008f64:	20000094 	.word	0x20000094

08008f68 <_lseek_r>:
 8008f68:	b538      	push	{r3, r4, r5, lr}
 8008f6a:	4d07      	ldr	r5, [pc, #28]	@ (8008f88 <_lseek_r+0x20>)
 8008f6c:	4604      	mov	r4, r0
 8008f6e:	4608      	mov	r0, r1
 8008f70:	4611      	mov	r1, r2
 8008f72:	2200      	movs	r2, #0
 8008f74:	602a      	str	r2, [r5, #0]
 8008f76:	461a      	mov	r2, r3
 8008f78:	f7f9 fef0 	bl	8002d5c <_lseek>
 8008f7c:	1c43      	adds	r3, r0, #1
 8008f7e:	d102      	bne.n	8008f86 <_lseek_r+0x1e>
 8008f80:	682b      	ldr	r3, [r5, #0]
 8008f82:	b103      	cbz	r3, 8008f86 <_lseek_r+0x1e>
 8008f84:	6023      	str	r3, [r4, #0]
 8008f86:	bd38      	pop	{r3, r4, r5, pc}
 8008f88:	20008674 	.word	0x20008674

08008f8c <_read_r>:
 8008f8c:	b538      	push	{r3, r4, r5, lr}
 8008f8e:	4d07      	ldr	r5, [pc, #28]	@ (8008fac <_read_r+0x20>)
 8008f90:	4604      	mov	r4, r0
 8008f92:	4608      	mov	r0, r1
 8008f94:	4611      	mov	r1, r2
 8008f96:	2200      	movs	r2, #0
 8008f98:	602a      	str	r2, [r5, #0]
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	f7f9 fe9a 	bl	8002cd4 <_read>
 8008fa0:	1c43      	adds	r3, r0, #1
 8008fa2:	d102      	bne.n	8008faa <_read_r+0x1e>
 8008fa4:	682b      	ldr	r3, [r5, #0]
 8008fa6:	b103      	cbz	r3, 8008faa <_read_r+0x1e>
 8008fa8:	6023      	str	r3, [r4, #0]
 8008faa:	bd38      	pop	{r3, r4, r5, pc}
 8008fac:	20008674 	.word	0x20008674

08008fb0 <_write_r>:
 8008fb0:	b538      	push	{r3, r4, r5, lr}
 8008fb2:	4d07      	ldr	r5, [pc, #28]	@ (8008fd0 <_write_r+0x20>)
 8008fb4:	4604      	mov	r4, r0
 8008fb6:	4608      	mov	r0, r1
 8008fb8:	4611      	mov	r1, r2
 8008fba:	2200      	movs	r2, #0
 8008fbc:	602a      	str	r2, [r5, #0]
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	f7f8 faed 	bl	800159e <_write>
 8008fc4:	1c43      	adds	r3, r0, #1
 8008fc6:	d102      	bne.n	8008fce <_write_r+0x1e>
 8008fc8:	682b      	ldr	r3, [r5, #0]
 8008fca:	b103      	cbz	r3, 8008fce <_write_r+0x1e>
 8008fcc:	6023      	str	r3, [r4, #0]
 8008fce:	bd38      	pop	{r3, r4, r5, pc}
 8008fd0:	20008674 	.word	0x20008674

08008fd4 <__errno>:
 8008fd4:	4b01      	ldr	r3, [pc, #4]	@ (8008fdc <__errno+0x8>)
 8008fd6:	6818      	ldr	r0, [r3, #0]
 8008fd8:	4770      	bx	lr
 8008fda:	bf00      	nop
 8008fdc:	20000094 	.word	0x20000094

08008fe0 <__libc_init_array>:
 8008fe0:	b570      	push	{r4, r5, r6, lr}
 8008fe2:	4d0d      	ldr	r5, [pc, #52]	@ (8009018 <__libc_init_array+0x38>)
 8008fe4:	4c0d      	ldr	r4, [pc, #52]	@ (800901c <__libc_init_array+0x3c>)
 8008fe6:	1b64      	subs	r4, r4, r5
 8008fe8:	10a4      	asrs	r4, r4, #2
 8008fea:	2600      	movs	r6, #0
 8008fec:	42a6      	cmp	r6, r4
 8008fee:	d109      	bne.n	8009004 <__libc_init_array+0x24>
 8008ff0:	4d0b      	ldr	r5, [pc, #44]	@ (8009020 <__libc_init_array+0x40>)
 8008ff2:	4c0c      	ldr	r4, [pc, #48]	@ (8009024 <__libc_init_array+0x44>)
 8008ff4:	f001 faa4 	bl	800a540 <_init>
 8008ff8:	1b64      	subs	r4, r4, r5
 8008ffa:	10a4      	asrs	r4, r4, #2
 8008ffc:	2600      	movs	r6, #0
 8008ffe:	42a6      	cmp	r6, r4
 8009000:	d105      	bne.n	800900e <__libc_init_array+0x2e>
 8009002:	bd70      	pop	{r4, r5, r6, pc}
 8009004:	f855 3b04 	ldr.w	r3, [r5], #4
 8009008:	4798      	blx	r3
 800900a:	3601      	adds	r6, #1
 800900c:	e7ee      	b.n	8008fec <__libc_init_array+0xc>
 800900e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009012:	4798      	blx	r3
 8009014:	3601      	adds	r6, #1
 8009016:	e7f2      	b.n	8008ffe <__libc_init_array+0x1e>
 8009018:	0800aad4 	.word	0x0800aad4
 800901c:	0800aad4 	.word	0x0800aad4
 8009020:	0800aad4 	.word	0x0800aad4
 8009024:	0800aad8 	.word	0x0800aad8

08009028 <__retarget_lock_init_recursive>:
 8009028:	4770      	bx	lr

0800902a <__retarget_lock_acquire_recursive>:
 800902a:	4770      	bx	lr

0800902c <__retarget_lock_release_recursive>:
 800902c:	4770      	bx	lr

0800902e <memcpy>:
 800902e:	440a      	add	r2, r1
 8009030:	4291      	cmp	r1, r2
 8009032:	f100 33ff 	add.w	r3, r0, #4294967295
 8009036:	d100      	bne.n	800903a <memcpy+0xc>
 8009038:	4770      	bx	lr
 800903a:	b510      	push	{r4, lr}
 800903c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009040:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009044:	4291      	cmp	r1, r2
 8009046:	d1f9      	bne.n	800903c <memcpy+0xe>
 8009048:	bd10      	pop	{r4, pc}
	...

0800904c <_free_r>:
 800904c:	b538      	push	{r3, r4, r5, lr}
 800904e:	4605      	mov	r5, r0
 8009050:	2900      	cmp	r1, #0
 8009052:	d041      	beq.n	80090d8 <_free_r+0x8c>
 8009054:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009058:	1f0c      	subs	r4, r1, #4
 800905a:	2b00      	cmp	r3, #0
 800905c:	bfb8      	it	lt
 800905e:	18e4      	addlt	r4, r4, r3
 8009060:	f000 f8e0 	bl	8009224 <__malloc_lock>
 8009064:	4a1d      	ldr	r2, [pc, #116]	@ (80090dc <_free_r+0x90>)
 8009066:	6813      	ldr	r3, [r2, #0]
 8009068:	b933      	cbnz	r3, 8009078 <_free_r+0x2c>
 800906a:	6063      	str	r3, [r4, #4]
 800906c:	6014      	str	r4, [r2, #0]
 800906e:	4628      	mov	r0, r5
 8009070:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009074:	f000 b8dc 	b.w	8009230 <__malloc_unlock>
 8009078:	42a3      	cmp	r3, r4
 800907a:	d908      	bls.n	800908e <_free_r+0x42>
 800907c:	6820      	ldr	r0, [r4, #0]
 800907e:	1821      	adds	r1, r4, r0
 8009080:	428b      	cmp	r3, r1
 8009082:	bf01      	itttt	eq
 8009084:	6819      	ldreq	r1, [r3, #0]
 8009086:	685b      	ldreq	r3, [r3, #4]
 8009088:	1809      	addeq	r1, r1, r0
 800908a:	6021      	streq	r1, [r4, #0]
 800908c:	e7ed      	b.n	800906a <_free_r+0x1e>
 800908e:	461a      	mov	r2, r3
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	b10b      	cbz	r3, 8009098 <_free_r+0x4c>
 8009094:	42a3      	cmp	r3, r4
 8009096:	d9fa      	bls.n	800908e <_free_r+0x42>
 8009098:	6811      	ldr	r1, [r2, #0]
 800909a:	1850      	adds	r0, r2, r1
 800909c:	42a0      	cmp	r0, r4
 800909e:	d10b      	bne.n	80090b8 <_free_r+0x6c>
 80090a0:	6820      	ldr	r0, [r4, #0]
 80090a2:	4401      	add	r1, r0
 80090a4:	1850      	adds	r0, r2, r1
 80090a6:	4283      	cmp	r3, r0
 80090a8:	6011      	str	r1, [r2, #0]
 80090aa:	d1e0      	bne.n	800906e <_free_r+0x22>
 80090ac:	6818      	ldr	r0, [r3, #0]
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	6053      	str	r3, [r2, #4]
 80090b2:	4408      	add	r0, r1
 80090b4:	6010      	str	r0, [r2, #0]
 80090b6:	e7da      	b.n	800906e <_free_r+0x22>
 80090b8:	d902      	bls.n	80090c0 <_free_r+0x74>
 80090ba:	230c      	movs	r3, #12
 80090bc:	602b      	str	r3, [r5, #0]
 80090be:	e7d6      	b.n	800906e <_free_r+0x22>
 80090c0:	6820      	ldr	r0, [r4, #0]
 80090c2:	1821      	adds	r1, r4, r0
 80090c4:	428b      	cmp	r3, r1
 80090c6:	bf04      	itt	eq
 80090c8:	6819      	ldreq	r1, [r3, #0]
 80090ca:	685b      	ldreq	r3, [r3, #4]
 80090cc:	6063      	str	r3, [r4, #4]
 80090ce:	bf04      	itt	eq
 80090d0:	1809      	addeq	r1, r1, r0
 80090d2:	6021      	streq	r1, [r4, #0]
 80090d4:	6054      	str	r4, [r2, #4]
 80090d6:	e7ca      	b.n	800906e <_free_r+0x22>
 80090d8:	bd38      	pop	{r3, r4, r5, pc}
 80090da:	bf00      	nop
 80090dc:	20008680 	.word	0x20008680

080090e0 <sbrk_aligned>:
 80090e0:	b570      	push	{r4, r5, r6, lr}
 80090e2:	4e0f      	ldr	r6, [pc, #60]	@ (8009120 <sbrk_aligned+0x40>)
 80090e4:	460c      	mov	r4, r1
 80090e6:	6831      	ldr	r1, [r6, #0]
 80090e8:	4605      	mov	r5, r0
 80090ea:	b911      	cbnz	r1, 80090f2 <sbrk_aligned+0x12>
 80090ec:	f000 fca4 	bl	8009a38 <_sbrk_r>
 80090f0:	6030      	str	r0, [r6, #0]
 80090f2:	4621      	mov	r1, r4
 80090f4:	4628      	mov	r0, r5
 80090f6:	f000 fc9f 	bl	8009a38 <_sbrk_r>
 80090fa:	1c43      	adds	r3, r0, #1
 80090fc:	d103      	bne.n	8009106 <sbrk_aligned+0x26>
 80090fe:	f04f 34ff 	mov.w	r4, #4294967295
 8009102:	4620      	mov	r0, r4
 8009104:	bd70      	pop	{r4, r5, r6, pc}
 8009106:	1cc4      	adds	r4, r0, #3
 8009108:	f024 0403 	bic.w	r4, r4, #3
 800910c:	42a0      	cmp	r0, r4
 800910e:	d0f8      	beq.n	8009102 <sbrk_aligned+0x22>
 8009110:	1a21      	subs	r1, r4, r0
 8009112:	4628      	mov	r0, r5
 8009114:	f000 fc90 	bl	8009a38 <_sbrk_r>
 8009118:	3001      	adds	r0, #1
 800911a:	d1f2      	bne.n	8009102 <sbrk_aligned+0x22>
 800911c:	e7ef      	b.n	80090fe <sbrk_aligned+0x1e>
 800911e:	bf00      	nop
 8009120:	2000867c 	.word	0x2000867c

08009124 <_malloc_r>:
 8009124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009128:	1ccd      	adds	r5, r1, #3
 800912a:	f025 0503 	bic.w	r5, r5, #3
 800912e:	3508      	adds	r5, #8
 8009130:	2d0c      	cmp	r5, #12
 8009132:	bf38      	it	cc
 8009134:	250c      	movcc	r5, #12
 8009136:	2d00      	cmp	r5, #0
 8009138:	4606      	mov	r6, r0
 800913a:	db01      	blt.n	8009140 <_malloc_r+0x1c>
 800913c:	42a9      	cmp	r1, r5
 800913e:	d904      	bls.n	800914a <_malloc_r+0x26>
 8009140:	230c      	movs	r3, #12
 8009142:	6033      	str	r3, [r6, #0]
 8009144:	2000      	movs	r0, #0
 8009146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800914a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009220 <_malloc_r+0xfc>
 800914e:	f000 f869 	bl	8009224 <__malloc_lock>
 8009152:	f8d8 3000 	ldr.w	r3, [r8]
 8009156:	461c      	mov	r4, r3
 8009158:	bb44      	cbnz	r4, 80091ac <_malloc_r+0x88>
 800915a:	4629      	mov	r1, r5
 800915c:	4630      	mov	r0, r6
 800915e:	f7ff ffbf 	bl	80090e0 <sbrk_aligned>
 8009162:	1c43      	adds	r3, r0, #1
 8009164:	4604      	mov	r4, r0
 8009166:	d158      	bne.n	800921a <_malloc_r+0xf6>
 8009168:	f8d8 4000 	ldr.w	r4, [r8]
 800916c:	4627      	mov	r7, r4
 800916e:	2f00      	cmp	r7, #0
 8009170:	d143      	bne.n	80091fa <_malloc_r+0xd6>
 8009172:	2c00      	cmp	r4, #0
 8009174:	d04b      	beq.n	800920e <_malloc_r+0xea>
 8009176:	6823      	ldr	r3, [r4, #0]
 8009178:	4639      	mov	r1, r7
 800917a:	4630      	mov	r0, r6
 800917c:	eb04 0903 	add.w	r9, r4, r3
 8009180:	f000 fc5a 	bl	8009a38 <_sbrk_r>
 8009184:	4581      	cmp	r9, r0
 8009186:	d142      	bne.n	800920e <_malloc_r+0xea>
 8009188:	6821      	ldr	r1, [r4, #0]
 800918a:	1a6d      	subs	r5, r5, r1
 800918c:	4629      	mov	r1, r5
 800918e:	4630      	mov	r0, r6
 8009190:	f7ff ffa6 	bl	80090e0 <sbrk_aligned>
 8009194:	3001      	adds	r0, #1
 8009196:	d03a      	beq.n	800920e <_malloc_r+0xea>
 8009198:	6823      	ldr	r3, [r4, #0]
 800919a:	442b      	add	r3, r5
 800919c:	6023      	str	r3, [r4, #0]
 800919e:	f8d8 3000 	ldr.w	r3, [r8]
 80091a2:	685a      	ldr	r2, [r3, #4]
 80091a4:	bb62      	cbnz	r2, 8009200 <_malloc_r+0xdc>
 80091a6:	f8c8 7000 	str.w	r7, [r8]
 80091aa:	e00f      	b.n	80091cc <_malloc_r+0xa8>
 80091ac:	6822      	ldr	r2, [r4, #0]
 80091ae:	1b52      	subs	r2, r2, r5
 80091b0:	d420      	bmi.n	80091f4 <_malloc_r+0xd0>
 80091b2:	2a0b      	cmp	r2, #11
 80091b4:	d917      	bls.n	80091e6 <_malloc_r+0xc2>
 80091b6:	1961      	adds	r1, r4, r5
 80091b8:	42a3      	cmp	r3, r4
 80091ba:	6025      	str	r5, [r4, #0]
 80091bc:	bf18      	it	ne
 80091be:	6059      	strne	r1, [r3, #4]
 80091c0:	6863      	ldr	r3, [r4, #4]
 80091c2:	bf08      	it	eq
 80091c4:	f8c8 1000 	streq.w	r1, [r8]
 80091c8:	5162      	str	r2, [r4, r5]
 80091ca:	604b      	str	r3, [r1, #4]
 80091cc:	4630      	mov	r0, r6
 80091ce:	f000 f82f 	bl	8009230 <__malloc_unlock>
 80091d2:	f104 000b 	add.w	r0, r4, #11
 80091d6:	1d23      	adds	r3, r4, #4
 80091d8:	f020 0007 	bic.w	r0, r0, #7
 80091dc:	1ac2      	subs	r2, r0, r3
 80091de:	bf1c      	itt	ne
 80091e0:	1a1b      	subne	r3, r3, r0
 80091e2:	50a3      	strne	r3, [r4, r2]
 80091e4:	e7af      	b.n	8009146 <_malloc_r+0x22>
 80091e6:	6862      	ldr	r2, [r4, #4]
 80091e8:	42a3      	cmp	r3, r4
 80091ea:	bf0c      	ite	eq
 80091ec:	f8c8 2000 	streq.w	r2, [r8]
 80091f0:	605a      	strne	r2, [r3, #4]
 80091f2:	e7eb      	b.n	80091cc <_malloc_r+0xa8>
 80091f4:	4623      	mov	r3, r4
 80091f6:	6864      	ldr	r4, [r4, #4]
 80091f8:	e7ae      	b.n	8009158 <_malloc_r+0x34>
 80091fa:	463c      	mov	r4, r7
 80091fc:	687f      	ldr	r7, [r7, #4]
 80091fe:	e7b6      	b.n	800916e <_malloc_r+0x4a>
 8009200:	461a      	mov	r2, r3
 8009202:	685b      	ldr	r3, [r3, #4]
 8009204:	42a3      	cmp	r3, r4
 8009206:	d1fb      	bne.n	8009200 <_malloc_r+0xdc>
 8009208:	2300      	movs	r3, #0
 800920a:	6053      	str	r3, [r2, #4]
 800920c:	e7de      	b.n	80091cc <_malloc_r+0xa8>
 800920e:	230c      	movs	r3, #12
 8009210:	6033      	str	r3, [r6, #0]
 8009212:	4630      	mov	r0, r6
 8009214:	f000 f80c 	bl	8009230 <__malloc_unlock>
 8009218:	e794      	b.n	8009144 <_malloc_r+0x20>
 800921a:	6005      	str	r5, [r0, #0]
 800921c:	e7d6      	b.n	80091cc <_malloc_r+0xa8>
 800921e:	bf00      	nop
 8009220:	20008680 	.word	0x20008680

08009224 <__malloc_lock>:
 8009224:	4801      	ldr	r0, [pc, #4]	@ (800922c <__malloc_lock+0x8>)
 8009226:	f7ff bf00 	b.w	800902a <__retarget_lock_acquire_recursive>
 800922a:	bf00      	nop
 800922c:	20008678 	.word	0x20008678

08009230 <__malloc_unlock>:
 8009230:	4801      	ldr	r0, [pc, #4]	@ (8009238 <__malloc_unlock+0x8>)
 8009232:	f7ff befb 	b.w	800902c <__retarget_lock_release_recursive>
 8009236:	bf00      	nop
 8009238:	20008678 	.word	0x20008678

0800923c <__sfputc_r>:
 800923c:	6893      	ldr	r3, [r2, #8]
 800923e:	3b01      	subs	r3, #1
 8009240:	2b00      	cmp	r3, #0
 8009242:	b410      	push	{r4}
 8009244:	6093      	str	r3, [r2, #8]
 8009246:	da08      	bge.n	800925a <__sfputc_r+0x1e>
 8009248:	6994      	ldr	r4, [r2, #24]
 800924a:	42a3      	cmp	r3, r4
 800924c:	db01      	blt.n	8009252 <__sfputc_r+0x16>
 800924e:	290a      	cmp	r1, #10
 8009250:	d103      	bne.n	800925a <__sfputc_r+0x1e>
 8009252:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009256:	f7ff bd7c 	b.w	8008d52 <__swbuf_r>
 800925a:	6813      	ldr	r3, [r2, #0]
 800925c:	1c58      	adds	r0, r3, #1
 800925e:	6010      	str	r0, [r2, #0]
 8009260:	7019      	strb	r1, [r3, #0]
 8009262:	4608      	mov	r0, r1
 8009264:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009268:	4770      	bx	lr

0800926a <__sfputs_r>:
 800926a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800926c:	4606      	mov	r6, r0
 800926e:	460f      	mov	r7, r1
 8009270:	4614      	mov	r4, r2
 8009272:	18d5      	adds	r5, r2, r3
 8009274:	42ac      	cmp	r4, r5
 8009276:	d101      	bne.n	800927c <__sfputs_r+0x12>
 8009278:	2000      	movs	r0, #0
 800927a:	e007      	b.n	800928c <__sfputs_r+0x22>
 800927c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009280:	463a      	mov	r2, r7
 8009282:	4630      	mov	r0, r6
 8009284:	f7ff ffda 	bl	800923c <__sfputc_r>
 8009288:	1c43      	adds	r3, r0, #1
 800928a:	d1f3      	bne.n	8009274 <__sfputs_r+0xa>
 800928c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009290 <_vfiprintf_r>:
 8009290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009294:	460d      	mov	r5, r1
 8009296:	b09d      	sub	sp, #116	@ 0x74
 8009298:	4614      	mov	r4, r2
 800929a:	4698      	mov	r8, r3
 800929c:	4606      	mov	r6, r0
 800929e:	b118      	cbz	r0, 80092a8 <_vfiprintf_r+0x18>
 80092a0:	6a03      	ldr	r3, [r0, #32]
 80092a2:	b90b      	cbnz	r3, 80092a8 <_vfiprintf_r+0x18>
 80092a4:	f7ff fc6c 	bl	8008b80 <__sinit>
 80092a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80092aa:	07d9      	lsls	r1, r3, #31
 80092ac:	d405      	bmi.n	80092ba <_vfiprintf_r+0x2a>
 80092ae:	89ab      	ldrh	r3, [r5, #12]
 80092b0:	059a      	lsls	r2, r3, #22
 80092b2:	d402      	bmi.n	80092ba <_vfiprintf_r+0x2a>
 80092b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80092b6:	f7ff feb8 	bl	800902a <__retarget_lock_acquire_recursive>
 80092ba:	89ab      	ldrh	r3, [r5, #12]
 80092bc:	071b      	lsls	r3, r3, #28
 80092be:	d501      	bpl.n	80092c4 <_vfiprintf_r+0x34>
 80092c0:	692b      	ldr	r3, [r5, #16]
 80092c2:	b99b      	cbnz	r3, 80092ec <_vfiprintf_r+0x5c>
 80092c4:	4629      	mov	r1, r5
 80092c6:	4630      	mov	r0, r6
 80092c8:	f7ff fd82 	bl	8008dd0 <__swsetup_r>
 80092cc:	b170      	cbz	r0, 80092ec <_vfiprintf_r+0x5c>
 80092ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80092d0:	07dc      	lsls	r4, r3, #31
 80092d2:	d504      	bpl.n	80092de <_vfiprintf_r+0x4e>
 80092d4:	f04f 30ff 	mov.w	r0, #4294967295
 80092d8:	b01d      	add	sp, #116	@ 0x74
 80092da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092de:	89ab      	ldrh	r3, [r5, #12]
 80092e0:	0598      	lsls	r0, r3, #22
 80092e2:	d4f7      	bmi.n	80092d4 <_vfiprintf_r+0x44>
 80092e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80092e6:	f7ff fea1 	bl	800902c <__retarget_lock_release_recursive>
 80092ea:	e7f3      	b.n	80092d4 <_vfiprintf_r+0x44>
 80092ec:	2300      	movs	r3, #0
 80092ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80092f0:	2320      	movs	r3, #32
 80092f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80092f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80092fa:	2330      	movs	r3, #48	@ 0x30
 80092fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80094ac <_vfiprintf_r+0x21c>
 8009300:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009304:	f04f 0901 	mov.w	r9, #1
 8009308:	4623      	mov	r3, r4
 800930a:	469a      	mov	sl, r3
 800930c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009310:	b10a      	cbz	r2, 8009316 <_vfiprintf_r+0x86>
 8009312:	2a25      	cmp	r2, #37	@ 0x25
 8009314:	d1f9      	bne.n	800930a <_vfiprintf_r+0x7a>
 8009316:	ebba 0b04 	subs.w	fp, sl, r4
 800931a:	d00b      	beq.n	8009334 <_vfiprintf_r+0xa4>
 800931c:	465b      	mov	r3, fp
 800931e:	4622      	mov	r2, r4
 8009320:	4629      	mov	r1, r5
 8009322:	4630      	mov	r0, r6
 8009324:	f7ff ffa1 	bl	800926a <__sfputs_r>
 8009328:	3001      	adds	r0, #1
 800932a:	f000 80a7 	beq.w	800947c <_vfiprintf_r+0x1ec>
 800932e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009330:	445a      	add	r2, fp
 8009332:	9209      	str	r2, [sp, #36]	@ 0x24
 8009334:	f89a 3000 	ldrb.w	r3, [sl]
 8009338:	2b00      	cmp	r3, #0
 800933a:	f000 809f 	beq.w	800947c <_vfiprintf_r+0x1ec>
 800933e:	2300      	movs	r3, #0
 8009340:	f04f 32ff 	mov.w	r2, #4294967295
 8009344:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009348:	f10a 0a01 	add.w	sl, sl, #1
 800934c:	9304      	str	r3, [sp, #16]
 800934e:	9307      	str	r3, [sp, #28]
 8009350:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009354:	931a      	str	r3, [sp, #104]	@ 0x68
 8009356:	4654      	mov	r4, sl
 8009358:	2205      	movs	r2, #5
 800935a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800935e:	4853      	ldr	r0, [pc, #332]	@ (80094ac <_vfiprintf_r+0x21c>)
 8009360:	f7f6 ff3e 	bl	80001e0 <memchr>
 8009364:	9a04      	ldr	r2, [sp, #16]
 8009366:	b9d8      	cbnz	r0, 80093a0 <_vfiprintf_r+0x110>
 8009368:	06d1      	lsls	r1, r2, #27
 800936a:	bf44      	itt	mi
 800936c:	2320      	movmi	r3, #32
 800936e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009372:	0713      	lsls	r3, r2, #28
 8009374:	bf44      	itt	mi
 8009376:	232b      	movmi	r3, #43	@ 0x2b
 8009378:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800937c:	f89a 3000 	ldrb.w	r3, [sl]
 8009380:	2b2a      	cmp	r3, #42	@ 0x2a
 8009382:	d015      	beq.n	80093b0 <_vfiprintf_r+0x120>
 8009384:	9a07      	ldr	r2, [sp, #28]
 8009386:	4654      	mov	r4, sl
 8009388:	2000      	movs	r0, #0
 800938a:	f04f 0c0a 	mov.w	ip, #10
 800938e:	4621      	mov	r1, r4
 8009390:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009394:	3b30      	subs	r3, #48	@ 0x30
 8009396:	2b09      	cmp	r3, #9
 8009398:	d94b      	bls.n	8009432 <_vfiprintf_r+0x1a2>
 800939a:	b1b0      	cbz	r0, 80093ca <_vfiprintf_r+0x13a>
 800939c:	9207      	str	r2, [sp, #28]
 800939e:	e014      	b.n	80093ca <_vfiprintf_r+0x13a>
 80093a0:	eba0 0308 	sub.w	r3, r0, r8
 80093a4:	fa09 f303 	lsl.w	r3, r9, r3
 80093a8:	4313      	orrs	r3, r2
 80093aa:	9304      	str	r3, [sp, #16]
 80093ac:	46a2      	mov	sl, r4
 80093ae:	e7d2      	b.n	8009356 <_vfiprintf_r+0xc6>
 80093b0:	9b03      	ldr	r3, [sp, #12]
 80093b2:	1d19      	adds	r1, r3, #4
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	9103      	str	r1, [sp, #12]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	bfbb      	ittet	lt
 80093bc:	425b      	neglt	r3, r3
 80093be:	f042 0202 	orrlt.w	r2, r2, #2
 80093c2:	9307      	strge	r3, [sp, #28]
 80093c4:	9307      	strlt	r3, [sp, #28]
 80093c6:	bfb8      	it	lt
 80093c8:	9204      	strlt	r2, [sp, #16]
 80093ca:	7823      	ldrb	r3, [r4, #0]
 80093cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80093ce:	d10a      	bne.n	80093e6 <_vfiprintf_r+0x156>
 80093d0:	7863      	ldrb	r3, [r4, #1]
 80093d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80093d4:	d132      	bne.n	800943c <_vfiprintf_r+0x1ac>
 80093d6:	9b03      	ldr	r3, [sp, #12]
 80093d8:	1d1a      	adds	r2, r3, #4
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	9203      	str	r2, [sp, #12]
 80093de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80093e2:	3402      	adds	r4, #2
 80093e4:	9305      	str	r3, [sp, #20]
 80093e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80094bc <_vfiprintf_r+0x22c>
 80093ea:	7821      	ldrb	r1, [r4, #0]
 80093ec:	2203      	movs	r2, #3
 80093ee:	4650      	mov	r0, sl
 80093f0:	f7f6 fef6 	bl	80001e0 <memchr>
 80093f4:	b138      	cbz	r0, 8009406 <_vfiprintf_r+0x176>
 80093f6:	9b04      	ldr	r3, [sp, #16]
 80093f8:	eba0 000a 	sub.w	r0, r0, sl
 80093fc:	2240      	movs	r2, #64	@ 0x40
 80093fe:	4082      	lsls	r2, r0
 8009400:	4313      	orrs	r3, r2
 8009402:	3401      	adds	r4, #1
 8009404:	9304      	str	r3, [sp, #16]
 8009406:	f814 1b01 	ldrb.w	r1, [r4], #1
 800940a:	4829      	ldr	r0, [pc, #164]	@ (80094b0 <_vfiprintf_r+0x220>)
 800940c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009410:	2206      	movs	r2, #6
 8009412:	f7f6 fee5 	bl	80001e0 <memchr>
 8009416:	2800      	cmp	r0, #0
 8009418:	d03f      	beq.n	800949a <_vfiprintf_r+0x20a>
 800941a:	4b26      	ldr	r3, [pc, #152]	@ (80094b4 <_vfiprintf_r+0x224>)
 800941c:	bb1b      	cbnz	r3, 8009466 <_vfiprintf_r+0x1d6>
 800941e:	9b03      	ldr	r3, [sp, #12]
 8009420:	3307      	adds	r3, #7
 8009422:	f023 0307 	bic.w	r3, r3, #7
 8009426:	3308      	adds	r3, #8
 8009428:	9303      	str	r3, [sp, #12]
 800942a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800942c:	443b      	add	r3, r7
 800942e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009430:	e76a      	b.n	8009308 <_vfiprintf_r+0x78>
 8009432:	fb0c 3202 	mla	r2, ip, r2, r3
 8009436:	460c      	mov	r4, r1
 8009438:	2001      	movs	r0, #1
 800943a:	e7a8      	b.n	800938e <_vfiprintf_r+0xfe>
 800943c:	2300      	movs	r3, #0
 800943e:	3401      	adds	r4, #1
 8009440:	9305      	str	r3, [sp, #20]
 8009442:	4619      	mov	r1, r3
 8009444:	f04f 0c0a 	mov.w	ip, #10
 8009448:	4620      	mov	r0, r4
 800944a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800944e:	3a30      	subs	r2, #48	@ 0x30
 8009450:	2a09      	cmp	r2, #9
 8009452:	d903      	bls.n	800945c <_vfiprintf_r+0x1cc>
 8009454:	2b00      	cmp	r3, #0
 8009456:	d0c6      	beq.n	80093e6 <_vfiprintf_r+0x156>
 8009458:	9105      	str	r1, [sp, #20]
 800945a:	e7c4      	b.n	80093e6 <_vfiprintf_r+0x156>
 800945c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009460:	4604      	mov	r4, r0
 8009462:	2301      	movs	r3, #1
 8009464:	e7f0      	b.n	8009448 <_vfiprintf_r+0x1b8>
 8009466:	ab03      	add	r3, sp, #12
 8009468:	9300      	str	r3, [sp, #0]
 800946a:	462a      	mov	r2, r5
 800946c:	4b12      	ldr	r3, [pc, #72]	@ (80094b8 <_vfiprintf_r+0x228>)
 800946e:	a904      	add	r1, sp, #16
 8009470:	4630      	mov	r0, r6
 8009472:	f3af 8000 	nop.w
 8009476:	4607      	mov	r7, r0
 8009478:	1c78      	adds	r0, r7, #1
 800947a:	d1d6      	bne.n	800942a <_vfiprintf_r+0x19a>
 800947c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800947e:	07d9      	lsls	r1, r3, #31
 8009480:	d405      	bmi.n	800948e <_vfiprintf_r+0x1fe>
 8009482:	89ab      	ldrh	r3, [r5, #12]
 8009484:	059a      	lsls	r2, r3, #22
 8009486:	d402      	bmi.n	800948e <_vfiprintf_r+0x1fe>
 8009488:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800948a:	f7ff fdcf 	bl	800902c <__retarget_lock_release_recursive>
 800948e:	89ab      	ldrh	r3, [r5, #12]
 8009490:	065b      	lsls	r3, r3, #25
 8009492:	f53f af1f 	bmi.w	80092d4 <_vfiprintf_r+0x44>
 8009496:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009498:	e71e      	b.n	80092d8 <_vfiprintf_r+0x48>
 800949a:	ab03      	add	r3, sp, #12
 800949c:	9300      	str	r3, [sp, #0]
 800949e:	462a      	mov	r2, r5
 80094a0:	4b05      	ldr	r3, [pc, #20]	@ (80094b8 <_vfiprintf_r+0x228>)
 80094a2:	a904      	add	r1, sp, #16
 80094a4:	4630      	mov	r0, r6
 80094a6:	f000 f879 	bl	800959c <_printf_i>
 80094aa:	e7e4      	b.n	8009476 <_vfiprintf_r+0x1e6>
 80094ac:	0800a6c8 	.word	0x0800a6c8
 80094b0:	0800a6d2 	.word	0x0800a6d2
 80094b4:	00000000 	.word	0x00000000
 80094b8:	0800926b 	.word	0x0800926b
 80094bc:	0800a6ce 	.word	0x0800a6ce

080094c0 <_printf_common>:
 80094c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094c4:	4616      	mov	r6, r2
 80094c6:	4698      	mov	r8, r3
 80094c8:	688a      	ldr	r2, [r1, #8]
 80094ca:	690b      	ldr	r3, [r1, #16]
 80094cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80094d0:	4293      	cmp	r3, r2
 80094d2:	bfb8      	it	lt
 80094d4:	4613      	movlt	r3, r2
 80094d6:	6033      	str	r3, [r6, #0]
 80094d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80094dc:	4607      	mov	r7, r0
 80094de:	460c      	mov	r4, r1
 80094e0:	b10a      	cbz	r2, 80094e6 <_printf_common+0x26>
 80094e2:	3301      	adds	r3, #1
 80094e4:	6033      	str	r3, [r6, #0]
 80094e6:	6823      	ldr	r3, [r4, #0]
 80094e8:	0699      	lsls	r1, r3, #26
 80094ea:	bf42      	ittt	mi
 80094ec:	6833      	ldrmi	r3, [r6, #0]
 80094ee:	3302      	addmi	r3, #2
 80094f0:	6033      	strmi	r3, [r6, #0]
 80094f2:	6825      	ldr	r5, [r4, #0]
 80094f4:	f015 0506 	ands.w	r5, r5, #6
 80094f8:	d106      	bne.n	8009508 <_printf_common+0x48>
 80094fa:	f104 0a19 	add.w	sl, r4, #25
 80094fe:	68e3      	ldr	r3, [r4, #12]
 8009500:	6832      	ldr	r2, [r6, #0]
 8009502:	1a9b      	subs	r3, r3, r2
 8009504:	42ab      	cmp	r3, r5
 8009506:	dc26      	bgt.n	8009556 <_printf_common+0x96>
 8009508:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800950c:	6822      	ldr	r2, [r4, #0]
 800950e:	3b00      	subs	r3, #0
 8009510:	bf18      	it	ne
 8009512:	2301      	movne	r3, #1
 8009514:	0692      	lsls	r2, r2, #26
 8009516:	d42b      	bmi.n	8009570 <_printf_common+0xb0>
 8009518:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800951c:	4641      	mov	r1, r8
 800951e:	4638      	mov	r0, r7
 8009520:	47c8      	blx	r9
 8009522:	3001      	adds	r0, #1
 8009524:	d01e      	beq.n	8009564 <_printf_common+0xa4>
 8009526:	6823      	ldr	r3, [r4, #0]
 8009528:	6922      	ldr	r2, [r4, #16]
 800952a:	f003 0306 	and.w	r3, r3, #6
 800952e:	2b04      	cmp	r3, #4
 8009530:	bf02      	ittt	eq
 8009532:	68e5      	ldreq	r5, [r4, #12]
 8009534:	6833      	ldreq	r3, [r6, #0]
 8009536:	1aed      	subeq	r5, r5, r3
 8009538:	68a3      	ldr	r3, [r4, #8]
 800953a:	bf0c      	ite	eq
 800953c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009540:	2500      	movne	r5, #0
 8009542:	4293      	cmp	r3, r2
 8009544:	bfc4      	itt	gt
 8009546:	1a9b      	subgt	r3, r3, r2
 8009548:	18ed      	addgt	r5, r5, r3
 800954a:	2600      	movs	r6, #0
 800954c:	341a      	adds	r4, #26
 800954e:	42b5      	cmp	r5, r6
 8009550:	d11a      	bne.n	8009588 <_printf_common+0xc8>
 8009552:	2000      	movs	r0, #0
 8009554:	e008      	b.n	8009568 <_printf_common+0xa8>
 8009556:	2301      	movs	r3, #1
 8009558:	4652      	mov	r2, sl
 800955a:	4641      	mov	r1, r8
 800955c:	4638      	mov	r0, r7
 800955e:	47c8      	blx	r9
 8009560:	3001      	adds	r0, #1
 8009562:	d103      	bne.n	800956c <_printf_common+0xac>
 8009564:	f04f 30ff 	mov.w	r0, #4294967295
 8009568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800956c:	3501      	adds	r5, #1
 800956e:	e7c6      	b.n	80094fe <_printf_common+0x3e>
 8009570:	18e1      	adds	r1, r4, r3
 8009572:	1c5a      	adds	r2, r3, #1
 8009574:	2030      	movs	r0, #48	@ 0x30
 8009576:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800957a:	4422      	add	r2, r4
 800957c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009580:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009584:	3302      	adds	r3, #2
 8009586:	e7c7      	b.n	8009518 <_printf_common+0x58>
 8009588:	2301      	movs	r3, #1
 800958a:	4622      	mov	r2, r4
 800958c:	4641      	mov	r1, r8
 800958e:	4638      	mov	r0, r7
 8009590:	47c8      	blx	r9
 8009592:	3001      	adds	r0, #1
 8009594:	d0e6      	beq.n	8009564 <_printf_common+0xa4>
 8009596:	3601      	adds	r6, #1
 8009598:	e7d9      	b.n	800954e <_printf_common+0x8e>
	...

0800959c <_printf_i>:
 800959c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095a0:	7e0f      	ldrb	r7, [r1, #24]
 80095a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80095a4:	2f78      	cmp	r7, #120	@ 0x78
 80095a6:	4691      	mov	r9, r2
 80095a8:	4680      	mov	r8, r0
 80095aa:	460c      	mov	r4, r1
 80095ac:	469a      	mov	sl, r3
 80095ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80095b2:	d807      	bhi.n	80095c4 <_printf_i+0x28>
 80095b4:	2f62      	cmp	r7, #98	@ 0x62
 80095b6:	d80a      	bhi.n	80095ce <_printf_i+0x32>
 80095b8:	2f00      	cmp	r7, #0
 80095ba:	f000 80d1 	beq.w	8009760 <_printf_i+0x1c4>
 80095be:	2f58      	cmp	r7, #88	@ 0x58
 80095c0:	f000 80b8 	beq.w	8009734 <_printf_i+0x198>
 80095c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80095c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80095cc:	e03a      	b.n	8009644 <_printf_i+0xa8>
 80095ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80095d2:	2b15      	cmp	r3, #21
 80095d4:	d8f6      	bhi.n	80095c4 <_printf_i+0x28>
 80095d6:	a101      	add	r1, pc, #4	@ (adr r1, 80095dc <_printf_i+0x40>)
 80095d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80095dc:	08009635 	.word	0x08009635
 80095e0:	08009649 	.word	0x08009649
 80095e4:	080095c5 	.word	0x080095c5
 80095e8:	080095c5 	.word	0x080095c5
 80095ec:	080095c5 	.word	0x080095c5
 80095f0:	080095c5 	.word	0x080095c5
 80095f4:	08009649 	.word	0x08009649
 80095f8:	080095c5 	.word	0x080095c5
 80095fc:	080095c5 	.word	0x080095c5
 8009600:	080095c5 	.word	0x080095c5
 8009604:	080095c5 	.word	0x080095c5
 8009608:	08009747 	.word	0x08009747
 800960c:	08009673 	.word	0x08009673
 8009610:	08009701 	.word	0x08009701
 8009614:	080095c5 	.word	0x080095c5
 8009618:	080095c5 	.word	0x080095c5
 800961c:	08009769 	.word	0x08009769
 8009620:	080095c5 	.word	0x080095c5
 8009624:	08009673 	.word	0x08009673
 8009628:	080095c5 	.word	0x080095c5
 800962c:	080095c5 	.word	0x080095c5
 8009630:	08009709 	.word	0x08009709
 8009634:	6833      	ldr	r3, [r6, #0]
 8009636:	1d1a      	adds	r2, r3, #4
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	6032      	str	r2, [r6, #0]
 800963c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009640:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009644:	2301      	movs	r3, #1
 8009646:	e09c      	b.n	8009782 <_printf_i+0x1e6>
 8009648:	6833      	ldr	r3, [r6, #0]
 800964a:	6820      	ldr	r0, [r4, #0]
 800964c:	1d19      	adds	r1, r3, #4
 800964e:	6031      	str	r1, [r6, #0]
 8009650:	0606      	lsls	r6, r0, #24
 8009652:	d501      	bpl.n	8009658 <_printf_i+0xbc>
 8009654:	681d      	ldr	r5, [r3, #0]
 8009656:	e003      	b.n	8009660 <_printf_i+0xc4>
 8009658:	0645      	lsls	r5, r0, #25
 800965a:	d5fb      	bpl.n	8009654 <_printf_i+0xb8>
 800965c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009660:	2d00      	cmp	r5, #0
 8009662:	da03      	bge.n	800966c <_printf_i+0xd0>
 8009664:	232d      	movs	r3, #45	@ 0x2d
 8009666:	426d      	negs	r5, r5
 8009668:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800966c:	4858      	ldr	r0, [pc, #352]	@ (80097d0 <_printf_i+0x234>)
 800966e:	230a      	movs	r3, #10
 8009670:	e011      	b.n	8009696 <_printf_i+0xfa>
 8009672:	6821      	ldr	r1, [r4, #0]
 8009674:	6833      	ldr	r3, [r6, #0]
 8009676:	0608      	lsls	r0, r1, #24
 8009678:	f853 5b04 	ldr.w	r5, [r3], #4
 800967c:	d402      	bmi.n	8009684 <_printf_i+0xe8>
 800967e:	0649      	lsls	r1, r1, #25
 8009680:	bf48      	it	mi
 8009682:	b2ad      	uxthmi	r5, r5
 8009684:	2f6f      	cmp	r7, #111	@ 0x6f
 8009686:	4852      	ldr	r0, [pc, #328]	@ (80097d0 <_printf_i+0x234>)
 8009688:	6033      	str	r3, [r6, #0]
 800968a:	bf14      	ite	ne
 800968c:	230a      	movne	r3, #10
 800968e:	2308      	moveq	r3, #8
 8009690:	2100      	movs	r1, #0
 8009692:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009696:	6866      	ldr	r6, [r4, #4]
 8009698:	60a6      	str	r6, [r4, #8]
 800969a:	2e00      	cmp	r6, #0
 800969c:	db05      	blt.n	80096aa <_printf_i+0x10e>
 800969e:	6821      	ldr	r1, [r4, #0]
 80096a0:	432e      	orrs	r6, r5
 80096a2:	f021 0104 	bic.w	r1, r1, #4
 80096a6:	6021      	str	r1, [r4, #0]
 80096a8:	d04b      	beq.n	8009742 <_printf_i+0x1a6>
 80096aa:	4616      	mov	r6, r2
 80096ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80096b0:	fb03 5711 	mls	r7, r3, r1, r5
 80096b4:	5dc7      	ldrb	r7, [r0, r7]
 80096b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80096ba:	462f      	mov	r7, r5
 80096bc:	42bb      	cmp	r3, r7
 80096be:	460d      	mov	r5, r1
 80096c0:	d9f4      	bls.n	80096ac <_printf_i+0x110>
 80096c2:	2b08      	cmp	r3, #8
 80096c4:	d10b      	bne.n	80096de <_printf_i+0x142>
 80096c6:	6823      	ldr	r3, [r4, #0]
 80096c8:	07df      	lsls	r7, r3, #31
 80096ca:	d508      	bpl.n	80096de <_printf_i+0x142>
 80096cc:	6923      	ldr	r3, [r4, #16]
 80096ce:	6861      	ldr	r1, [r4, #4]
 80096d0:	4299      	cmp	r1, r3
 80096d2:	bfde      	ittt	le
 80096d4:	2330      	movle	r3, #48	@ 0x30
 80096d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80096da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80096de:	1b92      	subs	r2, r2, r6
 80096e0:	6122      	str	r2, [r4, #16]
 80096e2:	f8cd a000 	str.w	sl, [sp]
 80096e6:	464b      	mov	r3, r9
 80096e8:	aa03      	add	r2, sp, #12
 80096ea:	4621      	mov	r1, r4
 80096ec:	4640      	mov	r0, r8
 80096ee:	f7ff fee7 	bl	80094c0 <_printf_common>
 80096f2:	3001      	adds	r0, #1
 80096f4:	d14a      	bne.n	800978c <_printf_i+0x1f0>
 80096f6:	f04f 30ff 	mov.w	r0, #4294967295
 80096fa:	b004      	add	sp, #16
 80096fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009700:	6823      	ldr	r3, [r4, #0]
 8009702:	f043 0320 	orr.w	r3, r3, #32
 8009706:	6023      	str	r3, [r4, #0]
 8009708:	4832      	ldr	r0, [pc, #200]	@ (80097d4 <_printf_i+0x238>)
 800970a:	2778      	movs	r7, #120	@ 0x78
 800970c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009710:	6823      	ldr	r3, [r4, #0]
 8009712:	6831      	ldr	r1, [r6, #0]
 8009714:	061f      	lsls	r7, r3, #24
 8009716:	f851 5b04 	ldr.w	r5, [r1], #4
 800971a:	d402      	bmi.n	8009722 <_printf_i+0x186>
 800971c:	065f      	lsls	r7, r3, #25
 800971e:	bf48      	it	mi
 8009720:	b2ad      	uxthmi	r5, r5
 8009722:	6031      	str	r1, [r6, #0]
 8009724:	07d9      	lsls	r1, r3, #31
 8009726:	bf44      	itt	mi
 8009728:	f043 0320 	orrmi.w	r3, r3, #32
 800972c:	6023      	strmi	r3, [r4, #0]
 800972e:	b11d      	cbz	r5, 8009738 <_printf_i+0x19c>
 8009730:	2310      	movs	r3, #16
 8009732:	e7ad      	b.n	8009690 <_printf_i+0xf4>
 8009734:	4826      	ldr	r0, [pc, #152]	@ (80097d0 <_printf_i+0x234>)
 8009736:	e7e9      	b.n	800970c <_printf_i+0x170>
 8009738:	6823      	ldr	r3, [r4, #0]
 800973a:	f023 0320 	bic.w	r3, r3, #32
 800973e:	6023      	str	r3, [r4, #0]
 8009740:	e7f6      	b.n	8009730 <_printf_i+0x194>
 8009742:	4616      	mov	r6, r2
 8009744:	e7bd      	b.n	80096c2 <_printf_i+0x126>
 8009746:	6833      	ldr	r3, [r6, #0]
 8009748:	6825      	ldr	r5, [r4, #0]
 800974a:	6961      	ldr	r1, [r4, #20]
 800974c:	1d18      	adds	r0, r3, #4
 800974e:	6030      	str	r0, [r6, #0]
 8009750:	062e      	lsls	r6, r5, #24
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	d501      	bpl.n	800975a <_printf_i+0x1be>
 8009756:	6019      	str	r1, [r3, #0]
 8009758:	e002      	b.n	8009760 <_printf_i+0x1c4>
 800975a:	0668      	lsls	r0, r5, #25
 800975c:	d5fb      	bpl.n	8009756 <_printf_i+0x1ba>
 800975e:	8019      	strh	r1, [r3, #0]
 8009760:	2300      	movs	r3, #0
 8009762:	6123      	str	r3, [r4, #16]
 8009764:	4616      	mov	r6, r2
 8009766:	e7bc      	b.n	80096e2 <_printf_i+0x146>
 8009768:	6833      	ldr	r3, [r6, #0]
 800976a:	1d1a      	adds	r2, r3, #4
 800976c:	6032      	str	r2, [r6, #0]
 800976e:	681e      	ldr	r6, [r3, #0]
 8009770:	6862      	ldr	r2, [r4, #4]
 8009772:	2100      	movs	r1, #0
 8009774:	4630      	mov	r0, r6
 8009776:	f7f6 fd33 	bl	80001e0 <memchr>
 800977a:	b108      	cbz	r0, 8009780 <_printf_i+0x1e4>
 800977c:	1b80      	subs	r0, r0, r6
 800977e:	6060      	str	r0, [r4, #4]
 8009780:	6863      	ldr	r3, [r4, #4]
 8009782:	6123      	str	r3, [r4, #16]
 8009784:	2300      	movs	r3, #0
 8009786:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800978a:	e7aa      	b.n	80096e2 <_printf_i+0x146>
 800978c:	6923      	ldr	r3, [r4, #16]
 800978e:	4632      	mov	r2, r6
 8009790:	4649      	mov	r1, r9
 8009792:	4640      	mov	r0, r8
 8009794:	47d0      	blx	sl
 8009796:	3001      	adds	r0, #1
 8009798:	d0ad      	beq.n	80096f6 <_printf_i+0x15a>
 800979a:	6823      	ldr	r3, [r4, #0]
 800979c:	079b      	lsls	r3, r3, #30
 800979e:	d413      	bmi.n	80097c8 <_printf_i+0x22c>
 80097a0:	68e0      	ldr	r0, [r4, #12]
 80097a2:	9b03      	ldr	r3, [sp, #12]
 80097a4:	4298      	cmp	r0, r3
 80097a6:	bfb8      	it	lt
 80097a8:	4618      	movlt	r0, r3
 80097aa:	e7a6      	b.n	80096fa <_printf_i+0x15e>
 80097ac:	2301      	movs	r3, #1
 80097ae:	4632      	mov	r2, r6
 80097b0:	4649      	mov	r1, r9
 80097b2:	4640      	mov	r0, r8
 80097b4:	47d0      	blx	sl
 80097b6:	3001      	adds	r0, #1
 80097b8:	d09d      	beq.n	80096f6 <_printf_i+0x15a>
 80097ba:	3501      	adds	r5, #1
 80097bc:	68e3      	ldr	r3, [r4, #12]
 80097be:	9903      	ldr	r1, [sp, #12]
 80097c0:	1a5b      	subs	r3, r3, r1
 80097c2:	42ab      	cmp	r3, r5
 80097c4:	dcf2      	bgt.n	80097ac <_printf_i+0x210>
 80097c6:	e7eb      	b.n	80097a0 <_printf_i+0x204>
 80097c8:	2500      	movs	r5, #0
 80097ca:	f104 0619 	add.w	r6, r4, #25
 80097ce:	e7f5      	b.n	80097bc <_printf_i+0x220>
 80097d0:	0800a6d9 	.word	0x0800a6d9
 80097d4:	0800a6ea 	.word	0x0800a6ea

080097d8 <__sflush_r>:
 80097d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80097dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097e0:	0716      	lsls	r6, r2, #28
 80097e2:	4605      	mov	r5, r0
 80097e4:	460c      	mov	r4, r1
 80097e6:	d454      	bmi.n	8009892 <__sflush_r+0xba>
 80097e8:	684b      	ldr	r3, [r1, #4]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	dc02      	bgt.n	80097f4 <__sflush_r+0x1c>
 80097ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	dd48      	ble.n	8009886 <__sflush_r+0xae>
 80097f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80097f6:	2e00      	cmp	r6, #0
 80097f8:	d045      	beq.n	8009886 <__sflush_r+0xae>
 80097fa:	2300      	movs	r3, #0
 80097fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009800:	682f      	ldr	r7, [r5, #0]
 8009802:	6a21      	ldr	r1, [r4, #32]
 8009804:	602b      	str	r3, [r5, #0]
 8009806:	d030      	beq.n	800986a <__sflush_r+0x92>
 8009808:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800980a:	89a3      	ldrh	r3, [r4, #12]
 800980c:	0759      	lsls	r1, r3, #29
 800980e:	d505      	bpl.n	800981c <__sflush_r+0x44>
 8009810:	6863      	ldr	r3, [r4, #4]
 8009812:	1ad2      	subs	r2, r2, r3
 8009814:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009816:	b10b      	cbz	r3, 800981c <__sflush_r+0x44>
 8009818:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800981a:	1ad2      	subs	r2, r2, r3
 800981c:	2300      	movs	r3, #0
 800981e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009820:	6a21      	ldr	r1, [r4, #32]
 8009822:	4628      	mov	r0, r5
 8009824:	47b0      	blx	r6
 8009826:	1c43      	adds	r3, r0, #1
 8009828:	89a3      	ldrh	r3, [r4, #12]
 800982a:	d106      	bne.n	800983a <__sflush_r+0x62>
 800982c:	6829      	ldr	r1, [r5, #0]
 800982e:	291d      	cmp	r1, #29
 8009830:	d82b      	bhi.n	800988a <__sflush_r+0xb2>
 8009832:	4a2a      	ldr	r2, [pc, #168]	@ (80098dc <__sflush_r+0x104>)
 8009834:	40ca      	lsrs	r2, r1
 8009836:	07d6      	lsls	r6, r2, #31
 8009838:	d527      	bpl.n	800988a <__sflush_r+0xb2>
 800983a:	2200      	movs	r2, #0
 800983c:	6062      	str	r2, [r4, #4]
 800983e:	04d9      	lsls	r1, r3, #19
 8009840:	6922      	ldr	r2, [r4, #16]
 8009842:	6022      	str	r2, [r4, #0]
 8009844:	d504      	bpl.n	8009850 <__sflush_r+0x78>
 8009846:	1c42      	adds	r2, r0, #1
 8009848:	d101      	bne.n	800984e <__sflush_r+0x76>
 800984a:	682b      	ldr	r3, [r5, #0]
 800984c:	b903      	cbnz	r3, 8009850 <__sflush_r+0x78>
 800984e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009850:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009852:	602f      	str	r7, [r5, #0]
 8009854:	b1b9      	cbz	r1, 8009886 <__sflush_r+0xae>
 8009856:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800985a:	4299      	cmp	r1, r3
 800985c:	d002      	beq.n	8009864 <__sflush_r+0x8c>
 800985e:	4628      	mov	r0, r5
 8009860:	f7ff fbf4 	bl	800904c <_free_r>
 8009864:	2300      	movs	r3, #0
 8009866:	6363      	str	r3, [r4, #52]	@ 0x34
 8009868:	e00d      	b.n	8009886 <__sflush_r+0xae>
 800986a:	2301      	movs	r3, #1
 800986c:	4628      	mov	r0, r5
 800986e:	47b0      	blx	r6
 8009870:	4602      	mov	r2, r0
 8009872:	1c50      	adds	r0, r2, #1
 8009874:	d1c9      	bne.n	800980a <__sflush_r+0x32>
 8009876:	682b      	ldr	r3, [r5, #0]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d0c6      	beq.n	800980a <__sflush_r+0x32>
 800987c:	2b1d      	cmp	r3, #29
 800987e:	d001      	beq.n	8009884 <__sflush_r+0xac>
 8009880:	2b16      	cmp	r3, #22
 8009882:	d11e      	bne.n	80098c2 <__sflush_r+0xea>
 8009884:	602f      	str	r7, [r5, #0]
 8009886:	2000      	movs	r0, #0
 8009888:	e022      	b.n	80098d0 <__sflush_r+0xf8>
 800988a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800988e:	b21b      	sxth	r3, r3
 8009890:	e01b      	b.n	80098ca <__sflush_r+0xf2>
 8009892:	690f      	ldr	r7, [r1, #16]
 8009894:	2f00      	cmp	r7, #0
 8009896:	d0f6      	beq.n	8009886 <__sflush_r+0xae>
 8009898:	0793      	lsls	r3, r2, #30
 800989a:	680e      	ldr	r6, [r1, #0]
 800989c:	bf08      	it	eq
 800989e:	694b      	ldreq	r3, [r1, #20]
 80098a0:	600f      	str	r7, [r1, #0]
 80098a2:	bf18      	it	ne
 80098a4:	2300      	movne	r3, #0
 80098a6:	eba6 0807 	sub.w	r8, r6, r7
 80098aa:	608b      	str	r3, [r1, #8]
 80098ac:	f1b8 0f00 	cmp.w	r8, #0
 80098b0:	dde9      	ble.n	8009886 <__sflush_r+0xae>
 80098b2:	6a21      	ldr	r1, [r4, #32]
 80098b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80098b6:	4643      	mov	r3, r8
 80098b8:	463a      	mov	r2, r7
 80098ba:	4628      	mov	r0, r5
 80098bc:	47b0      	blx	r6
 80098be:	2800      	cmp	r0, #0
 80098c0:	dc08      	bgt.n	80098d4 <__sflush_r+0xfc>
 80098c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098ca:	81a3      	strh	r3, [r4, #12]
 80098cc:	f04f 30ff 	mov.w	r0, #4294967295
 80098d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098d4:	4407      	add	r7, r0
 80098d6:	eba8 0800 	sub.w	r8, r8, r0
 80098da:	e7e7      	b.n	80098ac <__sflush_r+0xd4>
 80098dc:	20400001 	.word	0x20400001

080098e0 <_fflush_r>:
 80098e0:	b538      	push	{r3, r4, r5, lr}
 80098e2:	690b      	ldr	r3, [r1, #16]
 80098e4:	4605      	mov	r5, r0
 80098e6:	460c      	mov	r4, r1
 80098e8:	b913      	cbnz	r3, 80098f0 <_fflush_r+0x10>
 80098ea:	2500      	movs	r5, #0
 80098ec:	4628      	mov	r0, r5
 80098ee:	bd38      	pop	{r3, r4, r5, pc}
 80098f0:	b118      	cbz	r0, 80098fa <_fflush_r+0x1a>
 80098f2:	6a03      	ldr	r3, [r0, #32]
 80098f4:	b90b      	cbnz	r3, 80098fa <_fflush_r+0x1a>
 80098f6:	f7ff f943 	bl	8008b80 <__sinit>
 80098fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d0f3      	beq.n	80098ea <_fflush_r+0xa>
 8009902:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009904:	07d0      	lsls	r0, r2, #31
 8009906:	d404      	bmi.n	8009912 <_fflush_r+0x32>
 8009908:	0599      	lsls	r1, r3, #22
 800990a:	d402      	bmi.n	8009912 <_fflush_r+0x32>
 800990c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800990e:	f7ff fb8c 	bl	800902a <__retarget_lock_acquire_recursive>
 8009912:	4628      	mov	r0, r5
 8009914:	4621      	mov	r1, r4
 8009916:	f7ff ff5f 	bl	80097d8 <__sflush_r>
 800991a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800991c:	07da      	lsls	r2, r3, #31
 800991e:	4605      	mov	r5, r0
 8009920:	d4e4      	bmi.n	80098ec <_fflush_r+0xc>
 8009922:	89a3      	ldrh	r3, [r4, #12]
 8009924:	059b      	lsls	r3, r3, #22
 8009926:	d4e1      	bmi.n	80098ec <_fflush_r+0xc>
 8009928:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800992a:	f7ff fb7f 	bl	800902c <__retarget_lock_release_recursive>
 800992e:	e7dd      	b.n	80098ec <_fflush_r+0xc>

08009930 <__swhatbuf_r>:
 8009930:	b570      	push	{r4, r5, r6, lr}
 8009932:	460c      	mov	r4, r1
 8009934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009938:	2900      	cmp	r1, #0
 800993a:	b096      	sub	sp, #88	@ 0x58
 800993c:	4615      	mov	r5, r2
 800993e:	461e      	mov	r6, r3
 8009940:	da0d      	bge.n	800995e <__swhatbuf_r+0x2e>
 8009942:	89a3      	ldrh	r3, [r4, #12]
 8009944:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009948:	f04f 0100 	mov.w	r1, #0
 800994c:	bf14      	ite	ne
 800994e:	2340      	movne	r3, #64	@ 0x40
 8009950:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009954:	2000      	movs	r0, #0
 8009956:	6031      	str	r1, [r6, #0]
 8009958:	602b      	str	r3, [r5, #0]
 800995a:	b016      	add	sp, #88	@ 0x58
 800995c:	bd70      	pop	{r4, r5, r6, pc}
 800995e:	466a      	mov	r2, sp
 8009960:	f000 f848 	bl	80099f4 <_fstat_r>
 8009964:	2800      	cmp	r0, #0
 8009966:	dbec      	blt.n	8009942 <__swhatbuf_r+0x12>
 8009968:	9901      	ldr	r1, [sp, #4]
 800996a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800996e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009972:	4259      	negs	r1, r3
 8009974:	4159      	adcs	r1, r3
 8009976:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800997a:	e7eb      	b.n	8009954 <__swhatbuf_r+0x24>

0800997c <__smakebuf_r>:
 800997c:	898b      	ldrh	r3, [r1, #12]
 800997e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009980:	079d      	lsls	r5, r3, #30
 8009982:	4606      	mov	r6, r0
 8009984:	460c      	mov	r4, r1
 8009986:	d507      	bpl.n	8009998 <__smakebuf_r+0x1c>
 8009988:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800998c:	6023      	str	r3, [r4, #0]
 800998e:	6123      	str	r3, [r4, #16]
 8009990:	2301      	movs	r3, #1
 8009992:	6163      	str	r3, [r4, #20]
 8009994:	b003      	add	sp, #12
 8009996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009998:	ab01      	add	r3, sp, #4
 800999a:	466a      	mov	r2, sp
 800999c:	f7ff ffc8 	bl	8009930 <__swhatbuf_r>
 80099a0:	9f00      	ldr	r7, [sp, #0]
 80099a2:	4605      	mov	r5, r0
 80099a4:	4639      	mov	r1, r7
 80099a6:	4630      	mov	r0, r6
 80099a8:	f7ff fbbc 	bl	8009124 <_malloc_r>
 80099ac:	b948      	cbnz	r0, 80099c2 <__smakebuf_r+0x46>
 80099ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099b2:	059a      	lsls	r2, r3, #22
 80099b4:	d4ee      	bmi.n	8009994 <__smakebuf_r+0x18>
 80099b6:	f023 0303 	bic.w	r3, r3, #3
 80099ba:	f043 0302 	orr.w	r3, r3, #2
 80099be:	81a3      	strh	r3, [r4, #12]
 80099c0:	e7e2      	b.n	8009988 <__smakebuf_r+0xc>
 80099c2:	89a3      	ldrh	r3, [r4, #12]
 80099c4:	6020      	str	r0, [r4, #0]
 80099c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099ca:	81a3      	strh	r3, [r4, #12]
 80099cc:	9b01      	ldr	r3, [sp, #4]
 80099ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80099d2:	b15b      	cbz	r3, 80099ec <__smakebuf_r+0x70>
 80099d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099d8:	4630      	mov	r0, r6
 80099da:	f000 f81d 	bl	8009a18 <_isatty_r>
 80099de:	b128      	cbz	r0, 80099ec <__smakebuf_r+0x70>
 80099e0:	89a3      	ldrh	r3, [r4, #12]
 80099e2:	f023 0303 	bic.w	r3, r3, #3
 80099e6:	f043 0301 	orr.w	r3, r3, #1
 80099ea:	81a3      	strh	r3, [r4, #12]
 80099ec:	89a3      	ldrh	r3, [r4, #12]
 80099ee:	431d      	orrs	r5, r3
 80099f0:	81a5      	strh	r5, [r4, #12]
 80099f2:	e7cf      	b.n	8009994 <__smakebuf_r+0x18>

080099f4 <_fstat_r>:
 80099f4:	b538      	push	{r3, r4, r5, lr}
 80099f6:	4d07      	ldr	r5, [pc, #28]	@ (8009a14 <_fstat_r+0x20>)
 80099f8:	2300      	movs	r3, #0
 80099fa:	4604      	mov	r4, r0
 80099fc:	4608      	mov	r0, r1
 80099fe:	4611      	mov	r1, r2
 8009a00:	602b      	str	r3, [r5, #0]
 8009a02:	f7f9 f990 	bl	8002d26 <_fstat>
 8009a06:	1c43      	adds	r3, r0, #1
 8009a08:	d102      	bne.n	8009a10 <_fstat_r+0x1c>
 8009a0a:	682b      	ldr	r3, [r5, #0]
 8009a0c:	b103      	cbz	r3, 8009a10 <_fstat_r+0x1c>
 8009a0e:	6023      	str	r3, [r4, #0]
 8009a10:	bd38      	pop	{r3, r4, r5, pc}
 8009a12:	bf00      	nop
 8009a14:	20008674 	.word	0x20008674

08009a18 <_isatty_r>:
 8009a18:	b538      	push	{r3, r4, r5, lr}
 8009a1a:	4d06      	ldr	r5, [pc, #24]	@ (8009a34 <_isatty_r+0x1c>)
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	4604      	mov	r4, r0
 8009a20:	4608      	mov	r0, r1
 8009a22:	602b      	str	r3, [r5, #0]
 8009a24:	f7f9 f98f 	bl	8002d46 <_isatty>
 8009a28:	1c43      	adds	r3, r0, #1
 8009a2a:	d102      	bne.n	8009a32 <_isatty_r+0x1a>
 8009a2c:	682b      	ldr	r3, [r5, #0]
 8009a2e:	b103      	cbz	r3, 8009a32 <_isatty_r+0x1a>
 8009a30:	6023      	str	r3, [r4, #0]
 8009a32:	bd38      	pop	{r3, r4, r5, pc}
 8009a34:	20008674 	.word	0x20008674

08009a38 <_sbrk_r>:
 8009a38:	b538      	push	{r3, r4, r5, lr}
 8009a3a:	4d06      	ldr	r5, [pc, #24]	@ (8009a54 <_sbrk_r+0x1c>)
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	4604      	mov	r4, r0
 8009a40:	4608      	mov	r0, r1
 8009a42:	602b      	str	r3, [r5, #0]
 8009a44:	f7f9 f998 	bl	8002d78 <_sbrk>
 8009a48:	1c43      	adds	r3, r0, #1
 8009a4a:	d102      	bne.n	8009a52 <_sbrk_r+0x1a>
 8009a4c:	682b      	ldr	r3, [r5, #0]
 8009a4e:	b103      	cbz	r3, 8009a52 <_sbrk_r+0x1a>
 8009a50:	6023      	str	r3, [r4, #0]
 8009a52:	bd38      	pop	{r3, r4, r5, pc}
 8009a54:	20008674 	.word	0x20008674

08009a58 <cosf>:
 8009a58:	ee10 3a10 	vmov	r3, s0
 8009a5c:	b507      	push	{r0, r1, r2, lr}
 8009a5e:	4a1e      	ldr	r2, [pc, #120]	@ (8009ad8 <cosf+0x80>)
 8009a60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d806      	bhi.n	8009a76 <cosf+0x1e>
 8009a68:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8009adc <cosf+0x84>
 8009a6c:	b003      	add	sp, #12
 8009a6e:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a72:	f000 b87b 	b.w	8009b6c <__kernel_cosf>
 8009a76:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009a7a:	d304      	bcc.n	8009a86 <cosf+0x2e>
 8009a7c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009a80:	b003      	add	sp, #12
 8009a82:	f85d fb04 	ldr.w	pc, [sp], #4
 8009a86:	4668      	mov	r0, sp
 8009a88:	f000 f910 	bl	8009cac <__ieee754_rem_pio2f>
 8009a8c:	f000 0003 	and.w	r0, r0, #3
 8009a90:	2801      	cmp	r0, #1
 8009a92:	d009      	beq.n	8009aa8 <cosf+0x50>
 8009a94:	2802      	cmp	r0, #2
 8009a96:	d010      	beq.n	8009aba <cosf+0x62>
 8009a98:	b9b0      	cbnz	r0, 8009ac8 <cosf+0x70>
 8009a9a:	eddd 0a01 	vldr	s1, [sp, #4]
 8009a9e:	ed9d 0a00 	vldr	s0, [sp]
 8009aa2:	f000 f863 	bl	8009b6c <__kernel_cosf>
 8009aa6:	e7eb      	b.n	8009a80 <cosf+0x28>
 8009aa8:	eddd 0a01 	vldr	s1, [sp, #4]
 8009aac:	ed9d 0a00 	vldr	s0, [sp]
 8009ab0:	f000 f8b4 	bl	8009c1c <__kernel_sinf>
 8009ab4:	eeb1 0a40 	vneg.f32	s0, s0
 8009ab8:	e7e2      	b.n	8009a80 <cosf+0x28>
 8009aba:	eddd 0a01 	vldr	s1, [sp, #4]
 8009abe:	ed9d 0a00 	vldr	s0, [sp]
 8009ac2:	f000 f853 	bl	8009b6c <__kernel_cosf>
 8009ac6:	e7f5      	b.n	8009ab4 <cosf+0x5c>
 8009ac8:	eddd 0a01 	vldr	s1, [sp, #4]
 8009acc:	ed9d 0a00 	vldr	s0, [sp]
 8009ad0:	2001      	movs	r0, #1
 8009ad2:	f000 f8a3 	bl	8009c1c <__kernel_sinf>
 8009ad6:	e7d3      	b.n	8009a80 <cosf+0x28>
 8009ad8:	3f490fd8 	.word	0x3f490fd8
 8009adc:	00000000 	.word	0x00000000

08009ae0 <sinf>:
 8009ae0:	ee10 3a10 	vmov	r3, s0
 8009ae4:	b507      	push	{r0, r1, r2, lr}
 8009ae6:	4a1f      	ldr	r2, [pc, #124]	@ (8009b64 <sinf+0x84>)
 8009ae8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d807      	bhi.n	8009b00 <sinf+0x20>
 8009af0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8009b68 <sinf+0x88>
 8009af4:	2000      	movs	r0, #0
 8009af6:	b003      	add	sp, #12
 8009af8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009afc:	f000 b88e 	b.w	8009c1c <__kernel_sinf>
 8009b00:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009b04:	d304      	bcc.n	8009b10 <sinf+0x30>
 8009b06:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009b0a:	b003      	add	sp, #12
 8009b0c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009b10:	4668      	mov	r0, sp
 8009b12:	f000 f8cb 	bl	8009cac <__ieee754_rem_pio2f>
 8009b16:	f000 0003 	and.w	r0, r0, #3
 8009b1a:	2801      	cmp	r0, #1
 8009b1c:	d00a      	beq.n	8009b34 <sinf+0x54>
 8009b1e:	2802      	cmp	r0, #2
 8009b20:	d00f      	beq.n	8009b42 <sinf+0x62>
 8009b22:	b9c0      	cbnz	r0, 8009b56 <sinf+0x76>
 8009b24:	eddd 0a01 	vldr	s1, [sp, #4]
 8009b28:	ed9d 0a00 	vldr	s0, [sp]
 8009b2c:	2001      	movs	r0, #1
 8009b2e:	f000 f875 	bl	8009c1c <__kernel_sinf>
 8009b32:	e7ea      	b.n	8009b0a <sinf+0x2a>
 8009b34:	eddd 0a01 	vldr	s1, [sp, #4]
 8009b38:	ed9d 0a00 	vldr	s0, [sp]
 8009b3c:	f000 f816 	bl	8009b6c <__kernel_cosf>
 8009b40:	e7e3      	b.n	8009b0a <sinf+0x2a>
 8009b42:	eddd 0a01 	vldr	s1, [sp, #4]
 8009b46:	ed9d 0a00 	vldr	s0, [sp]
 8009b4a:	2001      	movs	r0, #1
 8009b4c:	f000 f866 	bl	8009c1c <__kernel_sinf>
 8009b50:	eeb1 0a40 	vneg.f32	s0, s0
 8009b54:	e7d9      	b.n	8009b0a <sinf+0x2a>
 8009b56:	eddd 0a01 	vldr	s1, [sp, #4]
 8009b5a:	ed9d 0a00 	vldr	s0, [sp]
 8009b5e:	f000 f805 	bl	8009b6c <__kernel_cosf>
 8009b62:	e7f5      	b.n	8009b50 <sinf+0x70>
 8009b64:	3f490fd8 	.word	0x3f490fd8
 8009b68:	00000000 	.word	0x00000000

08009b6c <__kernel_cosf>:
 8009b6c:	ee10 3a10 	vmov	r3, s0
 8009b70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009b74:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8009b78:	eef0 6a40 	vmov.f32	s13, s0
 8009b7c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009b80:	d204      	bcs.n	8009b8c <__kernel_cosf+0x20>
 8009b82:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8009b86:	ee17 2a90 	vmov	r2, s15
 8009b8a:	b342      	cbz	r2, 8009bde <__kernel_cosf+0x72>
 8009b8c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8009b90:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8009bfc <__kernel_cosf+0x90>
 8009b94:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8009c00 <__kernel_cosf+0x94>
 8009b98:	4a1a      	ldr	r2, [pc, #104]	@ (8009c04 <__kernel_cosf+0x98>)
 8009b9a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009c08 <__kernel_cosf+0x9c>
 8009ba4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009ba8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8009c0c <__kernel_cosf+0xa0>
 8009bac:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009bb0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8009c10 <__kernel_cosf+0xa4>
 8009bb4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009bb8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8009c14 <__kernel_cosf+0xa8>
 8009bbc:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009bc0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8009bc4:	ee26 6a07 	vmul.f32	s12, s12, s14
 8009bc8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009bcc:	eee7 0a06 	vfma.f32	s1, s14, s12
 8009bd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bd4:	d804      	bhi.n	8009be0 <__kernel_cosf+0x74>
 8009bd6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8009bda:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009bde:	4770      	bx	lr
 8009be0:	4a0d      	ldr	r2, [pc, #52]	@ (8009c18 <__kernel_cosf+0xac>)
 8009be2:	4293      	cmp	r3, r2
 8009be4:	bf9a      	itte	ls
 8009be6:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8009bea:	ee07 3a10 	vmovls	s14, r3
 8009bee:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8009bf2:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009bf6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009bfa:	e7ec      	b.n	8009bd6 <__kernel_cosf+0x6a>
 8009bfc:	ad47d74e 	.word	0xad47d74e
 8009c00:	310f74f6 	.word	0x310f74f6
 8009c04:	3e999999 	.word	0x3e999999
 8009c08:	b493f27c 	.word	0xb493f27c
 8009c0c:	37d00d01 	.word	0x37d00d01
 8009c10:	bab60b61 	.word	0xbab60b61
 8009c14:	3d2aaaab 	.word	0x3d2aaaab
 8009c18:	3f480000 	.word	0x3f480000

08009c1c <__kernel_sinf>:
 8009c1c:	ee10 3a10 	vmov	r3, s0
 8009c20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009c24:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8009c28:	d204      	bcs.n	8009c34 <__kernel_sinf+0x18>
 8009c2a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8009c2e:	ee17 3a90 	vmov	r3, s15
 8009c32:	b35b      	cbz	r3, 8009c8c <__kernel_sinf+0x70>
 8009c34:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009c38:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8009c90 <__kernel_sinf+0x74>
 8009c3c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8009c94 <__kernel_sinf+0x78>
 8009c40:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009c44:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8009c98 <__kernel_sinf+0x7c>
 8009c48:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009c4c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8009c9c <__kernel_sinf+0x80>
 8009c50:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009c54:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8009ca0 <__kernel_sinf+0x84>
 8009c58:	ee60 6a07 	vmul.f32	s13, s0, s14
 8009c5c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009c60:	b930      	cbnz	r0, 8009c70 <__kernel_sinf+0x54>
 8009c62:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8009ca4 <__kernel_sinf+0x88>
 8009c66:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009c6a:	eea6 0a26 	vfma.f32	s0, s12, s13
 8009c6e:	4770      	bx	lr
 8009c70:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8009c74:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8009c78:	eee0 7a86 	vfma.f32	s15, s1, s12
 8009c7c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8009c80:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8009ca8 <__kernel_sinf+0x8c>
 8009c84:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8009c88:	ee30 0a60 	vsub.f32	s0, s0, s1
 8009c8c:	4770      	bx	lr
 8009c8e:	bf00      	nop
 8009c90:	2f2ec9d3 	.word	0x2f2ec9d3
 8009c94:	b2d72f34 	.word	0xb2d72f34
 8009c98:	3638ef1b 	.word	0x3638ef1b
 8009c9c:	b9500d01 	.word	0xb9500d01
 8009ca0:	3c088889 	.word	0x3c088889
 8009ca4:	be2aaaab 	.word	0xbe2aaaab
 8009ca8:	3e2aaaab 	.word	0x3e2aaaab

08009cac <__ieee754_rem_pio2f>:
 8009cac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009cae:	ee10 6a10 	vmov	r6, s0
 8009cb2:	4b88      	ldr	r3, [pc, #544]	@ (8009ed4 <__ieee754_rem_pio2f+0x228>)
 8009cb4:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8009cb8:	429d      	cmp	r5, r3
 8009cba:	b087      	sub	sp, #28
 8009cbc:	4604      	mov	r4, r0
 8009cbe:	d805      	bhi.n	8009ccc <__ieee754_rem_pio2f+0x20>
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	ed80 0a00 	vstr	s0, [r0]
 8009cc6:	6043      	str	r3, [r0, #4]
 8009cc8:	2000      	movs	r0, #0
 8009cca:	e022      	b.n	8009d12 <__ieee754_rem_pio2f+0x66>
 8009ccc:	4b82      	ldr	r3, [pc, #520]	@ (8009ed8 <__ieee754_rem_pio2f+0x22c>)
 8009cce:	429d      	cmp	r5, r3
 8009cd0:	d83a      	bhi.n	8009d48 <__ieee754_rem_pio2f+0x9c>
 8009cd2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8009cd6:	2e00      	cmp	r6, #0
 8009cd8:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8009edc <__ieee754_rem_pio2f+0x230>
 8009cdc:	4a80      	ldr	r2, [pc, #512]	@ (8009ee0 <__ieee754_rem_pio2f+0x234>)
 8009cde:	f023 030f 	bic.w	r3, r3, #15
 8009ce2:	dd18      	ble.n	8009d16 <__ieee754_rem_pio2f+0x6a>
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	ee70 7a47 	vsub.f32	s15, s0, s14
 8009cea:	bf09      	itett	eq
 8009cec:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8009ee4 <__ieee754_rem_pio2f+0x238>
 8009cf0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8009ee8 <__ieee754_rem_pio2f+0x23c>
 8009cf4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8009eec <__ieee754_rem_pio2f+0x240>
 8009cf8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8009cfc:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8009d00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009d04:	ed80 7a00 	vstr	s14, [r0]
 8009d08:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009d0c:	edc0 7a01 	vstr	s15, [r0, #4]
 8009d10:	2001      	movs	r0, #1
 8009d12:	b007      	add	sp, #28
 8009d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d16:	4293      	cmp	r3, r2
 8009d18:	ee70 7a07 	vadd.f32	s15, s0, s14
 8009d1c:	bf09      	itett	eq
 8009d1e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8009ee4 <__ieee754_rem_pio2f+0x238>
 8009d22:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8009ee8 <__ieee754_rem_pio2f+0x23c>
 8009d26:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8009eec <__ieee754_rem_pio2f+0x240>
 8009d2a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8009d2e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009d32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009d36:	ed80 7a00 	vstr	s14, [r0]
 8009d3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009d3e:	edc0 7a01 	vstr	s15, [r0, #4]
 8009d42:	f04f 30ff 	mov.w	r0, #4294967295
 8009d46:	e7e4      	b.n	8009d12 <__ieee754_rem_pio2f+0x66>
 8009d48:	4b69      	ldr	r3, [pc, #420]	@ (8009ef0 <__ieee754_rem_pio2f+0x244>)
 8009d4a:	429d      	cmp	r5, r3
 8009d4c:	d873      	bhi.n	8009e36 <__ieee754_rem_pio2f+0x18a>
 8009d4e:	f000 f8dd 	bl	8009f0c <fabsf>
 8009d52:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8009ef4 <__ieee754_rem_pio2f+0x248>
 8009d56:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009d5a:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009d5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009d62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009d66:	ee17 0a90 	vmov	r0, s15
 8009d6a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009edc <__ieee754_rem_pio2f+0x230>
 8009d6e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8009d72:	281f      	cmp	r0, #31
 8009d74:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009ee8 <__ieee754_rem_pio2f+0x23c>
 8009d78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009d7c:	eeb1 6a47 	vneg.f32	s12, s14
 8009d80:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009d84:	ee16 1a90 	vmov	r1, s13
 8009d88:	dc09      	bgt.n	8009d9e <__ieee754_rem_pio2f+0xf2>
 8009d8a:	4a5b      	ldr	r2, [pc, #364]	@ (8009ef8 <__ieee754_rem_pio2f+0x24c>)
 8009d8c:	1e47      	subs	r7, r0, #1
 8009d8e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8009d92:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8009d96:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009d9a:	4293      	cmp	r3, r2
 8009d9c:	d107      	bne.n	8009dae <__ieee754_rem_pio2f+0x102>
 8009d9e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8009da2:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8009da6:	2a08      	cmp	r2, #8
 8009da8:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8009dac:	dc14      	bgt.n	8009dd8 <__ieee754_rem_pio2f+0x12c>
 8009dae:	6021      	str	r1, [r4, #0]
 8009db0:	ed94 7a00 	vldr	s14, [r4]
 8009db4:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009db8:	2e00      	cmp	r6, #0
 8009dba:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009dbe:	ed84 0a01 	vstr	s0, [r4, #4]
 8009dc2:	daa6      	bge.n	8009d12 <__ieee754_rem_pio2f+0x66>
 8009dc4:	eeb1 7a47 	vneg.f32	s14, s14
 8009dc8:	eeb1 0a40 	vneg.f32	s0, s0
 8009dcc:	ed84 7a00 	vstr	s14, [r4]
 8009dd0:	ed84 0a01 	vstr	s0, [r4, #4]
 8009dd4:	4240      	negs	r0, r0
 8009dd6:	e79c      	b.n	8009d12 <__ieee754_rem_pio2f+0x66>
 8009dd8:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8009ee4 <__ieee754_rem_pio2f+0x238>
 8009ddc:	eef0 6a40 	vmov.f32	s13, s0
 8009de0:	eee6 6a25 	vfma.f32	s13, s12, s11
 8009de4:	ee70 7a66 	vsub.f32	s15, s0, s13
 8009de8:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009dec:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009eec <__ieee754_rem_pio2f+0x240>
 8009df0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8009df4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8009df8:	ee15 2a90 	vmov	r2, s11
 8009dfc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8009e00:	1a5b      	subs	r3, r3, r1
 8009e02:	2b19      	cmp	r3, #25
 8009e04:	dc04      	bgt.n	8009e10 <__ieee754_rem_pio2f+0x164>
 8009e06:	edc4 5a00 	vstr	s11, [r4]
 8009e0a:	eeb0 0a66 	vmov.f32	s0, s13
 8009e0e:	e7cf      	b.n	8009db0 <__ieee754_rem_pio2f+0x104>
 8009e10:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8009efc <__ieee754_rem_pio2f+0x250>
 8009e14:	eeb0 0a66 	vmov.f32	s0, s13
 8009e18:	eea6 0a25 	vfma.f32	s0, s12, s11
 8009e1c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8009e20:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8009f00 <__ieee754_rem_pio2f+0x254>
 8009e24:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009e28:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8009e2c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009e30:	ed84 7a00 	vstr	s14, [r4]
 8009e34:	e7bc      	b.n	8009db0 <__ieee754_rem_pio2f+0x104>
 8009e36:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8009e3a:	d306      	bcc.n	8009e4a <__ieee754_rem_pio2f+0x19e>
 8009e3c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8009e40:	edc0 7a01 	vstr	s15, [r0, #4]
 8009e44:	edc0 7a00 	vstr	s15, [r0]
 8009e48:	e73e      	b.n	8009cc8 <__ieee754_rem_pio2f+0x1c>
 8009e4a:	15ea      	asrs	r2, r5, #23
 8009e4c:	3a86      	subs	r2, #134	@ 0x86
 8009e4e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8009e52:	ee07 3a90 	vmov	s15, r3
 8009e56:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8009e5a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8009f04 <__ieee754_rem_pio2f+0x258>
 8009e5e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009e62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009e66:	ed8d 7a03 	vstr	s14, [sp, #12]
 8009e6a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009e6e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8009e72:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009e76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009e7a:	ed8d 7a04 	vstr	s14, [sp, #16]
 8009e7e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009e82:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e8a:	edcd 7a05 	vstr	s15, [sp, #20]
 8009e8e:	d11e      	bne.n	8009ece <__ieee754_rem_pio2f+0x222>
 8009e90:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8009e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e98:	bf0c      	ite	eq
 8009e9a:	2301      	moveq	r3, #1
 8009e9c:	2302      	movne	r3, #2
 8009e9e:	491a      	ldr	r1, [pc, #104]	@ (8009f08 <__ieee754_rem_pio2f+0x25c>)
 8009ea0:	9101      	str	r1, [sp, #4]
 8009ea2:	2102      	movs	r1, #2
 8009ea4:	9100      	str	r1, [sp, #0]
 8009ea6:	a803      	add	r0, sp, #12
 8009ea8:	4621      	mov	r1, r4
 8009eaa:	f000 f837 	bl	8009f1c <__kernel_rem_pio2f>
 8009eae:	2e00      	cmp	r6, #0
 8009eb0:	f6bf af2f 	bge.w	8009d12 <__ieee754_rem_pio2f+0x66>
 8009eb4:	edd4 7a00 	vldr	s15, [r4]
 8009eb8:	eef1 7a67 	vneg.f32	s15, s15
 8009ebc:	edc4 7a00 	vstr	s15, [r4]
 8009ec0:	edd4 7a01 	vldr	s15, [r4, #4]
 8009ec4:	eef1 7a67 	vneg.f32	s15, s15
 8009ec8:	edc4 7a01 	vstr	s15, [r4, #4]
 8009ecc:	e782      	b.n	8009dd4 <__ieee754_rem_pio2f+0x128>
 8009ece:	2303      	movs	r3, #3
 8009ed0:	e7e5      	b.n	8009e9e <__ieee754_rem_pio2f+0x1f2>
 8009ed2:	bf00      	nop
 8009ed4:	3f490fd8 	.word	0x3f490fd8
 8009ed8:	4016cbe3 	.word	0x4016cbe3
 8009edc:	3fc90f80 	.word	0x3fc90f80
 8009ee0:	3fc90fd0 	.word	0x3fc90fd0
 8009ee4:	37354400 	.word	0x37354400
 8009ee8:	37354443 	.word	0x37354443
 8009eec:	2e85a308 	.word	0x2e85a308
 8009ef0:	43490f80 	.word	0x43490f80
 8009ef4:	3f22f984 	.word	0x3f22f984
 8009ef8:	0800a6fc 	.word	0x0800a6fc
 8009efc:	2e85a300 	.word	0x2e85a300
 8009f00:	248d3132 	.word	0x248d3132
 8009f04:	43800000 	.word	0x43800000
 8009f08:	0800a77c 	.word	0x0800a77c

08009f0c <fabsf>:
 8009f0c:	ee10 3a10 	vmov	r3, s0
 8009f10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009f14:	ee00 3a10 	vmov	s0, r3
 8009f18:	4770      	bx	lr
	...

08009f1c <__kernel_rem_pio2f>:
 8009f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f20:	ed2d 8b04 	vpush	{d8-d9}
 8009f24:	b0d9      	sub	sp, #356	@ 0x164
 8009f26:	4690      	mov	r8, r2
 8009f28:	9001      	str	r0, [sp, #4]
 8009f2a:	4ab6      	ldr	r2, [pc, #728]	@ (800a204 <__kernel_rem_pio2f+0x2e8>)
 8009f2c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8009f2e:	f118 0f04 	cmn.w	r8, #4
 8009f32:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8009f36:	460f      	mov	r7, r1
 8009f38:	f103 3bff 	add.w	fp, r3, #4294967295
 8009f3c:	db26      	blt.n	8009f8c <__kernel_rem_pio2f+0x70>
 8009f3e:	f1b8 0203 	subs.w	r2, r8, #3
 8009f42:	bf48      	it	mi
 8009f44:	f108 0204 	addmi.w	r2, r8, #4
 8009f48:	10d2      	asrs	r2, r2, #3
 8009f4a:	1c55      	adds	r5, r2, #1
 8009f4c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8009f4e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800a214 <__kernel_rem_pio2f+0x2f8>
 8009f52:	00e8      	lsls	r0, r5, #3
 8009f54:	eba2 060b 	sub.w	r6, r2, fp
 8009f58:	9002      	str	r0, [sp, #8]
 8009f5a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8009f5e:	eb0a 0c0b 	add.w	ip, sl, fp
 8009f62:	ac1c      	add	r4, sp, #112	@ 0x70
 8009f64:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8009f68:	2000      	movs	r0, #0
 8009f6a:	4560      	cmp	r0, ip
 8009f6c:	dd10      	ble.n	8009f90 <__kernel_rem_pio2f+0x74>
 8009f6e:	a91c      	add	r1, sp, #112	@ 0x70
 8009f70:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8009f74:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8009f78:	2600      	movs	r6, #0
 8009f7a:	4556      	cmp	r6, sl
 8009f7c:	dc24      	bgt.n	8009fc8 <__kernel_rem_pio2f+0xac>
 8009f7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009f82:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800a214 <__kernel_rem_pio2f+0x2f8>
 8009f86:	4684      	mov	ip, r0
 8009f88:	2400      	movs	r4, #0
 8009f8a:	e016      	b.n	8009fba <__kernel_rem_pio2f+0x9e>
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	e7dc      	b.n	8009f4a <__kernel_rem_pio2f+0x2e>
 8009f90:	42c6      	cmn	r6, r0
 8009f92:	bf5d      	ittte	pl
 8009f94:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8009f98:	ee07 1a90 	vmovpl	s15, r1
 8009f9c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8009fa0:	eef0 7a47 	vmovmi.f32	s15, s14
 8009fa4:	ece4 7a01 	vstmia	r4!, {s15}
 8009fa8:	3001      	adds	r0, #1
 8009faa:	e7de      	b.n	8009f6a <__kernel_rem_pio2f+0x4e>
 8009fac:	ecfe 6a01 	vldmia	lr!, {s13}
 8009fb0:	ed3c 7a01 	vldmdb	ip!, {s14}
 8009fb4:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009fb8:	3401      	adds	r4, #1
 8009fba:	455c      	cmp	r4, fp
 8009fbc:	ddf6      	ble.n	8009fac <__kernel_rem_pio2f+0x90>
 8009fbe:	ece9 7a01 	vstmia	r9!, {s15}
 8009fc2:	3601      	adds	r6, #1
 8009fc4:	3004      	adds	r0, #4
 8009fc6:	e7d8      	b.n	8009f7a <__kernel_rem_pio2f+0x5e>
 8009fc8:	a908      	add	r1, sp, #32
 8009fca:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009fce:	9104      	str	r1, [sp, #16]
 8009fd0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8009fd2:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800a210 <__kernel_rem_pio2f+0x2f4>
 8009fd6:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800a20c <__kernel_rem_pio2f+0x2f0>
 8009fda:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8009fde:	9203      	str	r2, [sp, #12]
 8009fe0:	4654      	mov	r4, sl
 8009fe2:	00a2      	lsls	r2, r4, #2
 8009fe4:	9205      	str	r2, [sp, #20]
 8009fe6:	aa58      	add	r2, sp, #352	@ 0x160
 8009fe8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8009fec:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8009ff0:	a944      	add	r1, sp, #272	@ 0x110
 8009ff2:	aa08      	add	r2, sp, #32
 8009ff4:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8009ff8:	4694      	mov	ip, r2
 8009ffa:	4626      	mov	r6, r4
 8009ffc:	2e00      	cmp	r6, #0
 8009ffe:	dc4c      	bgt.n	800a09a <__kernel_rem_pio2f+0x17e>
 800a000:	4628      	mov	r0, r5
 800a002:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a006:	f000 f9f1 	bl	800a3ec <scalbnf>
 800a00a:	eeb0 8a40 	vmov.f32	s16, s0
 800a00e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800a012:	ee28 0a00 	vmul.f32	s0, s16, s0
 800a016:	f000 fa4f 	bl	800a4b8 <floorf>
 800a01a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800a01e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800a022:	2d00      	cmp	r5, #0
 800a024:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a028:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800a02c:	ee17 9a90 	vmov	r9, s15
 800a030:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a034:	ee38 8a67 	vsub.f32	s16, s16, s15
 800a038:	dd41      	ble.n	800a0be <__kernel_rem_pio2f+0x1a2>
 800a03a:	f104 3cff 	add.w	ip, r4, #4294967295
 800a03e:	a908      	add	r1, sp, #32
 800a040:	f1c5 0e08 	rsb	lr, r5, #8
 800a044:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800a048:	fa46 f00e 	asr.w	r0, r6, lr
 800a04c:	4481      	add	r9, r0
 800a04e:	fa00 f00e 	lsl.w	r0, r0, lr
 800a052:	1a36      	subs	r6, r6, r0
 800a054:	f1c5 0007 	rsb	r0, r5, #7
 800a058:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800a05c:	4106      	asrs	r6, r0
 800a05e:	2e00      	cmp	r6, #0
 800a060:	dd3c      	ble.n	800a0dc <__kernel_rem_pio2f+0x1c0>
 800a062:	f04f 0e00 	mov.w	lr, #0
 800a066:	f109 0901 	add.w	r9, r9, #1
 800a06a:	4670      	mov	r0, lr
 800a06c:	4574      	cmp	r4, lr
 800a06e:	dc68      	bgt.n	800a142 <__kernel_rem_pio2f+0x226>
 800a070:	2d00      	cmp	r5, #0
 800a072:	dd03      	ble.n	800a07c <__kernel_rem_pio2f+0x160>
 800a074:	2d01      	cmp	r5, #1
 800a076:	d074      	beq.n	800a162 <__kernel_rem_pio2f+0x246>
 800a078:	2d02      	cmp	r5, #2
 800a07a:	d07d      	beq.n	800a178 <__kernel_rem_pio2f+0x25c>
 800a07c:	2e02      	cmp	r6, #2
 800a07e:	d12d      	bne.n	800a0dc <__kernel_rem_pio2f+0x1c0>
 800a080:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800a084:	ee30 8a48 	vsub.f32	s16, s0, s16
 800a088:	b340      	cbz	r0, 800a0dc <__kernel_rem_pio2f+0x1c0>
 800a08a:	4628      	mov	r0, r5
 800a08c:	9306      	str	r3, [sp, #24]
 800a08e:	f000 f9ad 	bl	800a3ec <scalbnf>
 800a092:	9b06      	ldr	r3, [sp, #24]
 800a094:	ee38 8a40 	vsub.f32	s16, s16, s0
 800a098:	e020      	b.n	800a0dc <__kernel_rem_pio2f+0x1c0>
 800a09a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800a09e:	3e01      	subs	r6, #1
 800a0a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a0a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a0a8:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800a0ac:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a0b0:	ecac 0a01 	vstmia	ip!, {s0}
 800a0b4:	ed30 0a01 	vldmdb	r0!, {s0}
 800a0b8:	ee37 0a80 	vadd.f32	s0, s15, s0
 800a0bc:	e79e      	b.n	8009ffc <__kernel_rem_pio2f+0xe0>
 800a0be:	d105      	bne.n	800a0cc <__kernel_rem_pio2f+0x1b0>
 800a0c0:	1e60      	subs	r0, r4, #1
 800a0c2:	a908      	add	r1, sp, #32
 800a0c4:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800a0c8:	11f6      	asrs	r6, r6, #7
 800a0ca:	e7c8      	b.n	800a05e <__kernel_rem_pio2f+0x142>
 800a0cc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800a0d0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800a0d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0d8:	da31      	bge.n	800a13e <__kernel_rem_pio2f+0x222>
 800a0da:	2600      	movs	r6, #0
 800a0dc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800a0e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0e4:	f040 8098 	bne.w	800a218 <__kernel_rem_pio2f+0x2fc>
 800a0e8:	1e60      	subs	r0, r4, #1
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	4550      	cmp	r0, sl
 800a0ee:	da4b      	bge.n	800a188 <__kernel_rem_pio2f+0x26c>
 800a0f0:	2a00      	cmp	r2, #0
 800a0f2:	d065      	beq.n	800a1c0 <__kernel_rem_pio2f+0x2a4>
 800a0f4:	3c01      	subs	r4, #1
 800a0f6:	ab08      	add	r3, sp, #32
 800a0f8:	3d08      	subs	r5, #8
 800a0fa:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d0f8      	beq.n	800a0f4 <__kernel_rem_pio2f+0x1d8>
 800a102:	4628      	mov	r0, r5
 800a104:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800a108:	f000 f970 	bl	800a3ec <scalbnf>
 800a10c:	1c63      	adds	r3, r4, #1
 800a10e:	aa44      	add	r2, sp, #272	@ 0x110
 800a110:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800a210 <__kernel_rem_pio2f+0x2f4>
 800a114:	0099      	lsls	r1, r3, #2
 800a116:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800a11a:	4623      	mov	r3, r4
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	f280 80a9 	bge.w	800a274 <__kernel_rem_pio2f+0x358>
 800a122:	4623      	mov	r3, r4
 800a124:	2b00      	cmp	r3, #0
 800a126:	f2c0 80c7 	blt.w	800a2b8 <__kernel_rem_pio2f+0x39c>
 800a12a:	aa44      	add	r2, sp, #272	@ 0x110
 800a12c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800a130:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800a208 <__kernel_rem_pio2f+0x2ec>
 800a134:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800a214 <__kernel_rem_pio2f+0x2f8>
 800a138:	2000      	movs	r0, #0
 800a13a:	1ae2      	subs	r2, r4, r3
 800a13c:	e0b1      	b.n	800a2a2 <__kernel_rem_pio2f+0x386>
 800a13e:	2602      	movs	r6, #2
 800a140:	e78f      	b.n	800a062 <__kernel_rem_pio2f+0x146>
 800a142:	f852 1b04 	ldr.w	r1, [r2], #4
 800a146:	b948      	cbnz	r0, 800a15c <__kernel_rem_pio2f+0x240>
 800a148:	b121      	cbz	r1, 800a154 <__kernel_rem_pio2f+0x238>
 800a14a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800a14e:	f842 1c04 	str.w	r1, [r2, #-4]
 800a152:	2101      	movs	r1, #1
 800a154:	f10e 0e01 	add.w	lr, lr, #1
 800a158:	4608      	mov	r0, r1
 800a15a:	e787      	b.n	800a06c <__kernel_rem_pio2f+0x150>
 800a15c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800a160:	e7f5      	b.n	800a14e <__kernel_rem_pio2f+0x232>
 800a162:	f104 3cff 	add.w	ip, r4, #4294967295
 800a166:	aa08      	add	r2, sp, #32
 800a168:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800a16c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a170:	a908      	add	r1, sp, #32
 800a172:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800a176:	e781      	b.n	800a07c <__kernel_rem_pio2f+0x160>
 800a178:	f104 3cff 	add.w	ip, r4, #4294967295
 800a17c:	aa08      	add	r2, sp, #32
 800a17e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800a182:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800a186:	e7f3      	b.n	800a170 <__kernel_rem_pio2f+0x254>
 800a188:	a908      	add	r1, sp, #32
 800a18a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800a18e:	3801      	subs	r0, #1
 800a190:	430a      	orrs	r2, r1
 800a192:	e7ab      	b.n	800a0ec <__kernel_rem_pio2f+0x1d0>
 800a194:	3201      	adds	r2, #1
 800a196:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800a19a:	2e00      	cmp	r6, #0
 800a19c:	d0fa      	beq.n	800a194 <__kernel_rem_pio2f+0x278>
 800a19e:	9905      	ldr	r1, [sp, #20]
 800a1a0:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800a1a4:	eb0d 0001 	add.w	r0, sp, r1
 800a1a8:	18e6      	adds	r6, r4, r3
 800a1aa:	a91c      	add	r1, sp, #112	@ 0x70
 800a1ac:	f104 0c01 	add.w	ip, r4, #1
 800a1b0:	384c      	subs	r0, #76	@ 0x4c
 800a1b2:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800a1b6:	4422      	add	r2, r4
 800a1b8:	4562      	cmp	r2, ip
 800a1ba:	da04      	bge.n	800a1c6 <__kernel_rem_pio2f+0x2aa>
 800a1bc:	4614      	mov	r4, r2
 800a1be:	e710      	b.n	8009fe2 <__kernel_rem_pio2f+0xc6>
 800a1c0:	9804      	ldr	r0, [sp, #16]
 800a1c2:	2201      	movs	r2, #1
 800a1c4:	e7e7      	b.n	800a196 <__kernel_rem_pio2f+0x27a>
 800a1c6:	9903      	ldr	r1, [sp, #12]
 800a1c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 800a1cc:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800a1d0:	9105      	str	r1, [sp, #20]
 800a1d2:	ee07 1a90 	vmov	s15, r1
 800a1d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a1da:	2400      	movs	r4, #0
 800a1dc:	ece6 7a01 	vstmia	r6!, {s15}
 800a1e0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800a214 <__kernel_rem_pio2f+0x2f8>
 800a1e4:	46b1      	mov	r9, r6
 800a1e6:	455c      	cmp	r4, fp
 800a1e8:	dd04      	ble.n	800a1f4 <__kernel_rem_pio2f+0x2d8>
 800a1ea:	ece0 7a01 	vstmia	r0!, {s15}
 800a1ee:	f10c 0c01 	add.w	ip, ip, #1
 800a1f2:	e7e1      	b.n	800a1b8 <__kernel_rem_pio2f+0x29c>
 800a1f4:	ecfe 6a01 	vldmia	lr!, {s13}
 800a1f8:	ed39 7a01 	vldmdb	r9!, {s14}
 800a1fc:	3401      	adds	r4, #1
 800a1fe:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a202:	e7f0      	b.n	800a1e6 <__kernel_rem_pio2f+0x2ca>
 800a204:	0800aac0 	.word	0x0800aac0
 800a208:	0800aa94 	.word	0x0800aa94
 800a20c:	43800000 	.word	0x43800000
 800a210:	3b800000 	.word	0x3b800000
 800a214:	00000000 	.word	0x00000000
 800a218:	9b02      	ldr	r3, [sp, #8]
 800a21a:	eeb0 0a48 	vmov.f32	s0, s16
 800a21e:	eba3 0008 	sub.w	r0, r3, r8
 800a222:	f000 f8e3 	bl	800a3ec <scalbnf>
 800a226:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800a20c <__kernel_rem_pio2f+0x2f0>
 800a22a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800a22e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a232:	db19      	blt.n	800a268 <__kernel_rem_pio2f+0x34c>
 800a234:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800a210 <__kernel_rem_pio2f+0x2f4>
 800a238:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a23c:	aa08      	add	r2, sp, #32
 800a23e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a242:	3508      	adds	r5, #8
 800a244:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a248:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800a24c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a250:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a254:	ee10 3a10 	vmov	r3, s0
 800a258:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800a25c:	ee17 3a90 	vmov	r3, s15
 800a260:	3401      	adds	r4, #1
 800a262:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800a266:	e74c      	b.n	800a102 <__kernel_rem_pio2f+0x1e6>
 800a268:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a26c:	aa08      	add	r2, sp, #32
 800a26e:	ee10 3a10 	vmov	r3, s0
 800a272:	e7f6      	b.n	800a262 <__kernel_rem_pio2f+0x346>
 800a274:	a808      	add	r0, sp, #32
 800a276:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800a27a:	9001      	str	r0, [sp, #4]
 800a27c:	ee07 0a90 	vmov	s15, r0
 800a280:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a284:	3b01      	subs	r3, #1
 800a286:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a28a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a28e:	ed62 7a01 	vstmdb	r2!, {s15}
 800a292:	e743      	b.n	800a11c <__kernel_rem_pio2f+0x200>
 800a294:	ecfc 6a01 	vldmia	ip!, {s13}
 800a298:	ecb5 7a01 	vldmia	r5!, {s14}
 800a29c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a2a0:	3001      	adds	r0, #1
 800a2a2:	4550      	cmp	r0, sl
 800a2a4:	dc01      	bgt.n	800a2aa <__kernel_rem_pio2f+0x38e>
 800a2a6:	4290      	cmp	r0, r2
 800a2a8:	ddf4      	ble.n	800a294 <__kernel_rem_pio2f+0x378>
 800a2aa:	a858      	add	r0, sp, #352	@ 0x160
 800a2ac:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a2b0:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800a2b4:	3b01      	subs	r3, #1
 800a2b6:	e735      	b.n	800a124 <__kernel_rem_pio2f+0x208>
 800a2b8:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800a2ba:	2b02      	cmp	r3, #2
 800a2bc:	dc09      	bgt.n	800a2d2 <__kernel_rem_pio2f+0x3b6>
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	dc27      	bgt.n	800a312 <__kernel_rem_pio2f+0x3f6>
 800a2c2:	d040      	beq.n	800a346 <__kernel_rem_pio2f+0x42a>
 800a2c4:	f009 0007 	and.w	r0, r9, #7
 800a2c8:	b059      	add	sp, #356	@ 0x164
 800a2ca:	ecbd 8b04 	vpop	{d8-d9}
 800a2ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2d2:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800a2d4:	2b03      	cmp	r3, #3
 800a2d6:	d1f5      	bne.n	800a2c4 <__kernel_rem_pio2f+0x3a8>
 800a2d8:	aa30      	add	r2, sp, #192	@ 0xc0
 800a2da:	1f0b      	subs	r3, r1, #4
 800a2dc:	4413      	add	r3, r2
 800a2de:	461a      	mov	r2, r3
 800a2e0:	4620      	mov	r0, r4
 800a2e2:	2800      	cmp	r0, #0
 800a2e4:	dc50      	bgt.n	800a388 <__kernel_rem_pio2f+0x46c>
 800a2e6:	4622      	mov	r2, r4
 800a2e8:	2a01      	cmp	r2, #1
 800a2ea:	dc5d      	bgt.n	800a3a8 <__kernel_rem_pio2f+0x48c>
 800a2ec:	ab30      	add	r3, sp, #192	@ 0xc0
 800a2ee:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800a214 <__kernel_rem_pio2f+0x2f8>
 800a2f2:	440b      	add	r3, r1
 800a2f4:	2c01      	cmp	r4, #1
 800a2f6:	dc67      	bgt.n	800a3c8 <__kernel_rem_pio2f+0x4ac>
 800a2f8:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800a2fc:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800a300:	2e00      	cmp	r6, #0
 800a302:	d167      	bne.n	800a3d4 <__kernel_rem_pio2f+0x4b8>
 800a304:	edc7 6a00 	vstr	s13, [r7]
 800a308:	ed87 7a01 	vstr	s14, [r7, #4]
 800a30c:	edc7 7a02 	vstr	s15, [r7, #8]
 800a310:	e7d8      	b.n	800a2c4 <__kernel_rem_pio2f+0x3a8>
 800a312:	ab30      	add	r3, sp, #192	@ 0xc0
 800a314:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800a214 <__kernel_rem_pio2f+0x2f8>
 800a318:	440b      	add	r3, r1
 800a31a:	4622      	mov	r2, r4
 800a31c:	2a00      	cmp	r2, #0
 800a31e:	da24      	bge.n	800a36a <__kernel_rem_pio2f+0x44e>
 800a320:	b34e      	cbz	r6, 800a376 <__kernel_rem_pio2f+0x45a>
 800a322:	eef1 7a47 	vneg.f32	s15, s14
 800a326:	edc7 7a00 	vstr	s15, [r7]
 800a32a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800a32e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a332:	aa31      	add	r2, sp, #196	@ 0xc4
 800a334:	2301      	movs	r3, #1
 800a336:	429c      	cmp	r4, r3
 800a338:	da20      	bge.n	800a37c <__kernel_rem_pio2f+0x460>
 800a33a:	b10e      	cbz	r6, 800a340 <__kernel_rem_pio2f+0x424>
 800a33c:	eef1 7a67 	vneg.f32	s15, s15
 800a340:	edc7 7a01 	vstr	s15, [r7, #4]
 800a344:	e7be      	b.n	800a2c4 <__kernel_rem_pio2f+0x3a8>
 800a346:	ab30      	add	r3, sp, #192	@ 0xc0
 800a348:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800a214 <__kernel_rem_pio2f+0x2f8>
 800a34c:	440b      	add	r3, r1
 800a34e:	2c00      	cmp	r4, #0
 800a350:	da05      	bge.n	800a35e <__kernel_rem_pio2f+0x442>
 800a352:	b10e      	cbz	r6, 800a358 <__kernel_rem_pio2f+0x43c>
 800a354:	eef1 7a67 	vneg.f32	s15, s15
 800a358:	edc7 7a00 	vstr	s15, [r7]
 800a35c:	e7b2      	b.n	800a2c4 <__kernel_rem_pio2f+0x3a8>
 800a35e:	ed33 7a01 	vldmdb	r3!, {s14}
 800a362:	3c01      	subs	r4, #1
 800a364:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a368:	e7f1      	b.n	800a34e <__kernel_rem_pio2f+0x432>
 800a36a:	ed73 7a01 	vldmdb	r3!, {s15}
 800a36e:	3a01      	subs	r2, #1
 800a370:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a374:	e7d2      	b.n	800a31c <__kernel_rem_pio2f+0x400>
 800a376:	eef0 7a47 	vmov.f32	s15, s14
 800a37a:	e7d4      	b.n	800a326 <__kernel_rem_pio2f+0x40a>
 800a37c:	ecb2 7a01 	vldmia	r2!, {s14}
 800a380:	3301      	adds	r3, #1
 800a382:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a386:	e7d6      	b.n	800a336 <__kernel_rem_pio2f+0x41a>
 800a388:	ed72 7a01 	vldmdb	r2!, {s15}
 800a38c:	edd2 6a01 	vldr	s13, [r2, #4]
 800a390:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a394:	3801      	subs	r0, #1
 800a396:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a39a:	ed82 7a00 	vstr	s14, [r2]
 800a39e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a3a2:	edc2 7a01 	vstr	s15, [r2, #4]
 800a3a6:	e79c      	b.n	800a2e2 <__kernel_rem_pio2f+0x3c6>
 800a3a8:	ed73 7a01 	vldmdb	r3!, {s15}
 800a3ac:	edd3 6a01 	vldr	s13, [r3, #4]
 800a3b0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a3b4:	3a01      	subs	r2, #1
 800a3b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a3ba:	ed83 7a00 	vstr	s14, [r3]
 800a3be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a3c2:	edc3 7a01 	vstr	s15, [r3, #4]
 800a3c6:	e78f      	b.n	800a2e8 <__kernel_rem_pio2f+0x3cc>
 800a3c8:	ed33 7a01 	vldmdb	r3!, {s14}
 800a3cc:	3c01      	subs	r4, #1
 800a3ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a3d2:	e78f      	b.n	800a2f4 <__kernel_rem_pio2f+0x3d8>
 800a3d4:	eef1 6a66 	vneg.f32	s13, s13
 800a3d8:	eeb1 7a47 	vneg.f32	s14, s14
 800a3dc:	edc7 6a00 	vstr	s13, [r7]
 800a3e0:	ed87 7a01 	vstr	s14, [r7, #4]
 800a3e4:	eef1 7a67 	vneg.f32	s15, s15
 800a3e8:	e790      	b.n	800a30c <__kernel_rem_pio2f+0x3f0>
 800a3ea:	bf00      	nop

0800a3ec <scalbnf>:
 800a3ec:	ee10 3a10 	vmov	r3, s0
 800a3f0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800a3f4:	d02b      	beq.n	800a44e <scalbnf+0x62>
 800a3f6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800a3fa:	d302      	bcc.n	800a402 <scalbnf+0x16>
 800a3fc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a400:	4770      	bx	lr
 800a402:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800a406:	d123      	bne.n	800a450 <scalbnf+0x64>
 800a408:	4b24      	ldr	r3, [pc, #144]	@ (800a49c <scalbnf+0xb0>)
 800a40a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800a4a0 <scalbnf+0xb4>
 800a40e:	4298      	cmp	r0, r3
 800a410:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a414:	db17      	blt.n	800a446 <scalbnf+0x5a>
 800a416:	ee10 3a10 	vmov	r3, s0
 800a41a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a41e:	3a19      	subs	r2, #25
 800a420:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800a424:	4288      	cmp	r0, r1
 800a426:	dd15      	ble.n	800a454 <scalbnf+0x68>
 800a428:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800a4a4 <scalbnf+0xb8>
 800a42c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800a4a8 <scalbnf+0xbc>
 800a430:	ee10 3a10 	vmov	r3, s0
 800a434:	eeb0 7a67 	vmov.f32	s14, s15
 800a438:	2b00      	cmp	r3, #0
 800a43a:	bfb8      	it	lt
 800a43c:	eef0 7a66 	vmovlt.f32	s15, s13
 800a440:	ee27 0a87 	vmul.f32	s0, s15, s14
 800a444:	4770      	bx	lr
 800a446:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800a4ac <scalbnf+0xc0>
 800a44a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a44e:	4770      	bx	lr
 800a450:	0dd2      	lsrs	r2, r2, #23
 800a452:	e7e5      	b.n	800a420 <scalbnf+0x34>
 800a454:	4410      	add	r0, r2
 800a456:	28fe      	cmp	r0, #254	@ 0xfe
 800a458:	dce6      	bgt.n	800a428 <scalbnf+0x3c>
 800a45a:	2800      	cmp	r0, #0
 800a45c:	dd06      	ble.n	800a46c <scalbnf+0x80>
 800a45e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a462:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800a466:	ee00 3a10 	vmov	s0, r3
 800a46a:	4770      	bx	lr
 800a46c:	f110 0f16 	cmn.w	r0, #22
 800a470:	da09      	bge.n	800a486 <scalbnf+0x9a>
 800a472:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800a4ac <scalbnf+0xc0>
 800a476:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800a4b0 <scalbnf+0xc4>
 800a47a:	ee10 3a10 	vmov	r3, s0
 800a47e:	eeb0 7a67 	vmov.f32	s14, s15
 800a482:	2b00      	cmp	r3, #0
 800a484:	e7d9      	b.n	800a43a <scalbnf+0x4e>
 800a486:	3019      	adds	r0, #25
 800a488:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a48c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800a490:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800a4b4 <scalbnf+0xc8>
 800a494:	ee07 3a90 	vmov	s15, r3
 800a498:	e7d7      	b.n	800a44a <scalbnf+0x5e>
 800a49a:	bf00      	nop
 800a49c:	ffff3cb0 	.word	0xffff3cb0
 800a4a0:	4c000000 	.word	0x4c000000
 800a4a4:	7149f2ca 	.word	0x7149f2ca
 800a4a8:	f149f2ca 	.word	0xf149f2ca
 800a4ac:	0da24260 	.word	0x0da24260
 800a4b0:	8da24260 	.word	0x8da24260
 800a4b4:	33000000 	.word	0x33000000

0800a4b8 <floorf>:
 800a4b8:	ee10 3a10 	vmov	r3, s0
 800a4bc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a4c0:	3a7f      	subs	r2, #127	@ 0x7f
 800a4c2:	2a16      	cmp	r2, #22
 800a4c4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a4c8:	dc2b      	bgt.n	800a522 <floorf+0x6a>
 800a4ca:	2a00      	cmp	r2, #0
 800a4cc:	da12      	bge.n	800a4f4 <floorf+0x3c>
 800a4ce:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800a534 <floorf+0x7c>
 800a4d2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a4d6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a4da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4de:	dd06      	ble.n	800a4ee <floorf+0x36>
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	da24      	bge.n	800a52e <floorf+0x76>
 800a4e4:	2900      	cmp	r1, #0
 800a4e6:	4b14      	ldr	r3, [pc, #80]	@ (800a538 <floorf+0x80>)
 800a4e8:	bf08      	it	eq
 800a4ea:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800a4ee:	ee00 3a10 	vmov	s0, r3
 800a4f2:	4770      	bx	lr
 800a4f4:	4911      	ldr	r1, [pc, #68]	@ (800a53c <floorf+0x84>)
 800a4f6:	4111      	asrs	r1, r2
 800a4f8:	420b      	tst	r3, r1
 800a4fa:	d0fa      	beq.n	800a4f2 <floorf+0x3a>
 800a4fc:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800a534 <floorf+0x7c>
 800a500:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a504:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a50c:	ddef      	ble.n	800a4ee <floorf+0x36>
 800a50e:	2b00      	cmp	r3, #0
 800a510:	bfbe      	ittt	lt
 800a512:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800a516:	fa40 f202 	asrlt.w	r2, r0, r2
 800a51a:	189b      	addlt	r3, r3, r2
 800a51c:	ea23 0301 	bic.w	r3, r3, r1
 800a520:	e7e5      	b.n	800a4ee <floorf+0x36>
 800a522:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a526:	d3e4      	bcc.n	800a4f2 <floorf+0x3a>
 800a528:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a52c:	4770      	bx	lr
 800a52e:	2300      	movs	r3, #0
 800a530:	e7dd      	b.n	800a4ee <floorf+0x36>
 800a532:	bf00      	nop
 800a534:	7149f2ca 	.word	0x7149f2ca
 800a538:	bf800000 	.word	0xbf800000
 800a53c:	007fffff 	.word	0x007fffff

0800a540 <_init>:
 800a540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a542:	bf00      	nop
 800a544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a546:	bc08      	pop	{r3}
 800a548:	469e      	mov	lr, r3
 800a54a:	4770      	bx	lr

0800a54c <_fini>:
 800a54c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a54e:	bf00      	nop
 800a550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a552:	bc08      	pop	{r3}
 800a554:	469e      	mov	lr, r3
 800a556:	4770      	bx	lr
