-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    reference_string_comp_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    reference_string_comp_0_ce0 : OUT STD_LOGIC;
    reference_string_comp_0_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_15_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_15_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_15_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_15_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_15_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_15_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_15_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_15_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_14_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_14_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_14_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_14_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_14_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_14_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_14_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_14_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_13_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_13_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_13_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_13_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_13_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_13_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_13_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_13_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_12_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_12_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_12_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_12_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_12_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_12_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_12_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_12_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_11_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_11_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_11_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_11_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_11_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_11_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_11_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_11_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_10_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_10_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_10_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_10_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_10_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_10_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_10_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_10_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_9_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_9_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_9_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_9_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_9_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_9_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_9_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_9_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_8_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_8_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_8_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_8_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_8_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_8_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_8_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_8_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_7_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_7_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_7_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_7_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_7_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_7_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_7_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_7_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_6_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_6_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_6_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_6_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_6_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_6_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_6_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_6_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_5_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_5_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_5_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_5_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_5_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_5_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_5_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_5_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_4_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_4_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_4_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_4_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_4_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_4_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_4_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_4_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_3_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_3_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_3_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_3_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_3_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_3_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_3_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_3_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_2_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_2_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_2_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_2_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_2_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_2_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_2_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_2_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_1_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_1_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_1_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_1_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_1_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_1_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_1_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_1_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_3_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_3_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_2_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_2_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_1_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_1_0_out_ap_vld : OUT STD_LOGIC;
    local_reference_V_0_0_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    local_reference_V_0_0_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln93_fu_935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln94_8_reg_1946 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln94_fu_962_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln94_reg_1950 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_cast282_fu_947_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_206 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln93_fu_941_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_5 : STD_LOGIC_VECTOR (6 downto 0);
    signal local_reference_V_1_fu_210 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_454_fu_214 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_455_fu_218 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_456_fu_222 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_457_fu_226 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_458_fu_230 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_459_fu_234 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_460_fu_238 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_461_fu_242 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_462_fu_246 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_463_fu_250 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_464_fu_254 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_465_fu_258 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_466_fu_262 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_467_fu_266 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_468_fu_270 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_469_fu_274 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_470_fu_278 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_471_fu_282 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_472_fu_286 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_473_fu_290 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_474_fu_294 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_475_fu_298 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_476_fu_302 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_477_fu_306 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_478_fu_310 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_479_fu_314 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_480_fu_318 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_481_fu_322 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_482_fu_326 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_483_fu_330 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_484_fu_334 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_485_fu_338 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_486_fu_342 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_487_fu_346 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_488_fu_350 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_489_fu_354 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_490_fu_358 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_491_fu_362 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_492_fu_366 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_493_fu_370 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_494_fu_374 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_495_fu_378 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_496_fu_382 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_497_fu_386 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_498_fu_390 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_499_fu_394 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_500_fu_398 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_501_fu_402 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_502_fu_406 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_503_fu_410 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_504_fu_414 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_505_fu_418 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_506_fu_422 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_507_fu_426 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_508_fu_430 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_509_fu_434 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_510_fu_438 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_511_fu_442 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_512_fu_446 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_513_fu_450 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_514_fu_454 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_515_fu_458 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_516_fu_462 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component seq_align_multiple_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component seq_align_multiple_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    i_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln93_fu_935_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_206 <= add_ln93_fu_941_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_206 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_0) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_454_fu_214 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_0) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_455_fu_218 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_0) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_456_fu_222 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_1) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_457_fu_226 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_1) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_458_fu_230 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_1) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_459_fu_234 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_1) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_460_fu_238 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_2) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_461_fu_242 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_2) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_462_fu_246 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_2) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_463_fu_250 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_2) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_464_fu_254 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_3) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_465_fu_258 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_3) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_466_fu_262 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_3) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_467_fu_266 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_3) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_468_fu_270 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_4) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_469_fu_274 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_4) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_470_fu_278 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_4) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_471_fu_282 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_4) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_472_fu_286 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_5) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_473_fu_290 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_5) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_474_fu_294 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_5) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_475_fu_298 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_5) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_476_fu_302 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_6) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_477_fu_306 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_6) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_478_fu_310 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_6) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_479_fu_314 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_6) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_480_fu_318 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_7) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_481_fu_322 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_7) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_482_fu_326 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_7) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_483_fu_330 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_7) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_484_fu_334 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_8) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_485_fu_338 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_8) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_486_fu_342 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_8) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_487_fu_346 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_8) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_488_fu_350 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_9) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_489_fu_354 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_9) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_490_fu_358 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_9) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_491_fu_362 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_9) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_492_fu_366 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_A) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_493_fu_370 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_A) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_494_fu_374 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_A) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_495_fu_378 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_A) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_496_fu_382 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_B) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_497_fu_386 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_B) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_498_fu_390 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_B) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_499_fu_394 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_B) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_500_fu_398 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_C) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_501_fu_402 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_C) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_502_fu_406 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_C) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_503_fu_410 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_C) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_504_fu_414 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_D) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_505_fu_418 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_D) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_506_fu_422 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_D) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_507_fu_426 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_D) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_508_fu_430 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_E) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_509_fu_434 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_E) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_510_fu_438 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_E) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_511_fu_442 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_E) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_512_fu_446 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_F) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_513_fu_450 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_F) and (trunc_ln94_8_reg_1946 = ap_const_lv2_1))) then
                local_reference_V_1_514_fu_454 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_F) and (trunc_ln94_8_reg_1946 = ap_const_lv2_2))) then
                local_reference_V_1_515_fu_458 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_F) and (trunc_ln94_8_reg_1946 = ap_const_lv2_3))) then
                local_reference_V_1_516_fu_462 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln94_reg_1950 = ap_const_lv4_0) and (trunc_ln94_8_reg_1946 = ap_const_lv2_0))) then
                local_reference_V_1_fu_210 <= reference_string_comp_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln93_fu_935_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln94_8_reg_1946 <= ap_sig_allocacmp_i_5(5 downto 4);
                trunc_ln94_reg_1950 <= trunc_ln94_fu_962_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln93_fu_941_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_5) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln93_fu_935_p2)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_206, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_5 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_i_5 <= i_fu_206;
        end if; 
    end process;

    i_cast282_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_5),64));
    icmp_ln93_fu_935_p2 <= "1" when (ap_sig_allocacmp_i_5 = ap_const_lv7_40) else "0";
    local_reference_V_0_0_out <= local_reference_V_1_fu_210;

    local_reference_V_0_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_10_0_out <= local_reference_V_1_493_fu_370;

    local_reference_V_0_10_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_10_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_10_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_11_0_out <= local_reference_V_1_497_fu_386;

    local_reference_V_0_11_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_11_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_11_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_12_0_out <= local_reference_V_1_501_fu_402;

    local_reference_V_0_12_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_12_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_12_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_13_0_out <= local_reference_V_1_505_fu_418;

    local_reference_V_0_13_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_13_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_13_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_14_0_out <= local_reference_V_1_509_fu_434;

    local_reference_V_0_14_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_14_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_14_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_15_0_out <= local_reference_V_1_513_fu_450;

    local_reference_V_0_15_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_15_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_15_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_1_0_out <= local_reference_V_1_457_fu_226;

    local_reference_V_0_1_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_1_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_1_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_2_0_out <= local_reference_V_1_461_fu_242;

    local_reference_V_0_2_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_2_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_2_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_3_0_out <= local_reference_V_1_465_fu_258;

    local_reference_V_0_3_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_3_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_3_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_4_0_out <= local_reference_V_1_469_fu_274;

    local_reference_V_0_4_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_4_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_4_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_5_0_out <= local_reference_V_1_473_fu_290;

    local_reference_V_0_5_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_5_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_5_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_6_0_out <= local_reference_V_1_477_fu_306;

    local_reference_V_0_6_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_6_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_6_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_7_0_out <= local_reference_V_1_481_fu_322;

    local_reference_V_0_7_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_7_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_7_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_8_0_out <= local_reference_V_1_485_fu_338;

    local_reference_V_0_8_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_8_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_8_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_0_9_0_out <= local_reference_V_1_489_fu_354;

    local_reference_V_0_9_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_0_9_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_0_9_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_0_out <= local_reference_V_1_454_fu_214;

    local_reference_V_1_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_10_0_out <= local_reference_V_1_494_fu_374;

    local_reference_V_1_10_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_10_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_10_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_11_0_out <= local_reference_V_1_498_fu_390;

    local_reference_V_1_11_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_11_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_11_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_12_0_out <= local_reference_V_1_502_fu_406;

    local_reference_V_1_12_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_12_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_12_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_13_0_out <= local_reference_V_1_506_fu_422;

    local_reference_V_1_13_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_13_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_13_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_14_0_out <= local_reference_V_1_510_fu_438;

    local_reference_V_1_14_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_14_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_14_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_15_0_out <= local_reference_V_1_514_fu_454;

    local_reference_V_1_15_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_15_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_15_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_1_0_out <= local_reference_V_1_458_fu_230;

    local_reference_V_1_1_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_1_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_1_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_2_0_out <= local_reference_V_1_462_fu_246;

    local_reference_V_1_2_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_2_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_2_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_3_0_out <= local_reference_V_1_466_fu_262;

    local_reference_V_1_3_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_3_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_3_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_4_0_out <= local_reference_V_1_470_fu_278;

    local_reference_V_1_4_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_4_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_4_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_5_0_out <= local_reference_V_1_474_fu_294;

    local_reference_V_1_5_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_5_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_5_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_6_0_out <= local_reference_V_1_478_fu_310;

    local_reference_V_1_6_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_6_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_6_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_7_0_out <= local_reference_V_1_482_fu_326;

    local_reference_V_1_7_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_7_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_7_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_8_0_out <= local_reference_V_1_486_fu_342;

    local_reference_V_1_8_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_8_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_8_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_1_9_0_out <= local_reference_V_1_490_fu_358;

    local_reference_V_1_9_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_1_9_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_1_9_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_0_out <= local_reference_V_1_455_fu_218;

    local_reference_V_2_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_10_0_out <= local_reference_V_1_495_fu_378;

    local_reference_V_2_10_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_10_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_10_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_11_0_out <= local_reference_V_1_499_fu_394;

    local_reference_V_2_11_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_11_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_11_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_12_0_out <= local_reference_V_1_503_fu_410;

    local_reference_V_2_12_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_12_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_12_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_13_0_out <= local_reference_V_1_507_fu_426;

    local_reference_V_2_13_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_13_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_13_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_14_0_out <= local_reference_V_1_511_fu_442;

    local_reference_V_2_14_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_14_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_14_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_15_0_out <= local_reference_V_1_515_fu_458;

    local_reference_V_2_15_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_15_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_15_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_1_0_out <= local_reference_V_1_459_fu_234;

    local_reference_V_2_1_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_1_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_1_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_2_0_out <= local_reference_V_1_463_fu_250;

    local_reference_V_2_2_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_2_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_2_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_3_0_out <= local_reference_V_1_467_fu_266;

    local_reference_V_2_3_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_3_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_3_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_4_0_out <= local_reference_V_1_471_fu_282;

    local_reference_V_2_4_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_4_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_4_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_5_0_out <= local_reference_V_1_475_fu_298;

    local_reference_V_2_5_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_5_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_5_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_6_0_out <= local_reference_V_1_479_fu_314;

    local_reference_V_2_6_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_6_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_6_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_7_0_out <= local_reference_V_1_483_fu_330;

    local_reference_V_2_7_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_7_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_7_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_8_0_out <= local_reference_V_1_487_fu_346;

    local_reference_V_2_8_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_8_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_8_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_2_9_0_out <= local_reference_V_1_491_fu_362;

    local_reference_V_2_9_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_2_9_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_2_9_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_0_out <= local_reference_V_1_456_fu_222;

    local_reference_V_3_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_10_0_out <= local_reference_V_1_496_fu_382;

    local_reference_V_3_10_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_10_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_10_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_11_0_out <= local_reference_V_1_500_fu_398;

    local_reference_V_3_11_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_11_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_11_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_12_0_out <= local_reference_V_1_504_fu_414;

    local_reference_V_3_12_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_12_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_12_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_13_0_out <= local_reference_V_1_508_fu_430;

    local_reference_V_3_13_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_13_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_13_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_14_0_out <= local_reference_V_1_512_fu_446;

    local_reference_V_3_14_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_14_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_14_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_15_0_out <= local_reference_V_1_516_fu_462;

    local_reference_V_3_15_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_15_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_15_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_1_0_out <= local_reference_V_1_460_fu_238;

    local_reference_V_3_1_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_1_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_1_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_2_0_out <= local_reference_V_1_464_fu_254;

    local_reference_V_3_2_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_2_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_2_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_3_0_out <= local_reference_V_1_468_fu_270;

    local_reference_V_3_3_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_3_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_3_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_4_0_out <= local_reference_V_1_472_fu_286;

    local_reference_V_3_4_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_4_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_4_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_5_0_out <= local_reference_V_1_476_fu_302;

    local_reference_V_3_5_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_5_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_5_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_6_0_out <= local_reference_V_1_480_fu_318;

    local_reference_V_3_6_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_6_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_6_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_7_0_out <= local_reference_V_1_484_fu_334;

    local_reference_V_3_7_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_7_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_7_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_8_0_out <= local_reference_V_1_488_fu_350;

    local_reference_V_3_8_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_8_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_8_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    local_reference_V_3_9_0_out <= local_reference_V_1_492_fu_366;

    local_reference_V_3_9_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_935_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_935_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_reference_V_3_9_0_out_ap_vld <= ap_const_logic_1;
        else 
            local_reference_V_3_9_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    reference_string_comp_0_address0 <= i_cast282_fu_947_p1(7 - 1 downto 0);

    reference_string_comp_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            reference_string_comp_0_ce0 <= ap_const_logic_1;
        else 
            reference_string_comp_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln94_fu_962_p1 <= ap_sig_allocacmp_i_5(4 - 1 downto 0);
end behav;
