{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 11:18:56 2019 " "Info: Processing started: Sun Dec 08 11:18:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_ALU_yiweiluoji -c zjw_ALU_yiweiluoji --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_ALU_yiweiluoji -c zjw_ALU_yiweiluoji --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[0\]_230 " "Warning: Node \"ZZ\[0\]_230\" is a latch" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[0\] " "Warning: Node \"ZZ\[0\]\" is a latch" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[2\] " "Warning: Node \"ZZ\[2\]\" is a latch" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[1\] " "Warning: Node \"ZZ\[1\]\" is a latch" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[5\] " "Warning: Node \"ZZ\[5\]\" is a latch" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[3\] " "Warning: Node \"ZZ\[3\]\" is a latch" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[6\] " "Warning: Node \"ZZ\[6\]\" is a latch" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[4\] " "Warning: Node \"ZZ\[4\]\" is a latch" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[7\] " "Warning: Node \"ZZ\[7\]\" is a latch" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[8\] " "Warning: Node \"ZZ\[8\]\" is a latch" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[0\] " "Info: Assuming node \"S\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[1\] " "Info: Assuming node \"S\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[3\] " "Info: Assuming node \"S\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[2\] " "Info: Assuming node \"S\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "FBUS " "Info: Assuming node \"FBUS\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "FLBUS " "Info: Assuming node \"FLBUS\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "FRBUS " "Info: Assuming node \"FRBUS\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M " "Info: Assuming node \"M\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ZZ\[8\]~91 " "Info: Detected gated clock \"ZZ\[8\]~91\" as buffer" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZZ\[8\]~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZZ\[8\]~90 " "Info: Detected gated clock \"ZZ\[8\]~90\" as buffer" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZZ\[8\]~90" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZZ\[8\]~89 " "Info: Detected gated clock \"ZZ\[8\]~89\" as buffer" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZZ\[8\]~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal4~0 " "Info: Detected gated clock \"Equal4~0\" as buffer" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ZZ\[0\] R2\[0\] M 9.285 ns register " "Info: tsu for register \"ZZ\[0\]\" (data pin = \"R2\[0\]\", clock pin = \"M\") is 9.285 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.007 ns + Longest pin register " "Info: + Longest pin to register delay is 18.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns R2\[0\] 1 PIN PIN_96 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_96; Fanout = 8; PIN Node = 'R2\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.985 ns) + CELL(0.442 ns) 8.896 ns Add1~2 2 COMB LC_X17_Y5_N0 1 " "Info: 2: + IC(6.985 ns) + CELL(0.442 ns) = 8.896 ns; Loc. = LC_X17_Y5_N0; Fanout = 1; COMB Node = 'Add1~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.427 ns" { R2[0] Add1~2 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.590 ns) 11.132 ns ZZ\[0\]~93 3 COMB LC_X17_Y10_N6 1 " "Info: 3: + IC(1.646 ns) + CELL(0.590 ns) = 11.132 ns; Loc. = LC_X17_Y10_N6; Fanout = 1; COMB Node = 'ZZ\[0\]~93'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { Add1~2 ZZ[0]~93 } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.590 ns) 13.328 ns ZZ\[0\]~94 4 COMB LC_X15_Y9_N6 1 " "Info: 4: + IC(1.606 ns) + CELL(0.590 ns) = 13.328 ns; Loc. = LC_X15_Y9_N6; Fanout = 1; COMB Node = 'ZZ\[0\]~94'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { ZZ[0]~93 ZZ[0]~94 } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.005 ns) + CELL(0.292 ns) 15.625 ns ZZ\[0\]~96 5 COMB LC_X17_Y9_N2 1 " "Info: 5: + IC(2.005 ns) + CELL(0.292 ns) = 15.625 ns; Loc. = LC_X17_Y9_N2; Fanout = 1; COMB Node = 'ZZ\[0\]~96'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { ZZ[0]~94 ZZ[0]~96 } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.590 ns) 18.007 ns ZZ\[0\] 6 REG LC_X12_Y10_N0 2 " "Info: 6: + IC(1.792 ns) + CELL(0.590 ns) = 18.007 ns; Loc. = LC_X12_Y10_N0; Fanout = 2; REG Node = 'ZZ\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { ZZ[0]~96 ZZ[0] } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.973 ns ( 22.06 % ) " "Info: Total cell delay = 3.973 ns ( 22.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.034 ns ( 77.94 % ) " "Info: Total interconnect delay = 14.034 ns ( 77.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "18.007 ns" { R2[0] Add1~2 ZZ[0]~93 ZZ[0]~94 ZZ[0]~96 ZZ[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "18.007 ns" { R2[0] {} R2[0]~out0 {} Add1~2 {} ZZ[0]~93 {} ZZ[0]~94 {} ZZ[0]~96 {} ZZ[0] {} } { 0.000ns 0.000ns 6.985ns 1.646ns 1.606ns 2.005ns 1.792ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.590ns 0.292ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.832 ns + " "Info: + Micro setup delay of destination is 0.832 ns" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 9.554 ns - Shortest register " "Info: - Shortest clock path from clock \"M\" to destination register is 9.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns M 1 CLK PIN_124 7 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_124; Fanout = 7; CLK Node = 'M'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.442 ns) 3.583 ns ZZ\[8\]~91 2 COMB LC_X17_Y9_N4 10 " "Info: 2: + IC(1.666 ns) + CELL(0.442 ns) = 3.583 ns; Loc. = LC_X17_Y9_N4; Fanout = 10; COMB Node = 'ZZ\[8\]~91'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { M ZZ[8]~91 } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.679 ns) + CELL(0.292 ns) 9.554 ns ZZ\[0\] 3 REG LC_X12_Y10_N0 2 " "Info: 3: + IC(5.679 ns) + CELL(0.292 ns) = 9.554 ns; Loc. = LC_X12_Y10_N0; Fanout = 2; REG Node = 'ZZ\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.971 ns" { ZZ[8]~91 ZZ[0] } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.209 ns ( 23.12 % ) " "Info: Total cell delay = 2.209 ns ( 23.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.345 ns ( 76.88 % ) " "Info: Total interconnect delay = 7.345 ns ( 76.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.554 ns" { M ZZ[8]~91 ZZ[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { M {} M~out0 {} ZZ[8]~91 {} ZZ[0] {} } { 0.000ns 0.000ns 1.666ns 5.679ns } { 0.000ns 1.475ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "18.007 ns" { R2[0] Add1~2 ZZ[0]~93 ZZ[0]~94 ZZ[0]~96 ZZ[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "18.007 ns" { R2[0] {} R2[0]~out0 {} Add1~2 {} ZZ[0]~93 {} ZZ[0]~94 {} ZZ[0]~96 {} ZZ[0] {} } { 0.000ns 0.000ns 6.985ns 1.646ns 1.606ns 2.005ns 1.792ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.590ns 0.292ns 0.590ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.554 ns" { M ZZ[8]~91 ZZ[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { M {} M~out0 {} ZZ[8]~91 {} ZZ[0] {} } { 0.000ns 0.000ns 1.666ns 5.679ns } { 0.000ns 1.475ns 0.442ns 0.292ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "S\[0\] Z ZZ\[3\] 22.330 ns register " "Info: tco from clock \"S\[0\]\" to destination pin \"Z\" through register \"ZZ\[3\]\" is 22.330 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] source 12.416 ns + Longest register " "Info: + Longest clock path from clock \"S\[0\]\" to source register is 12.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S\[0\] 1 CLK PIN_79 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_79; Fanout = 6; CLK Node = 'S\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.736 ns) + CELL(0.114 ns) 4.319 ns Equal4~0 2 COMB LC_X17_Y10_N4 6 " "Info: 2: + IC(2.736 ns) + CELL(0.114 ns) = 4.319 ns; Loc. = LC_X17_Y10_N4; Fanout = 6; COMB Node = 'Equal4~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { S[0] Equal4~0 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.114 ns) 5.751 ns ZZ\[8\]~90 3 COMB LC_X17_Y9_N9 1 " "Info: 3: + IC(1.318 ns) + CELL(0.114 ns) = 5.751 ns; Loc. = LC_X17_Y9_N9; Fanout = 1; COMB Node = 'ZZ\[8\]~90'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { Equal4~0 ZZ[8]~90 } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 6.479 ns ZZ\[8\]~91 4 COMB LC_X17_Y9_N4 10 " "Info: 4: + IC(0.436 ns) + CELL(0.292 ns) = 6.479 ns; Loc. = LC_X17_Y9_N4; Fanout = 10; COMB Node = 'ZZ\[8\]~91'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { ZZ[8]~90 ZZ[8]~91 } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.645 ns) + CELL(0.292 ns) 12.416 ns ZZ\[3\] 5 REG LC_X18_Y10_N5 2 " "Info: 5: + IC(5.645 ns) + CELL(0.292 ns) = 12.416 ns; Loc. = LC_X18_Y10_N5; Fanout = 2; REG Node = 'ZZ\[3\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.937 ns" { ZZ[8]~91 ZZ[3] } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 18.37 % ) " "Info: Total cell delay = 2.281 ns ( 18.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.135 ns ( 81.63 % ) " "Info: Total interconnect delay = 10.135 ns ( 81.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "12.416 ns" { S[0] Equal4~0 ZZ[8]~90 ZZ[8]~91 ZZ[3] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "12.416 ns" { S[0] {} S[0]~out0 {} Equal4~0 {} ZZ[8]~90 {} ZZ[8]~91 {} ZZ[3] {} } { 0.000ns 0.000ns 2.736ns 1.318ns 0.436ns 5.645ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.914 ns + Longest register pin " "Info: + Longest register to pin delay is 9.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ZZ\[3\] 1 REG LC_X18_Y10_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y10_N5; Fanout = 2; REG Node = 'ZZ\[3\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZZ[3] } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.385 ns) + CELL(0.442 ns) 2.827 ns Equal5~1 2 COMB LC_X21_Y5_N4 1 " "Info: 2: + IC(2.385 ns) + CELL(0.442 ns) = 2.827 ns; Loc. = LC_X21_Y5_N4; Fanout = 1; COMB Node = 'Equal5~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { ZZ[3] Equal5~1 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(0.292 ns) 4.984 ns Equal5~2 3 COMB LC_X15_Y9_N2 1 " "Info: 3: + IC(1.865 ns) + CELL(0.292 ns) = 4.984 ns; Loc. = LC_X15_Y9_N2; Fanout = 1; COMB Node = 'Equal5~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { Equal5~1 Equal5~2 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.822 ns) + CELL(2.108 ns) 9.914 ns Z 4 PIN PIN_68 0 " "Info: 4: + IC(2.822 ns) + CELL(2.108 ns) = 9.914 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'Z'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { Equal5~2 Z } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.842 ns ( 28.67 % ) " "Info: Total cell delay = 2.842 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.072 ns ( 71.33 % ) " "Info: Total interconnect delay = 7.072 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.914 ns" { ZZ[3] Equal5~1 Equal5~2 Z } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.914 ns" { ZZ[3] {} Equal5~1 {} Equal5~2 {} Z {} } { 0.000ns 2.385ns 1.865ns 2.822ns } { 0.000ns 0.442ns 0.292ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "12.416 ns" { S[0] Equal4~0 ZZ[8]~90 ZZ[8]~91 ZZ[3] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "12.416 ns" { S[0] {} S[0]~out0 {} Equal4~0 {} ZZ[8]~90 {} ZZ[8]~91 {} ZZ[3] {} } { 0.000ns 0.000ns 2.736ns 1.318ns 0.436ns 5.645ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.292ns 0.292ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.914 ns" { ZZ[3] Equal5~1 Equal5~2 Z } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.914 ns" { ZZ[3] {} Equal5~1 {} Equal5~2 {} Z {} } { 0.000ns 2.385ns 1.865ns 2.822ns } { 0.000ns 0.442ns 0.292ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ZZ\[5\] S\[1\] S\[0\] 4.880 ns register " "Info: th for register \"ZZ\[5\]\" (data pin = \"S\[1\]\", clock pin = \"S\[0\]\") is 4.880 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] destination 12.417 ns + Longest register " "Info: + Longest clock path from clock \"S\[0\]\" to destination register is 12.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S\[0\] 1 CLK PIN_79 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_79; Fanout = 6; CLK Node = 'S\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.736 ns) + CELL(0.114 ns) 4.319 ns Equal4~0 2 COMB LC_X17_Y10_N4 6 " "Info: 2: + IC(2.736 ns) + CELL(0.114 ns) = 4.319 ns; Loc. = LC_X17_Y10_N4; Fanout = 6; COMB Node = 'Equal4~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { S[0] Equal4~0 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.114 ns) 5.751 ns ZZ\[8\]~90 3 COMB LC_X17_Y9_N9 1 " "Info: 3: + IC(1.318 ns) + CELL(0.114 ns) = 5.751 ns; Loc. = LC_X17_Y9_N9; Fanout = 1; COMB Node = 'ZZ\[8\]~90'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { Equal4~0 ZZ[8]~90 } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 6.479 ns ZZ\[8\]~91 4 COMB LC_X17_Y9_N4 10 " "Info: 4: + IC(0.436 ns) + CELL(0.292 ns) = 6.479 ns; Loc. = LC_X17_Y9_N4; Fanout = 10; COMB Node = 'ZZ\[8\]~91'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { ZZ[8]~90 ZZ[8]~91 } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.646 ns) + CELL(0.292 ns) 12.417 ns ZZ\[5\] 5 REG LC_X18_Y10_N0 2 " "Info: 5: + IC(5.646 ns) + CELL(0.292 ns) = 12.417 ns; Loc. = LC_X18_Y10_N0; Fanout = 2; REG Node = 'ZZ\[5\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.938 ns" { ZZ[8]~91 ZZ[5] } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 18.37 % ) " "Info: Total cell delay = 2.281 ns ( 18.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.136 ns ( 81.63 % ) " "Info: Total interconnect delay = 10.136 ns ( 81.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "12.417 ns" { S[0] Equal4~0 ZZ[8]~90 ZZ[8]~91 ZZ[5] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "12.417 ns" { S[0] {} S[0]~out0 {} Equal4~0 {} ZZ[8]~90 {} ZZ[8]~91 {} ZZ[5] {} } { 0.000ns 0.000ns 2.736ns 1.318ns 0.436ns 5.646ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.537 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S\[1\] 1 CLK PIN_99 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_99; Fanout = 7; CLK Node = 'S\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.292 ns) 3.633 ns Equal4~0 2 COMB LC_X17_Y10_N4 6 " "Info: 2: + IC(1.872 ns) + CELL(0.292 ns) = 3.633 ns; Loc. = LC_X17_Y10_N4; Fanout = 6; COMB Node = 'Equal4~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { S[1] Equal4~0 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.114 ns) 5.063 ns ZZ\[1\]~97 3 COMB LC_X17_Y9_N7 12 " "Info: 3: + IC(1.316 ns) + CELL(0.114 ns) = 5.063 ns; Loc. = LC_X17_Y9_N7; Fanout = 12; COMB Node = 'ZZ\[1\]~97'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { Equal4~0 ZZ[1]~97 } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.292 ns) 6.686 ns ZZ\[5\]~119 4 COMB LC_X18_Y10_N3 1 " "Info: 4: + IC(1.331 ns) + CELL(0.292 ns) = 6.686 ns; Loc. = LC_X18_Y10_N3; Fanout = 1; COMB Node = 'ZZ\[5\]~119'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { ZZ[1]~97 ZZ[5]~119 } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.442 ns) 7.537 ns ZZ\[5\] 5 REG LC_X18_Y10_N0 2 " "Info: 5: + IC(0.409 ns) + CELL(0.442 ns) = 7.537 ns; Loc. = LC_X18_Y10_N0; Fanout = 2; REG Node = 'ZZ\[5\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { ZZ[5]~119 ZZ[5] } "NODE_NAME" } } { "zjw_ALU_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_ALU/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.609 ns ( 34.62 % ) " "Info: Total cell delay = 2.609 ns ( 34.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.928 ns ( 65.38 % ) " "Info: Total interconnect delay = 4.928 ns ( 65.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.537 ns" { S[1] Equal4~0 ZZ[1]~97 ZZ[5]~119 ZZ[5] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.537 ns" { S[1] {} S[1]~out0 {} Equal4~0 {} ZZ[1]~97 {} ZZ[5]~119 {} ZZ[5] {} } { 0.000ns 0.000ns 1.872ns 1.316ns 1.331ns 0.409ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.292ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "12.417 ns" { S[0] Equal4~0 ZZ[8]~90 ZZ[8]~91 ZZ[5] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "12.417 ns" { S[0] {} S[0]~out0 {} Equal4~0 {} ZZ[8]~90 {} ZZ[8]~91 {} ZZ[5] {} } { 0.000ns 0.000ns 2.736ns 1.318ns 0.436ns 5.646ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.292ns 0.292ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.537 ns" { S[1] Equal4~0 ZZ[1]~97 ZZ[5]~119 ZZ[5] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.537 ns" { S[1] {} S[1]~out0 {} Equal4~0 {} ZZ[1]~97 {} ZZ[5]~119 {} ZZ[5] {} } { 0.000ns 0.000ns 1.872ns 1.316ns 1.331ns 0.409ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.292ns 0.442ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 11:18:56 2019 " "Info: Processing ended: Sun Dec 08 11:18:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
