# Contributing

Contributions are welcome! You can help by:
- Adding new RISC-V instructions or extensions
- Improving the pipeline or memory modules
- Adding more RISCoF test cases
- Fixing bugs in existing modules

Please fork the repository, create a feature branch, and submit a pull request.
