# 32-Bit-5-Stage-Pipelined-Processor
5-staged pipelined processor based on MIPS architecture with high speed ALU, which can handle Memory and Data hazards using Verilog on ModelSim.
