# do run_sim.tcl
# ** Warning: (vlib-34) Library already exists at "mywork".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work mywork 
# Modifying modelsim.ini
# Start time: 17:36:57 on Mar 25,2018
# vlog rc4_tb.v rc4_new_design.v ram.v rc4.v ram_new_design.v ram_tb.v 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module rc4_tb
# -- Compiling module rc4_new_design
# -- Compiling module ram
# -- Compiling module rc4
# -- Compiling module ram_new_design
# -- Compiling module ram_tb
# 
# Top level modules:
# 	rc4_tb
# 	rc4
# 	ram_tb
# End time: 17:36:57 on Mar 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.rc4_tb 
# Start time: 17:36:58 on Mar 25,2018
# Loading work.rc4_tb
# Loading work.rc4_new_design
# Loading work.ram_new_design
# data corect
