<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="alt_sv_fabric_pll_sim/alt_sv_fabric_pll.vho" type="VHDL" />
 <topLevel name="alt_sv_fabric_pll" />
 <deviceFamily name="stratixv" />
</simPackage>
