static void F_1 ( T_1 * V_1 , int V_2 )\r\n{\r\nF_2 ( V_1 -> V_3 , V_4 ,\r\nF_3 ( V_1 -> V_3 , V_4 ) | ( 0x1 << V_2 ) ) ;\r\n}\r\nstatic void F_4 ( T_1 * V_1 , int V_2 )\r\n{\r\nF_2 ( V_1 -> V_3 , V_4 ,\r\nF_3 ( V_1 -> V_3 , V_4 ) & ~ ( 0x1 << V_2 ) ) ;\r\n}\r\nstatic void\r\nF_5 ( T_1 * V_1 , unsigned char V_5 ,\r\nunsigned char V_6 )\r\n{\r\nint V_7 ;\r\nF_2 ( V_1 -> V_3 , V_8 + ( V_5 << 2 ) , V_6 ) ;\r\nif ( 1 ) {\r\nV_7 = F_3 ( V_1 -> V_3 , V_9 + ( V_5 << 2 ) ) ;\r\nif ( ( V_7 != 0x80 ) || ( V_6 == 0x80 ) )\r\nreturn;\r\n}\r\nF_2 ( V_1 -> V_3 , V_9 + ( V_5 << 2 ) , V_6 ) ;\r\n}\r\nstatic void\r\nF_6 ( T_1 * V_1 , unsigned char V_5 ,\r\nint V_10 , unsigned char V_6 )\r\n{\r\nint V_7 ;\r\nF_2 ( V_1 -> V_3 ,\r\nV_11 + ( ( ( V_5 << 5 ) + V_10 ) << 2 ) , V_6 ) ;\r\nif ( 1 ) {\r\nV_7 =\r\nF_3 ( V_1 -> V_3 ,\r\nV_12 + ( ( ( V_5 << 5 ) + V_10 ) << 2 ) ) ;\r\nif ( ( V_7 != 0x80 ) || ( V_6 == 0x80 ) )\r\nreturn;\r\n}\r\nF_2 ( V_1 -> V_3 ,\r\nV_12 + ( ( ( V_5 << 5 ) + V_10 ) << 2 ) , V_6 ) ;\r\n}\r\nstatic void\r\nF_7 ( T_1 * V_1 , unsigned char V_5 , int V_10 , int V_13 )\r\n{\r\nint V_7 , V_14 ;\r\nif ( V_10 < 0 )\r\nV_14 = ( V_10 + 3 ) ;\r\nelse\r\nV_14 = V_10 ;\r\nV_14 = ( ( V_5 << 3 ) + ( V_14 >> 2 ) ) << 2 ;\r\nV_7 = F_3 ( V_1 -> V_3 , V_15 + V_14 ) ;\r\nif ( V_13 )\r\nV_7 |= ( 1 << ( V_10 & 3 ) ) ;\r\nelse\r\nV_7 &= ~ ( 1 << ( V_10 & 3 ) ) ;\r\nF_2 ( V_1 -> V_3 ,\r\nV_12 + ( ( ( V_5 << 5 ) + V_10 ) << 2 ) , 0x80 ) ;\r\nF_2 ( V_1 -> V_3 , V_16 + ( V_10 << 2 ) , 0x0 ) ;\r\nF_2 ( V_1 -> V_3 , V_16 + 4 + ( V_10 << 2 ) , 0x0 ) ;\r\nF_2 ( V_1 -> V_3 , V_15 + V_14 , V_7 ) ;\r\n}\r\nstatic void\r\nF_8 ( T_1 * V_1 , unsigned char V_5 , int V_10 )\r\n{\r\nV_17 [ V_5 ] &= ~ ( 1 << V_10 ) ;\r\nF_6 ( V_1 , V_5 , V_10 , 0x80 ) ;\r\nV_18 [ V_5 ] &= ~ ( 1 << V_10 ) ;\r\nF_7 ( V_1 , V_5 , V_10 , 0 ) ;\r\n}\r\nstatic void\r\nF_9 ( T_1 * V_1 , unsigned char V_5 , int V_10 )\r\n{\r\nF_8 ( V_1 , V_5 , V_10 ) ;\r\nif ( ( V_18 [ V_5 ] & ( 1 << V_10 ) ) == 0 ) {\r\nF_6 ( V_1 , V_5 , V_10 , 0x80 ) ;\r\nV_18 [ V_5 ] |= ( 1 << V_10 ) ;\r\n}\r\nF_7 ( V_1 , V_5 , V_10 , 1 ) ;\r\n}\r\nstatic void\r\nF_10 ( T_1 * V_1 , unsigned char V_5 , int V_2 ,\r\nint V_19 )\r\n{\r\nif ( V_19 ) {\r\nV_17 [ V_5 ] |= ( 1 << V_2 ) ;\r\nF_8 ( V_1 , V_5 , V_2 ) ;\r\n} else\r\nF_8 ( V_1 , V_5 , V_2 ) ;\r\n}\r\nstatic int\r\nF_11 ( T_1 * V_1 , unsigned char V_5 , unsigned char V_20 )\r\n{\r\nint V_7 , V_21 = 0 , V_22 ;\r\nV_7 = F_3 ( V_1 -> V_3 , V_4 ) ;\r\nif ( ( V_7 & ( 1 << V_20 ) ) == 0 ) {\r\nF_2 ( V_1 -> V_3 , V_23 + ( V_20 << 2 ) , V_5 ) ;\r\nF_1 ( V_1 , V_20 ) ;\r\nreturn 1 ;\r\n}\r\nV_22 = V_23 + ( V_20 << 2 ) ;\r\nV_7 = F_3 ( V_1 -> V_3 , V_22 ) ;\r\nwhile ( V_7 & 0x10 ) {\r\nV_22 = V_24 + ( ( V_7 & 0xf ) << 2 ) ;\r\nV_7 = F_3 ( V_1 -> V_3 , V_22 ) ;\r\nif ( ( ++ V_21 ) > 0xf ) {\r\nF_12 ( V_25\r\nL_1 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nF_2 ( V_1 -> V_3 , V_24 + ( ( V_7 & 0xf ) << 2 ) , V_5 ) ;\r\nF_2 ( V_1 -> V_3 , V_22 , ( V_7 & 0xf ) | 0x10 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int\r\nF_13 ( T_1 * V_1 , unsigned char V_5 , unsigned char V_20 )\r\n{\r\nint V_26 = - 1 , V_27 , V_28 , V_29 , V_30 , V_31 , V_32 = 0 ;\r\nV_28 = F_3 ( V_1 -> V_3 , V_4 ) ;\r\nif ( ( ( 1 << V_20 ) & V_28 ) == 0 ) {\r\nF_12 ( V_25 L_2 , V_28 ) ;\r\nreturn 0 ;\r\n}\r\nV_31 = V_23 + ( V_20 << 2 ) ;\r\nV_27 = F_3 ( V_1 -> V_3 , V_31 ) ;\r\nif ( V_27 & 0x10 ) {\r\nV_29 = ( V_27 & 0xf ) ;\r\nif ( V_5 == V_29 ) {\r\nV_29 = V_24 + ( V_5 << 2 ) ;\r\nV_30 = F_3 ( V_1 -> V_3 , V_29 ) ;\r\nF_2 ( V_1 -> V_3 , V_31 , V_30 ) ;\r\nF_2 ( V_1 -> V_3 , V_29 , 0 ) ;\r\n} else {\r\nV_30 =\r\nF_3 ( V_1 -> V_3 ,\r\nV_24 + ( V_29 << 2 ) ) ;\r\nwhile ( ( V_30 & 0xf ) != V_5 ) {\r\nif ( ( V_32 ) > 0xf ) {\r\nF_12 ( V_25\r\nL_3 ) ;\r\nreturn 0 ;\r\n}\r\nV_26 = V_29 ;\r\nV_29 = V_30 & 0xf ;\r\nV_31 = V_29 << 2 ;\r\nV_30 =\r\nF_3 ( V_1 -> V_3 ,\r\nV_24 + V_31 ) ;\r\nV_32 ++ ;\r\n}\r\nV_31 = V_29 << 2 ;\r\nif ( V_30 & 0x10 ) {\r\nV_29 = V_24 + ( ( V_30 & 0xf ) << 2 ) ;\r\nV_30 = F_3 ( V_1 -> V_3 , V_29 ) ;\r\nF_2 ( V_1 -> V_3 ,\r\nV_24 + V_31 , V_30 ) ;\r\nF_2 ( V_1 -> V_3 , V_29 , 0 ) ;\r\n} else {\r\nif ( V_26 == - 1 )\r\nF_2 ( V_1 -> V_3 ,\r\nV_23 +\r\n( V_20 << 2 ) , V_27 & 0xef ) ;\r\nelse {\r\nV_29 = ( 0xffffffe0 & V_30 ) | ( 0xf & V_29 ) ;\r\nF_2 ( V_1 -> V_3 ,\r\nV_24 +\r\n( V_26 << 2 ) , V_29 ) ;\r\n}\r\nF_2 ( V_1 -> V_3 ,\r\nV_24 + V_31 , 0 ) ;\r\nreturn 1 ;\r\n}\r\n}\r\n} else {\r\nF_4 ( V_1 , V_20 ) ;\r\nF_2 ( V_1 -> V_3 , V_31 , 0 ) ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic void F_14 ( T_1 * V_1 )\r\n{\r\nT_2 V_14 ;\r\nint V_33 ;\r\nmemset ( V_18 , 0 , V_34 * sizeof( int ) ) ;\r\nmemset ( V_17 , 0 , V_34 * sizeof( int ) ) ;\r\nV_14 = V_16 + 0x17c ;\r\nfor ( V_33 = 0x5f ; V_33 >= 0 ; V_33 -- ) {\r\nF_2 ( V_1 -> V_3 , V_14 , 0 ) ;\r\nV_14 -= 4 ;\r\n}\r\nV_14 = V_15 + 0x1fc ;\r\nfor ( V_33 = 0x7f ; V_33 >= 0 ; V_33 -- ) {\r\nF_2 ( V_1 -> V_3 , V_14 , 0 ) ;\r\nV_14 -= 4 ;\r\n}\r\nV_14 = V_16 + 0x17c ;\r\nfor ( V_33 = 0x5f ; V_33 >= 0 ; V_33 -- ) {\r\nF_2 ( V_1 -> V_3 , V_14 , 0 ) ;\r\nV_14 -= 4 ;\r\n}\r\nV_14 = V_11 + 0x7fc ;\r\nfor ( V_33 = 0x1ff ; V_33 >= 0 ; V_33 -- ) {\r\nF_2 ( V_1 -> V_3 , V_14 , 0x80 ) ;\r\nV_14 -= 4 ;\r\n}\r\nV_14 = V_8 + 0x3c ;\r\nfor ( V_33 = 0xf ; V_33 >= 0 ; V_33 -- ) {\r\nF_2 ( V_1 -> V_3 , V_14 , 0x80 ) ;\r\nV_14 -= 4 ;\r\n}\r\nV_14 = V_12 + 0x7fc ;\r\nfor ( V_33 = 0x1ff ; V_33 >= 0 ; V_33 -- ) {\r\nF_2 ( V_1 -> V_3 , V_14 , 0x80 ) ;\r\nV_14 -= 4 ;\r\n}\r\nV_14 = V_9 + 0x3c ;\r\nfor ( V_33 = 0xf ; V_33 >= 0 ; V_33 -- ) {\r\nF_2 ( V_1 -> V_3 , V_14 , 0x80 ) ;\r\nV_14 -= 4 ;\r\n}\r\nV_14 = V_24 + ( V_35 - 1 ) * 4 ;\r\nfor ( V_33 = ( V_35 - 1 ) ; V_33 >= 0 ; V_33 -- ) {\r\nF_2 ( V_1 -> V_3 , V_14 , 0x0 ) ;\r\nV_14 -= 4 ;\r\n}\r\nF_2 ( V_1 -> V_3 , V_4 , 0 ) ;\r\n}\r\nstatic void F_15 ( T_1 * V_1 , int V_2 )\r\n{\r\nF_2 ( V_1 -> V_3 , V_36 ,\r\nF_3 ( V_1 -> V_3 , V_36 ) | ( 0x1 << V_2 ) ) ;\r\n}\r\nstatic void F_16 ( T_1 * V_1 , int V_2 )\r\n{\r\nF_2 ( V_1 -> V_3 , V_36 ,\r\nF_3 ( V_1 -> V_3 , V_36 ) & ~ ( 0x1 << V_2 ) ) ;\r\n}\r\nstatic void F_17 ( T_1 * V_1 , unsigned char V_37 )\r\n{\r\nint V_38 ;\r\nfor ( V_38 = 0x1f ; V_38 >= 0 ; V_38 -- )\r\nF_2 ( V_1 -> V_3 ,\r\nV_39 + ( V_37 << 7 ) + ( V_38 << 2 ) , 0 ) ;\r\nF_2 ( V_1 -> V_3 , V_40 + ( V_37 << 3 ) , 0 ) ;\r\nF_2 ( V_1 -> V_3 , V_40 + ( V_37 << 3 ) + 4 , 0 ) ;\r\n}\r\nstatic void F_18 ( T_1 * V_1 , unsigned char V_37 )\r\n{\r\nF_2 ( V_1 -> V_3 , V_41 + ( V_37 << 2 ) , 0 ) ;\r\nF_2 ( V_1 -> V_3 , V_42 + ( V_37 << 2 ) , 0 ) ;\r\nF_2 ( V_1 -> V_3 , V_43 + ( V_37 << 2 ) , 1 ) ;\r\n}\r\nstatic void\r\nF_19 ( T_1 * V_1 , unsigned char V_37 , int V_13 )\r\n{\r\nint V_7 ;\r\nV_7 = F_3 ( V_1 -> V_3 , V_44 ) ;\r\nif ( V_13 )\r\nV_7 |= 1 << V_37 ;\r\nelse\r\nV_7 &= ~ ( 1 << V_37 ) ;\r\nF_2 ( V_1 -> V_3 , V_44 , V_7 ) ;\r\n}\r\nstatic int\r\nF_20 ( T_1 * V_1 , unsigned char V_37 , int V_45 )\r\n{\r\nint V_7 , V_21 = 0 ;\r\ndo {\r\nF_2 ( V_1 -> V_3 , V_46 + ( V_37 << 2 ) , V_45 ) ;\r\nV_7 = F_3 ( V_1 -> V_3 , V_46 + ( V_37 << 2 ) ) ;\r\nif ( ( ++ V_21 ) > 0x9 ) {\r\nF_12 ( V_25 L_4 ) ;\r\nbreak;\r\n}\r\n}\r\nwhile ( V_7 != V_45 );\r\nreturn V_7 ;\r\n}\r\nstatic void F_21 ( T_1 * V_47 , unsigned char V_37 ,\r\nunsigned int V_48 , unsigned int V_49 , int V_50 , int V_51 ,\r\nint V_52 , int V_53 , unsigned int V_54 , int V_55 )\r\n{\r\nint V_32 , V_31 = 0 , V_56 ;\r\nF_17 ( V_47 , V_37 ) ;\r\nif ( V_50 ) {\r\nif ( ( V_54 & 0x10000 ) && ( V_54 != 0x10000 ) ) {\r\nV_54 = 0 ;\r\nV_32 = 0x7 ;\r\n} else {\r\nif ( ( ( ( short ) V_54 ) < 0 ) && ( V_54 != 0x8000 ) ) {\r\nV_54 = 0 ;\r\nV_32 = 0x8 ;\r\n} else {\r\nV_54 = 1 ;\r\nV_32 = 0xc ;\r\n}\r\n}\r\n} else {\r\nif ( ( V_48 & 0x10000 ) && ( V_48 != 0x10000 ) ) {\r\nV_54 = 0 ;\r\nV_32 = 0x11 - ( ( V_48 >> 0xe ) & 7 ) ;\r\nif ( V_48 & 0x3fff )\r\nV_32 -= 1 ;\r\nelse\r\nV_32 -= 2 ;\r\n} else {\r\nV_54 = 1 ;\r\nV_32 = 0xc ;\r\n}\r\n}\r\nF_18 ( V_47 , V_37 ) ;\r\nF_19 ( V_47 , V_37 , V_55 ) ;\r\nif ( ( V_52 == 0 ) && ( V_50 == 0 ) ) {\r\nif ( V_54 )\r\nV_56 = 0xf ;\r\nelse\r\nV_56 = 0xc ;\r\nV_31 = 0 ;\r\n} else {\r\nif ( V_54 )\r\nV_31 = 0xf ;\r\nelse\r\nV_31 = 0xc ;\r\nV_56 = 0 ;\r\n}\r\nF_2 ( V_47 -> V_3 , V_57 + ( V_37 << 2 ) ,\r\n( V_53 << 0x9 ) | ( V_50 << 0x8 ) | ( ( V_32 & 0xf ) << 4 ) | V_51 ) ;\r\nF_20 ( V_47 , V_37 , V_48 ) ;\r\nF_2 ( V_47 -> V_3 , V_58 + ( V_37 << 2 ) , V_49 & 0xffff ) ;\r\nF_2 ( V_47 -> V_3 , V_59 + ( V_37 << 2 ) ,\r\n( V_54 << 0x11 ) | ( V_52 << 0x10 ) | ( V_31 << 0x8 ) | V_56 ) ;\r\n}\r\nstatic void F_22 ( T_1 * V_1 )\r\n{\r\nT_2 V_14 ;\r\nint V_33 ;\r\nF_2 ( V_1 -> V_3 , V_60 , 0x1ff ) ;\r\nV_14 = V_61 + 0x3c ;\r\nfor ( V_33 = 0xf ; V_33 >= 0 ; V_33 -- ) {\r\nF_2 ( V_1 -> V_3 , V_14 , 0 ) ;\r\nV_14 -= 4 ;\r\n}\r\nV_14 = V_62 + 0x54 ;\r\nfor ( V_33 = 0x15 ; V_33 >= 0 ; V_33 -- ) {\r\nF_2 ( V_1 -> V_3 , V_14 , 0 ) ;\r\nV_14 -= 4 ;\r\n}\r\n}\r\nstatic int\r\nF_23 ( T_1 * V_1 , unsigned char V_37 , unsigned char V_20 )\r\n{\r\nint V_7 , V_21 = 0 , V_22 ;\r\nV_7 = F_3 ( V_1 -> V_3 , V_36 ) ;\r\nif ( ( V_7 & ( 1 << V_20 ) ) == 0 ) {\r\nF_2 ( V_1 -> V_3 , V_62 + ( V_20 << 2 ) , V_37 ) ;\r\nF_15 ( V_1 , V_20 ) ;\r\nreturn 1 ;\r\n}\r\nV_22 = V_62 + ( V_20 << 2 ) ;\r\nV_7 = F_3 ( V_1 -> V_3 , V_22 ) ;\r\nwhile ( V_7 & 0x10 ) {\r\nV_22 = V_61 + ( ( V_7 & 0xf ) << 2 ) ;\r\nV_7 = F_3 ( V_1 -> V_3 , V_22 ) ;\r\nif ( ( ++ V_21 ) > 0xf ) {\r\nF_12 ( V_25\r\nL_5 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nF_2 ( V_1 -> V_3 , V_61 + ( ( V_7 & 0xf ) << 2 ) , V_37 ) ;\r\nF_2 ( V_1 -> V_3 , V_22 , ( V_7 & 0xf ) | 0x10 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int\r\nF_24 ( T_1 * V_1 , unsigned char V_37 , unsigned char V_20 )\r\n{\r\nint V_26 = - 1 , V_27 , V_28 , V_29 , V_30 , V_31 , V_32 = 0 ;\r\nV_28 = F_3 ( V_1 -> V_3 , V_36 ) ;\r\nif ( ( ( 1 << V_20 ) & V_28 ) == 0 ) {\r\nF_12 ( V_25 L_6 ) ;\r\nreturn 0 ;\r\n}\r\nV_31 = V_62 + ( V_20 << 2 ) ;\r\nV_27 = F_3 ( V_1 -> V_3 , V_31 ) ;\r\nif ( V_27 & 0x10 ) {\r\nV_29 = ( V_27 & 0xf ) ;\r\nif ( V_37 == V_29 ) {\r\nV_29 = V_61 + ( V_37 << 2 ) ;\r\nV_30 = F_3 ( V_1 -> V_3 , V_29 ) ;\r\nF_2 ( V_1 -> V_3 , V_31 , V_30 ) ;\r\nF_2 ( V_1 -> V_3 , V_29 , 0 ) ;\r\n} else {\r\nV_30 =\r\nF_3 ( V_1 -> V_3 ,\r\nV_61 + ( V_29 << 2 ) ) ;\r\nwhile ( ( V_30 & 0xf ) != V_37 ) {\r\nif ( ( V_32 ) > 0xf ) {\r\nF_12\r\n( L_7 ) ;\r\nreturn 0 ;\r\n}\r\nV_26 = V_29 ;\r\nV_29 = V_30 & 0xf ;\r\nV_31 = V_29 << 2 ;\r\nV_30 =\r\nF_3 ( V_1 -> V_3 ,\r\nV_61 + V_31 ) ;\r\nV_32 ++ ;\r\n}\r\nV_31 = V_29 << 2 ;\r\nif ( V_30 & 0x10 ) {\r\nV_29 = V_61 + ( ( V_30 & 0xf ) << 2 ) ;\r\nV_30 = F_3 ( V_1 -> V_3 , V_29 ) ;\r\nF_2 ( V_1 -> V_3 ,\r\nV_61 + V_31 , V_30 ) ;\r\nF_2 ( V_1 -> V_3 , V_29 , 0 ) ;\r\n} else {\r\nif ( V_26 == - 1 )\r\nF_2 ( V_1 -> V_3 ,\r\nV_62 +\r\n( V_20 << 2 ) , V_27 & 0xef ) ;\r\nelse {\r\nV_29 = ( 0xffffffe0 & V_30 ) | ( 0xf & V_29 ) ;\r\nF_2 ( V_1 -> V_3 ,\r\nV_61 +\r\n( V_26 << 2 ) , V_29 ) ;\r\n}\r\nF_2 ( V_1 -> V_3 ,\r\nV_61 + V_31 , 0 ) ;\r\nreturn 1 ;\r\n}\r\n}\r\n} else {\r\nF_16 ( V_1 , V_20 ) ;\r\nF_2 ( V_1 -> V_3 , V_31 , 0 ) ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic void\r\nF_25 ( T_1 * V_1 , int V_63 , int V_33 )\r\n{\r\nfor ( V_33 -- ; V_33 >= 0 ; V_33 -- )\r\nF_2 ( V_1 -> V_3 ,\r\nV_64 +\r\n( ( ( V_63 << V_65 ) + V_33 ) << 2 ) , 0 ) ;\r\n}\r\nstatic void F_26 ( T_1 * V_1 , int V_63 , int V_13 )\r\n{\r\nF_2 ( V_1 -> V_3 , V_66 + ( V_63 << 2 ) ,\r\n( F_3 ( V_1 -> V_3 , V_66 + ( V_63 << 2 ) ) &\r\n0xffffffef ) | ( ( 1 & V_13 ) << 4 ) | V_67 ) ;\r\n}\r\nstatic void\r\nF_27 ( T_1 * V_1 , int V_63 , int V_49 , int V_68 ,\r\nint V_69 , int V_70 , int V_71 )\r\n{\r\nint V_7 , V_21 = 0 ;\r\nint V_72 = 0x2 ;\r\ndo {\r\nV_7 = F_3 ( V_1 -> V_3 , V_66 + ( V_63 << 2 ) ) ;\r\nif ( V_21 ++ > 0xbb8 ) {\r\nF_12 ( V_25\r\nL_8 ) ;\r\nbreak;\r\n}\r\n}\r\nwhile ( V_7 & V_73 );\r\nif ( V_70 ) {\r\nif ( ( V_7 & V_74 ) == 0 ) {\r\nF_25 ( V_1 , V_63 , V_75 ) ;\r\n#ifdef F_28\r\nV_7 = ( V_72 & 0x1f ) << 0xb ;\r\n#else\r\nV_7 = ( V_72 & 0x3f ) << 0xc ;\r\n#endif\r\nV_7 = ( V_7 & 0xfffffffd ) | ( ( V_49 & 1 ) << 1 ) ;\r\nV_7 = ( V_7 & 0xfffffff3 ) | ( ( V_68 & 3 ) << 2 ) ;\r\nV_7 = ( V_7 & 0xffffffef ) | ( ( V_70 & 1 ) << 4 ) ;\r\nV_7 |= V_67 ;\r\nV_7 = ( V_7 & 0xffffffdf ) | ( ( V_69 & 1 ) << 5 ) ;\r\n#ifdef F_28\r\nV_7 = ( V_7 & 0xfffbffff ) | ( ( V_71 & 1 ) << 0x12 ) ;\r\n#endif\r\n#ifdef F_29\r\nV_7 = ( V_7 & 0xf7ffffff ) | ( ( V_71 & 1 ) << 0x1b ) ;\r\nV_7 = ( V_7 & 0xefffffff ) | ( ( V_71 & 1 ) << 0x1c ) ;\r\n#endif\r\n#ifdef F_30\r\nV_7 = ( V_7 & 0xfeffffff ) | ( ( V_71 & 1 ) << 0x18 ) ;\r\nV_7 = ( V_7 & 0xfdffffff ) | ( ( V_71 & 1 ) << 0x19 ) ;\r\n#endif\r\n}\r\n} else {\r\nif ( V_7 & V_74 ) {\r\n#ifdef F_28\r\nV_7 = ( ( V_71 & 1 ) << 0x12 ) | ( V_7 & 0xfffbffef ) ;\r\n#endif\r\n#ifdef F_29\r\nV_7 =\r\n( ( V_71 & 1 ) << 0x1b ) | ( V_7 & 0xe7ffffef ) | V_76 ;\r\n#endif\r\n#ifdef F_30\r\nV_7 =\r\n( ( V_71 & 1 ) << 0x18 ) | ( V_7 & 0xfcffffef ) | V_76 ;\r\n#endif\r\n} else\r\nF_25 ( V_1 , V_63 , V_75 ) ;\r\n}\r\nF_2 ( V_1 -> V_3 , V_66 + ( V_63 << 2 ) , V_7 ) ;\r\nF_3 ( V_1 -> V_3 , V_66 + ( V_63 << 2 ) ) ;\r\n}\r\nstatic void F_31 ( T_1 * V_1 , int V_63 , int V_33 )\r\n{\r\nif ( V_33 < 1 )\r\nreturn;\r\nfor ( V_33 -- ; V_33 >= 0 ; V_33 -- )\r\nF_2 ( V_1 -> V_3 ,\r\nV_77 +\r\n( ( ( V_63 << V_65 ) + V_33 ) << 2 ) , 0 ) ;\r\n}\r\nstatic void F_32 ( T_1 * V_1 , int V_63 , int V_78 )\r\n{\r\nF_31 ( V_1 , V_63 , V_75 ) ;\r\n#ifdef F_28\r\nF_2 ( V_1 -> V_3 , V_79 + ( V_63 << 2 ) ,\r\n( V_67 | ( ( V_78 & V_80 ) << 0xb ) ) ) ;\r\n#else\r\nF_2 ( V_1 -> V_3 , V_79 + ( V_63 << 2 ) ,\r\n( V_67 | ( ( V_78 & V_80 ) << 0xc ) ) ) ;\r\n#endif\r\n}\r\nstatic void F_33 ( T_1 * V_1 , int V_63 , int V_13 )\r\n{\r\nF_2 ( V_1 -> V_3 , V_79 + ( V_63 << 2 ) ,\r\n( F_3 ( V_1 -> V_3 , V_79 + ( V_63 << 2 ) ) &\r\n0xffffffef ) | ( ( V_13 & 1 ) << 4 ) | V_67 ) ;\r\n}\r\nstatic void\r\nF_34 ( T_1 * V_1 , int V_63 , int V_81 , int V_68 ,\r\nint V_69 , int V_70 , int V_71 )\r\n{\r\nint V_7 = 0 , V_21 = 0 ;\r\nint V_72 = 2 ;\r\ndo {\r\nV_7 = F_3 ( V_1 -> V_3 , V_79 + ( V_63 << 2 ) ) ;\r\nif ( V_21 ++ > 0xbb8 ) {\r\nF_12 ( V_25 L_9 ) ;\r\nbreak;\r\n}\r\n}\r\nwhile ( V_7 & V_73 );\r\nif ( V_70 ) {\r\nif ( ( V_7 & V_74 ) == 0 ) {\r\nF_31 ( V_1 , V_63 , V_75 ) ;\r\n#ifdef F_28\r\nV_7 = ( V_72 & 0x1f ) << 0xb ;\r\n#else\r\nV_7 = ( V_72 & 0x3f ) << 0xc ;\r\n#endif\r\nV_7 = ( V_7 & 0xfffffffd ) | ( ( V_81 & 1 ) << 1 ) ;\r\nV_7 = ( V_7 & 0xfffffff3 ) | ( ( V_68 & 3 ) << 2 ) ;\r\nV_7 = ( V_7 & 0xffffffef ) | ( ( V_70 & 1 ) << 4 ) ;\r\nV_7 |= V_67 ;\r\nV_7 = ( V_7 & 0xffffffdf ) | ( ( V_69 & 1 ) << 5 ) ;\r\n#ifdef F_28\r\nV_7 = ( V_7 & 0xfffbffff ) | ( ( V_71 & 1 ) << 0x12 ) ;\r\n#endif\r\n#ifdef F_29\r\nV_7 = ( V_7 & 0xf7ffffff ) | ( ( V_71 & 1 ) << 0x1b ) ;\r\nV_7 = ( V_7 & 0xefffffff ) | ( ( V_71 & 1 ) << 0x1c ) ;\r\n#endif\r\n#ifdef F_30\r\nV_7 = ( V_7 & 0xfeffffff ) | ( ( V_71 & 1 ) << 0x18 ) ;\r\nV_7 = ( V_7 & 0xfdffffff ) | ( ( V_71 & 1 ) << 0x19 ) ;\r\n#endif\r\n}\r\n} else {\r\nif ( V_7 & V_74 ) {\r\n#ifdef F_28\r\nV_7 = ( ( V_71 & 1 ) << 0x12 ) | ( V_7 & 0xfffbffef ) ;\r\n#endif\r\n#ifdef F_29\r\nV_7 =\r\n( ( V_71 & 1 ) << 0x1b ) | ( V_7 & 0xe7ffffef ) | V_76 ;\r\n#endif\r\n#ifdef F_30\r\nV_7 =\r\n( ( V_71 & 1 ) << 0x18 ) | ( V_7 & 0xfcffffef ) | V_76 ;\r\n#endif\r\n} else\r\nF_31 ( V_1 , V_63 , V_75 ) ;\r\n}\r\nF_2 ( V_1 -> V_3 , V_79 + ( V_63 << 2 ) , V_7 ) ;\r\nF_3 ( V_1 -> V_3 , V_79 + ( V_63 << 2 ) ) ;\r\n}\r\nstatic void F_35 ( T_1 * V_1 )\r\n{\r\nint V_33 ;\r\nT_2 V_14 ;\r\nV_14 = V_66 + ( ( V_82 - 1 ) * 4 ) ;\r\nfor ( V_33 = V_82 - 1 ; V_33 >= 0 ; V_33 -- ) {\r\nF_2 ( V_1 -> V_3 , V_14 , ( V_83 | V_67 ) ) ;\r\nif ( F_3 ( V_1 -> V_3 , V_14 ) != ( V_83 | V_67 ) )\r\nF_12 ( V_25 L_10 ) ;\r\nF_25 ( V_1 , V_33 , V_75 ) ;\r\nV_14 -= 4 ;\r\n}\r\n#ifndef F_30\r\nV_14 = V_79 + ( ( V_84 - 1 ) * 4 ) ;\r\nfor ( V_33 = V_84 - 1 ; V_33 >= 0 ; V_33 -- ) {\r\nF_2 ( V_1 -> V_3 , V_14 , V_83 ) ;\r\nif ( F_3 ( V_1 -> V_3 , V_14 ) != V_83 )\r\nF_12 ( V_25\r\nL_11 ,\r\nV_14 , F_3 ( V_1 -> V_3 , V_14 ) ) ;\r\nF_31 ( V_1 , V_33 , V_75 ) ;\r\nV_14 -= 4 ;\r\n}\r\n#endif\r\n#ifdef F_28\r\nF_2 ( V_1 -> V_3 , 0xf8c0 , 0xd03 ) ;\r\n#else\r\n#ifdef F_29\r\nF_2 ( V_1 -> V_3 , 0x17000 , 0x61 ) ;\r\nF_2 ( V_1 -> V_3 , 0x17004 , 0x61 ) ;\r\n#endif\r\nF_2 ( V_1 -> V_3 , 0x17008 , 0x61 ) ;\r\n#endif\r\n}\r\nstatic void F_36 ( T_1 * V_1 )\r\n{\r\n}\r\nstatic void F_37 ( T_1 * V_1 , int V_85 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_87 [ V_85 ] ;\r\nF_2 ( V_1 -> V_3 , V_88 + ( V_85 << 2 ) ,\r\nV_86 -> V_89 ) ;\r\n}\r\nstatic void F_38 ( T_1 * V_1 , int V_85 , int V_90 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_87 [ V_85 ] ;\r\nF_2 ( V_1 -> V_3 , V_91 + ( V_85 << 2 ) ,\r\nV_90 << ( ( 0xf - ( V_85 & 0xf ) ) * 2 ) ) ;\r\nV_86 -> V_92 = V_86 -> V_93 = V_90 ;\r\n}\r\nstatic void\r\nF_39 ( T_1 * V_1 , int V_85 ,\r\nint V_94 , int V_95 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_87 [ V_85 ] ;\r\nV_86 -> V_96 = V_94 ;\r\nV_86 -> V_97 = V_95 ;\r\nV_86 -> V_98 = 0 ;\r\nV_86 -> V_99 = 0 ;\r\nswitch ( V_95 ) {\r\ndefault:\r\ncase 4 :\r\nV_86 -> V_99 |= 0x88000000 | 0x44000000 | 0x30000000 | ( V_94 - 1 ) ;\r\nF_2 ( V_1 -> V_3 ,\r\nV_100 + ( V_85 << 4 ) + 0xc ,\r\nF_40 ( V_86 -> V_101 , V_94 * 3 ) ) ;\r\ncase 3 :\r\nV_86 -> V_98 |= 0x12000000 ;\r\nV_86 -> V_99 |= 0x80000000 | 0x40000000 | ( ( V_94 - 1 ) << 0xc ) ;\r\nF_2 ( V_1 -> V_3 ,\r\nV_100 + ( V_85 << 4 ) + 0x8 ,\r\nF_40 ( V_86 -> V_101 , V_94 * 2 ) ) ;\r\ncase 2 :\r\nV_86 -> V_98 |= 0x88000000 | 0x44000000 | 0x10000000 | ( V_94 - 1 ) ;\r\nF_2 ( V_1 -> V_3 ,\r\nV_100 + ( V_85 << 4 ) + 0x4 ,\r\nF_40 ( V_86 -> V_101 , V_94 ) ) ;\r\ncase 1 :\r\nV_86 -> V_98 |= 0x80000000 | 0x40000000 | ( ( V_94 - 1 ) << 0xc ) ;\r\nF_2 ( V_1 -> V_3 ,\r\nV_100 + ( V_85 << 4 ) ,\r\nF_40 ( V_86 -> V_101 , 0 ) ) ;\r\nbreak;\r\n}\r\nF_2 ( V_1 -> V_3 , V_102 + ( V_85 << 3 ) , V_86 -> V_98 ) ;\r\nF_2 ( V_1 -> V_3 , V_103 + ( V_85 << 3 ) , V_86 -> V_99 ) ;\r\nF_37 ( V_1 , V_85 ) ;\r\nF_38 ( V_1 , V_85 , 0 ) ;\r\n}\r\nstatic void\r\nF_41 ( T_1 * V_1 , int V_85 , int V_104 , int V_105 ,\r\nint V_106 , int V_51 , T_2 V_107 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_87 [ V_85 ] ;\r\nV_86 -> V_108 = V_51 ;\r\nV_86 -> V_89 =\r\n( ( V_107 & V_109 ) | ( V_86 -> V_89 & ~ V_109 ) ) ;\r\nV_86 -> V_89 =\r\n( V_86 -> V_89 & ~ V_110 ) | ( ( V_104 << V_111 ) & V_110 ) ;\r\nV_86 -> V_89 =\r\n( V_86 -> V_89 & ~ V_112 ) | ( ( V_105 << V_113 ) & V_112 ) ;\r\nV_86 -> V_89 =\r\n( V_86 -> V_89 & ~ V_114 ) | ( ( V_106 << V_115 ) & V_114 ) ;\r\nF_2 ( V_1 -> V_3 , V_88 + ( V_85 << 2 ) ,\r\nV_86 -> V_89 ) ;\r\nF_3 ( V_1 -> V_3 , V_88 + ( V_85 << 2 ) ) ;\r\n}\r\nstatic int F_42 ( T_1 * V_1 , int V_85 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_87 [ V_85 ] ;\r\nint V_116 , V_117 , V_118 , V_119 , V_38 ;\r\nV_116 =\r\n( F_3 ( V_1 -> V_3 , V_120 + ( V_85 << 2 ) ) &\r\nV_121 ) >> V_122 ;\r\nif ( V_86 -> V_97 >= 4 )\r\nV_119 = ( V_116 - V_86 -> V_92 ) & 3 ;\r\nelse {\r\nV_119 = ( V_116 - V_86 -> V_92 ) ;\r\nif ( V_119 < 0 )\r\nV_119 += V_86 -> V_97 ;\r\n}\r\nif ( V_119 == 0 )\r\nreturn 0 ;\r\nif ( V_86 -> V_97 > 4 ) {\r\nfor ( V_38 = 0 ; V_38 < V_119 ; V_38 ++ ) {\r\nV_117 = V_86 -> V_93 + V_38 + 4 ;\r\nif ( V_117 >= V_86 -> V_97 )\r\nV_117 -= V_86 -> V_97 ;\r\nV_118 = V_86 -> V_92 + V_38 ;\r\nif ( V_118 >= 4 )\r\nV_118 -= 4 ;\r\nF_2 ( V_1 -> V_3 ,\r\nV_100 + ( ( ( V_85 << 2 ) + V_118 ) << 2 ) ,\r\nF_40 ( V_86 -> V_101 ,\r\nV_86 -> V_96 * V_117 ) ) ;\r\nF_3 ( V_1 -> V_3 , V_100 +\r\n( ( ( V_85 << 2 ) + V_118 ) << 2 ) ) ;\r\n}\r\n}\r\nV_86 -> V_93 += V_119 ;\r\nV_86 -> V_92 = V_116 ;\r\nif ( V_86 -> V_93 >= V_86 -> V_97 )\r\nV_86 -> V_93 -= V_86 -> V_97 ;\r\nif ( V_119 != 1 )\r\nF_12 ( V_123 L_12 ,\r\nV_85 , V_86 -> V_93 , V_86 -> V_92 , V_119 ) ;\r\nreturn V_119 ;\r\n}\r\nstatic void F_43 ( T_1 * V_1 , int V_85 ) {\r\nT_3 * V_86 = & V_1 -> V_87 [ V_85 ] ;\r\nint V_117 , V_118 , V_38 ;\r\nfor ( V_38 = 0 ; V_38 < 4 && V_38 < V_86 -> V_97 ; V_38 ++ ) {\r\nV_117 = V_86 -> V_93 + V_38 ;\r\nif ( V_117 >= V_86 -> V_97 )\r\nV_117 -= V_86 -> V_97 ;\r\nV_118 = V_86 -> V_92 + V_38 ;\r\nif ( V_86 -> V_97 < 4 ) {\r\nif ( V_118 >= V_86 -> V_97 )\r\nV_118 -= V_86 -> V_97 ;\r\n}\r\nelse {\r\nif ( V_118 >= 4 )\r\nV_118 -= 4 ;\r\n}\r\nF_2 ( V_1 -> V_3 ,\r\nV_100 + ( ( ( V_85 << 2 ) + V_118 ) << 2 ) ,\r\nF_40 ( V_86 -> V_101 ,\r\nV_86 -> V_96 * V_117 ) ) ;\r\nF_3 ( V_1 -> V_3 , V_100 + ( ( ( V_85 << 2 ) + V_118 ) << 2 ) ) ;\r\n}\r\n}\r\nstatic inline int F_44 ( T_1 * V_1 , int V_85 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_87 [ V_85 ] ;\r\nint V_7 , V_116 , V_119 ;\r\nV_7 = F_3 ( V_1 -> V_3 , V_120 + ( V_85 << 2 ) ) ;\r\nV_116 = ( V_7 & V_121 ) >> V_122 ;\r\nif ( V_86 -> V_97 >= 4 )\r\nV_119 = ( V_116 - V_86 -> V_92 ) & 3 ;\r\nelse {\r\nV_119 = ( V_116 - V_86 -> V_92 ) ;\r\nif ( V_119 < 0 )\r\nV_119 += V_86 -> V_97 ;\r\n}\r\nreturn ( V_86 -> V_93 + V_119 ) * V_86 -> V_96\r\n+ ( V_7 & ( V_86 -> V_96 - 1 ) ) ;\r\n}\r\nstatic void F_45 ( T_1 * V_1 , int V_85 )\r\n{\r\nint V_124 = 0 , V_72 = 0 ;\r\nT_3 * V_86 = & V_1 -> V_87 [ V_85 ] ;\r\nswitch ( V_86 -> V_125 ) {\r\ncase V_126 :\r\nF_26 ( V_1 , V_85 ,\r\nV_86 -> V_127 ? 1 : 0 ) ;\r\nbreak;\r\ncase V_128 :\r\nV_124 = 1 ;\r\nF_2 ( V_1 -> V_3 , V_88 + ( V_85 << 2 ) ,\r\nV_86 -> V_89 ) ;\r\nF_27 ( V_1 , V_85 , V_86 -> V_108 ,\r\nV_72 , V_124 ,\r\nV_86 -> V_127 ? 1 : 0 , 0 ) ;\r\nbreak;\r\ncase V_129 :\r\nF_27 ( V_1 , V_85 , V_86 -> V_108 ,\r\nV_72 , V_124 ,\r\nV_86 -> V_127 ? 1 : 0 , 0 ) ;\r\nbreak;\r\n}\r\nV_86 -> V_125 = V_126 ;\r\n}\r\nstatic void F_46 ( T_1 * V_1 , int V_85 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_87 [ V_85 ] ;\r\nint V_124 = 1 , V_72 = 0 ;\r\nswitch ( V_86 -> V_125 ) {\r\ncase V_128 :\r\nF_2 ( V_1 -> V_3 , V_88 + ( V_85 << 2 ) ,\r\nV_86 -> V_89 ) ;\r\nF_27 ( V_1 , V_85 , V_86 -> V_108 ,\r\nV_72 , V_124 ,\r\nV_86 -> V_127 ? 1 : 0 , 0 ) ;\r\nbreak;\r\ncase V_129 :\r\nF_27 ( V_1 , V_85 , V_86 -> V_108 ,\r\nV_72 , V_124 ,\r\nV_86 -> V_127 ? 1 : 0 , 0 ) ;\r\nbreak;\r\n}\r\nV_86 -> V_125 = V_126 ;\r\n}\r\nstatic void F_47 ( T_1 * V_1 , int V_85 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_87 [ V_85 ] ;\r\nint V_124 = 0 , V_72 = 0 ;\r\nswitch ( V_86 -> V_125 ) {\r\ncase V_126 :\r\nF_27 ( V_1 , V_85 , V_86 -> V_108 ,\r\nV_72 , V_124 , 0 , 0 ) ;\r\nbreak;\r\ncase V_128 :\r\nF_2 ( V_1 -> V_3 , V_88 + ( V_85 << 2 ) ,\r\nV_86 -> V_89 ) ;\r\nF_27 ( V_1 , V_85 , V_86 -> V_108 ,\r\nV_72 , V_124 , 0 , 0 ) ;\r\nbreak;\r\n}\r\nV_86 -> V_125 = V_129 ;\r\n}\r\nstatic void F_48 ( T_1 * V_1 , int V_130 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_131 [ V_130 ] ;\r\nF_2 ( V_1 -> V_3 , V_132 + ( V_130 << 2 ) , V_86 -> V_89 ) ;\r\n}\r\nstatic void F_49 ( T_1 * V_1 , int V_130 , int V_90 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_131 [ V_130 ] ;\r\nF_2 ( V_1 -> V_3 , V_133 + ( V_130 << 2 ) ,\r\nV_90 << ( ( 0xf - ( V_130 & 0xf ) ) * 2 ) ) ;\r\nV_86 -> V_92 = V_86 -> V_93 = V_90 ;\r\n}\r\nstatic void\r\nF_50 ( T_1 * V_1 , int V_130 ,\r\nint V_94 , int V_95 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_131 [ V_130 ] ;\r\nV_86 -> V_96 = V_94 ;\r\nV_86 -> V_97 = V_95 ;\r\nV_86 -> V_98 = 0 ;\r\nV_86 -> V_99 = 0 ;\r\nswitch ( V_95 ) {\r\ndefault:\r\ncase 4 :\r\nV_86 -> V_99 |= 0x88000000 | 0x44000000 | 0x30000000 | ( V_94 - 1 ) ;\r\nF_2 ( V_1 -> V_3 , V_134 + ( V_130 << 4 ) + 0xc ,\r\nF_40 ( V_86 -> V_101 , V_94 * 3 ) ) ;\r\ncase 3 :\r\nV_86 -> V_98 |= 0x12000000 ;\r\nV_86 -> V_99 |= 0x80000000 | 0x40000000 | ( ( V_94 - 1 ) << 0xc ) ;\r\nF_2 ( V_1 -> V_3 , V_134 + ( V_130 << 4 ) + 0x8 ,\r\nF_40 ( V_86 -> V_101 , V_94 * 2 ) ) ;\r\ncase 2 :\r\nV_86 -> V_98 |= 0x88000000 | 0x44000000 | 0x10000000 | ( V_94 - 1 ) ;\r\nF_2 ( V_1 -> V_3 , V_134 + ( V_130 << 4 ) + 0x4 ,\r\nF_40 ( V_86 -> V_101 , V_94 ) ) ;\r\ncase 1 :\r\nV_86 -> V_98 |= 0x80000000 | 0x40000000 | ( ( V_94 - 1 ) << 0xc ) ;\r\nF_2 ( V_1 -> V_3 , V_134 + ( V_130 << 4 ) ,\r\nF_40 ( V_86 -> V_101 , 0 ) ) ;\r\nbreak;\r\n}\r\nF_2 ( V_1 -> V_3 , V_135 + ( V_130 << 3 ) , V_86 -> V_98 ) ;\r\nF_2 ( V_1 -> V_3 , V_136 + ( V_130 << 3 ) , V_86 -> V_99 ) ;\r\nF_48 ( V_1 , V_130 ) ;\r\nF_49 ( V_1 , V_130 , 0 ) ;\r\n}\r\nstatic void\r\nF_51 ( T_1 * V_1 , int V_130 , int V_104 , int V_106 , int V_51 ,\r\nT_2 V_107 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_131 [ V_130 ] ;\r\nV_86 -> V_108 = V_51 ;\r\nV_86 -> V_89 = 0 ;\r\nV_86 -> V_89 =\r\n( ( V_107 & V_109 ) | ( V_86 -> V_89 & ~ V_109 ) ) ;\r\nV_86 -> V_89 =\r\n( V_86 -> V_89 & ~ V_110 ) | ( ( V_104 << V_111 ) & V_110 ) ;\r\nV_86 -> V_89 |= ( 1 << V_113 ) ;\r\nV_86 -> V_89 =\r\n( V_86 -> V_89 & V_114 ) | ( ( V_106 << V_115 ) & V_114 ) ;\r\nF_2 ( V_1 -> V_3 , V_132 + ( V_130 << 2 ) , V_86 -> V_89 ) ;\r\n}\r\nstatic int F_52 ( T_1 * V_1 , int V_130 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_131 [ V_130 ] ;\r\nint V_116 , V_117 , V_118 , V_119 , V_38 ;\r\nV_116 =\r\n( F_3 ( V_1 -> V_3 , V_137 + ( V_130 << 2 ) ) &\r\nV_138 )\r\n>> V_139 ;\r\nif ( V_86 -> V_97 >= 4 )\r\nV_119 = ( V_116 - V_86 -> V_92 ) & 3 ;\r\nelse {\r\nV_119 = ( V_116 - V_86 -> V_92 ) ;\r\nif ( V_119 < 0 )\r\nV_119 += V_86 -> V_97 ;\r\n}\r\nif ( V_119 == 0 )\r\nreturn 0 ;\r\nif ( V_86 -> V_97 > 4 ) {\r\nfor ( V_38 = 0 ; V_38 < V_119 ; V_38 ++ ) {\r\nV_117 = V_86 -> V_93 + V_38 + 4 ;\r\nif ( V_117 >= V_86 -> V_97 )\r\nV_117 -= V_86 -> V_97 ;\r\nV_118 = V_86 -> V_92 + V_38 ;\r\nif ( V_118 >= 4 )\r\nV_118 -= 4 ;\r\nF_2 ( V_1 -> V_3 ,\r\nV_134 +\r\n( ( ( V_130 << 2 ) + V_118 ) << 2 ) ,\r\nF_40 ( V_86 -> V_101 ,\r\nV_86 -> V_96 * V_117 ) ) ;\r\nF_3 ( V_1 -> V_3 , V_134 +\r\n( ( ( V_130 << 2 ) + V_118 ) << 2 ) ) ;\r\n}\r\n}\r\nV_86 -> V_93 += V_119 ;\r\nif ( V_86 -> V_93 >= V_86 -> V_97 )\r\nV_86 -> V_93 -= V_86 -> V_97 ;\r\nV_86 -> V_92 = V_116 ;\r\nif ( V_119 != 1 )\r\nF_12 ( V_140 L_13 ,\r\nV_86 -> V_93 , V_119 ) ;\r\nreturn V_119 ;\r\n}\r\nstatic inline int F_53 ( T_1 * V_1 , int V_130 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_131 [ V_130 ] ;\r\nint V_7 ;\r\nV_7 = F_3 ( V_1 -> V_3 , V_137 + ( V_130 << 2 ) ) ;\r\nV_7 = ( V_86 -> V_93 * V_86 -> V_96 ) + ( V_7 & ( V_86 -> V_96 - 1 ) ) ;\r\nreturn V_7 ;\r\n}\r\nstatic void F_54 ( T_1 * V_1 , int V_130 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_131 [ V_130 ] ;\r\nint V_124 = 0 , V_72 = 0 ;\r\nswitch ( V_86 -> V_125 ) {\r\ncase V_126 :\r\nF_33 ( V_1 , V_130 ,\r\nV_86 -> V_127 ? 1 : 0 ) ;\r\nbreak;\r\ncase V_128 :\r\nV_124 = 1 ;\r\nF_2 ( V_1 -> V_3 , V_132 + ( V_130 << 2 ) ,\r\nV_86 -> V_89 ) ;\r\nF_34 ( V_1 , V_130 , V_86 -> V_108 ,\r\nV_72 , V_124 ,\r\nV_86 -> V_127 ? 1 : 0 , 0 ) ;\r\nbreak;\r\ncase V_129 :\r\nF_34 ( V_1 , V_130 , V_86 -> V_108 ,\r\nV_72 , V_124 ,\r\nV_86 -> V_127 ? 1 : 0 , 0 ) ;\r\nbreak;\r\n}\r\nV_86 -> V_125 = V_126 ;\r\n}\r\nstatic void F_55 ( T_1 * V_1 , int V_130 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_131 [ V_130 ] ;\r\nint V_124 = 0 , V_72 = 0 ;\r\nswitch ( V_86 -> V_125 ) {\r\ncase V_128 :\r\nF_2 ( V_1 -> V_3 , V_132 + ( V_130 << 2 ) ,\r\nV_86 -> V_89 ) ;\r\nF_34 ( V_1 , V_130 , V_86 -> V_108 ,\r\nV_72 , V_124 ,\r\nV_86 -> V_127 ? 1 : 0 , 0 ) ;\r\nbreak;\r\ncase V_129 :\r\nF_34 ( V_1 , V_130 , V_86 -> V_108 ,\r\nV_72 , V_124 ,\r\nV_86 -> V_127 ? 1 : 0 , 0 ) ;\r\nbreak;\r\n}\r\nV_86 -> V_125 = V_126 ;\r\n}\r\nstatic void F_56 ( T_1 * V_1 , int V_130 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_131 [ V_130 ] ;\r\nint V_124 = 0 , V_72 = 0 ;\r\nswitch ( V_86 -> V_125 ) {\r\ncase V_126 :\r\nF_34 ( V_1 , V_130 , V_86 -> V_108 ,\r\nV_72 , V_124 , 0 , 0 ) ;\r\nbreak;\r\ncase V_128 :\r\nF_2 ( V_1 -> V_3 , V_132 + ( V_130 << 2 ) ,\r\nV_86 -> V_89 ) ;\r\nF_34 ( V_1 , V_130 , V_86 -> V_108 ,\r\nV_72 , V_124 , 0 , 0 ) ;\r\nbreak;\r\n}\r\nV_86 -> V_125 = V_129 ;\r\n}\r\nstatic void F_57 ( T_1 * V_1 , int V_130 )\r\n{\r\nT_3 * V_86 = & V_1 -> V_131 [ V_130 ] ;\r\nint V_72 = 0 , V_124 = 0 ;\r\nif ( V_86 -> V_125 == V_126 )\r\nF_34 ( V_1 , V_130 , V_86 -> V_108 ,\r\nV_72 , V_124 , 0 , 0 ) ;\r\nelse if ( V_86 -> V_125 == V_128 )\r\nreturn;\r\nV_86 -> V_125 = V_128 ;\r\nV_86 -> V_127 = 0 ;\r\n}\r\nstatic void F_58 ( T_1 * V_1 )\r\n{\r\nint V_38 ;\r\nF_2 ( V_1 -> V_3 , V_141 , 0 ) ;\r\nfor ( V_38 = 0 ; V_38 < V_142 ; V_38 ++ )\r\nF_2 ( V_1 -> V_3 , V_143 + ( V_38 << 2 ) ,\r\nF_3 ( V_1 -> V_3 ,\r\nV_143 + ( V_38 << 2 ) ) | V_144 ) ;\r\nfor ( V_38 = 0 ; V_38 < V_145 ; V_38 ++ ) {\r\nF_2 ( V_1 -> V_3 , V_146 + ( V_38 << 2 ) ,\r\nF_3 ( V_1 -> V_3 ,\r\nV_146 + ( V_38 << 2 ) ) | V_144 ) ;\r\n}\r\n}\r\nstatic void F_59 ( T_1 * V_1 , int V_2 )\r\n{\r\nF_2 ( V_1 -> V_3 , V_141 ,\r\nF_3 ( V_1 -> V_3 , V_141 ) | ( 0x1 << V_2 ) ) ;\r\n}\r\nstatic void F_60 ( T_1 * V_1 , int V_2 )\r\n{\r\nF_2 ( V_1 -> V_3 , V_141 ,\r\nF_3 ( V_1 -> V_3 , V_141 ) & ~ ( 0x1 << V_2 ) ) ;\r\n}\r\nstatic void\r\nF_61 ( T_1 * V_1 , unsigned char V_2 ,\r\nT_4 * V_147 , int V_148 )\r\n{\r\nint V_7 , V_22 , V_21 = 0 ;\r\nif ( ( V_148 <= 0 ) || ( V_147 == NULL ) )\r\nreturn;\r\nV_148 -- ;\r\nF_2 ( V_1 -> V_3 ,\r\nV_143 + ( ( V_147 [ V_148 ] & V_149 ) << 2 ) ,\r\nV_144 ) ;\r\nwhile ( V_148 > 0 ) {\r\nF_2 ( V_1 -> V_3 ,\r\nV_143 +\r\n( ( V_147 [ V_148 - 1 ] & V_149 ) << 2 ) , V_147 [ V_148 ] ) ;\r\nV_148 -- ;\r\n}\r\nV_7 =\r\nF_3 ( V_1 -> V_3 ,\r\nV_146 + ( V_2 << 2 ) ) & V_149 ;\r\nif ( V_7 == V_149 ) {\r\nF_2 ( V_1 -> V_3 , V_146 + ( V_2 << 2 ) ,\r\nV_147 [ 0 ] ) ;\r\nF_59 ( V_1 , V_2 ) ;\r\nreturn;\r\n}\r\ndo {\r\nV_22 = V_7 ;\r\nV_7 =\r\nF_3 ( V_1 -> V_3 ,\r\nV_143 + ( V_7 << 2 ) ) & V_149 ;\r\nif ( ( V_21 ++ ) > V_149 ) {\r\nF_12 ( V_25\r\nL_14 ,\r\n* V_147 ) ;\r\nreturn;\r\n}\r\n}\r\nwhile ( V_7 != V_149 );\r\nF_2 ( V_1 -> V_3 , V_143 + ( V_22 << 2 ) , V_147 [ 0 ] ) ;\r\n}\r\nstatic void\r\nF_62 ( T_1 * V_1 , unsigned char V_2 ,\r\nT_4 V_150 , T_4 V_151 )\r\n{\r\nint V_7 , V_21 = 0 , V_22 ;\r\nV_7 =\r\nF_3 ( V_1 -> V_3 ,\r\nV_146 + ( V_2 << 2 ) ) & V_149 ;\r\nif ( V_7 == ( V_150 & V_149 ) ) {\r\nV_7 =\r\nF_3 ( V_1 -> V_3 ,\r\nV_143 + ( ( V_151 & V_149 ) << 2 ) ) ;\r\nif ( ( V_7 & V_149 ) == V_149 )\r\nF_60 ( V_1 , V_2 ) ;\r\nF_2 ( V_1 -> V_3 , V_146 + ( V_2 << 2 ) ,\r\nV_7 ) ;\r\nreturn;\r\n}\r\ndo {\r\nV_22 = V_7 ;\r\nV_7 =\r\nF_3 ( V_1 -> V_3 ,\r\nV_143 + ( V_22 << 2 ) ) & V_149 ;\r\nif ( ( ( V_21 ++ ) > V_149 ) || ( V_7 == V_149 ) ) {\r\nF_12 ( V_25\r\nL_15 ,\r\nV_150 ) ;\r\nreturn;\r\n}\r\n}\r\nwhile ( V_7 != ( V_150 & V_149 ) );\r\nV_7 = F_3 ( V_1 -> V_3 , V_143 + ( V_7 << 2 ) ) ;\r\nif ( ( V_7 & V_149 ) == V_151 )\r\nV_7 = F_3 ( V_1 -> V_3 , V_143 + ( V_7 << 2 ) ) ;\r\nF_2 ( V_1 -> V_3 , V_143 + ( V_22 << 2 ) , V_7 ) ;\r\n}\r\nstatic void\r\nF_63 ( T_1 * V_1 , int V_13 , unsigned char V_2 ,\r\nunsigned char V_152 , unsigned char V_153 )\r\n{\r\nT_4 V_147 ;\r\nV_147 = ( ( V_152 & V_149 ) << V_154 ) | ( V_153 & V_149 ) ;\r\nif ( V_13 ) {\r\nF_61 ( V_1 , V_2 , & V_147 , 1 ) ;\r\nif ( ( V_152 < ( V_155 + V_156 ) )\r\n&& ( V_152 >= V_155 ) )\r\nF_23 ( V_1 , ( V_152 - V_155 ) ,\r\nV_2 ) ;\r\nelse if ( ( V_152 < ( V_157 + V_34 ) )\r\n&& ( V_152 >= V_157 ) )\r\nF_11 ( V_1 ,\r\n( V_152 - V_157 ) , V_2 ) ;\r\n} else {\r\nF_62 ( V_1 , V_2 , V_147 , V_147 ) ;\r\nif ( ( V_152 < ( V_155 + V_156 ) )\r\n&& ( V_152 >= V_155 ) )\r\nF_24 ( V_1 , ( V_152 - V_155 ) ,\r\nV_2 ) ;\r\nelse if ( ( V_152 < ( V_157 + V_34 ) )\r\n&& ( V_152 >= V_157 ) )\r\nF_13 ( V_1 ,\r\n( V_152 - V_157 ) , V_2 ) ;\r\n}\r\n}\r\nstatic void\r\nF_64 ( T_1 * V_1 , int V_13 , unsigned char V_20 ,\r\nunsigned char V_158 , unsigned char V_159 ,\r\nunsigned char V_153 )\r\n{\r\nT_4 V_147 [ 2 ] ;\r\nV_147 [ 0 ] = ( ( V_158 & V_149 ) << V_154 ) | ( V_153 & V_149 ) ;\r\nV_147 [ 1 ] = ( ( V_159 & V_149 ) << V_154 ) | ( V_153 & V_149 ) ;\r\nif ( V_153 < 0x10 )\r\nV_147 [ 1 ] = ( V_147 [ 1 ] & ~ V_149 ) | ( V_153 + 0x20 ) ;\r\nif ( V_13 ) {\r\nF_61 ( V_1 , V_20 , V_147 , 2 ) ;\r\nif ( ( V_158 < ( V_155 + V_156 ) )\r\n&& ( V_158 >= V_155 ) ) {\r\nF_23 ( V_1 ,\r\n( V_158 - V_155 ) , V_20 ) ;\r\nF_23 ( V_1 ,\r\n( V_159 - V_155 ) , V_20 ) ;\r\n} else if ( ( V_158 < ( V_157 + V_34 ) )\r\n&& ( V_158 >= V_157 ) ) {\r\nF_11 ( V_1 ,\r\n( V_158 - V_157 ) , V_20 ) ;\r\nF_11 ( V_1 ,\r\n( V_159 - V_157 ) , V_20 ) ;\r\n}\r\n} else {\r\nF_62 ( V_1 , V_20 , V_147 [ 0 ] , V_147 [ 1 ] ) ;\r\nif ( ( V_158 < ( V_155 + V_156 ) )\r\n&& ( V_158 >= V_155 ) ) {\r\nF_24 ( V_1 ,\r\n( V_158 - V_155 ) , V_20 ) ;\r\nF_24 ( V_1 ,\r\n( V_159 - V_155 ) , V_20 ) ;\r\n} else if ( ( V_158 < ( V_157 + V_34 ) )\r\n&& ( V_158 >= V_157 ) ) {\r\nF_13 ( V_1 ,\r\n( V_158 - V_157 ) , V_20 ) ;\r\nF_13 ( V_1 ,\r\n( V_159 - V_157 ) , V_20 ) ;\r\n}\r\n}\r\n}\r\nstatic void\r\nF_65 ( T_1 * V_1 , int V_13 , unsigned char V_20 ,\r\nunsigned char V_85 , unsigned char V_37 )\r\n{\r\nF_63 ( V_1 , V_13 , V_20 , F_66 ( V_85 ) , F_67 ( V_37 ) ) ;\r\n}\r\nstatic void\r\nF_68 ( T_1 * V_1 , int V_13 ,\r\nunsigned char V_2 , unsigned char V_37 ,\r\nunsigned char V_10 )\r\n{\r\nF_63 ( V_1 , V_13 , V_2 , F_69 ( V_37 ) , F_70 ( V_10 ) ) ;\r\n}\r\nstatic void\r\nF_71 ( T_1 * V_1 , int V_13 , unsigned char V_10 ,\r\nunsigned char V_5 , int V_160 )\r\n{\r\nif ( V_13 ) {\r\nF_9 ( V_1 , V_5 , V_10 ) ;\r\nF_6 ( V_1 , V_5 , V_10 , V_161 ) ;\r\n} else\r\nF_10 ( V_1 , V_5 , V_10 , V_160 ) ;\r\n}\r\nstatic void\r\nF_72 ( T_1 * V_1 , int V_13 ,\r\nunsigned char V_2 , unsigned char V_152 ,\r\nunsigned char V_10 )\r\n{\r\nF_63 ( V_1 , V_13 , V_2 , V_152 , F_70 ( V_10 ) ) ;\r\n}\r\nstatic void\r\nF_73 ( T_1 * V_1 , int V_13 , unsigned char V_20 ,\r\nunsigned char V_37 , unsigned char V_85 )\r\n{\r\nF_63 ( V_1 , V_13 , V_20 , F_69 ( V_37 ) , F_66 ( V_85 ) ) ;\r\n}\r\nstatic void\r\nF_74 ( T_1 * V_1 , int V_13 ,\r\nunsigned char V_20 , unsigned char V_162 ,\r\nunsigned char V_163 , unsigned char V_85 )\r\n{\r\nF_64 ( V_1 , V_13 , V_20 , F_69 ( V_162 ) , F_69 ( V_163 ) ,\r\nF_66 ( V_85 ) ) ;\r\n}\r\nstatic void\r\nF_75 ( T_1 * V_1 , int V_13 , unsigned char V_20 ,\r\nunsigned char V_5 , unsigned char V_153 )\r\n{\r\nF_63 ( V_1 , V_13 , V_20 , F_76 ( V_5 ) , V_153 ) ;\r\nF_5 ( V_1 , V_5 , V_164 ) ;\r\n}\r\nstatic void\r\nF_77 ( T_1 * V_1 , int V_13 , unsigned char V_20 ,\r\nunsigned char V_5 , unsigned char V_37 )\r\n{\r\nF_63 ( V_1 , V_13 , V_20 , F_76 ( V_5 ) , F_67 ( V_37 ) ) ;\r\nF_5 ( V_1 , V_5 , V_164 ) ;\r\n}\r\nstatic void\r\nF_78 ( T_1 * V_1 , int V_13 , unsigned char V_165 [] )\r\n{\r\n#ifdef F_28\r\nF_75 ( V_1 , V_13 , 0x11 , V_165 [ 0 ] , F_79 ( 0 ) ) ;\r\nF_75 ( V_1 , V_13 , 0x11 , V_165 [ 1 ] , F_79 ( 1 ) ) ;\r\n#else\r\n#if 1\r\nF_75 ( V_1 , V_13 , 0x11 , V_165 [ 0 ] , F_80 ( 0 ) ) ;\r\nF_75 ( V_1 , V_13 , 0x11 , V_165 [ 1 ] , F_80 ( 1 ) ) ;\r\nF_5 ( V_1 , V_165 [ 0 ] , 0 ) ;\r\nF_5 ( V_1 , V_165 [ 1 ] , 0 ) ;\r\nF_63 ( V_1 , V_13 , 0x11 , F_81 ( 0 ) , F_79 ( 0 ) ) ;\r\nF_63 ( V_1 , V_13 , 0x11 , F_81 ( 1 ) , F_79 ( 1 ) ) ;\r\nif ( F_82 ( V_1 ) ) {\r\nF_75 ( V_1 , V_13 , 0x11 , V_165 [ 2 ] ,\r\nF_79 ( 0 + 4 ) ) ;\r\nF_75 ( V_1 , V_13 , 0x11 , V_165 [ 3 ] ,\r\nF_79 ( 1 + 4 ) ) ;\r\n}\r\n#else\r\nF_75 ( V_1 , V_13 , 0x11 , V_165 [ 0 ] , F_79 ( 0 ) ) ;\r\nF_75 ( V_1 , V_13 , 0x11 , V_165 [ 1 ] , F_79 ( 1 ) ) ;\r\n#endif\r\n#endif\r\n}\r\nstatic void\r\nF_83 ( T_1 * V_1 , int V_13 , unsigned char V_166 ,\r\nunsigned char V_167 )\r\n{\r\nF_72 ( V_1 , V_13 , 0x11 , F_84 ( 0 ) , V_166 ) ;\r\nF_72 ( V_1 , V_13 , 0x11 , F_84 ( 1 ) , V_167 ) ;\r\n}\r\nstatic char\r\nF_85 ( T_1 * V_1 , int V_168 [] , int V_169 , int V_170 )\r\n{\r\nint V_38 , V_171 = V_172 [ V_170 ] , V_173 = 0 ;\r\nif ( V_169 ) {\r\nfor ( V_38 = 0 ; V_38 < V_82 ; V_38 ++ ) {\r\nV_173 |= V_1 -> V_87 [ V_38 ] . V_174 [ V_170 ] ;\r\n}\r\nV_173 |= V_1 -> V_175 [ V_170 ] ;\r\nfor ( V_38 = 0 ; V_38 < V_171 ; V_38 ++ ) {\r\nif ( ( V_173 & ( 1 << V_38 ) ) == 0 ) {\r\nif ( V_168 != NULL )\r\nV_168 [ V_170 ] |= ( 1 << V_38 ) ;\r\nelse\r\nV_1 -> V_87 [ V_38 ] . V_174 [ V_170 ] |= ( 1 << V_38 ) ;\r\nreturn V_38 ;\r\n}\r\n}\r\n} else {\r\nif ( V_168 == NULL )\r\nreturn - V_176 ;\r\nfor ( V_38 = 0 ; V_38 < V_171 ; V_38 ++ ) {\r\nif ( V_168 [ V_170 ] & ( 1 << V_38 ) ) {\r\nV_168 [ V_170 ] &= ~ ( 1 << V_38 ) ;\r\nreturn V_38 ;\r\n}\r\n}\r\n}\r\nF_12 ( V_25 L_16 , V_170 ) ;\r\nreturn - V_177 ;\r\n}\r\nstatic void F_86 ( T_1 * V_1 , int V_13 )\r\n{\r\nV_1 -> V_178 [ 0 ] = F_85 ( V_1 , V_1 -> V_175 , V_13 ,\r\nV_179 ) ;\r\nV_1 -> V_178 [ 1 ] = F_85 ( V_1 , V_1 -> V_175 , V_13 ,\r\nV_179 ) ;\r\nif ( F_82 ( V_1 ) ) {\r\nV_1 -> V_178 [ 2 ] = F_85 ( V_1 , V_1 -> V_175 , V_13 ,\r\nV_179 ) ;\r\nV_1 -> V_178 [ 3 ] = F_85 ( V_1 , V_1 -> V_175 , V_13 ,\r\nV_179 ) ;\r\n}\r\nF_78 ( V_1 , V_13 , V_1 -> V_178 ) ;\r\nV_1 -> V_180 [ 0 ] = F_85 ( V_1 , V_1 -> V_175 , V_13 ,\r\nV_181 ) ;\r\nV_1 -> V_180 [ 1 ] = F_85 ( V_1 , V_1 -> V_175 , V_13 ,\r\nV_181 ) ;\r\nF_83 ( V_1 , V_13 , F_87 ( 0 ) , F_87 ( 1 ) ) ;\r\n#ifndef F_28\r\nV_1 -> V_182 [ 0 ] = F_85 ( V_1 , V_1 -> V_175 , V_13 ,\r\nV_179 ) ;\r\nV_1 -> V_182 [ 1 ] = F_85 ( V_1 , V_1 -> V_175 , V_13 ,\r\nV_179 ) ;\r\nF_75 ( V_1 , V_13 , 0x14 , V_1 -> V_182 [ 0 ] ,\r\nF_88 ( 0 ) ) ;\r\nF_75 ( V_1 , V_13 , 0x14 , V_1 -> V_182 [ 1 ] ,\r\nF_88 ( 1 ) ) ;\r\n#endif\r\n#ifndef F_30\r\nF_89 ( V_1 , V_13 ) ;\r\n#endif\r\n#ifndef F_28\r\nF_90 ( V_1 , V_13 ) ;\r\n#endif\r\n}\r\nstatic int\r\nF_91 ( T_1 * V_1 , int V_86 , int V_183 , int V_105 , int type )\r\n{\r\nT_3 * V_184 ;\r\nint V_38 , V_13 ;\r\nif ( ( V_183 == 3 )\r\n|| ( ( V_105 == V_185 ) && ( V_183 > 2 ) ) )\r\nreturn - V_186 ;\r\nif ( V_86 >= 0 ) {\r\nV_13 = 0 ;\r\nF_85 ( V_1 ,\r\nV_1 -> V_87 [ V_86 ] . V_174 , V_13 ,\r\nV_187 ) ;\r\n} else {\r\nV_13 = 1 ;\r\nif ( ( V_86 =\r\nF_85 ( V_1 , NULL , V_13 ,\r\nV_187 ) ) < 0 )\r\nreturn - V_186 ;\r\n}\r\nV_184 = & V_1 -> V_87 [ V_86 ] ;\r\nV_184 -> V_86 = V_86 ;\r\nV_184 -> V_105 = V_105 ;\r\nV_184 -> type = type ;\r\nif ( V_105 == V_188 ) {\r\nint V_37 [ 4 ] , V_5 [ 4 ] , V_189 ;\r\n#ifndef F_28\r\nint V_190 = 0 ;\r\n#endif\r\nif ( V_184 -> type != V_191 ) {\r\nfor ( V_38 = 0 ; V_38 < V_183 ; V_38 ++ ) {\r\nif ( ( V_37 [ V_38 ] = F_85 ( V_1 ,\r\nV_184 -> V_174 , V_13 ,\r\nV_192 ) ) < 0 ) {\r\nmemset ( V_184 -> V_174 , 0 ,\r\nsizeof( unsigned char ) *\r\nV_193 ) ;\r\nreturn - V_186 ;\r\n}\r\nif ( V_184 -> type != V_194 ) {\r\nif ( ( V_5 [ V_38 ] = F_85 ( V_1 ,\r\nV_184 -> V_174 ,\r\nV_13 ,\r\nV_181 ) ) < 0 ) {\r\nmemset ( V_184 -> V_174 ,\r\n0 ,\r\nsizeof( unsigned char ) * V_193 ) ;\r\nreturn - V_186 ;\r\n}\r\n}\r\n}\r\n}\r\n#ifndef F_28\r\nif ( V_184 -> type == V_194 ) {\r\nif ( ( V_190 =\r\nF_85 ( V_1 ,\r\nV_184 -> V_174 , V_13 ,\r\nV_195 ) ) < 0 ) {\r\nmemset ( V_184 -> V_174 , 0 ,\r\nsizeof( unsigned char ) *\r\nV_193 ) ;\r\nF_12 ( V_25 L_17 ) ;\r\nreturn - V_186 ;\r\n}\r\nF_92 ( & ( V_1 -> V_190 [ V_190 ] ) , V_13 ) ;\r\n}\r\nif ( ( V_184 -> type == V_191 ) && ( V_13 ) ) {\r\nF_63 ( V_1 , 0 , 0x14 ,\r\nF_76 ( V_1 -> V_182 [ 0 ] ) ,\r\nF_88 ( 0 ) ) ;\r\nF_63 ( V_1 , 0 , 0x14 ,\r\nF_76 ( V_1 -> V_182 [ 1 ] ) ,\r\nF_88 ( 1 ) ) ;\r\n}\r\n#endif\r\nfor ( V_38 = 0 ; V_38 < V_183 ; V_38 ++ ) {\r\nif ( V_184 -> type == V_196 ) {\r\nF_65 ( V_1 , V_13 ,\r\nV_37 [ V_183 - 1 ] ,\r\nV_86 ,\r\nV_37 [ V_38 ] ) ;\r\nF_68 ( V_1 , V_13 ,\r\n0x11 , V_37 [ V_38 ] ,\r\nV_5 [ V_38 ] ) ;\r\nF_71 ( V_1 , V_13 ,\r\nV_5 [ V_38 ] ,\r\nF_93 ( V_38 ) , 0 ) ;\r\n#ifndef F_28\r\nF_71 ( V_1 , V_13 ,\r\nV_5 [ V_38 ] ,\r\nF_94 ( V_38 % 2 ) , 0 ) ;\r\nF_6 ( V_1 ,\r\nF_94 ( V_38 % 2 ) ,\r\nV_5 [ V_38 ] ,\r\nV_161 ) ;\r\n#endif\r\n}\r\n#ifndef F_28\r\nif ( V_184 -> type == V_194 ) {\r\nF_65 ( V_1 , V_13 ,\r\nV_37 [ V_183 - 1 ] ,\r\nV_86 ,\r\nV_37 [ V_38 ] ) ;\r\nF_63 ( V_1 , V_13 , 0x11 , F_69 ( V_37 [ V_38 ] ) , F_95 ( V_190 ) ) ;\r\n}\r\nif ( V_184 -> type == V_191 )\r\nF_63 ( V_1 , V_13 , 0x14 ,\r\nF_66 ( V_184 -> V_86 ) ,\r\nF_88 ( V_38 ) ) ;\r\n#endif\r\n}\r\nif ( V_184 -> type != V_191 && V_184 -> type != V_194 ) {\r\nV_189 = ( F_82 ( V_1 ) ? 4 : 2 ) ;\r\nfor ( V_38 = V_183 ; V_38 < V_189 ; V_38 ++ ) {\r\nF_71 ( V_1 , V_13 ,\r\nV_5 [ V_38 % V_183 ] ,\r\nF_93 ( V_38 ) , 0 ) ;\r\n#ifndef F_28\r\nF_71 ( V_1 , V_13 ,\r\nV_5 [ V_38 % V_183 ] ,\r\nF_94 ( V_38 % 2 ) ,\r\n0 ) ;\r\nF_6 ( V_1 ,\r\nF_94 ( V_38 % 2 ) ,\r\nV_5 [ V_38 % V_183 ] ,\r\nV_161 ) ;\r\n#endif\r\n}\r\n}\r\n#ifndef F_28\r\nelse {\r\nif ( V_183 == 1 && V_184 -> type == V_191 )\r\nF_63 ( V_1 , V_13 , 0x14 ,\r\nF_66 ( V_184 -> V_86 ) ,\r\nF_88 ( 1 ) ) ;\r\n}\r\nif ( ( V_184 -> type == V_191 ) && ( ! V_13 ) ) {\r\nF_63 ( V_1 , 1 , 0x14 ,\r\nF_76 ( V_1 -> V_182 [ 0 ] ) ,\r\nF_88 ( 0 ) ) ;\r\nF_63 ( V_1 , 1 , 0x14 ,\r\nF_76 ( V_1 -> V_182 [ 1 ] ) ,\r\nF_88 ( 1 ) ) ;\r\n}\r\n#endif\r\n} else {\r\nint V_37 [ 2 ] , V_5 [ 2 ] ;\r\nfor ( V_38 = 0 ; V_38 < V_183 ; V_38 ++ ) {\r\nif ( ( V_5 [ V_38 ] =\r\nF_85 ( V_1 ,\r\nV_184 -> V_174 , V_13 ,\r\nV_179 ) )\r\n< 0 ) {\r\nmemset ( V_184 -> V_174 , 0 ,\r\nsizeof( unsigned char ) *\r\nV_193 ) ;\r\nreturn - V_186 ;\r\n}\r\nif ( ( V_37 [ V_38 ] =\r\nF_85 ( V_1 ,\r\nV_184 -> V_174 , V_13 ,\r\nV_192 ) ) < 0 ) {\r\nmemset ( V_184 -> V_174 , 0 ,\r\nsizeof( unsigned char ) *\r\nV_193 ) ;\r\nreturn - V_186 ;\r\n}\r\n}\r\nF_71 ( V_1 , V_13 , F_87 ( 0 ) , V_5 [ 0 ] , 0 ) ;\r\nF_77 ( V_1 , V_13 , 0x11 , V_5 [ 0 ] , V_37 [ 0 ] ) ;\r\nif ( V_183 == 1 ) {\r\nF_71 ( V_1 , V_13 ,\r\nF_87 ( 1 ) , V_5 [ 0 ] , 0 ) ;\r\nF_73 ( V_1 , V_13 ,\r\nV_37 [ 0 ] ,\r\nV_37 [ 0 ] , V_86 ) ;\r\n} else {\r\nF_71 ( V_1 , V_13 ,\r\nF_87 ( 1 ) , V_5 [ 1 ] , 0 ) ;\r\nF_77 ( V_1 , V_13 , 0x11 , V_5 [ 1 ] ,\r\nV_37 [ 1 ] ) ;\r\nF_74 ( V_1 , V_13 ,\r\nV_37 [ 1 ] , V_37 [ 0 ] ,\r\nV_37 [ 1 ] , V_86 ) ;\r\n}\r\n}\r\nV_1 -> V_87 [ V_86 ] . V_183 = V_183 ;\r\n#if 0\r\nif (nr_ch < 4) {\r\nsnd_ac97_write_cache(vortex->codec,\r\nAC97_SIGMATEL_DAC2INVERT,\r\nsnd_ac97_read(vortex->codec,\r\nAC97_SIGMATEL_DAC2INVERT)\r\n| 4);\r\n} else {\r\nsnd_ac97_write_cache(vortex->codec,\r\nAC97_SIGMATEL_DAC2INVERT,\r\nsnd_ac97_read(vortex->codec,\r\nAC97_SIGMATEL_DAC2INVERT)\r\n& ~((u32)\r\n4));\r\n}\r\n#endif\r\nreturn V_86 ;\r\n}\r\nstatic void\r\nF_96 ( T_1 * V_1 , int V_85 , unsigned int V_197 , int V_105 )\r\n{\r\nT_3 * V_184 = & ( V_1 -> V_87 [ V_85 ] ) ;\r\nint V_38 , V_198 ;\r\nif ( V_105 )\r\nV_198 = F_97 ( V_197 , 48000 ) ;\r\nelse\r\nV_198 = F_97 ( 48000 , V_197 ) ;\r\nfor ( V_38 = 0 ; V_38 < V_156 ; V_38 ++ ) {\r\nif ( V_184 -> V_174 [ V_192 ] & ( 1 << V_38 ) )\r\nF_21 ( V_1 , V_38 , V_198 , 0 , 0 , V_38 , V_105 , 1 , V_198 , V_105 ) ;\r\n}\r\n}\r\nstatic void F_98 ( T_1 * V_1 , int V_199 )\r\n{\r\nF_2 ( V_1 -> V_3 , V_200 , V_199 ) ;\r\n}\r\nstatic void F_99 ( T_1 * V_47 )\r\n{\r\nF_2 ( V_47 -> V_3 , V_201 ,\r\nF_3 ( V_47 -> V_3 , V_201 ) | V_202 ) ;\r\nF_2 ( V_47 -> V_3 , V_203 ,\r\n( F_3 ( V_47 -> V_3 , V_203 ) & 0xffffefc0 ) | 0x24 ) ;\r\n}\r\nstatic void F_100 ( T_1 * V_47 )\r\n{\r\nF_2 ( V_47 -> V_3 , V_201 ,\r\nF_3 ( V_47 -> V_3 , V_201 ) & ~ V_202 ) ;\r\n}\r\nstatic T_5 F_101 ( int V_204 , void * V_205 )\r\n{\r\nT_1 * V_1 = V_205 ;\r\nint V_38 , V_206 ;\r\nT_2 V_152 ;\r\nif ( ! ( F_3 ( V_1 -> V_3 , V_207 ) & 0x1 ) )\r\nreturn V_208 ;\r\nif ( ! ( F_3 ( V_1 -> V_3 , V_201 ) & V_202 ) )\r\nreturn V_208 ;\r\nV_152 = F_3 ( V_1 -> V_3 , V_209 ) ;\r\nF_2 ( V_1 -> V_3 , V_209 , V_152 ) ;\r\nF_3 ( V_1 -> V_3 , V_209 ) ;\r\nif ( V_152 == 0 ) {\r\nF_12 ( V_25 L_18 ) ;\r\nreturn V_208 ;\r\n}\r\nV_206 = 0 ;\r\nif ( F_102 ( V_152 & V_210 ) ) {\r\nif ( V_152 & V_211 ) {\r\nF_12 ( V_25 L_19 ) ;\r\n}\r\nif ( V_152 & V_212 ) {\r\nF_12 ( V_25 L_20 ) ;\r\n}\r\nif ( V_152 & V_213 ) {\r\nF_12 ( V_25 L_21 ) ;\r\n}\r\nif ( V_152 & V_214 ) {\r\nF_12 ( V_25 L_22 ) ;\r\n}\r\nif ( V_152 & V_215 ) {\r\nF_12 ( V_25 L_23 ) ;\r\n}\r\nV_206 = 1 ;\r\n}\r\nif ( V_152 & V_216 ) {\r\nF_103 ( & V_1 -> V_217 ) ;\r\nfor ( V_38 = 0 ; V_38 < V_82 ; V_38 ++ ) {\r\nif ( V_1 -> V_87 [ V_38 ] . V_125 == V_126 ) {\r\nif ( ! F_42 ( V_1 , V_38 ) )\r\ncontinue;\r\nF_104 ( & V_1 -> V_217 ) ;\r\nF_105 ( V_1 -> V_87 [ V_38 ] .\r\nV_101 ) ;\r\nF_103 ( & V_1 -> V_217 ) ;\r\n}\r\n}\r\n#ifndef F_30\r\nfor ( V_38 = 0 ; V_38 < V_84 ; V_38 ++ ) {\r\nif ( V_1 -> V_131 [ V_38 ] . V_125 == V_126 ) {\r\nif ( F_52 ( V_1 , V_38 ) ) ;\r\nF_104 ( & V_1 -> V_217 ) ;\r\nF_105 ( V_1 -> V_131 [ V_38 ] .\r\nV_101 ) ;\r\nF_103 ( & V_1 -> V_217 ) ;\r\n}\r\n}\r\n#endif\r\nF_104 ( & V_1 -> V_217 ) ;\r\nV_206 = 1 ;\r\n}\r\nif ( V_152 & V_218 ) {\r\nF_3 ( V_1 -> V_3 , V_200 ) ;\r\nV_206 = 1 ;\r\n}\r\nif ( V_152 & V_219 ) {\r\nF_106 ( V_1 -> V_204 ,\r\nV_1 -> V_220 -> V_221 ) ;\r\nV_206 = 1 ;\r\n}\r\nif ( ! V_206 ) {\r\nF_12 ( V_25 L_24 , V_152 ) ;\r\n}\r\nreturn F_107 ( V_206 ) ;\r\n}\r\nstatic void F_108 ( T_1 * V_1 )\r\n{\r\nint V_38 ;\r\nfor ( V_38 = 0 ; V_38 < 32 ; V_38 ++ ) {\r\nF_2 ( V_1 -> V_3 , ( V_222 + ( V_38 << 2 ) ) , - V_38 ) ;\r\nF_109 ( 2 ) ;\r\n}\r\nif ( 0 ) {\r\nF_2 ( V_1 -> V_3 , V_223 , 0x8068 ) ;\r\nF_109 ( 1 ) ;\r\nF_2 ( V_1 -> V_3 , V_223 , 0x00e8 ) ;\r\nF_109 ( 1 ) ;\r\n} else {\r\nF_2 ( V_1 -> V_3 , V_223 , 0x00a8 ) ;\r\nF_109 ( 2 ) ;\r\nF_2 ( V_1 -> V_3 , V_223 , 0x80a8 ) ;\r\nF_109 ( 2 ) ;\r\nF_2 ( V_1 -> V_3 , V_223 , 0x80e8 ) ;\r\nF_109 ( 2 ) ;\r\nF_2 ( V_1 -> V_3 , V_223 , 0x80a8 ) ;\r\nF_109 ( 2 ) ;\r\nF_2 ( V_1 -> V_3 , V_223 , 0x00a8 ) ;\r\nF_109 ( 2 ) ;\r\nF_2 ( V_1 -> V_3 , V_223 , 0x00e8 ) ;\r\n}\r\nfor ( V_38 = 0 ; V_38 < 32 ; V_38 ++ ) {\r\nF_2 ( V_1 -> V_3 , ( V_222 + ( V_38 << 2 ) ) , - V_38 ) ;\r\nF_109 ( 5 ) ;\r\n}\r\nF_2 ( V_1 -> V_3 , V_223 , 0xe8 ) ;\r\nF_109 ( 1 ) ;\r\nF_2 ( V_1 -> V_3 , V_224 ,\r\nF_3 ( V_1 -> V_3 , V_224 ) | V_225 ) ;\r\n}\r\nstatic void\r\nF_110 ( struct V_226 * V_227 , unsigned short V_14 , unsigned short V_228 )\r\n{\r\nT_1 * V_47 = ( T_1 * ) V_227 -> V_221 ;\r\nunsigned int V_21 = 0 ;\r\nwhile ( ! ( F_3 ( V_47 -> V_3 , V_223 ) & 0x100 ) ) {\r\nF_111 ( 100 ) ;\r\nif ( V_21 ++ > V_229 ) {\r\nF_12 ( V_25 L_25 ) ;\r\nreturn;\r\n}\r\n}\r\nF_2 ( V_47 -> V_3 , V_230 ,\r\n( ( V_14 << V_231 ) & V_232 ) |\r\n( ( V_228 << V_233 ) & V_234 ) |\r\nV_235 |\r\n( V_227 -> V_236 << V_237 ) ) ;\r\nF_3 ( V_47 -> V_3 , V_230 ) ;\r\n}\r\nstatic unsigned short F_112 ( struct V_226 * V_227 , unsigned short V_14 )\r\n{\r\nT_1 * V_47 = ( T_1 * ) V_227 -> V_221 ;\r\nT_2 V_238 , V_228 ;\r\nunsigned V_21 = 0 ;\r\nwhile ( ! ( F_3 ( V_47 -> V_3 , V_223 ) & 0x100 ) ) {\r\nF_111 ( 100 ) ;\r\nif ( V_21 ++ > V_229 ) {\r\nF_12 ( V_25 L_25 ) ;\r\nreturn 0xffff ;\r\n}\r\n}\r\nV_238 = ( ( V_14 << V_231 ) & V_232 ) |\r\n( V_227 -> V_236 << V_237 ) ;\r\nF_2 ( V_47 -> V_3 , V_230 , V_238 ) ;\r\ndo {\r\nF_111 ( 100 ) ;\r\nV_228 = F_3 ( V_47 -> V_3 , V_230 ) ;\r\nif ( V_21 ++ > V_229 ) {\r\nF_12 ( V_25 L_26 ) ;\r\nreturn 0xffff ;\r\n}\r\n} while ( ( V_228 & V_232 ) !=\r\n( V_14 << V_231 ) );\r\nreturn ( V_239 ) ( V_228 & V_234 ) ;\r\n}\r\nstatic void F_113 ( T_1 * V_1 , int V_240 , int V_241 )\r\n{\r\nint V_38 , V_242 = 0 , V_243 = 0 , V_244 = 0 , V_245 = 0 ;\r\nF_2 ( V_1 -> V_3 , V_246 ,\r\nF_3 ( V_1 -> V_3 , V_246 ) & 0xfff3fffd ) ;\r\nfor ( V_38 = 0 ; V_38 < 11 ; V_38 ++ )\r\nF_2 ( V_1 -> V_3 , V_247 + ( V_38 << 2 ) , 0 ) ;\r\nF_2 ( V_1 -> V_3 , V_224 ,\r\nF_3 ( V_1 -> V_3 , V_224 ) | V_248 ) ;\r\nif ( V_243 && V_244 ) {\r\nint V_249 ;\r\nV_38 = ( ( ( 0x5DC00000 / V_240 ) + 1 ) >> 1 ) ;\r\nif ( V_38 > 0x800 ) {\r\nif ( V_38 < 0x1ffff )\r\nV_249 = ( V_38 >> 1 ) ;\r\nelse\r\nV_249 = 0x1ffff ;\r\n} else {\r\nV_38 = V_249 = 0x800 ;\r\n}\r\nF_21 ( V_1 , V_243 , V_249 , 0 , 1 ,\r\nV_245 , 1 , 0 , V_249 , 1 ) ;\r\nF_21 ( V_1 , V_244 , V_249 , 0 , 1 ,\r\nV_245 , 1 , 0 , V_249 , 1 ) ;\r\n}\r\nV_38 = V_240 ;\r\nV_240 |= 0x8c ;\r\nswitch ( V_38 ) {\r\ncase 32000 :\r\nV_242 &= 0xFFFFFFFE ;\r\nV_242 &= 0xFFFFFFFD ;\r\nV_242 &= 0xF3FFFFFF ;\r\nV_242 |= 0x03000000 ;\r\nV_242 &= 0xFFFFFF3F ;\r\nV_240 &= 0xFFFFFFFD ;\r\nV_240 |= 1 ;\r\nbreak;\r\ncase 44100 :\r\nV_242 &= 0xFFFFFFFE ;\r\nV_242 &= 0xFFFFFFFD ;\r\nV_242 &= 0xF0FFFFFF ;\r\nV_242 |= 0x03000000 ;\r\nV_242 &= 0xFFFFFF3F ;\r\nV_240 &= 0xFFFFFFFC ;\r\nbreak;\r\ncase 48000 :\r\nif ( V_241 == 1 ) {\r\nV_242 &= 0xFFFFFFFE ;\r\nV_242 &= 0xFFFFFFFD ;\r\nV_242 &= 0xF2FFFFFF ;\r\nV_242 |= 0x02000000 ;\r\nV_242 &= 0xFFFFFF3F ;\r\n} else {\r\nV_242 |= 0x00000003 ;\r\nV_242 &= 0xFFFFFFBF ;\r\nV_242 |= 0x80 ;\r\n}\r\nV_240 |= 2 ;\r\nV_240 &= 0xFFFFFFFE ;\r\nbreak;\r\n}\r\nF_2 ( V_1 -> V_3 , V_250 , V_242 & 0xffff ) ;\r\nF_2 ( V_1 -> V_3 , V_247 , V_242 >> 0x10 ) ;\r\nF_2 ( V_1 -> V_3 , V_251 , V_240 ) ;\r\n}\r\nstatic int T_6 F_114 ( T_1 * V_1 )\r\n{\r\nF_12 ( V_123 L_27 ) ;\r\nF_2 ( V_1 -> V_3 , V_201 , 0xffffffff ) ;\r\nF_109 ( 5 ) ;\r\nF_2 ( V_1 -> V_3 , V_201 ,\r\nF_3 ( V_1 -> V_3 , V_201 ) & 0xffdfffff ) ;\r\nF_109 ( 5 ) ;\r\nF_2 ( V_1 -> V_3 , V_209 , 0xffffffff ) ;\r\nF_3 ( V_1 -> V_3 , V_200 ) ;\r\nF_108 ( V_1 ) ;\r\n#ifdef F_29\r\nF_2 ( V_1 -> V_3 , V_201 ,\r\nF_3 ( V_1 -> V_3 , V_201 ) | 0x1000000 ) ;\r\n#endif\r\nF_36 ( V_1 ) ;\r\nF_2 ( V_1 -> V_3 , V_252 , 0x0 ) ;\r\nF_58 ( V_1 ) ;\r\nF_35 ( V_1 ) ;\r\nF_14 ( V_1 ) ;\r\nF_22 ( V_1 ) ;\r\n#ifndef F_28\r\nF_115 ( V_1 ) ;\r\nF_113 ( V_1 , 48000 , 1 ) ;\r\nF_116 ( V_1 ) ;\r\n#endif\r\n#ifndef F_30\r\nF_117 ( V_1 ) ;\r\n#endif\r\nF_98 ( V_1 , 0x90 ) ;\r\nF_12 ( V_123 L_28 ) ;\r\nF_118 ( & V_1 -> V_217 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_119 ( T_1 * V_1 )\r\n{\r\nF_12 ( V_123 L_29 ) ;\r\n#ifndef F_28\r\nF_120 ( V_1 ) ;\r\nF_121 ( V_1 ) ;\r\n#endif\r\nF_100 ( V_1 ) ;\r\nF_86 ( V_1 , 0 ) ;\r\nF_35 ( V_1 ) ;\r\nF_58 ( V_1 ) ;\r\nF_2 ( V_1 -> V_3 , V_203 , 0 ) ;\r\nF_2 ( V_1 -> V_3 , V_201 , 0 ) ;\r\nF_109 ( 5 ) ;\r\nF_2 ( V_1 -> V_3 , V_209 , 0xffff ) ;\r\nF_12 ( V_123 L_28 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_122 ( int V_253 )\r\n{\r\nint V_106 ;\r\nswitch ( V_253 ) {\r\ncase V_254 :\r\nV_106 = 0x1 ;\r\nbreak;\r\ncase V_255 :\r\nV_106 = 0x2 ;\r\nbreak;\r\ncase V_256 :\r\nV_106 = 0x3 ;\r\nbreak;\r\ncase V_257 :\r\nV_106 = 0x4 ;\r\nbreak;\r\ncase V_258 :\r\nV_106 = 0x5 ;\r\nbreak;\r\ncase V_259 :\r\nV_106 = 0x8 ;\r\nbreak;\r\ncase V_260 :\r\nV_106 = 0x9 ;\r\nbreak;\r\ndefault:\r\nV_106 = 0x8 ;\r\nF_12 ( V_25 L_30 , V_253 ) ;\r\nbreak;\r\n}\r\nreturn V_106 ;\r\n}
