00:19:56 INFO  : Registering command handlers for SDK TCF services
00:19:57 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab02\ZynqLab02.sdk\temp_xsdb_launch_script.tcl
00:19:59 INFO  : XSCT server has started successfully.
00:19:59 INFO  : Successfully done setting XSCT server connection channel  
00:19:59 INFO  : Successfully done setting SDK workspace  
00:19:59 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper.hdf.
00:23:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
00:23:50 INFO  : 'jtag frequency' command is executed.
00:23:50 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:50 INFO  : Context for 'APU' is selected.
00:23:50 INFO  : System reset is completed.
00:23:53 INFO  : 'after 3000' command is executed.
00:23:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
00:23:56 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:23:56 INFO  : Context for 'APU' is selected.
00:23:56 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:56 INFO  : Context for 'APU' is selected.
00:23:56 INFO  : 'ps7_init' command is executed.
00:23:56 INFO  : 'ps7_post_config' command is executed.
00:23:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:56 INFO  : The application 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:56 INFO  : Memory regions updated for context APU
00:23:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:56 INFO  : 'con' command is executed.
00:23:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

00:23:56 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab02\ZynqLab02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab02.elf_on_local.tcl'
00:40:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1729438806455,  Project:1729437573643
00:40:32 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:40:43 INFO  : Copied contents of E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:40:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:40:47 INFO  : 
00:40:48 INFO  : Updating hardware inferred compiler options for ZynqLab02.
00:40:48 INFO  : Clearing existing target manager status.
00:40:48 INFO  : Closing and re-opening the MSS file of ther project ZynqLab02_bsp
00:40:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:40:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:43:14 INFO  : Disconnected from the channel tcfchan#1.
00:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
00:43:15 INFO  : 'jtag frequency' command is executed.
00:43:15 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:15 INFO  : Context for 'APU' is selected.
00:43:15 INFO  : System reset is completed.
00:43:18 INFO  : 'after 3000' command is executed.
00:43:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
00:43:21 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:43:21 INFO  : Context for 'APU' is selected.
00:43:21 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:43:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:21 INFO  : Context for 'APU' is selected.
00:43:21 INFO  : 'ps7_init' command is executed.
00:43:21 INFO  : 'ps7_post_config' command is executed.
00:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:21 INFO  : The application 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:21 INFO  : Memory regions updated for context APU
00:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:21 INFO  : 'con' command is executed.
00:43:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

00:43:21 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab02\ZynqLab02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab02.elf_on_local.tcl'
00:44:11 INFO  : Disconnected from the channel tcfchan#2.
00:44:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
00:44:13 INFO  : 'jtag frequency' command is executed.
00:44:13 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:13 INFO  : Context for 'APU' is selected.
00:44:13 INFO  : System reset is completed.
00:44:16 INFO  : 'after 3000' command is executed.
00:44:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
00:44:18 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:44:18 INFO  : Context for 'APU' is selected.
00:44:19 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:19 INFO  : Context for 'APU' is selected.
00:44:20 INFO  : 'ps7_init' command is executed.
00:44:20 INFO  : 'ps7_post_config' command is executed.
00:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:20 INFO  : The application 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:20 INFO  : Memory regions updated for context APU
00:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:20 INFO  : 'con' command is executed.
00:44:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

00:44:20 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab02\ZynqLab02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab02.elf_on_local.tcl'
00:46:02 INFO  : Disconnected from the channel tcfchan#3.
01:21:41 INFO  : Registering command handlers for SDK TCF services
01:21:41 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab02\ZynqLab02.sdk\temp_xsdb_launch_script.tcl
01:21:43 INFO  : XSCT server has started successfully.
01:21:44 INFO  : Successfully done setting XSCT server connection channel  
01:21:44 INFO  : Successfully done setting SDK workspace  
01:21:44 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper.hdf.
01:21:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:21:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1729441279631,  Project:1729438806455
01:21:47 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper.hdf.
01:21:47 INFO  : Copied contents of E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:21:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:21:51 INFO  : 
01:21:52 INFO  : Updating hardware inferred compiler options for ZynqLab02.
01:21:52 INFO  : Clearing existing target manager status.
01:27:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:27:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
01:27:38 INFO  : 'jtag frequency' command is executed.
01:27:38 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:27:38 INFO  : Context for 'APU' is selected.
01:27:38 INFO  : System reset is completed.
01:27:41 INFO  : 'after 3000' command is executed.
01:27:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
01:27:43 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:27:43 INFO  : Context for 'APU' is selected.
01:27:43 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:27:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:27:43 INFO  : Context for 'APU' is selected.
01:27:44 INFO  : 'ps7_init' command is executed.
01:27:44 INFO  : 'ps7_post_config' command is executed.
01:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:27:44 INFO  : The application 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:27:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:27:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf
configparams force-mem-access 0
----------------End of Script----------------

01:27:44 INFO  : Memory regions updated for context APU
01:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:27:44 INFO  : 'con' command is executed.
01:27:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

01:27:44 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab02\ZynqLab02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab02.elf_on_local.tcl'
01:30:43 INFO  : Disconnected from the channel tcfchan#1.
01:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
01:30:44 INFO  : 'jtag frequency' command is executed.
01:30:44 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:30:44 INFO  : Context for 'APU' is selected.
01:30:44 INFO  : System reset is completed.
01:30:47 INFO  : 'after 3000' command is executed.
01:30:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
01:30:49 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:30:50 INFO  : Context for 'APU' is selected.
01:30:51 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:30:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:51 INFO  : Context for 'APU' is selected.
01:30:51 INFO  : 'ps7_init' command is executed.
01:30:51 INFO  : 'ps7_post_config' command is executed.
01:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:52 INFO  : The application 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:52 INFO  : Memory regions updated for context APU
01:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:52 INFO  : 'con' command is executed.
01:30:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

01:30:52 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab02\ZynqLab02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab02.elf_on_local.tcl'
01:31:45 INFO  : Disconnected from the channel tcfchan#2.
01:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
01:31:46 INFO  : 'jtag frequency' command is executed.
01:31:46 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:31:46 INFO  : Context for 'APU' is selected.
01:31:46 INFO  : System reset is completed.
01:31:49 INFO  : 'after 3000' command is executed.
01:31:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
01:31:52 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:31:52 INFO  : Context for 'APU' is selected.
01:31:52 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:31:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:31:52 INFO  : Context for 'APU' is selected.
01:31:52 INFO  : 'ps7_init' command is executed.
01:31:52 INFO  : 'ps7_post_config' command is executed.
01:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:52 INFO  : The application 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:31:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:31:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf
configparams force-mem-access 0
----------------End of Script----------------

01:31:53 INFO  : Memory regions updated for context APU
01:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:53 INFO  : 'con' command is executed.
01:31:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

01:31:53 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab02\ZynqLab02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab02.elf_on_local.tcl'
01:42:42 INFO  : Disconnected from the channel tcfchan#3.
14:46:05 INFO  : Registering command handlers for SDK TCF services
14:46:06 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab02\ZynqLab02.sdk\temp_xsdb_launch_script.tcl
14:46:08 INFO  : XSCT server has started successfully.
14:46:08 INFO  : Successfully done setting XSCT server connection channel  
14:46:08 INFO  : Successfully done setting SDK workspace  
14:46:08 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper.hdf.
14:46:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:46:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
14:46:26 INFO  : 'jtag frequency' command is executed.
14:46:26 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:26 INFO  : Context for 'APU' is selected.
14:46:26 INFO  : System reset is completed.
14:46:29 INFO  : 'after 3000' command is executed.
14:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
14:46:32 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:46:32 INFO  : Context for 'APU' is selected.
14:46:32 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:46:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:32 INFO  : Context for 'APU' is selected.
14:46:32 INFO  : 'ps7_init' command is executed.
14:46:32 INFO  : 'ps7_post_config' command is executed.
14:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:32 INFO  : The application 'E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/ZynqLab02/Debug/ZynqLab02.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:32 INFO  : Memory regions updated for context APU
14:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:32 INFO  : 'con' command is executed.
14:46:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

14:46:32 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab02\ZynqLab02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab02.elf_on_local.tcl'
14:46:53 INFO  : Disconnected from the channel tcfchan#1.
