// Seed: 375820387
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri0 module_0,
    output uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    input tri0 id_8,
    input wire id_9,
    input tri0 id_10,
    output wire id_11
);
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    output tri0  id_2,
    output tri1  id_3,
    output wand  id_4
);
  wire id_6;
  id_7 :
  assert property (@(posedge 1'h0) id_0)
  else $display(1);
  module_0(
      id_0, id_1, id_7, id_2, id_7, id_0, id_7, id_0, id_0, id_0, id_0, id_2
  );
endmodule
