{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649153116242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649153116248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 18:05:16 2022 " "Processing started: Tue Apr 05 18:05:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649153116248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649153116248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iic_eeprom -c iic_eeprom " "Command: quartus_map --read_settings_files=on --write_settings_files=off iic_eeprom -c iic_eeprom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649153116248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1649153116516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/sim/tb_iic_eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/sim/tb_iic_eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_iic_eeprom " "Found entity 1: tb_iic_eeprom" {  } { { "../sim/tb_iic_eeprom.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/sim/tb_iic_eeprom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153124421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153124421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/rtl/top_seg595.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/rtl/top_seg595.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg595 " "Found entity 1: top_seg595" {  } { { "../rtl/top_seg595.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/top_seg595.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153124423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153124423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/hc595_ctrl.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/hc595_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153124432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153124432 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 data_trans.v(177) " "Verilog HDL Expression warning at data_trans.v(177): truncated literal to match 4 bits" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/data_trans.v" 177 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1649153124442 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 data_trans.v(186) " "Verilog HDL Expression warning at data_trans.v(186): truncated literal to match 4 bits" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/data_trans.v" 186 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1649153124442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sign SIGN data_trans.v(7) " "Verilog HDL Declaration information at data_trans.v(7): object \"sign\" differs only in case from object \"SIGN\" in the same scope" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/data_trans.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1649153124442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/rtl/data_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/rtl/data_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_trans " "Found entity 1: data_trans" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/data_trans.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153124443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153124443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/rtl/iic_eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/rtl/iic_eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_eeprom " "Found entity 1: iic_eeprom" {  } { { "../rtl/iic_eeprom.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/iic_eeprom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153124444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153124444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153124446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153124446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/sim/tb_iic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/sim/tb_iic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_iic_ctrl " "Found entity 1: tb_iic_ctrl" {  } { { "../sim/tb_iic_ctrl.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/sim/tb_iic_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153124447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153124447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/rtl/iic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/rtl/iic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl " "Found entity 1: iic_ctrl" {  } { { "../rtl/iic_ctrl.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/iic_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153124450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153124450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "ip_core/FIFO/FIFO.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/ip_core/FIFO/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153124451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153124451 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "dev_addr_wr iic_ctrl.v(245) " "Verilog HDL error at iic_ctrl.v(245): can't index object \"dev_addr_wr\" with zero packed or unpacked array dimensions" {  } { { "../rtl/iic_ctrl.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/iic_ctrl.v" 245 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1649153124453 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "dev_addr_rd iic_ctrl.v(253) " "Verilog HDL error at iic_ctrl.v(253): can't index object \"dev_addr_rd\" with zero packed or unpacked array dimensions" {  } { { "../rtl/iic_ctrl.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/iic_ctrl.v" 253 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1649153124454 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/output_files/iic_eeprom.map.smsg " "Generated suppressed messages file G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/output_files/iic_eeprom.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1649153124472 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649153124567 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 05 18:05:24 2022 " "Processing ended: Tue Apr 05 18:05:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649153124567 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649153124567 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649153124567 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649153124567 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649153125172 ""}
