-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

-- DATE "01/27/2014 15:43:03"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	lights IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	LEDG : OUT std_logic_vector(8 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0);
	DRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	DRAM_ADDR : OUT std_logic_vector(11 DOWNTO 0);
	DRAM_LDQM : OUT std_logic;
	DRAM_UDQM : OUT std_logic;
	DRAM_WE_N : OUT std_logic;
	DRAM_CAS_N : OUT std_logic;
	DRAM_RAS_N : OUT std_logic;
	DRAM_CS_N : OUT std_logic;
	DRAM_BA_0 : OUT std_logic;
	DRAM_BA_1 : OUT std_logic;
	DRAM_CLK : OUT std_logic;
	DRAM_CKE : OUT std_logic;
	LCD_DATA : INOUT std_logic_vector(7 DOWNTO 0);
	LCD_ON : OUT std_logic;
	LCD_BLON : OUT std_logic;
	LCD_RW : OUT std_logic;
	LCD_EN : OUT std_logic;
	LCD_RS : OUT std_logic
	);
END lights;

-- Design Ports Information
-- DRAM_DQ[0]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[1]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[2]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[4]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[5]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[6]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[7]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[9]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[11]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[12]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[13]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[14]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[15]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[2]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[3]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[6]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[7]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[0]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[1]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[2]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[3]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[4]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[5]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[6]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[7]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[8]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[9]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[10]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[11]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_LDQM	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_UDQM	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_WE_N	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CAS_N	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_RAS_N	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CS_N	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_BA_0	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_BA_1	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CLK	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_ON	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_BLON	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_RW	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_EN	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_RS	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


ARCHITECTURE structure OF lights IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_DRAM_ADDR : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_DRAM_LDQM : std_logic;
SIGNAL ww_DRAM_UDQM : std_logic;
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_BA_0 : std_logic;
SIGNAL ww_DRAM_BA_1 : std_logic;
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_LCD_ON : std_logic;
SIGNAL ww_LCD_BLON : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_LCD_EN : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL \DUT|the_clocks_0|DE_Clock_Generator_System|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_clocks_0|DE_Clock_Generator_System|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_e_DRAM_CLK_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|nios_system_reset_sys_clk_domain_synch|data_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|nios_system_reset_clk_0_domain_synch|data_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|reset_n_sources~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_clocks_0|DE_Clock_Generator_System|_locked\ : std_logic;
SIGNAL \DUT|the_clocks_0|DE_Clock_Generator_System|_clk2\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ld_bypass_delayed_started~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_st_bypass_delayed_started~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[10]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[6]~7_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|Add0~6_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|Add0~8_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_next.000001000~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[18]~36_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[21]~42_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[24]~48_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[25]~50_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[32]~65\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~7\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~9_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~4\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~7\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~6_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~9_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~4_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~17\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~19\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~18_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~21\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~20_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~23\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~22_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[33]~66_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[9]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[7]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[15]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[6]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[5]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[13]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[12]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[11]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_ld_st~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[30]~93\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[31]~94_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[1]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[3]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[4]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[5]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[9]~29_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~2_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT22\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT23\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT25\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT28\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT29\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT31\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~0\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~1\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~2\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~3\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~11_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~14\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[8]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[1]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~dataout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT1\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT2\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT3\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT4\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT5\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT8\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT10\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT11\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT14\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT15\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT16\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT17\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT18\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT19\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT20\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT21\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT22\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT23\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT24\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT25\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT26\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT27\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT28\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT29\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT30\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT31\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~0\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~1\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~2\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~3\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[30]~45\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[31]~46_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[16]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[24]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[30]~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[19]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[11]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[28]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[15]~29_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_cmd[1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~2_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0|LCD_E~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|pending~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[37]~12_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|pending~9_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|pending~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|Selector2~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|slave_state.010~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_out~combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|Selector3~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_2~2_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|Selector2~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|Selector3~0_combout\ : std_logic;
SIGNAL \DUT|the_sysid_control_slave|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \DUT|the_HEX7_s1|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \DUT|the_HEX5_s1|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \DUT|the_HEX0_s1|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \DUT|the_HEX3_s1|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \DUT|the_HEX2_s1|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ld_bypass_delayed~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_read_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_read_nxt~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_st_bypass~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_st_bypass_delayed~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_write_nxt~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add14~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_offset_field_nxt[1]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[0]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[3]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[6]~12_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector41~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[19]~11_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|active_cs_n~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_next.000000001~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector26~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector29~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector3~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector2~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector2~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector1~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Equal0~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|ack_refresh_request~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector36~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector36~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_cnt~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|wait_for_one_post_bret_inst~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_hit~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_hit~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_st_bypass~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_st_bypass_transfer_done_d1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mem_stall_nxt~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_dcache_management_done~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mem_stall_nxt~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_potential_hazard_after_st~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mem_stall_stop_nxt~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_rd_data_starting~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_dc_addr_wb_inv~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|always2~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|always2~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|pre_dbs_count_enable~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|Selector1~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|Selector2~1_combout\ : std_logic;
SIGNAL \DUT|the_sysid_control_slave|sysid_control_slave_waits_for_read~combout\ : std_logic;
SIGNAL \DUT|the_HEX7_s1|HEX7_s1_waits_for_read~0_combout\ : std_logic;
SIGNAL \DUT|the_HEX5_s1|HEX5_s1_waits_for_read~0_combout\ : std_logic;
SIGNAL \DUT|the_HEX0_s1|HEX0_s1_waits_for_read~0_combout\ : std_logic;
SIGNAL \DUT|the_HEX3_s1|HEX3_s1_waits_for_read~0_combout\ : std_logic;
SIGNAL \DUT|the_HEX2_s1|HEX2_s1_waits_for_read~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ld_bypass_delayed~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ld_bypass_delayed_started~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add15~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_st_bypass~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_st_bypass~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_st_bypass_delayed~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_st_bypass_delayed_started~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add13~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[12]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[23]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[21]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[19]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[16]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[15]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[14]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[13]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[8]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[4]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[3]~23_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[4]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[5]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[6]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[14]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_active~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector34~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector34~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector38~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector38~3_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|write_request_edge_to_pulse|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|Selector2~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1_out|r_3~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~5_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~8_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[0]~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[0]~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector33~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector33~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector33~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector33~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector10~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|refresh_counter~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|refresh_counter~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|refresh_counter~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector23~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[1]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[1]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[1]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[1]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[1]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[0]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[0]~36_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_cnt_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[9]~40_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[8]~42_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_data_ram_ld16_data[15]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[7]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[7]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[7]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[7]~44_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[7]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[7]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_data_ram_ld16_data[14]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[6]~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[6]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[6]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[6]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_data_ram_ld16_data[13]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[5]~33_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[5]~34_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[5]~35_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[5]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_data_ram_ld16_data[12]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[4]~37_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[4]~38_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[4]~39_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[4]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[4]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_data_ram_ld16_data[11]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[3]~41_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[3]~42_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[3]~43_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_op_eret~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|wait_for_one_post_bret_inst~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_dc_addr_inv~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_dc_index_inv~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_dcache_management_wr_en~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add12~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data_cnt[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_1~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_dcache_management_done_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_dc_nowb_inv~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_dcache_management_done_nxt~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_dcache_management_done_nxt~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_A_dc_line_match_d1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_cnt_nxt[2]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal264~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal264~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal264~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal264~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_dc_addr_wb_inv~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_hit~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_valid~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_valid~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_valid~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_valid~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal237~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_hit~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_kill~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_kill~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_br~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_br_uncond~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_pred_taken~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_fill_same_tag_line~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_fill_same_tag_line~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_fill_same_tag_line~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_fill_same_tag_line~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_fill_same_tag_line~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_fill_same_tag_line~5_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_FSM|slave_state.001~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|Selector0~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_FSM|master_read_done~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[31]~46_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[29]~58_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[29]~59_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[29]~39_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[29]~40_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[28]~42_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[28]~43_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[27]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[27]~62_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[27]~63_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[26]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[26]~64_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[26]~65_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[25]~64_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[25]~65_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[25]~66_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[25]~67_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[25]~51_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[25]~52_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[24]~67_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[24]~68_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[23]~70_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[23]~71_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[22]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[22]~73_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[22]~74_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[21]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[21]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[20]~76_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[20]~77_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[19]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[19]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[18]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[18]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[18]~72_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[17]~82_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[16]~91_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[16]~92_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[15]~94_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[14]~88_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[14]~89_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[13]~100_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[13]~90_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[13]~87_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[12]~103_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[12]~104_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[12]~92_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[11]~106_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[11]~107_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[11]~94_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|p1_cpu_0_data_master_latency_counter~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[10]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[21]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[13]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[11]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[4]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[9]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[1]~22_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_data_active~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector39~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector39~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector39~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector39~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector39~4_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|write_request_edge_to_pulse|data_out~combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|write_request_edge_to_pulse|data_out~combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_1~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector13~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_valid_wrctl_ienable~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_wr_dst_reg_from_D~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[18]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[2]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_implicit_dst_eretaddr~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal300~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_hi_imm16~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[1]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[8]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_data_ram_ld_align_sign_bit_16_hi~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[31]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[15]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[7]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[14]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[22]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[6]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[13]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[5]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[12]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[4]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[11]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[3]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal154~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_late_result~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_dc_addr_inv~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_dc_index_inv~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_dc_nowb_inv~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal181~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_clr_valid_bits~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wren~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_br~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_invalidate_i~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_read_but_no_slave_selected~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_FSM|master_state.100~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_FSM|master_read_done~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~34_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~35_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~36_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~37_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[6]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~40_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~41_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~44_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~45_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~48_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~49_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[0]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~52_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~53_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~56_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~57_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~60_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~61_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~62_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~63_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_en~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_addr[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[7]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[3]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[7]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[14]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[15]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[19]~38_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[20]~40_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_byte_en[3]~6_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_2~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p1_stage_1~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always10~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_2~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p1_stage_1~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_count[0]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_br_cond~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_bht_wr_en_unfiltered~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_wrctl_inst~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ienable_reg_irq0_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_wrctl_status~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_estatus_reg_pie~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_exception~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ienable_reg_irq0~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~82_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~87_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~92_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~94_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[29]~100_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_implicit_dst_eretaddr~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[28]~33_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[29]~34_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~101_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~103_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~104_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~111_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~112_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[25]~115_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~120_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~121_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~130_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~131_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_data_ram_ld_align_sign_bit_16_hi~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[31]~54_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|av_readdata[7]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~135_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~137_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~138_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[30]~56_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~139_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~145_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~20_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~21_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|woverflow~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~153_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~154_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~155_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~156_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~157_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~158_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~159_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~160_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~161_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~162_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~168_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~169_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~170_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~171_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~172_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~173_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~174_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~175_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~176_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~179_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~180_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[27]~62_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~186_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~190_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_dc_addr_inv~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_dc_index_inv~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal178~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[22]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[11]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[5]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[6]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[8]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[9]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[13]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[15]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[17]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[18]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[19]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[20]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[21]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[21]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[5]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal241~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[1]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[4]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[7]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[1]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[0]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[3]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_read_but_no_slave_selected~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_FSM|Selector2~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_FSM|Selector2~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_3~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p2_stage_2~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always8~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p2_full_2~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_3~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p2_stage_2~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_op_wrctl~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_bstatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_wrctl_estatus~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_estatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_estatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ienable_reg_irq0~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_shift_right_arith~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_mask[2]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_control_reg_rddata_muxed[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_control_reg_rddata_muxed[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_control_reg_rddata_muxed[0]~2_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|woverflow~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|woverflow~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[9]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[10]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[13]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_4~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p3_stage_3~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always6~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p3_full_3~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_4~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p3_stage_3~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_shift_right_arith~1_combout\ : std_logic;
SIGNAL \DUT|the_keys|edge_capture_wr_strobe~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[8]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_keys|edge_capture~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_readdata_p1[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_5~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p4_stage_4~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always4~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p4_full_4~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_5~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p4_stage_4~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_address~regout\ : std_logic;
SIGNAL \DUT|the_clocks_0|readdata~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_6~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p5_stage_5~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always2~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p5_full_5~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_6~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p5_stage_5~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[18]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[20]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[21]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[23]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[29]~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[31]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_address_d1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always0~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p6_full_6~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_write_nxt~4_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_next~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_en~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_en~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_0~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~197_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~200_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~201_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_implicit_dst_eretaddr~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_implicit_dst_eretaddr~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~203_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~205_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~210_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~211_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~212_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~214_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~216_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[31]~217_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~218_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~219_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~222_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~223_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~224_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~225_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~226_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~227_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~228_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~229_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~230_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~232_combout\ : std_logic;
SIGNAL \DUT|the_keys|edge_capture_wr_strobe~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_br_uncond~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~23_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|refresh_counter[9]~9_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[6]~6_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[8]~8_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[11]~11_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[14]~14_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~8\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~12\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~14\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~16\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[6]~3_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][3]~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~19_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_address_d1[22]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_address_d1[20]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_address_d1[13]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_actual_tag[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_actual_tag[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src2[31]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2_reg[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2_reg[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[16]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[29]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_address_d1[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[20]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[16]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_address_d1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[29]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[28]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[30]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[35]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[34]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[37]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[22]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[24]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_iw[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_iw[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_iw[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src2[29]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src2[27]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src2[24]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_rd_data_starting~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[22]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[13]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[17]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[20]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[20]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[21]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_byteenable[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_iw[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_iw[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_iw[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_dc_addr_wb_inv~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_active~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_dc_index_inv~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_data_active~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_br_cond_taken_history[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_br_cond_taken_history[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_br_cond_taken_history[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_br_cond_taken_history[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_br_cond_taken_history[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_control_reg_rddata[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_writedata[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_writedata[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_writedata[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_address~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_readdata_p1[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_byteenable_d1[1]~feeder_combout\ : std_logic;
SIGNAL \LCD_DATA[0]~0\ : std_logic;
SIGNAL \LCD_DATA[1]~1\ : std_logic;
SIGNAL \LCD_DATA[2]~2\ : std_logic;
SIGNAL \LCD_DATA[3]~3\ : std_logic;
SIGNAL \LCD_DATA[4]~4\ : std_logic;
SIGNAL \LCD_DATA[5]~5\ : std_logic;
SIGNAL \LCD_DATA[6]~6\ : std_logic;
SIGNAL \LCD_DATA[7]~7\ : std_logic;
SIGNAL \DUT|the_sdram_0|WideOr6~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_count[0]~4_combout\ : std_logic;
SIGNAL \DUT|nios_system_reset_sdram_clk_domain_synch|data_in_d1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~0_combout\ : std_logic;
SIGNAL \auto_hub|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[6]~2_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[6]~5_combout\ : std_logic;
SIGNAL \auto_hub|Equal9~0_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|Equal3~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~10_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~17_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~7_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|Equal3~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[36]~33_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.100~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0\ : std_logic;
SIGNAL \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \DUT|nios_system_reset_sys_clk_domain_synch|data_in_d1~feeder_combout\ : std_logic;
SIGNAL \DUT|nios_system_reset_sys_clk_domain_synch|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|nios_system_reset_sys_clk_domain_synch|data_out~feeder_combout\ : std_logic;
SIGNAL \DUT|nios_system_reset_sys_clk_domain_synch|data_out~regout\ : std_logic;
SIGNAL \DUT|nios_system_reset_sys_clk_domain_synch|data_out~clkctrl_outclk\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal171~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_implicit_dst_retaddr~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_a_not_src~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_a_not_src~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_kill~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_refetch~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc[13]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_force_xor~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal154~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal154~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_force_xor~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_force_xor~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_force_xor~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[7]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[3]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[3]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector38~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector27~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal80~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal77~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_signed_comparison~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_signed_comparison~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal84~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_signed_comparison~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_alu_signed_comparison~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_implicit_dst_retaddr~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_implicit_dst_retaddr~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_dst_regnum[4]~2_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|av_wr_data_transfer~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_rd_data_first_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_rd_data_first~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_wr_starting~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wr_data_cnt[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_active_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_active~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_ld_st_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_ld_st_non_bypass~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_ld_st_non_bypass~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_valid_from_D~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_valid~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_valid_from_E~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_sel_data_master~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_sel_data_master~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_want_fill~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_want_fill~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_has_started_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_has_started~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_starting~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_addr_cnt[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_read_nxt~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_read~regout\ : std_logic;
SIGNAL \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[0]~12\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[1]~14\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[2]~16\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[3]~18\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[4]~20\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[5]~22\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[6]~24\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[7]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[7]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[9]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[9]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_offset_field_nxt[0]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|av_addr_accepted~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_ld_st_bypass~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_ld_st_bypass~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_ld_st_bypass~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_ld_st_bypass~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_valid~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mem_bypass_pending~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_cnt_nxt[0]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_cnt_nxt[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_stall_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_stall_nxt~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_stall~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_rot~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_rot~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_shift_rot_left~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_shift_rot_left~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_pass1~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_pass1~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_pass1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot_pass1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ld_align_sh8~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ld_align_sh8~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_ld_bypass~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_ld_bypass~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_ld_bypass~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_ld_bypass~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_sel_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_sel~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_ap_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_ap_cnt[3]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add5~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_ap_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~10\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_wr_active_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_wr_active~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[0]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_byte_field_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_byteenable_nxt[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal276~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[25]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[9]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_dc_index_inv~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal193~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_dc_index_wb_inv~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_dc_index_wb_inv~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[19]~39\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[20]~40_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[22]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2_reg[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[2]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[2]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2_reg[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[3]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_has_started_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_has_started~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[4]~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[6]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[7]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[8]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[9]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[10]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[11]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[11]~55\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[12]~56_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[12]~57\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[13]~58_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[14]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[14]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_hi_imm16~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[14]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_op_roli~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal2~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal2~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_op_slli~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_src2_choose_imm~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[15]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[10]~38_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw_b_rf[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw_b_rf[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw_b_rf[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw_b_rf[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[26]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw_b_rf[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata_p1[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_FSM|slave_read_request~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_FSM|slave_read_request~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|the_altera_std_synchronizer2|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_out~combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|Selector2~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|master_state.100~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|Selector4~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|master_write~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|Selector3~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|master_read~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~4_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_arb_winner[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1_out|r_3~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|slave_write_request~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|slave_write_request~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|din_s1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|write_request_edge_to_pulse|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_out~combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|Selector2~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|Selector2~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|master_state.100~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|master_write_done~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|master_write_done~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|Selector2~2_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|slave_state.100~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|master_read_done~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|master_read_done~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|read_done_edge_to_pulse|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_mem_byte_en[2]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_byteenable_nxt[2]~3_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2_in|cpu_0_data_master_granted_nios_system_clock_2_in~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[24]~54_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata_p1[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[27]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[27]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[11]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_data_offset[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_data_offset[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_offset[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_data_offset[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_offset[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_en_d1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[0]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[2]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[2]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[2]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[2]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_offset_field_nxt~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_offset_field_nxt~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_offset_field_nxt[0]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_offset_field_nxt[1]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_offset_field_nxt~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_offset_field[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[5]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2_reg[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[28]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[12]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_valid_st_bypass_hit~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_addr[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_addr[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|Add1~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|Selector3~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~1_combout\ : std_logic;
SIGNAL \DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\ : std_logic;
SIGNAL \DUT|the_keys_s1|keys_s1_waits_for_read~0_combout\ : std_logic;
SIGNAL \DUT|the_keys_s1|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[6]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_line_field[1]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_line[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~1_combout\ : std_logic;
SIGNAL \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_2~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_1~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_readdatavalid_d1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data_cnt[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_addr[1]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_addr[2]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_addr[2]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_valid_st_bypass_hit_wr_en~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_addr[3]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_addr[4]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_addr[5]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_addr[6]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_addr[7]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_addr[8]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_byte_en[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_byte_en[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_done_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_done~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_active_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[1]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[2]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[2]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[3]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[3]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[4]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[4]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[5]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[5]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[6]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[6]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[7]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[8]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_rd_port_addr[8]~17_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|always0~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|always2~0_combout\ : std_logic;
SIGNAL \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~0_combout\ : std_logic;
SIGNAL \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_1~8_combout\ : std_logic;
SIGNAL \DUT|the_HEX7|always0~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~204_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~102_combout\ : std_logic;
SIGNAL \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~0_combout\ : std_logic;
SIGNAL \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\ : std_logic;
SIGNAL \DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\ : std_logic;
SIGNAL \DUT|the_leds|always0~2_combout\ : std_logic;
SIGNAL \DUT|the_HEX0|always0~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_3~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|fifo_rd~0_combout\ : std_logic;
SIGNAL \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~4_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|fifo_rd~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|read_0~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|av_waitrequest~regout\ : std_logic;
SIGNAL \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|av_waitrequest~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|ien_AE~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|ien_AE~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~105_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~106_combout\ : std_logic;
SIGNAL \DUT|the_HEX3|always0~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_0~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~207_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~108_combout\ : std_logic;
SIGNAL \DUT|the_HEX2|always0~2_combout\ : std_logic;
SIGNAL \DUT|the_HEX1|always0~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_0~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~206_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~107_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~109_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[1]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[2]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~198_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_readdata_p1[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~83_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~202_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~89_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_0~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~88_combout\ : std_logic;
SIGNAL \DUT|the_leds|always0~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~199_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_3~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~84_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\ : std_logic;
SIGNAL \DUT|the_keys|d1_data_in[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_keys|d2_data_in[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_keys|edge_capture~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~85_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~86_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~90_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[2]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_1~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_1~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[6]~46_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[17]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[19]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[5]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[6]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[16]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc[13]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[15]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[15]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[13]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[13]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[11]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata_p1[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[18]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[7]~45_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[7]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2_reg[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2_reg[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[5]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[2]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[5]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[29]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[13]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[6]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~140_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~141_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~220_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~142_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~136_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~143_combout\ : std_logic;
SIGNAL \DUT|the_HEX5|always0~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~221_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~144_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~146_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~147_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[6]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[7]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[5]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[6]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[7]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[8]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|dbs_8_reg_segment_1[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_readdata_p1[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~128_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~129_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[8]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_byte_en[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_byte_en[1]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_st_data[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[9]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[9]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[30]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_st_data[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[14]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_st_data[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[11]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~192_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~193_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~194_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[11]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_st_data[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[12]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[12]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[13]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~165_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|fifo_wr~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_hub|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[2]~reg0_regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|r_val~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read2~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read_req~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~166_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[7]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[7]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[8]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[24]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[8]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[9]~41_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[9]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[9]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_unsigned_lo_imm16~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[30]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[30]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[25]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[25]~53_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[25]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add8~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add8~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[26]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[24]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add8~4\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add8~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[22]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[20]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[26]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[18]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[16]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[14]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[12]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[18]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add8~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[10]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[8]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[6]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[6]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[4]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[10]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[2]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[0]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add8~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[2]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_pass3~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_pass3~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot_pass3~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_sel_fill3~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_sel_fill3~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot_sel_fill3~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~33_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_mem_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_mem~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_dp_offset_nxt[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_byte_en~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_byte_en~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_byte_en~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_mem_byte_en[3]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_byte_en[3]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[25]~50_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[25]~51_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[26]~52_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[26]~53_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~195_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_st_data[16]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[16]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[24]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[25]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[12]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[13]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[13]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[14]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[15]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[15]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[16]~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[16]~33_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_byte_en[2]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_byte_en[2]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[17]~83_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[17]~109_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_st_data[17]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[17]~34_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~110_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[17]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[18]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[17]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[17]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[17]~35\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[18]~37\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[19]~38_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[18]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[18]~80_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[18]~81_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[18]~108_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_st_data[18]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[18]~36_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[18]~37_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~1_cout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~3\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~5\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~9_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~191_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[19]~39_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_readdata_p1[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~178_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[20]~106_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_st_data[20]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[20]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[21]~74_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[10]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[20]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[20]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[19]~39\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[20]~41\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[21]~43\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[22]~44_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[19]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[21]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[21]~75_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[21]~105_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_st_data[21]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[21]~42_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[21]~13_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_readdata_p1[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~149_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_st_data[22]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[22]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_st_data[23]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[23]~46_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[23]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[21]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[21]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[22]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[22]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[23]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~113_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~114_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_readdata_p1[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[28]~181_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[28]~44_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[20]~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_valid~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[18]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[29]~41_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[29]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[29]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[29]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[26]~53\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[27]~55\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[28]~56_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw_a_rf[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[26]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[26]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[26]~26_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_readdata_p1[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[30]~152_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[30]~57_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[27]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[28]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[28]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[29]~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[30]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[30]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[31]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[31]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[27]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[28]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[29]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[30]~36_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[30]~37_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[30]~38_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[20]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[30]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[30]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[30]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[30]~61\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[31]~62_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[30]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_op_rdctl~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_iw[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal209~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal209~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_op_rdctl~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_ld8_ld16~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_ld8_ld16~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[30]~49_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[14]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[6]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_mask[6]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[30]~50_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[27]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[11]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[28]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[12]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[13]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src2[30]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[30]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[14]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[15]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[15]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[15]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT11\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT12\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT13\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT14\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT15\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT16\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT17\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT18\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT19\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT20\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT21\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT22\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT23\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT24\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT25\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT26\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT27\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT28\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT29\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT30\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT31\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~0\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~1\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~2\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~3\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT19\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT17\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT16\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[16]~17\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[17]~19\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[18]~21\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[19]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[17]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[16]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[13]~59\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[14]~61\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[15]~62_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT15\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[15]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_stall_d1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_stall_d1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_stall_d2~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_stall_d2~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_stall_d3~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_stall_d3~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[15]~63\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[16]~65\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[17]~67\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[18]~69\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[19]~70_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal187~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_ld16~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_ld16~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_ld16~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_data_sign_bit~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_data_sign_bit~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[3]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[17]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[20]~40_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[19]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[19]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[19]~82_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_pass2~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_pass2~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_pass2~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot_pass2~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_mask[3]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~46_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[31]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[29]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[3]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[27]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[25]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[27]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~47_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[19]~83_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[19]~84_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata_p1[15]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[31]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[30]~35_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw_a_rf[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[31]~36_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw_a_rf[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[4]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[20]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[20]~79_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[20]~80_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT20\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[19]~23\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[20]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[19]~71\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[20]~72_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[20]~81_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_sel_fill2~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_sel_fill2~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot_sel_fill2~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_mask[7]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~38_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[19]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[17]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[23]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[11]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[9]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[15]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~39_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[23]~103_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[23]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[23]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[23]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[23]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[7]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[23]~70_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[23]~71_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[20]~73\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[21]~75\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[22]~77\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[23]~78_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[23]~72_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[24]~81\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[25]~82_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[4]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[20]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[5]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[21]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[22]~60_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[22]~61_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[22]~62_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[6]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[22]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[7]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[23]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[24]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[9]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[25]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[10]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[26]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[11]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[27]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[12]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[28]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[13]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[29]~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[14]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[30]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[15]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[31]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT3\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT4\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT5\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT6\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT7\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT8\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT9\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT10\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT11\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT12\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT13\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT14\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT15\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT16\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT17\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT18\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT19\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT20\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT21\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT22\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT23\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT24\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT25\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT26\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT27\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT28\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT29\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT30\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT31\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~0\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~1\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~2\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~3\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT9\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT24\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[20]~25\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[21]~27\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[22]~29\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[23]~31\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[24]~33\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[25]~34_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[25]~66_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[27]~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[27]~58_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[27]~59_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[25]~83\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[26]~84_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT26\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[25]~35\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[26]~36_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[26]~85\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[27]~86_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT27\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[26]~37\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[27]~38_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[27]~60_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[28]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[28]~55_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_mask[4]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[28]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[20]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[12]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[30]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[4]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[28]~56_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[27]~87\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[28]~88_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT12\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[27]~39\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[28]~40_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[28]~57_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~167_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[29]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[29]~52_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[23]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[29]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[21]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[21]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[13]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[13]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[5]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[3]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[5]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[29]~53_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[28]~89\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[29]~90_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[29]~54_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[31]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[7]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[7]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[31]~47_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[31]~48_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[19]~69_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[19]~70_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[19]~71_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[19]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT2\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT13\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[28]~41\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[29]~42_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[29]~91\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[30]~92_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT30\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[29]~43\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[30]~44_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[30]~51_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[30]~56_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[30]~57_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[30]~96_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[30]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2_reg[31]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[31]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_byteenable_nxt[3]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[29]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[31]~55_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[27]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[27]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~23_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[30]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw_a_rf[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[27]~45_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[27]~46_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[27]~47_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[27]~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[27]~99_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[27]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[28]~57\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[29]~59\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[30]~60_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[29]~97_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[29]~58_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[29]~59_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[25]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[25]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[19]~78_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[19]~79_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[19]~107_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_st_data[19]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[19]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[23]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[23]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[23]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[18]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|hbreak_req~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|latched_oci_tb_hbreak_req_next~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|latched_oci_tb_hbreak_req~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[18]~38_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[28]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[28]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[28]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[29]~58_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[28]~60_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[28]~61_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[28]~98_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[28]~60_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[28]~61_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[24]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[24]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~215_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~134_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[23]~47_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[20]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[20]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~148_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[22]~44_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[22]~45_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[19]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[19]~19_combout\ : std_logic;
SIGNAL \DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~163_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~10\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~12\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~13_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add1~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~164_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[21]~43_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[18]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[18]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~177_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[20]~41_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[17]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[17]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~208_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[17]~35_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[16]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[15]~15_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|rvalid~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~132_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~133_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[15]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[11]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~82_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.010~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[14]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~150_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~151_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[14]~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[10]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[9]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~36_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[27]~63_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[26]~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_readdata_p1[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~98_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[26]~61_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[26]~62_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[26]~63_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[26]~48_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[26]~49_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[26]~50_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[27]~54_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[26]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[26]~100_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[26]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src2[26]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[26]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[10]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[10]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT10\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT21\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[21]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[21]~74_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[5]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[21]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[21]~76_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_mask[5]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~42_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~43_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[21]~77_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[21]~78_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[21]~63_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[21]~64_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[21]~65_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[22]~45\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[23]~47\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[24]~49\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[25]~51\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[26]~52_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[25]~101_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[25]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src2[25]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[25]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[9]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT9\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT18\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[18]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[18]~68_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[2]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[18]~85_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[18]~86_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[18]~87_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[18]~73_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[18]~74_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[18]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT1\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT7\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[23]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[23]~79\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[24]~80_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[24]~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[24]~69_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[24]~68_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[24]~69_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[24]~102_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[24]~48_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[24]~49_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_data_ram_ld_align_sign_bit~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_data_ram_ld_align_sign_bit~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_data_ram_ld_align_sign_bit~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_sel_fill1~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_sel_fill1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot_sel_fill1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~54_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~55_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[15]~95_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[15]~96_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[15]~86_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[15]~87_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[15]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[31]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_st_data[15]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[15]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[13]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[13]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[9]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[10]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|clr_break_line~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|clr_break_line~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|t_dav~feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|t_dav~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_valid~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|ac~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~96_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~97_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_st_data[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[10]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[10]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[8]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[11]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[3]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[4]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[5]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[7]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[7]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~34_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[19]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[19]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[7]~26\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[8]~28\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[9]~30\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[10]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~1_cout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~3\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~5\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~7\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~9\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~11\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[15]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[17]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[17]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[17]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[1]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[17]~88_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[17]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[9]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_step1[1]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[1]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[25]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~50_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~51_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[17]~89_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[17]~66_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[17]~90_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[17]~75_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[17]~76_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[17]~77_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1[1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[17]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~dataout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT6\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[22]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[22]~76_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[22]~75_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[22]~72_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[22]~73_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[22]~104_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[22]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src2[22]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[22]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[6]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT8\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT7\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT6\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[4]~41\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[5]~43\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[6]~45\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[7]~46_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[7]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[6]~47_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[6]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2_reg[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[6]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[4]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[4]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[5]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[5]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~33_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_1~9_combout\ : std_logic;
SIGNAL \DUT|the_HEX6|always0~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~231_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~182_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~235_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~188_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~183_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|fifo_rd~2_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~184_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~233_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~185_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~234_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~187_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~189_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[3]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~27_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata[13]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[29]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[7]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add8~6\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add8~8\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add8~10\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add8~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[22]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_sel_fill0~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_sel_fill0~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot_sel_fill0~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_pass0~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_pass0~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot_pass0~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[6]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[6]~44_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[6]~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[5]~48_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[5]~49_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[5]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[5]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[5]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_line_field[0]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_line[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_HEX4|always0~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~213_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~123_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|dbs_8_reg_segment_0[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_keys|d2_data_in[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_keys|edge_capture~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~118_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~119_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~122_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~124_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~209_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~116_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~117_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_data_wr_port_data[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~31_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata_p1[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[28]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[27]~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw_a_rf[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[24]~55_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[24]~56_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[24]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[24]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[24]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[22]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[22]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[20]~41\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[21]~43\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[22]~44_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~23\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~25\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[22]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[24]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[13]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_addr~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_addr[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_addr[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_addr[2]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_addr[3]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_addr[4]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_addr[5]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_rd_port_addr[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_rd_port_addr[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_rd_port_addr[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_rd_port_addr[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_rd_port_addr[5]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[5]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[6]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[7]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[8]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[9]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[10]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[11]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[12]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[13]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[14]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_st_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_st~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_st~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[15]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_actual_tag[13]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[13]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|pre_dbs_count_enable~2_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_write~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|slave_write_request~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|slave_write_request~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|din_s1~feeder_combout\ : std_logic;
SIGNAL \DUT|nios_system_reset_clk_0_domain_synch|data_in_d1~feeder_combout\ : std_logic;
SIGNAL \DUT|nios_system_reset_clk_0_domain_synch|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|nios_system_reset_clk_0_domain_synch|data_out~feeder_combout\ : std_logic;
SIGNAL \DUT|nios_system_reset_clk_0_domain_synch|data_out~regout\ : std_logic;
SIGNAL \DUT|nios_system_reset_clk_0_domain_synch|data_out~clkctrl_outclk\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|write_request_edge_to_pulse|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|write_request_edge_to_pulse|data_out~combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|slave_read_request~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|slave_read_request~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_out~combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_FSM|Selector0~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_FSM|master_state.001~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_FSM|Selector3~2_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_FSM|master_read~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_FSM|Selector0~0_combout\ : std_logic;
SIGNAL \DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_FSM|master_write_done~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|master_FSM|master_write_done~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|write_done_edge_to_pulse|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|Selector0~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|slave_state.001~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|Selector2~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|slave_state.100~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2|slave_FSM|Selector3~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|pre_dbs_count_enable~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|Selector1~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|Selector1~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|slave_state.010~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|Selector0~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|Selector0~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|Selector0~2_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|slave_state.001~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|slave_read_request~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_FSM|slave_read_request~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|Selector0~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|master_state.001~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|Selector1~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|Selector1~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|master_state.010~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|Selector3~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|master_read~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|comb~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_end_xfer~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~11_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~2_cout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~5_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|WideOr0~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0_out|r_3~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0_out|r_3~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|Selector0~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|master_state.001~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|Selector1~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|Selector1~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|master_state.010~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|master_read_done~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_FSM|master_read_done~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|read_done_edge_to_pulse|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_FSM|Selector1~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_FSM|Selector1~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_FSM|slave_state.010~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|always2~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[10]~26_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata_p1[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[21]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[6]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[0]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[16]~84_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[16]~85_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[16]~110_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[16]~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2[16]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[16]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src2_nxt[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT7\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~dataout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[0]~33\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[1]~35\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[2]~36_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT2\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[2]~37\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[3]~38_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[3]~44_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[10]~39_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[10]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2_reg[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[26]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[10]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~14_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata_p1[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[24]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[24]~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_dst_regnum[2]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[15]~81_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[15]~82_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[15]~83_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[15]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[15]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT6\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT14\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[14]~60_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ld_align_sh16~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ld_align_sh16~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[14]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_ld_data_fill_bit~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[14]~97_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[14]~98_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[14]~99_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[14]~84_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[14]~85_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[14]~86_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[14]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT5\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT13\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~58_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~59_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[13]~101_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[13]~102_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[13]~91_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[13]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[13]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[13]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[13]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[13]~88_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[13]~89_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[13]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[13]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT4\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT12\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[12]~105_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[12]~90_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[12]~91_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[12]~92_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[12]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT3\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT5\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[5]~42_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[5]~36_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[5]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[5]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[5]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT2\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT8\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[7]~47\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[8]~49\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[9]~50_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT9\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[9]~51\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[10]~52_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT10\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[10]~53\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[11]~54_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT11\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[11]~108_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[11]~95_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[11]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[11]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[11]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[11]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|dc_tag_wr_port_data[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_st_non_bypass~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_st_non_bypass~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_valid_st_cache_hit~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_valid_st_cache_hit~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_dirty~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_dirty~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_match~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_match~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_data[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[4]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[4]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[23]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[22]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~13\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal171~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_exception~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[16]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[16]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[16]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[16]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~15\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[17]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[17]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[16]~33\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[17]~34_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~17\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~19\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~21\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[20]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[23]~46_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[22]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[22]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_hit~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_hit~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_hit~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_hit~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_hit~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_hit~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_hit~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_hit~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_hit~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_starting~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_starting~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_rd_addr_starting~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_en~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[8]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[26]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal297~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_regnum_b_cmp_F~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_regnum_b_cmp_D~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_regnum_b_cmp_D~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[21]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[1]~34_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[1]~35_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2_reg[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[1]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~12\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~14\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~16\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~18\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~20\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~22\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~24\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~7_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[17]~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[17]~39_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_dst_regnum[0]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[3]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[3]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[3]~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT1\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT1\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[1]~34_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[1]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[1]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[1]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_byteenable_nxt[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~91_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[2]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[10]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[10]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_data_ram_ld16_data[10]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[2]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[2]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[2]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[2]~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[2]~33_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[2]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[2]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[8]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[8]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[2]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_mask[0]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[8]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Mn_rot_step2[0]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[24]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_data_ram_ld16_data[8]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[8]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[8]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[8]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[8]~48_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[8]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[8]~43_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[8]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2_reg[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[24]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_st_data[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata[8]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[9]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[21]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_dst_regnum[4]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal293~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_regnum_a_cmp_F~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_regnum_a_cmp_D~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_regnum_a_cmp_D~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src1[30]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[23]~57_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[23]~58_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[23]~59_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[21]~42_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~36_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~37_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~38_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[21]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[21]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[21]~_wirecell_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[0]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[1]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add6~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|i_read_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|i_read_nxt~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|i_read~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_ap_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[7]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_wr_dst_reg_from_E~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_regnum_a_cmp_D~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_dst_reg_from_M~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_dst_reg_from_M~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|W_regnum_a_cmp_D~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src1[30]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[0]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[0]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[0]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_src1[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_src1_nxt[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~dataout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT3\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[3]~39\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[4]~40_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT4\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[4]~40_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[4]~50_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[4]~51_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[4]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[4]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_offset_field_nxt[2]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_offset_field_nxt[2]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_2~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~125_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|dbs_8_reg_segment_2[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|dbs_8_reg_segment_2[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~126_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~127_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_slow_inst_result[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[16]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[0]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[0]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[0]~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[0]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[3]~52_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[3]~53_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[3]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[3]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_valid_mem_d1~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_valid_mem_d1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_need_extra_stall_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_need_extra_stall_nxt~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_need_extra_stall~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ld_bypass_done~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_rd_last_transfer_d1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_done~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_active_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_fill_active~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_line_field[4]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[0]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_byte_field_nxt[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~3_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~4_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_2~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~10_combout\ : std_logic;
SIGNAL \DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\ : std_logic;
SIGNAL \DUT|the_leds_s1|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \DUT|the_leds_s1|leds_s1_waits_for_read~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~7_combout\ : std_logic;
SIGNAL \DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\ : std_logic;
SIGNAL \DUT|the_HEX6_s1|HEX6_s1_waits_for_read~0_combout\ : std_logic;
SIGNAL \DUT|the_HEX6_s1|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~14_combout\ : std_logic;
SIGNAL \DUT|the_HEX4_s1|HEX4_s1_waits_for_read~0_combout\ : std_logic;
SIGNAL \DUT|the_HEX4_s1|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~11_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|cpu_0_data_master_requests_lcd_0_control_slave~0_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[3]~4_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|Add0~0_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~1_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~2_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[0]~3_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[4]~7_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|Add0~1\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|Add0~2_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|Add0~3\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|Add0~4_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[2]~5_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|Equal1~0_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|Equal1~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|r_2~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~12_combout\ : std_logic;
SIGNAL \DUT|the_HEX1_s1|HEX1_s1_waits_for_read~0_combout\ : std_logic;
SIGNAL \DUT|the_HEX1_s1|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_write_nxt~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_write~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[25]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[25]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_regnum_b_cmp_D~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|W_regnum_b_cmp_D~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[21]~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[31]~54_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[31]~55_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[31]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[31]~63\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[32]~64_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[31]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[31]~33_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[31]~34_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[31]~35_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_rot_fill_bit~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot_fill_bit~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot_fill_bit~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_rot_mask[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_rot~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_result~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[25]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_inst_result[9]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_data_ram_ld16_data[9]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[9]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[9]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[9]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[9]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[9]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[9]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[7]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[7]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress[4]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[3]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[4]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[15]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[4]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal184~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_ld8~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ld_align_byte1_fill~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[10]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[10]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[10]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[10]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[10]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[10]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress[5]~4_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[9]~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[27]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[27]~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector25~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector25~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|active_rnw~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|active_rnw~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~33_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~34_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~35_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[20]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[20]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[22]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[22]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[21]~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[39]~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|pending~3_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[11]~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[29]~4_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_address_d1[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[10]~4_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[28]~5_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|pending~4_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[13]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[13]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[12]~6_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[30]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[12]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[12]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[12]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_tag[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[3]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_actual_tag[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_address_d1[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[13]~5_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[31]~6_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|pending~5_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|pending~6_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[15]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[15]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[4]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_address_d1[15]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[14]~8_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[32]~9_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[16]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[15]~7_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[33]~8_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|pending~7_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[17]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[17]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[16]~10_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[34]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_tag[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[18]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[18]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[7]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_actual_tag[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[17]~9_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[35]~10_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|pending~8_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|pending~11_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector27~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector27~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|active_rnw~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector35~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector25~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_state.000000010~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector35~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_next~21_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector34~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_next.000010000~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector28~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_state.000010000~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|WideOr9~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector27~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector27~5_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector27~4_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector27~6_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_state.000001000~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector38~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector38~4_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector36~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_next.010000000~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector31~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_state.010000000~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector29~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_state.000100000~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector30~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector30~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_state.001000000~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|WideOr8~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector26~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|pending~combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector26~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_state.000000100~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector24~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector24~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector24~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_state.000000001~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector20~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_cmd[2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|always5~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector3~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector22~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector22~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_cmd[0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Equal4~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|rd_valid[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|rd_valid[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|za_valid~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~11_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p0_stage_0~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p0_full_0~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|always1~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_0~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always12~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_0~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~4_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~2_cout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~4\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~6_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~8_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|WideOr0~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|Selector4~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_FSM|master_write~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|in_a_write_cycle~combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|f_select~combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|comb~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p1_full_1~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p0_stage_0~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_0~regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|always0~2_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[6]~25_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[9]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[6]~23_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[6]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[8]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[8]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[8]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[8]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress[3]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[13]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[14]~9_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata_p1[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[16]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[14]~37_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_alu_subtract~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|_~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[5]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[7]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[7]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[5]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress[2]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[13]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_logic~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_crst~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_crst~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[4]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[15]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_op_cmpge~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_op_div~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal154~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal154~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_retaddr~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_cmp~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_cmp~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_cmp~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[18]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[20]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[20]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[20]~66_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[20]~67_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[20]~68_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[17]~35\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[18]~36_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~29_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[18]~19_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[18]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[18]~37\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[19]~38_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~31_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~32_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[19]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[19]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_iw[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_invalidate_i~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_invalidate_i~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_invalidate_i~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ic_fill_starting_d1~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[0]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_en~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_crst~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress[0]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress_nxt[0]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress_nxt[0]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress_nxt[6]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress_nxt[6]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[1]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[2]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[2]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[3]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[5]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[6]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits_nxt[7]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[14]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[14]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[14]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_hit~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_hit~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_hit~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_hit~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_hit~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_hit~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_hit~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_iw_valid~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_fill_same_tag_line~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_fill_same_tag_line~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_fill_same_tag_line~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_fill_same_tag_line~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_fill_same_tag_line~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_fill_same_tag_line~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_fill_same_tag_line~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ic_fill_same_tag_line~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_prevent_refill_nxt~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_prevent_refill~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ic_fill_starting~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_FSM|Selector3~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdatavalid~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdatavalid~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|i_readdatavalid_d1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_active_nxt~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_active_nxt~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_active_nxt~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_active~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress_nxt~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[0]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal171~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_break~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[2]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[2]~21_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[2]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[2]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[16]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_jmp_indirect_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_valid_jmp_indirect~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_valid_jmp_indirect~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[2]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_kill~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_shift_right_arith~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_kill~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_kill~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_kill~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_issue~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_issue~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_valid~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_ignore_dst~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_ignore_dst~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_hazard_E~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[12]~93_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[12]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_imm[12]~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[12]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[1]~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_actual_tag[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[0]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[3]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_op_div~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal154~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_op_rsvx42~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_mul_lsw~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_mul_lsw~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_mul_lsw~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_mul_lsw~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mul_result[16]~64_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_wr_data_unfiltered[16]~93_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[16]~78_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[16]~79_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[16]~80_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add17|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[16]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[5]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_actual_tag[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[8]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_actual_tag[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[12]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_actual_tag[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[11]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_actual_tag[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[9]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_actual_tag[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_tag_field[2]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_firsttransfer~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_counter_enable~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[12]~30_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[12]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[12]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal154~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_shift_rot~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_st_bypass_transfer_done~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mem_stall_stop_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mem_stall_nxt~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_valid_st_cache_hit~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_ld_st_bypass_or_dcache_management~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_ld_st_bypass_or_dcache_management~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_ld_st_bypass_or_dcache_management~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mem_stall_nxt~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mem_stall_nxt~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mem_stall_nxt~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_mem_stall~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|always132~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_stall_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_shift_rot_stall~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_stall~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_hbreak_req~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_hbreak_req~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_hbreak_req~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[6]~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[10]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_br_result~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_br_result~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_br_mispredict~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_flush_pipe_always~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_flush_pipe_always~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_flush_pipe_always~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_flush_pipe_always~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_flush_pipe_always~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ic_fill_dp_offset_nxt[0]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[23]~28_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Equal300~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[11]~93_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[11]~94_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src1_reg[11]~95_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[9]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~26_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|Add1~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_nxt~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[10]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[10]~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[1]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_br_cond_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_br_cond~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_br_mispredict~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_br_mispredict~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_br_mispredict~_wirecell_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[0]~22_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[0]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_br_cond_taken_history[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_bht_ptr[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_bht_ptr[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_bht_ptr_unfiltered[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_br_cond_taken_history[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_bht_ptr[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_bht_ptr[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_bht_ptr_unfiltered[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~8_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~9_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_bht_ptr[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_bht_ptr[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_bht_ptr_unfiltered[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_bht_ptr[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_bht_ptr[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_bht_ptr_unfiltered[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_bht_ptr[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_bht_ptr[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_bht_ptr_unfiltered[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_bht_ptr[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_bht_ptr[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr[6]~4_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_pc[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_bht_ptr[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_bht_ptr[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_bht_ptr_unfiltered[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_bht_ptr[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_bht_ptr[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_bht_ptr_unfiltered[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_bht_data[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_bht_wr_data_unfiltered[1]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial[8]~27_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_extra_pc[8]~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[10]~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_line_field[5]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_line[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[11]~35_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[11]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[11]~13_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[11]~18_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_logic~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_logic~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_logic_result[0]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_alu_result[0]~24_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_src2_reg[0]~37_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_src2_reg[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_st_data[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_writedata_nxt[0]~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \auto_hub|tdo~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\ : std_logic;
SIGNAL \auto_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|tdo~regout\ : std_logic;
SIGNAL \auto_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[5]~6_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][0]~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write2~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|fifo_AF~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|ien_AF~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|pause_irq~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~81_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|fifo_AE~regout\ : std_logic;
SIGNAL \DUT|the_jtag_uart_0|av_readdata[9]~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ipending_reg_irq0_nxt~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_ipending_reg_irq0~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_break~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_bstatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_bstatus_reg_pie~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_status_reg_pie~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[14]~7_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_data_depend~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_late_result~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_late_result~6_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_late_result~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_ctrl_late_result~5_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|E_ctrl_late_result~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_ctrl_late_result~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_data_depend~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|D_data_depend~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_stall~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|F_iw[5]~10_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_iw[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_op_eret~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_iw[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_op_eret~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|M_op_eret~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|hbreak_enabled~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\ : std_logic;
SIGNAL \DUT|reset_n_sources~0_combout\ : std_logic;
SIGNAL \DUT|reset_n_sources~0clkctrl_outclk\ : std_logic;
SIGNAL \DUT|nios_system_reset_sdram_clk_domain_synch|data_in_d1~regout\ : std_logic;
SIGNAL \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~regout\ : std_logic;
SIGNAL \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~clkctrl_outclk\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_count[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_count[1]~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_count[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_next.000~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_next.000~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector7~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_state.000~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector16~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~1\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~3\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~5\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~6_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|refresh_counter[3]~12_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~7\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~8_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|refresh_counter~6_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|refresh_counter~7_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Equal0~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~9\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~10_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|refresh_counter~5_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~11\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~12_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|refresh_counter~4_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~13\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~14_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|refresh_counter~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~15\ : std_logic;
SIGNAL \DUT|the_sdram_0|Add0~16_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|refresh_counter[8]~10_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Equal0~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Equal0~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector8~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_state.001~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector6~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector5~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector4~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector4~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector18~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector16~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_next.010~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector13~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector9~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_state.010~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector10~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_state.011~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector18~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector18~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_next.111~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector12~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_state.111~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector17~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_next.101~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_state.101~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|i_state.101~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|init_done~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|init_done~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|refresh_request~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|refresh_request~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector32~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector32~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_state.100000000~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector41~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector41~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|f_pop~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[8]~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[0]~25_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector112~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector112~1_combout\ : std_logic;
SIGNAL \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1\ : std_logic;
SIGNAL \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[1]~26_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector111~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector111~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[2]~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[2]~27_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector110~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector110~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[3]~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[3]~28_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector109~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector109~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[4]~4_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[4]~29_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector108~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector108~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[5]~5_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_writedata[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[5]~5_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[5]~5_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[5]~30_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector107~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector107~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[6]~6_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_writedata[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[6]~6_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[6]~31_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector106~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector106~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[7]~7_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_writedata[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[7]~7_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[7]~7_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[7]~32_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[7]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector105~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector105~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[8]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[8]~8_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_writedata[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[8]~8_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[8]~33_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector104~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector104~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[9]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[9]~9_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[9]~9_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[9]~34_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector103~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector103~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[10]~10_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[10]~10_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[10]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[10]~35_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[10]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector102~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector102~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[11]~11_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[11]~11_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[11]~36_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[11]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector101~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector101~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[12]~12_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[12]~12_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_writedata[12]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[12]~12_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[12]~37_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[12]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector100~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector100~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[13]~13_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[13]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[13]~13_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[13]~38_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[13]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector99~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector99~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[14]~14_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_writedata[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[14]~14_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[14]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[14]~39_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector98~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector98~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1[15]~15_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_writedata[15]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[15]~15_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_writedata[15]~15_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[15]~40_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_data[15]~_Duplicate_1_regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector97~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector97~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_address_d1[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[1]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[0]~14_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[18]~15_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector94~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_addr[3]~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector94~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_addr[3]~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|m_addr[3]~2_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[1]~15_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[19]~16_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector93~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector93~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[2]~16_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[20]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[20]~17_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector92~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector92~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_address_d1[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[4]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[3]~17_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[21]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[21]~18_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector91~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector91~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_address_d1[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[5]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[4]~18_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[22]~19_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector90~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector90~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|slave_address_d1[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[6]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[5]~19_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[23]~20_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector89~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector89~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_line_field[2]~3_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_line[2]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[7]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[6]~20_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[24]~21_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector88~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector88~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|d_address_line_field[3]~2_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|A_dc_wb_line[3]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[8]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[7]~21_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[25]~22_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector87~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector87~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector86~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector86~3_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[19]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[19]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[19]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[18]~12_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[36]~13_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector85~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector85~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector84~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector84~3_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[21]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[21]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[20]~13_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[38]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[38]~14_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector83~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector83~3_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1_in|nios_system_clock_1_in_byteenable[0]~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|comb~1_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_byteenable_d1[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_byteenable[0]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|comb~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[16]~23_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector114~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|WideOr16~0_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1_in|nios_system_clock_1_in_byteenable[1]~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|comb~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|comb~4_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[17]~24_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector113~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector21~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector21~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector0~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector19~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|active_cs_n~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|active_cs_n~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector19~2_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector19~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector19~3_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_0|master_address[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_nios_system_clock_1|master_address[9]~feeder_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_address[8]~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[26]~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector96~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|Selector95~0_combout\ : std_logic;
SIGNAL \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_e_DRAM_CLK_outclk\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|LessThan0~0_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|Add0~5\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|Add0~7\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|Add0~9\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|Add0~10_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~6_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0_control_slave|LessThan0~1_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0|LCD_E~0_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0|LCD_E~2_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0|LCD_E~3_combout\ : std_logic;
SIGNAL \DUT|the_lcd_0|LCD_E~4_combout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_HEX1|data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|ic_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|d_address_byte_field\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_rot_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_br_cond_taken_history\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_src2_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dc_actual_tag\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_keys|d1_data_in\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|active_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\ : std_logic_vector(40 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_HEX4|data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|ic_fill_line\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|i_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|d_address_offset_field\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|F_bht_ptr_nxt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|D_pc_plus_one\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|D_br_taken_waddr_partial\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_mul_partial_prod\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \DUT|the_keys|read_mux_out\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_leds|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_0|slave_byteenable_d1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_1|slave_writedata_d1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_1|master_byteenable\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|i_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \KEY~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_0|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_cpu_0_data_master|dbs_8_reg_segment_1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|ic_fill_initial_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|ic_fill_ap_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|d_address_line_field\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|Mn_rot_step2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_rot_step1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_pipe_flush_waddr\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_bht_ptr_unfiltered\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|F_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|D_pc\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|D_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_rot_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dc_wb_rd_addr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dc_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dc_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_keys|edge_capture\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_leds|data_out\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata_p1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_0|slave_address_d1\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_0|master_address\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_1|slave_readdata_p1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_1|slave_address_d1\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_1|master_address\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|za_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|i_addr\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_HEX6|data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0_data_master|dbs_8_reg_segment_0\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|ic_fill_valid_bits\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|d_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|d_address_tag_field\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_rot_rn\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|F_pc\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|D_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_rot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_mul_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dst_regnum_from_M\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_data_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dc_wr_data_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dc_wb_line\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DUT|the_keys|d2_data_in\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_0|slave_readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_0|master_writedata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_1|slave_readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_1|master_writedata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_2|slave_readdata_p1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|refresh_counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|m_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|i_refs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|active_dqm\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\ : std_logic_vector(40 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_HEX0|data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DUT|the_HEX2|data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DUT|the_HEX7|data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|ic_fill_tag\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|ic_fill_ap_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|M_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_pc\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_slow_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_mul_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dc_xfer_wr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dc_wb_tag\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dc_rd_addr_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_keys|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_2|slave_readdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|rd_valid\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|i_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT|the_HEX3|data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DUT|the_HEX5|data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DUT|the_cpu_0_data_master|dbs_8_reg_segment_2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|ic_tag_wraddress\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|W_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|E_extra_pc\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_mul_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_mem_baddr\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|A_dc_rd_data_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_0|slave_writedata_d1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_0|master_byteenable\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_1|slave_byteenable_d1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|active_addr\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_0|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_nios_system_clock_1|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_HEX6|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT|the_clocks_0|readdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\ : std_logic;
SIGNAL \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\ : std_logic;
SIGNAL \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \auto_hub|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ALT_INV_A_wr_dst_reg_from_M~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ALT_INV_F_stall~combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ALT_INV_E_iw\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|ALT_INV_Selector19~3_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\ : std_logic;
SIGNAL \DUT|the_sdram_0|ALT_INV_m_state.000000010~regout\ : std_logic;
SIGNAL \DUT|the_cpu_0|ALT_INV_d_address_offset_field\ : std_logic_vector(0 DOWNTO 0);

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_LDQM <= ww_DRAM_LDQM;
DRAM_UDQM <= ww_DRAM_UDQM;
DRAM_WE_N <= ww_DRAM_WE_N;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_BA_0 <= ww_DRAM_BA_0;
DRAM_BA_1 <= ww_DRAM_BA_1;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_CKE <= ww_DRAM_CKE;
LCD_ON <= ww_LCD_ON;
LCD_BLON <= ww_LCD_BLON;
LCD_RW <= ww_LCD_RW;
LCD_EN <= ww_LCD_EN;
LCD_RS <= ww_LCD_RS;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\DUT|the_clocks_0|DE_Clock_Generator_System|pll_INCLK_bus\ <= (gnd & \CLOCK_50~combout\);

\DUT|the_clocks_0|DE_Clock_Generator_System|_clk0\ <= \DUT|the_clocks_0|DE_Clock_Generator_System|pll_CLK_bus\(0);
\DUT|the_clocks_0|DE_Clock_Generator_System|_clk1\ <= \DUT|the_clocks_0|DE_Clock_Generator_System|pll_CLK_bus\(1);
\DUT|the_clocks_0|DE_Clock_Generator_System|_clk2\ <= \DUT|the_clocks_0|DE_Clock_Generator_System|pll_CLK_bus\(2);

\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|A_dc_xfer_wr_data\(31) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(30) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(29) & 
\DUT|the_cpu_0|A_dc_xfer_wr_data\(28) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(27) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(26) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(25) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(24) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(23) & 
\DUT|the_cpu_0|A_dc_xfer_wr_data\(22) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(21) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(20) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(19) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(18) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(17) & 
\DUT|the_cpu_0|A_dc_xfer_wr_data\(16) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(15) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(14) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(13) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(12) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(11) & 
\DUT|the_cpu_0|A_dc_xfer_wr_data\(10) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(9) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(8) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(7) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(6) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(5) & 
\DUT|the_cpu_0|A_dc_xfer_wr_data\(4) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(3) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(2) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(1) & \DUT|the_cpu_0|A_dc_xfer_wr_data\(0));

\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\DUT|the_cpu_0|A_dc_xfer_wr_offset\(2) & \DUT|the_cpu_0|A_dc_xfer_wr_offset\(1) & \DUT|the_cpu_0|A_dc_xfer_wr_offset\(0));

\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\DUT|the_cpu_0|A_dc_wb_rd_addr_offset\(2) & \DUT|the_cpu_0|A_dc_wb_rd_addr_offset\(1) & \DUT|the_cpu_0|A_dc_wb_rd_addr_offset\(0));

\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(0) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(1) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(2) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(3) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(4) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(5) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(6) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(7) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(8) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(9) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(10) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(11) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(12) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(13) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(14) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(15) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(16) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(17) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(18) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(19) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(20) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(21) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(22) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(23) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(24) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(25) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(26) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(27) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(28) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(29) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(30) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(31) <= \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|dc_tag_wr_port_data[15]~15_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_data[14]~12_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_data[13]~13_combout\ & 
\DUT|the_cpu_0|dc_tag_wr_port_data[12]~14_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_data[11]~11_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_data[10]~10_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_data[9]~9_combout\ & 
\DUT|the_cpu_0|dc_tag_wr_port_data[8]~8_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_data[7]~7_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_data[6]~6_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_data[5]~5_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_data[4]~4_combout\ & 
\DUT|the_cpu_0|dc_tag_wr_port_data[3]~3_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_data[2]~2_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_data[1]~0_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_data[0]~1_combout\);

\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\DUT|the_cpu_0|dc_tag_wr_port_addr[5]~6_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_addr[4]~5_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_addr[3]~4_combout\ & 
\DUT|the_cpu_0|dc_tag_wr_port_addr[2]~3_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_addr[1]~2_combout\ & \DUT|the_cpu_0|dc_tag_wr_port_addr[0]~1_combout\);

\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\DUT|the_cpu_0|dc_tag_rd_port_addr[5]~5_combout\ & \DUT|the_cpu_0|dc_tag_rd_port_addr[4]~4_combout\ & \DUT|the_cpu_0|dc_tag_rd_port_addr[3]~3_combout\ & 
\DUT|the_cpu_0|dc_tag_rd_port_addr[2]~2_combout\ & \DUT|the_cpu_0|dc_tag_rd_port_addr[1]~1_combout\ & \DUT|the_cpu_0|dc_tag_rd_port_addr[0]~0_combout\);

\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(0) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(1) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(2) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(3) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(4) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(5) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(6) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(7) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(8) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(9) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(10) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(11) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(12) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(13) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(14) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(15) <= \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|A_wr_data_unfiltered[31]~48_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[30]~51_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[29]~54_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[28]~57_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[27]~60_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[26]~63_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[25]~66_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[24]~69_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[23]~72_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[22]~75_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[21]~78_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[20]~81_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[19]~84_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[18]~87_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[17]~90_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[16]~93_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[15]~96_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[14]~99_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[13]~102_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[12]~105_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[11]~108_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[10]~18_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[9]~21_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[8]~24_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[7]~28_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[6]~32_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[5]~36_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[4]~40_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[3]~44_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[2]~5_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[1]~9_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[0]~13_combout\);

\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\DUT|the_cpu_0|A_dst_regnum_from_M\(4) & \DUT|the_cpu_0|A_dst_regnum_from_M\(3) & \DUT|the_cpu_0|A_dst_regnum_from_M\(2) & 
\DUT|the_cpu_0|A_dst_regnum_from_M\(1) & \DUT|the_cpu_0|A_dst_regnum_from_M\(0));

\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\DUT|the_cpu_0|F_iw_b_rf[4]~4_combout\ & \DUT|the_cpu_0|F_iw_b_rf[3]~3_combout\ & \DUT|the_cpu_0|F_iw_b_rf[2]~2_combout\ & 
\DUT|the_cpu_0|F_iw_b_rf[1]~1_combout\ & \DUT|the_cpu_0|F_iw_b_rf[0]~0_combout\);

\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|A_wr_data_unfiltered[31]~48_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[30]~51_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[29]~54_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[28]~57_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[27]~60_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[26]~63_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[25]~66_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[24]~69_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[23]~72_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[22]~75_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[21]~78_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[20]~81_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[19]~84_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[18]~87_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[17]~90_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[16]~93_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[15]~96_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[14]~99_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[13]~102_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[12]~105_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[11]~108_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[10]~18_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[9]~21_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[8]~24_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[7]~28_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[6]~32_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[5]~36_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[4]~40_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[3]~44_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[2]~5_combout\ & 
\DUT|the_cpu_0|A_wr_data_unfiltered[1]~9_combout\ & \DUT|the_cpu_0|A_wr_data_unfiltered[0]~13_combout\);

\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\DUT|the_cpu_0|A_dst_regnum_from_M\(4) & \DUT|the_cpu_0|A_dst_regnum_from_M\(3) & \DUT|the_cpu_0|A_dst_regnum_from_M\(2) & 
\DUT|the_cpu_0|A_dst_regnum_from_M\(1) & \DUT|the_cpu_0|A_dst_regnum_from_M\(0));

\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\DUT|the_cpu_0|F_iw_a_rf[4]~4_combout\ & \DUT|the_cpu_0|F_iw_a_rf[3]~3_combout\ & \DUT|the_cpu_0|F_iw_a_rf[2]~2_combout\ & 
\DUT|the_cpu_0|F_iw_a_rf[1]~1_combout\ & \DUT|the_cpu_0|F_iw_a_rf[0]~0_combout\);

\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|ic_fill_tag\(12) & \DUT|the_cpu_0|ic_fill_tag\(11) & \DUT|the_cpu_0|ic_fill_tag\(10) & \DUT|the_cpu_0|ic_fill_tag\(9) & 
\DUT|the_cpu_0|ic_fill_tag\(8) & \DUT|the_cpu_0|ic_fill_tag\(7) & \DUT|the_cpu_0|ic_fill_tag\(6) & \DUT|the_cpu_0|ic_fill_tag\(5) & \DUT|the_cpu_0|ic_fill_tag\(4) & \DUT|the_cpu_0|ic_fill_tag\(3) & \DUT|the_cpu_0|ic_fill_tag\(2) & 
\DUT|the_cpu_0|ic_fill_tag\(1) & \DUT|the_cpu_0|ic_fill_tag\(0) & \DUT|the_cpu_0|ic_fill_valid_bits\(7) & \DUT|the_cpu_0|ic_fill_valid_bits\(6) & \DUT|the_cpu_0|ic_fill_valid_bits\(5) & \DUT|the_cpu_0|ic_fill_valid_bits\(4) & 
\DUT|the_cpu_0|ic_fill_valid_bits\(3) & \DUT|the_cpu_0|ic_fill_valid_bits\(2) & \DUT|the_cpu_0|ic_fill_valid_bits\(1) & \DUT|the_cpu_0|ic_fill_valid_bits\(0));

\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\DUT|the_cpu_0|ic_tag_wraddress\(6) & \DUT|the_cpu_0|ic_tag_wraddress\(5) & \DUT|the_cpu_0|ic_tag_wraddress\(4) & \DUT|the_cpu_0|ic_tag_wraddress\(3) & 
\DUT|the_cpu_0|ic_tag_wraddress\(2) & \DUT|the_cpu_0|ic_tag_wraddress\(1) & \DUT|the_cpu_0|ic_tag_wraddress\(0));

\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~3_combout\);

\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(0) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(1) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(2) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(3) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(4) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(5) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(6) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(7) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(8) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(9) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(10) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(11) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(12) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(13) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(14) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(15) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(16) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(17) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(18) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(19) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(20) <= \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|d_writedata\(23) & \DUT|the_cpu_0|d_writedata\(22) & 
\DUT|the_cpu_0|d_writedata\(21) & \DUT|the_cpu_0|d_writedata\(20) & \DUT|the_cpu_0|d_writedata\(19) & \DUT|the_cpu_0|d_writedata\(18) & \DUT|the_cpu_0|d_writedata\(17) & \DUT|the_cpu_0|d_writedata\(16) & \DUT|the_cpu_0|d_writedata\(7) & 
\DUT|the_cpu_0|d_writedata\(6) & \DUT|the_cpu_0|d_writedata\(5) & \DUT|the_cpu_0|d_writedata\(4) & \DUT|the_cpu_0|d_writedata\(3) & \DUT|the_cpu_0|d_writedata\(2) & \DUT|the_cpu_0|d_writedata\(1) & \DUT|the_cpu_0|d_writedata\(0));

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(23) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(22) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(21) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(20) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(19) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(18) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(17) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(16) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(7) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(6) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(5) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(4) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(3) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(2) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(1) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(0));

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~8_combout\ & 
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~4_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~5_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~6_combout\ & 
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~7_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3_combout\ & 
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9_combout\);

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2));

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~1_combout\ & 
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~0_combout\);

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|dc_data_wr_port_data[7]~15_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[6]~13_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[5]~11_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_data[4]~9_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[3]~7_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[2]~5_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[1]~3_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_data[0]~1_combout\);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\DUT|the_cpu_0|dc_data_wr_port_addr[8]~11_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[7]~10_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[6]~9_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_addr[5]~8_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[4]~7_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[3]~6_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[2]~5_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_addr[1]~3_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[0]~1_combout\);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\DUT|the_cpu_0|dc_data_rd_port_addr[8]~17_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[7]~15_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[6]~13_combout\ & 
\DUT|the_cpu_0|dc_data_rd_port_addr[5]~11_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[4]~9_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[3]~7_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[2]~5_combout\ & 
\DUT|the_cpu_0|dc_data_rd_port_addr[1]~3_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[0]~1_combout\);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \DUT|the_cpu_0|dc_data_wr_port_byte_en[0]~1_combout\;

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(0) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(1) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(2) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(3) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(4) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(5) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(6) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(7) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|dc_data_wr_port_data[15]~31_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[14]~29_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[13]~27_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_data[12]~25_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[11]~23_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[10]~21_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[9]~19_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_data[8]~17_combout\);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\DUT|the_cpu_0|dc_data_wr_port_addr[8]~11_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[7]~10_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[6]~9_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_addr[5]~8_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[4]~7_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[3]~6_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[2]~5_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_addr[1]~3_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[0]~1_combout\);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\DUT|the_cpu_0|dc_data_rd_port_addr[8]~17_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[7]~15_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[6]~13_combout\ & 
\DUT|the_cpu_0|dc_data_rd_port_addr[5]~11_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[4]~9_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[3]~7_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[2]~5_combout\ & 
\DUT|the_cpu_0|dc_data_rd_port_addr[1]~3_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[0]~1_combout\);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \DUT|the_cpu_0|dc_data_wr_port_byte_en[1]~3_combout\;

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(8) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(9) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(10) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(11) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(12) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(13) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(14) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(15) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|dc_data_wr_port_data[23]~47_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[22]~45_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[21]~43_combout\
& \DUT|the_cpu_0|dc_data_wr_port_data[20]~41_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[19]~39_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[18]~37_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[17]~35_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_data[16]~33_combout\);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\DUT|the_cpu_0|dc_data_wr_port_addr[8]~11_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[7]~10_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[6]~9_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_addr[5]~8_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[4]~7_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[3]~6_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[2]~5_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_addr[1]~3_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[0]~1_combout\);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\DUT|the_cpu_0|dc_data_rd_port_addr[8]~17_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[7]~15_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[6]~13_combout\ & 
\DUT|the_cpu_0|dc_data_rd_port_addr[5]~11_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[4]~9_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[3]~7_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[2]~5_combout\ & 
\DUT|the_cpu_0|dc_data_rd_port_addr[1]~3_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[0]~1_combout\);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \DUT|the_cpu_0|dc_data_wr_port_byte_en[2]~5_combout\;

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(16) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(17) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(18) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(19) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(20) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(4);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(21) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(5);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(22) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(6);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(23) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(7);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|dc_data_wr_port_data[31]~55_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[30]~57_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[29]~59_combout\
& \DUT|the_cpu_0|dc_data_wr_port_data[28]~61_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[27]~63_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[26]~53_combout\ & \DUT|the_cpu_0|dc_data_wr_port_data[25]~51_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_data[24]~49_combout\);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\DUT|the_cpu_0|dc_data_wr_port_addr[8]~11_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[7]~10_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[6]~9_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_addr[5]~8_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[4]~7_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[3]~6_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[2]~5_combout\ & 
\DUT|the_cpu_0|dc_data_wr_port_addr[1]~3_combout\ & \DUT|the_cpu_0|dc_data_wr_port_addr[0]~1_combout\);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\DUT|the_cpu_0|dc_data_rd_port_addr[8]~17_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[7]~15_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[6]~13_combout\ & 
\DUT|the_cpu_0|dc_data_rd_port_addr[5]~11_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[4]~9_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[3]~7_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[2]~5_combout\ & 
\DUT|the_cpu_0|dc_data_rd_port_addr[1]~3_combout\ & \DUT|the_cpu_0|dc_data_rd_port_addr[0]~1_combout\);

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \DUT|the_cpu_0|dc_data_wr_port_byte_en[3]~7_combout\;

\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(24) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(25) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(26) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(27) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(3);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(28) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(4);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(29) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(5);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(30) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(6);
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(31) <= \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(7);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|i_readdata_d1\(8) & \DUT|the_cpu_0|i_readdata_d1\(5) & \DUT|the_cpu_0|i_readdata_d1\(2) & \DUT|the_cpu_0|i_readdata_d1\(1));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\DUT|the_cpu_0|ic_fill_line\(6) & \DUT|the_cpu_0|ic_fill_line\(5) & \DUT|the_cpu_0|ic_fill_line\(4) & \DUT|the_cpu_0|ic_fill_line\(3) & 
\DUT|the_cpu_0|ic_fill_line\(2) & \DUT|the_cpu_0|ic_fill_line\(1) & \DUT|the_cpu_0|ic_fill_line\(0) & \DUT|the_cpu_0|ic_fill_dp_offset\(2) & \DUT|the_cpu_0|ic_fill_dp_offset\(1) & \DUT|the_cpu_0|ic_fill_dp_offset\(0));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~3_combout\ & 
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~3_combout\);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(1) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(2) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(5) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(8) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(3);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|i_readdata_d1\(15) & \DUT|the_cpu_0|i_readdata_d1\(4) & \DUT|the_cpu_0|i_readdata_d1\(3) & \DUT|the_cpu_0|i_readdata_d1\(0));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\DUT|the_cpu_0|ic_fill_line\(6) & \DUT|the_cpu_0|ic_fill_line\(5) & \DUT|the_cpu_0|ic_fill_line\(4) & \DUT|the_cpu_0|ic_fill_line\(3) & 
\DUT|the_cpu_0|ic_fill_line\(2) & \DUT|the_cpu_0|ic_fill_line\(1) & \DUT|the_cpu_0|ic_fill_line\(0) & \DUT|the_cpu_0|ic_fill_dp_offset\(2) & \DUT|the_cpu_0|ic_fill_dp_offset\(1) & \DUT|the_cpu_0|ic_fill_dp_offset\(0));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~3_combout\ & 
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~3_combout\);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(0) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(3) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(4) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(15) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|i_readdata_d1\(16) & \DUT|the_cpu_0|i_readdata_d1\(14) & \DUT|the_cpu_0|i_readdata_d1\(13) & \DUT|the_cpu_0|i_readdata_d1\(12));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\DUT|the_cpu_0|ic_fill_line\(6) & \DUT|the_cpu_0|ic_fill_line\(5) & \DUT|the_cpu_0|ic_fill_line\(4) & \DUT|the_cpu_0|ic_fill_line\(3) & 
\DUT|the_cpu_0|ic_fill_line\(2) & \DUT|the_cpu_0|ic_fill_line\(1) & \DUT|the_cpu_0|ic_fill_line\(0) & \DUT|the_cpu_0|ic_fill_dp_offset\(2) & \DUT|the_cpu_0|ic_fill_dp_offset\(1) & \DUT|the_cpu_0|ic_fill_dp_offset\(0));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~3_combout\ & 
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~3_combout\);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(12) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(13) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(14) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(16) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(3);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|i_readdata_d1\(24) & \DUT|the_cpu_0|i_readdata_d1\(23) & \DUT|the_cpu_0|i_readdata_d1\(22) & \DUT|the_cpu_0|i_readdata_d1\(11));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\DUT|the_cpu_0|ic_fill_line\(6) & \DUT|the_cpu_0|ic_fill_line\(5) & \DUT|the_cpu_0|ic_fill_line\(4) & \DUT|the_cpu_0|ic_fill_line\(3) & 
\DUT|the_cpu_0|ic_fill_line\(2) & \DUT|the_cpu_0|ic_fill_line\(1) & \DUT|the_cpu_0|ic_fill_line\(0) & \DUT|the_cpu_0|ic_fill_dp_offset\(2) & \DUT|the_cpu_0|ic_fill_dp_offset\(1) & \DUT|the_cpu_0|ic_fill_dp_offset\(0));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~3_combout\ & 
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~3_combout\);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(11) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(22) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(23) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(24) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(3);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|i_readdata_d1\(28) & \DUT|the_cpu_0|i_readdata_d1\(27) & \DUT|the_cpu_0|i_readdata_d1\(26) & \DUT|the_cpu_0|i_readdata_d1\(25));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\DUT|the_cpu_0|ic_fill_line\(6) & \DUT|the_cpu_0|ic_fill_line\(5) & \DUT|the_cpu_0|ic_fill_line\(4) & \DUT|the_cpu_0|ic_fill_line\(3) & 
\DUT|the_cpu_0|ic_fill_line\(2) & \DUT|the_cpu_0|ic_fill_line\(1) & \DUT|the_cpu_0|ic_fill_line\(0) & \DUT|the_cpu_0|ic_fill_dp_offset\(2) & \DUT|the_cpu_0|ic_fill_dp_offset\(1) & \DUT|the_cpu_0|ic_fill_dp_offset\(0));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~3_combout\ & 
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~3_combout\);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(25) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(26) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(27) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(28) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(3);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|i_readdata_d1\(31) & \DUT|the_cpu_0|i_readdata_d1\(30) & \DUT|the_cpu_0|i_readdata_d1\(29) & \DUT|the_cpu_0|i_readdata_d1\(7));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\DUT|the_cpu_0|ic_fill_line\(6) & \DUT|the_cpu_0|ic_fill_line\(5) & \DUT|the_cpu_0|ic_fill_line\(4) & \DUT|the_cpu_0|ic_fill_line\(3) & 
\DUT|the_cpu_0|ic_fill_line\(2) & \DUT|the_cpu_0|ic_fill_line\(1) & \DUT|the_cpu_0|ic_fill_line\(0) & \DUT|the_cpu_0|ic_fill_dp_offset\(2) & \DUT|the_cpu_0|ic_fill_dp_offset\(1) & \DUT|the_cpu_0|ic_fill_dp_offset\(0));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~3_combout\ & 
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~3_combout\);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(7) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(29) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(30) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(31) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(3);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|i_readdata_d1\(21) & \DUT|the_cpu_0|i_readdata_d1\(10) & \DUT|the_cpu_0|i_readdata_d1\(9) & \DUT|the_cpu_0|i_readdata_d1\(6));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\DUT|the_cpu_0|ic_fill_line\(6) & \DUT|the_cpu_0|ic_fill_line\(5) & \DUT|the_cpu_0|ic_fill_line\(4) & \DUT|the_cpu_0|ic_fill_line\(3) & 
\DUT|the_cpu_0|ic_fill_line\(2) & \DUT|the_cpu_0|ic_fill_line\(1) & \DUT|the_cpu_0|ic_fill_line\(0) & \DUT|the_cpu_0|ic_fill_dp_offset\(2) & \DUT|the_cpu_0|ic_fill_dp_offset\(1) & \DUT|the_cpu_0|ic_fill_dp_offset\(0));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~3_combout\ & 
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~3_combout\);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(6) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(9) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(10) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(21) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|i_readdata_d1\(20) & \DUT|the_cpu_0|i_readdata_d1\(19) & \DUT|the_cpu_0|i_readdata_d1\(18) & \DUT|the_cpu_0|i_readdata_d1\(17));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\DUT|the_cpu_0|ic_fill_line\(6) & \DUT|the_cpu_0|ic_fill_line\(5) & \DUT|the_cpu_0|ic_fill_line\(4) & \DUT|the_cpu_0|ic_fill_line\(3) & 
\DUT|the_cpu_0|ic_fill_line\(2) & \DUT|the_cpu_0|ic_fill_line\(1) & \DUT|the_cpu_0|ic_fill_line\(0) & \DUT|the_cpu_0|ic_fill_dp_offset\(2) & \DUT|the_cpu_0|ic_fill_dp_offset\(1) & \DUT|the_cpu_0|ic_fill_dp_offset\(0));

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~3_combout\ & 
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~11_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~7_combout\ & \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~3_combout\);

\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(17) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(18) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(19) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(20) <= \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(3);

\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAA_bus\ <= (\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT31\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT30\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT29\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT28\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT27\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT26\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT25\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT24\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT23\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT22\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT21\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT20\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT19\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT18\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT17\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT16\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT15\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT14\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT13\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT12\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT11\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT10\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT9\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT8\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT7\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT6\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT5\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT4\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT3\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT2\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT1\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~dataout\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~3\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~2\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~1\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~0\);

\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~0\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(0);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~1\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(1);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~2\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(2);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~3\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(3);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~dataout\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(4);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT1\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(5);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT2\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(6);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT3\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(7);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT4\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(8);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT5\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(9);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT6\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(10);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT7\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(11);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT8\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(12);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT9\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(13);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT10\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(14);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT11\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(15);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT12\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(16);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT13\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(17);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT14\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(18);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT15\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(19);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT16\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(20);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT17\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(21);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT18\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(22);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT19\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(23);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT20\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(24);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT21\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(25);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT22\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(26);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT23\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(27);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT24\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(28);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT25\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(29);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT26\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(30);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT27\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(31);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT28\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(32);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT29\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(33);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT30\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(34);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT31\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(35);

\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(7) & \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(6)
& \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(5) & \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(4) & \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(3) & 
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(2) & \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(1) & \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|d_writedata\(31) & \DUT|the_cpu_0|d_writedata\(30) & 
\DUT|the_cpu_0|d_writedata\(29) & \DUT|the_cpu_0|d_writedata\(28) & \DUT|the_cpu_0|d_writedata\(27) & \DUT|the_cpu_0|d_writedata\(26) & \DUT|the_cpu_0|d_writedata\(25) & \DUT|the_cpu_0|d_writedata\(24) & \DUT|the_cpu_0|d_writedata\(15) & 
\DUT|the_cpu_0|d_writedata\(14) & \DUT|the_cpu_0|d_writedata\(13) & \DUT|the_cpu_0|d_writedata\(12) & \DUT|the_cpu_0|d_writedata\(11) & \DUT|the_cpu_0|d_writedata\(10) & \DUT|the_cpu_0|d_writedata\(9) & \DUT|the_cpu_0|d_writedata\(8));

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(31) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(30) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(29) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(28) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(27) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(26) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(25) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(24) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(15) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(14) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(13) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(12) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(11) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(10) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(9) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(8));

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~8_combout\ & 
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~4_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~5_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~6_combout\ & 
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~7_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3_combout\ & 
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9_combout\);

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) & \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3) & 
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2));

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~3_combout\ & 
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~2_combout\);

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);

\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(8);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(10);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(11);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(12);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(13);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(14);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31) <= \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(15);

\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAA_bus\ <= (\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT31\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT30\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT29\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT28\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT27\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT26\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT25\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT24\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT23\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT22\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT21\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT20\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT19\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT18\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT17\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT16\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT15\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT14\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT13\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT12\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT11\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT10\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT9\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT8\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT7\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT6\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT5\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT4\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT3\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT2\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT1\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~dataout\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~3\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~2\ & \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~1\ & 
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~0\);

\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~0\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(0);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~1\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(1);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~2\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(2);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~3\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(3);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~dataout\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(4);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT1\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(5);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT2\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(6);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT3\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(7);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT4\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(8);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT5\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(9);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT6\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(10);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT7\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(11);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT8\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(12);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT9\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(13);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT10\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(14);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT11\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(15);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT12\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(16);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT13\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(17);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT14\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(18);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT15\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(19);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT16\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(20);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT17\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(21);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT18\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(22);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT19\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(23);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT20\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(24);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT21\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(25);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT22\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(26);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT23\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(27);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT24\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(28);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT25\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(29);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT26\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(30);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT27\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(31);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT28\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(32);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT29\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(33);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT30\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(34);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT31\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(35);

\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|d_writedata\(7) & \DUT|the_cpu_0|d_writedata\(6) & \DUT|the_cpu_0|d_writedata\(5) & 
\DUT|the_cpu_0|d_writedata\(4) & \DUT|the_cpu_0|d_writedata\(3) & \DUT|the_cpu_0|d_writedata\(2) & \DUT|the_cpu_0|d_writedata\(1) & \DUT|the_cpu_0|d_writedata\(0));

\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAA_bus\ <= (\DUT|the_cpu_0|A_mul_src1_nxt[15]~15_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[14]~14_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[13]~13_combout\ & 
\DUT|the_cpu_0|A_mul_src1_nxt[12]~12_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[11]~11_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[10]~10_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[9]~9_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[8]~8_combout\ & 
\DUT|the_cpu_0|A_mul_src1_nxt[7]~7_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[6]~6_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[5]~5_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[4]~4_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[3]~3_combout\ & 
\DUT|the_cpu_0|A_mul_src1_nxt[2]~2_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[1]~1_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[0]~0_combout\ & gnd & gnd);

\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAB_bus\ <= (\DUT|the_cpu_0|A_mul_src2_nxt[15]~15_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[14]~14_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[13]~13_combout\ & 
\DUT|the_cpu_0|A_mul_src2_nxt[12]~12_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[11]~11_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[10]~10_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[9]~9_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[8]~8_combout\ & 
\DUT|the_cpu_0|A_mul_src2_nxt[7]~7_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[6]~6_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[5]~5_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[4]~4_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[3]~3_combout\ & 
\DUT|the_cpu_0|A_mul_src2_nxt[2]~2_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[1]~1_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[0]~0_combout\ & gnd & gnd);

\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~0\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(0);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~1\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(1);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~2\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(2);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~3\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(3);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~dataout\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(4);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT1\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(5);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT2\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(6);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT3\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(7);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT4\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(8);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT5\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(9);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT6\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(10);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT7\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(11);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT8\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(12);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT9\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(13);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT10\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(14);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT11\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(15);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT12\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(16);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT13\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(17);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT14\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(18);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT15\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(19);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT16\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(20);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT17\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(21);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT18\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(22);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT19\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(23);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT20\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(24);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT21\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(25);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT22\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(26);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT23\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(27);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT24\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(28);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT25\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(29);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT26\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(30);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT27\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(31);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT28\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(32);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT29\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(33);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT30\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(34);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT31\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(35);

\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAA_bus\ <= (\DUT|the_cpu_0|A_mul_src1_nxt[31]~31_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[30]~30_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[29]~29_combout\ & 
\DUT|the_cpu_0|A_mul_src1_nxt[28]~28_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[27]~27_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[26]~26_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[25]~25_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[24]~24_combout\ & 
\DUT|the_cpu_0|A_mul_src1_nxt[23]~23_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[22]~22_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[21]~21_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[20]~20_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[19]~19_combout\ & 
\DUT|the_cpu_0|A_mul_src1_nxt[18]~18_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[17]~17_combout\ & \DUT|the_cpu_0|A_mul_src1_nxt[16]~16_combout\ & gnd & gnd);

\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAB_bus\ <= (\DUT|the_cpu_0|A_mul_src2_nxt[15]~15_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[14]~14_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[13]~13_combout\ & 
\DUT|the_cpu_0|A_mul_src2_nxt[12]~12_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[11]~11_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[10]~10_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[9]~9_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[8]~8_combout\ & 
\DUT|the_cpu_0|A_mul_src2_nxt[7]~7_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[6]~6_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[5]~5_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[4]~4_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[3]~3_combout\ & 
\DUT|the_cpu_0|A_mul_src2_nxt[2]~2_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[1]~1_combout\ & \DUT|the_cpu_0|A_mul_src2_nxt[0]~0_combout\ & gnd & gnd);

\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~0\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(0);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~1\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(1);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~2\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(2);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~3\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(3);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~dataout\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(4);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT1\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(5);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT2\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(6);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT3\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(7);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT4\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(8);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT5\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(9);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT6\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(10);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT7\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(11);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT8\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(12);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT9\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(13);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT10\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(14);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT11\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(15);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT12\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(16);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT13\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(17);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT14\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(18);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT15\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(19);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT16\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(20);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT17\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(21);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT18\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(22);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT19\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(23);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT20\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(24);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT21\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(25);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT22\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(26);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT23\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(27);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT24\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(28);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT25\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(29);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT26\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(30);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT27\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(31);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT28\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(32);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT29\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(33);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT30\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(34);
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT31\ <= \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(35);

\DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\DUT|the_cpu_0|M_bht_wr_data_unfiltered[1]~0_combout\ & \DUT|the_cpu_0|M_br_mispredict~_wirecell_combout\);

\DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\DUT|the_cpu_0|M_bht_ptr_unfiltered\(7) & \DUT|the_cpu_0|M_bht_ptr_unfiltered\(6) & \DUT|the_cpu_0|M_bht_ptr_unfiltered\(5) & 
\DUT|the_cpu_0|M_bht_ptr_unfiltered\(4) & \DUT|the_cpu_0|M_bht_ptr_unfiltered\(3) & \DUT|the_cpu_0|M_bht_ptr_unfiltered\(2) & \DUT|the_cpu_0|M_bht_ptr_unfiltered\(1) & \DUT|the_cpu_0|M_bht_ptr_unfiltered\(0));

\DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\DUT|the_cpu_0|F_bht_ptr_nxt\(7) & \DUT|the_cpu_0|F_bht_ptr_nxt\(6) & \DUT|the_cpu_0|F_bht_ptr_nxt\(5) & \DUT|the_cpu_0|F_bht_ptr_nxt\(4) & 
\DUT|the_cpu_0|F_bht_ptr_nxt\(3) & \DUT|the_cpu_0|F_bht_ptr_nxt\(2) & \DUT|the_cpu_0|F_bht_ptr_nxt\(1) & \DUT|the_cpu_0|F_bht_ptr_nxt\(0));

\DUT|the_cpu_0|D_bht_data\(0) <= \DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\DUT|the_cpu_0|D_bht_data\(1) <= \DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);

\DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);

\DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1\);

\DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_e_DRAM_CLK_INCLK_bus\ <= (gnd & gnd & gnd & \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1\);

\DUT|nios_system_reset_sys_clk_domain_synch|data_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \DUT|nios_system_reset_sys_clk_domain_synch|data_out~regout\);

\auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|shadow_jsm|state\(0));

\auto_hub|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|clr_reg~regout\);

\DUT|nios_system_reset_clk_0_domain_synch|data_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \DUT|nios_system_reset_clk_0_domain_synch|data_out~regout\);

\DUT|nios_system_reset_sdram_clk_domain_synch|data_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~regout\);

\DUT|reset_n_sources~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \DUT|reset_n_sources~0_combout\);
\DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\ <= NOT \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~clkctrl_outclk\;
\DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\ <= NOT \DUT|nios_system_reset_clk_0_domain_synch|data_out~clkctrl_outclk\;
\auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\;
\DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\ <= NOT \DUT|nios_system_reset_sys_clk_domain_synch|data_out~clkctrl_outclk\;
\DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\ <= NOT \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|shadow_jsm|state\(3);
\auto_hub|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|virtual_ir_scan_reg~regout\;
\auto_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\ <= NOT \DUT|the_cpu_0|A_mul_stall_d3~regout\;
\DUT|the_cpu_0|ALT_INV_A_wr_dst_reg_from_M~regout\ <= NOT \DUT|the_cpu_0|A_wr_dst_reg_from_M~regout\;
\DUT|the_cpu_0|ALT_INV_F_stall~combout\ <= NOT \DUT|the_cpu_0|F_stall~combout\;
\DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\ <= NOT \DUT|the_cpu_0|D_ic_fill_starting~1_combout\;
\DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\ <= NOT \DUT|the_cpu_0|M_pipe_flush~regout\;
\DUT|the_cpu_0|ALT_INV_E_iw\(0) <= NOT \DUT|the_cpu_0|E_iw\(0);
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\DUT|the_sdram_0|ALT_INV_Selector19~3_combout\ <= NOT \DUT|the_sdram_0|Selector19~3_combout\;
\DUT|the_sdram_0|ALT_INV_Selector20~0_combout\ <= NOT \DUT|the_sdram_0|Selector20~0_combout\;
\DUT|the_sdram_0|ALT_INV_Selector21~1_combout\ <= NOT \DUT|the_sdram_0|Selector21~1_combout\;
\DUT|the_sdram_0|ALT_INV_Selector22~1_combout\ <= NOT \DUT|the_sdram_0|Selector22~1_combout\;
\DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\ <= NOT \DUT|the_sdram_0|m_state.000010000~regout\;
\DUT|the_sdram_0|ALT_INV_m_state.000000010~regout\ <= NOT \DUT|the_sdram_0|m_state.000000010~regout\;
\DUT|the_cpu_0|ALT_INV_d_address_offset_field\(0) <= NOT \DUT|the_cpu_0|d_address_offset_field\(0);

-- Location: PLL_1
\DUT|the_clocks_0|DE_Clock_Generator_System|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 8,
	c0_initial => 3,
	c0_low => 7,
	c0_mode => "odd",
	c0_ph => 2,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_high => 8,
	c2_initial => 1,
	c2_low => 7,
	c2_mode => "odd",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c2",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "-3000",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 20000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 15,
	m_initial => 3,
	m_ph => 2,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 5370,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|pll_INCLK_bus\,
	locked => \DUT|the_clocks_0|DE_Clock_Generator_System|_locked\,
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|pll_CLK_bus\);

-- Location: LCFF_X28_Y17_N13
\DUT|the_cpu_0|d_address_tag_field[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[10]~3_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(10));

-- Location: LCFF_X28_Y19_N29
\DUT|the_cpu_0|d_address_tag_field[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[6]~7_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(6));

-- Location: LCFF_X32_Y19_N9
\DUT|the_cpu_0|A_ld_bypass_delayed_started\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_ld_bypass_delayed_started~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ld_bypass_delayed_started~regout\);

-- Location: LCFF_X36_Y20_N25
\DUT|the_cpu_0|A_st_bypass_delayed_started\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_st_bypass_delayed_started~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_bypass_delayed_started~regout\);

-- Location: LCCOMB_X28_Y17_N12
\DUT|the_cpu_0|d_address_tag_field[10]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(21),
	datab => \DUT|the_cpu_0|A_mem_baddr\(21),
	datad => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_address_tag_field[10]~3_combout\);

-- Location: LCCOMB_X28_Y19_N28
\DUT|the_cpu_0|d_address_tag_field[6]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(17),
	datab => \DUT|the_cpu_0|A_mem_baddr\(17),
	datad => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_address_tag_field[6]~7_combout\);

-- Location: LCCOMB_X40_Y12_N22
\DUT|the_lcd_0_control_slave|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|Add0~6_combout\ = (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(3) & (\DUT|the_lcd_0_control_slave|Add0~5\ & VCC)) # (!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(3) & 
-- (!\DUT|the_lcd_0_control_slave|Add0~5\))
-- \DUT|the_lcd_0_control_slave|Add0~7\ = CARRY((!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(3) & !\DUT|the_lcd_0_control_slave|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(3),
	datad => VCC,
	cin => \DUT|the_lcd_0_control_slave|Add0~5\,
	combout => \DUT|the_lcd_0_control_slave|Add0~6_combout\,
	cout => \DUT|the_lcd_0_control_slave|Add0~7\);

-- Location: LCCOMB_X40_Y12_N24
\DUT|the_lcd_0_control_slave|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|Add0~8_combout\ = (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4) & ((GND) # (!\DUT|the_lcd_0_control_slave|Add0~7\))) # (!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4) & 
-- (\DUT|the_lcd_0_control_slave|Add0~7\ $ (GND)))
-- \DUT|the_lcd_0_control_slave|Add0~9\ = CARRY((\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4)) # (!\DUT|the_lcd_0_control_slave|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4),
	datad => VCC,
	cin => \DUT|the_lcd_0_control_slave|Add0~7\,
	combout => \DUT|the_lcd_0_control_slave|Add0~8_combout\,
	cout => \DUT|the_lcd_0_control_slave|Add0~9\);

-- Location: M4K_X26_Y18
\DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|A_dc_xfer_wr_active~regout\,
	portbrewe => \DUT|the_cpu_0|A_dc_wb_en~combout\,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X11_Y13_N17
\DUT|the_sdram_0|m_next.000001000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector34~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_sdram_0|ALT_INV_m_state.000000010~regout\,
	ena => \DUT|the_sdram_0|Selector34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_next.000001000~regout\);

-- Location: LCCOMB_X31_Y22_N8
\DUT|the_cpu_0|Add17|auto_generated|result_int[13]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(12),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~30_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[12]~25\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[13]~26_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X31_Y22_N10
\DUT|the_cpu_0|Add17|auto_generated|result_int[14]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(13),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~29_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[13]~27\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[14]~28_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[14]~29\);

-- Location: LCCOMB_X31_Y22_N12
\DUT|the_cpu_0|Add17|auto_generated|result_int[15]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(14),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~28_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[14]~29\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[15]~30_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[15]~31\);

-- Location: LCCOMB_X31_Y22_N18
\DUT|the_cpu_0|Add17|auto_generated|result_int[18]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(17),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~25_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[17]~35\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[18]~36_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[18]~37\);

-- Location: LCCOMB_X31_Y22_N24
\DUT|the_cpu_0|Add17|auto_generated|result_int[21]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(20),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~22_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[20]~41\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[21]~42_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[21]~43\);

-- Location: LCCOMB_X31_Y22_N30
\DUT|the_cpu_0|Add17|auto_generated|result_int[24]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~19_combout\,
	datab => \DUT|the_cpu_0|E_src1\(23),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[23]~47\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[24]~48_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[24]~49\);

-- Location: LCCOMB_X31_Y21_N0
\DUT|the_cpu_0|Add17|auto_generated|result_int[25]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~18_combout\,
	datab => \DUT|the_cpu_0|E_src1\(24),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[24]~49\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[25]~50_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[25]~51\);

-- Location: LCCOMB_X31_Y21_N14
\DUT|the_cpu_0|Add17|auto_generated|result_int[32]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_arith_src1\(31),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~11_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[31]~63\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[32]~64_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[32]~65\);

-- Location: LCCOMB_X32_Y11_N14
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~3_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(1) & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~2_cout\)) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~2_cout\ & VCC)))) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(1) & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~2_cout\) # (GND))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~2_cout\))))
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~4\ = CARRY((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(1) & 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & !\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~2_cout\)) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(1) & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~2_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(1),
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\,
	datad => VCC,
	cin => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~2_cout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~3_combout\,
	cout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~4\);

-- Location: LCCOMB_X32_Y11_N16
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~6_combout\ = ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(2) $ 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ $ (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~4\)))) # (GND)
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~7\ = CARRY((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(2) & 
-- ((!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~4\) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\))) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(2) & (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & 
-- !\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(2),
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\,
	datad => VCC,
	cin => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~4\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~6_combout\,
	cout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~7\);

-- Location: LCCOMB_X32_Y11_N18
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~9_combout\ = \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ $ 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~7\ $ (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(3),
	cin => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~7\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~9_combout\);

-- Location: LCCOMB_X33_Y11_N12
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~3_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(1) & (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~2_cout\)) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(1) & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~2_cout\) # (GND))))) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(1) & 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~2_cout\ & VCC)) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(1) & 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~2_cout\))))
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~4\ = CARRY((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ & 
-- ((!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~2_cout\) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(1)))) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ & (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(1) & 
-- !\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~2_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(1),
	datad => VCC,
	cin => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~2_cout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~3_combout\,
	cout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~4\);

-- Location: LCCOMB_X33_Y11_N14
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~6_combout\ = ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ $ 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(2) $ (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~4\)))) # (GND)
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~7\ = CARRY((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ & 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(2) & !\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~4\)) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(2)) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(2),
	datad => VCC,
	cin => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~4\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~6_combout\,
	cout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~7\);

-- Location: LCCOMB_X33_Y11_N16
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~9_combout\ = \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ $ 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~7\ $ (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(3),
	cin => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~7\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~9_combout\);

-- Location: LCCOMB_X10_Y10_N10
\DUT|the_sdram_0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Add0~4_combout\ = (\DUT|the_sdram_0|refresh_counter\(2) & ((GND) # (!\DUT|the_sdram_0|Add0~3\))) # (!\DUT|the_sdram_0|refresh_counter\(2) & (\DUT|the_sdram_0|Add0~3\ $ (GND)))
-- \DUT|the_sdram_0|Add0~5\ = CARRY((\DUT|the_sdram_0|refresh_counter\(2)) # (!\DUT|the_sdram_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|refresh_counter\(2),
	datad => VCC,
	cin => \DUT|the_sdram_0|Add0~3\,
	combout => \DUT|the_sdram_0|Add0~4_combout\,
	cout => \DUT|the_sdram_0|Add0~5\);

-- Location: LCCOMB_X10_Y10_N22
\DUT|the_sdram_0|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Add0~16_combout\ = (\DUT|the_sdram_0|refresh_counter\(8) & (\DUT|the_sdram_0|Add0~15\ $ (GND))) # (!\DUT|the_sdram_0|refresh_counter\(8) & ((GND) # (!\DUT|the_sdram_0|Add0~15\)))
-- \DUT|the_sdram_0|Add0~17\ = CARRY((!\DUT|the_sdram_0|Add0~15\) # (!\DUT|the_sdram_0|refresh_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|refresh_counter\(8),
	datad => VCC,
	cin => \DUT|the_sdram_0|Add0~15\,
	combout => \DUT|the_sdram_0|Add0~16_combout\,
	cout => \DUT|the_sdram_0|Add0~17\);

-- Location: LCCOMB_X10_Y10_N24
\DUT|the_sdram_0|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Add0~18_combout\ = (\DUT|the_sdram_0|refresh_counter\(9) & (!\DUT|the_sdram_0|Add0~17\)) # (!\DUT|the_sdram_0|refresh_counter\(9) & (\DUT|the_sdram_0|Add0~17\ & VCC))
-- \DUT|the_sdram_0|Add0~19\ = CARRY((\DUT|the_sdram_0|refresh_counter\(9) & !\DUT|the_sdram_0|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|refresh_counter\(9),
	datad => VCC,
	cin => \DUT|the_sdram_0|Add0~17\,
	combout => \DUT|the_sdram_0|Add0~18_combout\,
	cout => \DUT|the_sdram_0|Add0~19\);

-- Location: LCCOMB_X10_Y10_N26
\DUT|the_sdram_0|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Add0~20_combout\ = (\DUT|the_sdram_0|refresh_counter\(10) & ((GND) # (!\DUT|the_sdram_0|Add0~19\))) # (!\DUT|the_sdram_0|refresh_counter\(10) & (\DUT|the_sdram_0|Add0~19\ $ (GND)))
-- \DUT|the_sdram_0|Add0~21\ = CARRY((\DUT|the_sdram_0|refresh_counter\(10)) # (!\DUT|the_sdram_0|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|refresh_counter\(10),
	datad => VCC,
	cin => \DUT|the_sdram_0|Add0~19\,
	combout => \DUT|the_sdram_0|Add0~20_combout\,
	cout => \DUT|the_sdram_0|Add0~21\);

-- Location: LCCOMB_X10_Y10_N28
\DUT|the_sdram_0|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Add0~22_combout\ = (\DUT|the_sdram_0|refresh_counter\(11) & (\DUT|the_sdram_0|Add0~21\ & VCC)) # (!\DUT|the_sdram_0|refresh_counter\(11) & (!\DUT|the_sdram_0|Add0~21\))
-- \DUT|the_sdram_0|Add0~23\ = CARRY((!\DUT|the_sdram_0|refresh_counter\(11) & !\DUT|the_sdram_0|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|refresh_counter\(11),
	datad => VCC,
	cin => \DUT|the_sdram_0|Add0~21\,
	combout => \DUT|the_sdram_0|Add0~22_combout\,
	cout => \DUT|the_sdram_0|Add0~23\);

-- Location: LCCOMB_X10_Y10_N30
\DUT|the_sdram_0|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Add0~24_combout\ = \DUT|the_sdram_0|refresh_counter\(12) $ (!\DUT|the_sdram_0|Add0~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|refresh_counter\(12),
	cin => \DUT|the_sdram_0|Add0~23\,
	combout => \DUT|the_sdram_0|Add0~24_combout\);

-- Location: LCFF_X35_Y23_N17
\DUT|the_cpu_0|A_inst_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[18]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(18));

-- Location: LCFF_X35_Y23_N3
\DUT|the_cpu_0|A_inst_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[2]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(2));

-- Location: LCFF_X35_Y22_N19
\DUT|the_cpu_0|A_inst_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[1]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(1));

-- Location: LCFF_X38_Y19_N9
\DUT|the_cpu_0|A_slow_inst_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[1]~2_combout\,
	sdata => \DUT|the_cpu_0|A_slow_inst_result[9]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_sh8~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(1));

-- Location: M4K_X26_Y22
\DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|ALT_INV_A_wr_dst_reg_from_M~regout\,
	portbrewe => VCC,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X29_Y20_N5
\DUT|the_cpu_0|A_inst_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[8]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(8));

-- Location: LCFF_X33_Y23_N3
\DUT|the_cpu_0|A_inst_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result~11_combout\,
	sdata => \DUT|the_cpu_0|M_control_reg_rddata\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(0));

-- Location: LCCOMB_X31_Y21_N16
\DUT|the_cpu_0|Add17|auto_generated|result_int[33]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[32]~65\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[33]~66_combout\);

-- Location: M4K_X26_Y21
\DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|ALT_INV_A_wr_dst_reg_from_M~regout\,
	portbrewe => VCC,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X37_Y19_N11
\DUT|the_cpu_0|A_slow_inst_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[9]~9_combout\,
	sdata => \DUT|the_cpu_0|A_slow_ld_data_fill_bit~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_byte1_fill~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(9));

-- Location: LCFF_X34_Y20_N25
\DUT|the_cpu_0|A_inst_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[31]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(31));

-- Location: LCFF_X34_Y20_N27
\DUT|the_cpu_0|A_inst_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[15]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(15));

-- Location: LCFF_X34_Y20_N13
\DUT|the_cpu_0|A_inst_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[7]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(7));

-- Location: LCFF_X36_Y19_N5
\DUT|the_cpu_0|A_slow_inst_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[7]~7_combout\,
	sdata => \DUT|the_cpu_0|A_slow_inst_result[15]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_sh8~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(7));

-- Location: LCFF_X35_Y21_N11
\DUT|the_cpu_0|A_inst_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[14]~17_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(14));

-- Location: LCFF_X34_Y23_N17
\DUT|the_cpu_0|A_inst_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[22]~18_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(22));

-- Location: LCFF_X34_Y23_N11
\DUT|the_cpu_0|A_inst_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[6]~19_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(6));

-- Location: LCFF_X36_Y19_N7
\DUT|the_cpu_0|A_slow_inst_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[6]~6_combout\,
	sdata => \DUT|the_cpu_0|A_slow_inst_result[14]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_sh8~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(6));

-- Location: LCFF_X28_Y20_N19
\DUT|the_cpu_0|A_inst_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[13]~22_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(13));

-- Location: LCFF_X28_Y20_N13
\DUT|the_cpu_0|A_inst_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[5]~23_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(5));

-- Location: LCFF_X36_Y19_N1
\DUT|the_cpu_0|A_slow_inst_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[5]~5_combout\,
	sdata => \DUT|the_cpu_0|A_slow_inst_result[13]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_sh8~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(5));

-- Location: LCFF_X34_Y22_N19
\DUT|the_cpu_0|A_inst_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[12]~25_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(12));

-- Location: LCFF_X28_Y20_N25
\DUT|the_cpu_0|A_inst_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[4]~27_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(4));

-- Location: LCFF_X36_Y19_N27
\DUT|the_cpu_0|A_slow_inst_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[4]~4_combout\,
	sdata => \DUT|the_cpu_0|A_slow_inst_result[12]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_sh8~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(4));

-- Location: LCFF_X28_Y20_N3
\DUT|the_cpu_0|A_inst_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[11]~30_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(11));

-- Location: LCFF_X29_Y20_N9
\DUT|the_cpu_0|A_inst_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[3]~31_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(3));

-- Location: LCFF_X36_Y19_N13
\DUT|the_cpu_0|A_slow_inst_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[3]~3_combout\,
	sdata => \DUT|the_cpu_0|A_slow_inst_result[11]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_sh8~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(3));

-- Location: M4K_X26_Y17
\DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"2708C00129D7181A9E431FA2914EF14B0904BB57A7E88453D64969D1269E0FD3B975D56166A6ADB3C8D2BC35C0DB745D6CBB5D576427920C2D116C86739A4084E71D751DC6E77EB598E8AF4433D58ED1",
	mem_init0 => X"722A29B7976B7B33A01873A28F5E4D69CD608A42BF3E85AB3EB8FD2BBC728B0EFD0F1B04F1A1EE8280BC7CE1E7C597E7032208A37FBF3A4082AEBC8347F10CE8038196CBCA9637D83E417B21CFABB535680596F066CA3F8E46FEFE5630CBFCD801CBF81C7AE5EE09379B37132620161B497988531B54103BC9F7697366CB7E125AF539DB331913B3C9F0D2CE92F59F102E9C2430A69D38F34A7E22E861E96EA1EB31F695870EDB714A7156D902D72B116167B331860F4370F489783064C82C7A100F62213C2FB063A7A1B9A9BC64C708FD23DAC28CD2862ACA94D3078262944E093AF81B73457101F708363679851CE3D207800BB3896C7EAC35BC18F46870E8",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_ic_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 21,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 21,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 21,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 21,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|ic_tag_wren~combout\,
	portbrewe => \DUT|the_cpu_0|F_stall~combout\,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X37_Y22_N31
\DUT|the_cpu_0|A_mul_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[31]~94_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(31),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(31));

-- Location: LCFF_X37_Y19_N15
\DUT|the_cpu_0|A_slow_inst_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[15]~15_combout\,
	sdata => \DUT|the_cpu_0|A_slow_ld_data_fill_bit~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_byte1_fill~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(15));

-- Location: LCFF_X37_Y19_N27
\DUT|the_cpu_0|A_slow_inst_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[13]~13_combout\,
	sdata => \DUT|the_cpu_0|A_slow_ld_data_fill_bit~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_byte1_fill~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(13));

-- Location: LCFF_X37_Y19_N29
\DUT|the_cpu_0|A_slow_inst_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[12]~12_combout\,
	sdata => \DUT|the_cpu_0|A_slow_ld_data_fill_bit~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_byte1_fill~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(12));

-- Location: LCFF_X37_Y19_N7
\DUT|the_cpu_0|A_slow_inst_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[11]~11_combout\,
	sdata => \DUT|the_cpu_0|A_slow_ld_data_fill_bit~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_byte1_fill~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(11));

-- Location: LCCOMB_X19_Y18_N6
\DUT|the_cpu_0|Add1~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc_plus_one\(11),
	datab => \DUT|the_cpu_0|D_iw\(19),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add1~3\,
	combout => \DUT|the_cpu_0|Add1~4_combout\,
	cout => \DUT|the_cpu_0|Add1~5\);

-- Location: LCCOMB_X19_Y18_N10
\DUT|the_cpu_0|Add1~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(21),
	datab => \DUT|the_cpu_0|D_pc_plus_one\(13),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add1~7\,
	combout => \DUT|the_cpu_0|Add1~8_combout\,
	cout => \DUT|the_cpu_0|Add1~9\);

-- Location: LCFF_X22_Y16_N15
\DUT|the_cpu_0|D_br_taken_waddr_partial[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_br_taken_waddr_partial[4]~19_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_br_taken_waddr_partial\(4));

-- Location: LCFF_X22_Y16_N25
\DUT|the_cpu_0|D_br_taken_waddr_partial[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_br_taken_waddr_partial[9]~29_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_br_taken_waddr_partial\(9));

-- Location: LCFF_X22_Y16_N17
\DUT|the_cpu_0|D_br_taken_waddr_partial[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_br_taken_waddr_partial[5]~21_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_br_taken_waddr_partial\(5));

-- Location: LCFF_X22_Y16_N13
\DUT|the_cpu_0|D_br_taken_waddr_partial[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_br_taken_waddr_partial[3]~17_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_br_taken_waddr_partial\(3));

-- Location: LCFF_X22_Y16_N9
\DUT|the_cpu_0|D_br_taken_waddr_partial[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_br_taken_waddr_partial[1]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_br_taken_waddr_partial\(1));

-- Location: M4K_X52_Y16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A",
	mem_init0 => X"3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3D3A3F060006003A323A000000008000000C0000040000198020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~1_combout\,
	portbrewe => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	clk1 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portabyteenamasks => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y19_N8
\DUT|the_cpu_0|A_slow_inst_result[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(1),
	datab => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(17),
	combout => \DUT|the_cpu_0|A_slow_inst_result[1]~2_combout\);

-- Location: LCCOMB_X37_Y19_N10
\DUT|the_cpu_0|A_slow_inst_result[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(9),
	datab => \DUT|the_cpu_0|d_readdata_d1\(25),
	datad => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	combout => \DUT|the_cpu_0|A_slow_inst_result[9]~9_combout\);

-- Location: M4K_X26_Y13
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|i_readdatavalid_d1~regout\,
	portbrewe => \DUT|the_cpu_0|F_stall~combout\,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y19_N4
\DUT|the_cpu_0|A_slow_inst_result[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datab => \DUT|the_cpu_0|d_readdata_d1\(23),
	datad => \DUT|the_cpu_0|d_readdata_d1\(7),
	combout => \DUT|the_cpu_0|A_slow_inst_result[7]~7_combout\);

-- Location: LCCOMB_X37_Y19_N14
\DUT|the_cpu_0|A_slow_inst_result[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(31),
	datab => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(15),
	combout => \DUT|the_cpu_0|A_slow_inst_result[15]~15_combout\);

-- Location: LCCOMB_X36_Y19_N6
\DUT|the_cpu_0|A_slow_inst_result[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datab => \DUT|the_cpu_0|d_readdata_d1\(22),
	datad => \DUT|the_cpu_0|d_readdata_d1\(6),
	combout => \DUT|the_cpu_0|A_slow_inst_result[6]~6_combout\);

-- Location: LCCOMB_X36_Y19_N0
\DUT|the_cpu_0|A_slow_inst_result[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datab => \DUT|the_cpu_0|d_readdata_d1\(21),
	datad => \DUT|the_cpu_0|d_readdata_d1\(5),
	combout => \DUT|the_cpu_0|A_slow_inst_result[5]~5_combout\);

-- Location: LCCOMB_X37_Y19_N26
\DUT|the_cpu_0|A_slow_inst_result[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(29),
	datab => \DUT|the_cpu_0|d_readdata_d1\(13),
	datad => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	combout => \DUT|the_cpu_0|A_slow_inst_result[13]~13_combout\);

-- Location: LCCOMB_X36_Y19_N26
\DUT|the_cpu_0|A_slow_inst_result[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datab => \DUT|the_cpu_0|d_readdata_d1\(20),
	datad => \DUT|the_cpu_0|d_readdata_d1\(4),
	combout => \DUT|the_cpu_0|A_slow_inst_result[4]~4_combout\);

-- Location: LCCOMB_X37_Y19_N28
\DUT|the_cpu_0|A_slow_inst_result[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(12),
	datab => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(28),
	combout => \DUT|the_cpu_0|A_slow_inst_result[12]~12_combout\);

-- Location: LCCOMB_X36_Y19_N12
\DUT|the_cpu_0|A_slow_inst_result[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datab => \DUT|the_cpu_0|d_readdata_d1\(3),
	datad => \DUT|the_cpu_0|d_readdata_d1\(19),
	combout => \DUT|the_cpu_0|A_slow_inst_result[3]~3_combout\);

-- Location: LCCOMB_X37_Y19_N6
\DUT|the_cpu_0|A_slow_inst_result[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(11),
	datab => \DUT|the_cpu_0|d_readdata_d1\(27),
	datad => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	combout => \DUT|the_cpu_0|A_slow_inst_result[11]~11_combout\);

-- Location: LCFF_X30_Y19_N17
\DUT|the_cpu_0|M_ctrl_ld_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_ctrl_ld_st_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|ALT_INV_E_iw\(0),
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_ld_st~regout\);

-- Location: LCCOMB_X21_Y19_N12
\DUT|the_cpu_0|F_pc_plus_one[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(1),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[0]~1\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[1]~2_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X21_Y18_N0
\DUT|the_cpu_0|F_pc_plus_one[11]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(11),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[10]~21\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[11]~22_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X21_Y18_N6
\DUT|the_cpu_0|F_pc_plus_one[14]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(14),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[13]~27\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[14]~28_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[14]~29\);

-- Location: LCFF_X24_Y19_N15
\DUT|the_cpu_0|M_pipe_flush_waddr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[8]~6_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(8));

-- Location: LCFF_X24_Y17_N23
\DUT|the_cpu_0|M_pipe_flush_waddr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[1]~8_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(1));

-- Location: LCFF_X38_Y22_N31
\DUT|the_cpu_0|A_mul_partial_prod[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[31]~46_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(31));

-- Location: LCCOMB_X37_Y22_N28
\DUT|the_cpu_0|A_mul_result[30]~92\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(30),
	datab => \DUT|the_cpu_0|A_mul_result\(30),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[29]~91\,
	combout => \DUT|the_cpu_0|A_mul_result[30]~92_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[30]~93\);

-- Location: LCCOMB_X37_Y22_N30
\DUT|the_cpu_0|A_mul_result[31]~94\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(31),
	datad => \DUT|the_cpu_0|A_mul_result\(31),
	cin => \DUT|the_cpu_0|A_mul_result[30]~93\,
	combout => \DUT|the_cpu_0|A_mul_result[31]~94_combout\);

-- Location: LCCOMB_X22_Y16_N8
\DUT|the_cpu_0|D_br_taken_waddr_partial[1]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_plus_one[1]~2_combout\,
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datad => VCC,
	cin => \DUT|the_cpu_0|D_br_taken_waddr_partial[0]~12\,
	combout => \DUT|the_cpu_0|D_br_taken_waddr_partial[1]~13_combout\,
	cout => \DUT|the_cpu_0|D_br_taken_waddr_partial[1]~14\);

-- Location: LCCOMB_X22_Y16_N12
\DUT|the_cpu_0|D_br_taken_waddr_partial[3]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_plus_one[3]~6_combout\,
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datad => VCC,
	cin => \DUT|the_cpu_0|D_br_taken_waddr_partial[2]~16\,
	combout => \DUT|the_cpu_0|D_br_taken_waddr_partial[3]~17_combout\,
	cout => \DUT|the_cpu_0|D_br_taken_waddr_partial[3]~18\);

-- Location: LCCOMB_X22_Y16_N14
\DUT|the_cpu_0|D_br_taken_waddr_partial[4]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datab => \DUT|the_cpu_0|F_pc_plus_one[4]~8_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|D_br_taken_waddr_partial[3]~18\,
	combout => \DUT|the_cpu_0|D_br_taken_waddr_partial[4]~19_combout\,
	cout => \DUT|the_cpu_0|D_br_taken_waddr_partial[4]~20\);

-- Location: LCCOMB_X22_Y16_N16
\DUT|the_cpu_0|D_br_taken_waddr_partial[5]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_plus_one[5]~10_combout\,
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datad => VCC,
	cin => \DUT|the_cpu_0|D_br_taken_waddr_partial[4]~20\,
	combout => \DUT|the_cpu_0|D_br_taken_waddr_partial[5]~21_combout\,
	cout => \DUT|the_cpu_0|D_br_taken_waddr_partial[5]~22\);

-- Location: LCCOMB_X22_Y16_N24
\DUT|the_cpu_0|D_br_taken_waddr_partial[9]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datab => \DUT|the_cpu_0|F_pc_plus_one[9]~18_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|D_br_taken_waddr_partial[8]~28\,
	combout => \DUT|the_cpu_0|D_br_taken_waddr_partial[9]~29_combout\,
	cout => \DUT|the_cpu_0|D_br_taken_waddr_partial[9]~30\);

-- Location: LCFF_X35_Y25_N9
\DUT|the_cpu_0|Mn_rot_step2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[18]~1_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[10]~20_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(18));

-- Location: LCFF_X35_Y25_N27
\DUT|the_cpu_0|Mn_rot_step2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[2]~0_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[26]~21_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(2));

-- Location: LCCOMB_X42_Y17_N12
\DUT|the_jtag_uart_0|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~2_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & ((\DUT|the_jtag_uart_0|Add1~1_cout\) # (GND))) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & (!\DUT|the_jtag_uart_0|Add1~1_cout\))
-- \DUT|the_jtag_uart_0|Add1~3\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # (!\DUT|the_jtag_uart_0|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|Add1~1_cout\,
	combout => \DUT|the_jtag_uart_0|Add1~2_combout\,
	cout => \DUT|the_jtag_uart_0|Add1~3\);

-- Location: LCCOMB_X42_Y17_N14
\DUT|the_jtag_uart_0|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~4_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & (!\DUT|the_jtag_uart_0|Add1~3\ & VCC)) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & (\DUT|the_jtag_uart_0|Add1~3\ $ (GND)))
-- \DUT|the_jtag_uart_0|Add1~5\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & !\DUT|the_jtag_uart_0|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|Add1~3\,
	combout => \DUT|the_jtag_uart_0|Add1~4_combout\,
	cout => \DUT|the_jtag_uart_0|Add1~5\);

-- Location: DSPOUT_X39_Y21_N2
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\);

-- Location: LCFF_X37_Y25_N1
\DUT|the_cpu_0|Mn_rot_step2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[16]~3_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[8]~16_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(16));

-- Location: LCFF_X37_Y25_N3
\DUT|the_cpu_0|Mn_rot_step2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[0]~2_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[24]~17_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(0));

-- Location: M4K_X26_Y24
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	portbrewe => VCC,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	clk1 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	ena0 => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	ena1 => \DUT|the_jtag_uart_0|fifo_rd~2_combout\,
	portadatain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y15
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A0",
	mem_init0 => X"00A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000A000FC0000C86000E0000000000000200B0000000000190000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~1_combout\,
	portbrewe => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	clk1 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\,
	portabyteenamasks => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCFF_X37_Y25_N5
\DUT|the_cpu_0|Mn_rot_step2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[24]~17_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[16]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(24));

-- Location: LCFF_X37_Y24_N11
\DUT|the_cpu_0|Mn_rot_step2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[7]~14_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[31]~31_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(7));

-- Location: LCFF_X35_Y25_N11
\DUT|the_cpu_0|Mn_rot_step2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[6]~12_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[30]~29_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(6));

-- Location: LCCOMB_X42_Y17_N18
\DUT|the_jtag_uart_0|Add1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~11_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (!\DUT|the_jtag_uart_0|Add1~10\ & VCC)) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (\DUT|the_jtag_uart_0|Add1~10\ $ (GND)))
-- \DUT|the_jtag_uart_0|Add1~12\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & !\DUT|the_jtag_uart_0|Add1~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|Add1~10\,
	combout => \DUT|the_jtag_uart_0|Add1~11_combout\,
	cout => \DUT|the_jtag_uart_0|Add1~12\);

-- Location: LCCOMB_X42_Y17_N20
\DUT|the_jtag_uart_0|Add1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~13_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & ((\DUT|the_jtag_uart_0|Add1~12\) # (GND))) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (!\DUT|the_jtag_uart_0|Add1~12\))
-- \DUT|the_jtag_uart_0|Add1~14\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # (!\DUT|the_jtag_uart_0|Add1~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|Add1~12\,
	combout => \DUT|the_jtag_uart_0|Add1~13_combout\,
	cout => \DUT|the_jtag_uart_0|Add1~14\);

-- Location: LCCOMB_X42_Y17_N22
\DUT|the_jtag_uart_0|Add1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~15_combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ $ (!\DUT|the_jtag_uart_0|Add1~14\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	cin => \DUT|the_jtag_uart_0|Add1~14\,
	combout => \DUT|the_jtag_uart_0|Add1~15_combout\);

-- Location: LCFF_X36_Y25_N11
\DUT|the_cpu_0|Mn_rot_step2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[5]~10_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[29]~27_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(5));

-- Location: LCFF_X37_Y25_N9
\DUT|the_cpu_0|Mn_rot_step2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[20]~9_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[12]~24_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(20));

-- Location: LCFF_X37_Y25_N19
\DUT|the_cpu_0|Mn_rot_step2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[4]~8_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[28]~25_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(4));

-- Location: LCFF_X37_Y24_N5
\DUT|the_cpu_0|Mn_rot_step2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[19]~7_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[11]~22_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(19));

-- Location: LCCOMB_X24_Y19_N14
\DUT|the_cpu_0|M_pipe_flush_waddr[8]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(10),
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[8]~8_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[8]~6_combout\);

-- Location: LCCOMB_X24_Y17_N22
\DUT|the_cpu_0|M_pipe_flush_waddr[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[1]~23_combout\,
	datad => \DUT|the_cpu_0|E_src1\(3),
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[1]~8_combout\);

-- Location: DSPOUT_X39_Y22_N2
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y22_N28
\DUT|the_cpu_0|A_mul_partial_prod[30]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT14\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT30\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[29]~43\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[30]~44_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[30]~45\);

-- Location: LCCOMB_X38_Y22_N30
\DUT|the_cpu_0|A_mul_partial_prod[31]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT31\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT15\,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[30]~45\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[31]~46_combout\);

-- Location: LCFF_X35_Y25_N23
\DUT|the_cpu_0|Mn_rot_step2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[30]~29_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[22]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(30));

-- Location: LCFF_X37_Y24_N29
\DUT|the_cpu_0|Mn_rot_step2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[11]~22_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[3]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(11));

-- Location: LCFF_X37_Y24_N7
\DUT|the_cpu_0|Mn_rot_step2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[27]~23_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[19]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(27));

-- Location: M4K_X52_Y19
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	portbrewe => VCC,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	clk1 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	ena0 => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	ena1 => \DUT|the_jtag_uart_0|r_val~0_combout\,
	portadatain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X41_Y20_N10
\DUT|the_jtag_uart_0|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add0~2_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((\DUT|the_jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & (!\DUT|the_jtag_uart_0|Add0~1\))
-- \DUT|the_jtag_uart_0|Add0~3\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # (!\DUT|the_jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|Add0~1\,
	combout => \DUT|the_jtag_uart_0|Add0~2_combout\,
	cout => \DUT|the_jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X41_Y20_N14
\DUT|the_jtag_uart_0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add0~6_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & ((\DUT|the_jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (!\DUT|the_jtag_uart_0|Add0~5\))
-- \DUT|the_jtag_uart_0|Add0~7\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # (!\DUT|the_jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|Add0~5\,
	combout => \DUT|the_jtag_uart_0|Add0~6_combout\,
	cout => \DUT|the_jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X41_Y20_N16
\DUT|the_jtag_uart_0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add0~8_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (!\DUT|the_jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (\DUT|the_jtag_uart_0|Add0~7\ $ (GND)))
-- \DUT|the_jtag_uart_0|Add0~9\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & !\DUT|the_jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|Add0~7\,
	combout => \DUT|the_jtag_uart_0|Add0~8_combout\,
	cout => \DUT|the_jtag_uart_0|Add0~9\);

-- Location: LCFF_X34_Y25_N31
\DUT|the_cpu_0|M_rot_step1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[30]~1_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[28]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(30));

-- Location: LCFF_X36_Y22_N17
\DUT|the_cpu_0|M_rot_step1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[17]~20_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[15]~29_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(17));

-- Location: LCFF_X33_Y25_N9
\DUT|the_cpu_0|M_rot_step1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[9]~22_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[7]~31_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(9));

-- Location: LCFF_X36_Y22_N21
\DUT|the_cpu_0|M_rot_step1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[29]~17_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[27]~26_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(29));

-- Location: LCCOMB_X37_Y25_N0
\DUT|the_cpu_0|Mn_rot_step2[16]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(2),
	datab => \DUT|the_cpu_0|M_rot_step1\(12),
	datad => \DUT|the_cpu_0|M_rot_step1\(16),
	combout => \DUT|the_cpu_0|Mn_rot_step2[16]~3_combout\);

-- Location: LCFF_X34_Y25_N15
\DUT|the_cpu_0|M_rot_step1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[8]~14_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[6]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(8));

-- Location: LCFF_X34_Y25_N21
\DUT|the_cpu_0|M_rot_step1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[28]~9_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[26]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(28));

-- Location: LCCOMB_X37_Y25_N4
\DUT|the_cpu_0|Mn_rot_step2[24]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(2),
	datab => \DUT|the_cpu_0|M_rot_step1\(24),
	datad => \DUT|the_cpu_0|M_rot_step1\(20),
	combout => \DUT|the_cpu_0|Mn_rot_step2[24]~17_combout\);

-- Location: LCFF_X36_Y22_N19
\DUT|the_cpu_0|M_rot_step1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[23]~27_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[21]~19_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(23));

-- Location: LCFF_X36_Y22_N15
\DUT|the_cpu_0|M_rot_step1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[15]~29_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[13]~21_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(15));

-- Location: LCFF_X33_Y25_N17
\DUT|the_cpu_0|M_rot_step1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[3]~24_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[1]~16_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(3));

-- Location: LCCOMB_X35_Y25_N22
\DUT|the_cpu_0|Mn_rot_step2[30]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(30),
	datab => \DUT|the_cpu_0|M_rot_step1\(26),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[30]~29_combout\);

-- Location: LCCOMB_X37_Y24_N4
\DUT|the_cpu_0|Mn_rot_step2[19]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(15),
	datab => \DUT|the_cpu_0|M_rot_step1\(19),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[19]~7_combout\);

-- Location: LCCOMB_X37_Y24_N28
\DUT|the_cpu_0|Mn_rot_step2[11]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(7),
	datab => \DUT|the_cpu_0|M_rot_step1\(11),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[11]~22_combout\);

-- Location: LCCOMB_X34_Y25_N20
\DUT|the_cpu_0|M_rot_step1[28]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add8~3_combout\,
	datab => \DUT|the_cpu_0|E_src1\(28),
	datad => \DUT|the_cpu_0|E_src1\(27),
	combout => \DUT|the_cpu_0|M_rot_step1[28]~9_combout\);

-- Location: LCCOMB_X36_Y22_N14
\DUT|the_cpu_0|M_rot_step1[15]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(14),
	datab => \DUT|the_cpu_0|E_src1\(15),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[15]~29_combout\);

-- Location: LCFF_X10_Y11_N11
\DUT|the_sdram_0|m_cmd[1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector21~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_cmd[1]~_Duplicate_1_regout\);

-- Location: LCCOMB_X35_Y15_N24
\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~2_combout\ = (\DUT|the_cpu_0|d_address_tag_field\(13) & \DUT|the_cpu_0|d_address_tag_field\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field\(13),
	datac => \DUT|the_cpu_0|d_address_tag_field\(1),
	combout => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~2_combout\);

-- Location: LCCOMB_X40_Y12_N10
\DUT|the_lcd_0|LCD_E~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0|LCD_E~1_combout\ = (\DUT|the_cpu_0|d_byteenable\(0) & (\DUT|the_cpu_0|d_write~regout\ & !\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_byteenable\(0),
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(5),
	combout => \DUT|the_lcd_0|LCD_E~1_combout\);

-- Location: LCFF_X24_Y12_N23
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(40));

-- Location: LCCOMB_X16_Y13_N10
\DUT|the_sdram_0|pending~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|pending~2_combout\ = (\DUT|the_sdram_0|active_rnw~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[26]~0_combout\ $ 
-- (!\DUT|the_sdram_0|active_addr\(8))))) # (!\DUT|the_sdram_0|active_rnw~regout\ & (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[26]~0_combout\ $ 
-- (!\DUT|the_sdram_0|active_addr\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|active_rnw~regout\,
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[26]~0_combout\,
	datac => \DUT|the_sdram_0|active_addr\(8),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1_combout\,
	combout => \DUT|the_sdram_0|pending~2_combout\);

-- Location: LCFF_X19_Y14_N29
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[29]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(29));

-- Location: LCFF_X18_Y14_N31
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[28]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(28));

-- Location: LCFF_X18_Y14_N19
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[30]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(30));

-- Location: LCFF_X17_Y14_N19
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[15]~7_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(33));

-- Location: LCFF_X18_Y14_N25
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[35]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(35));

-- Location: LCFF_X18_Y14_N3
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[34]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(34));

-- Location: LCFF_X14_Y12_N11
\DUT|the_sdram_0|active_addr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[37]~12_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(19));

-- Location: LCFF_X21_Y14_N9
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[19]~11_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(37));

-- Location: LCFF_X18_Y14_N21
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[37]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(37));

-- Location: LCCOMB_X14_Y12_N10
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[37]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[37]~12_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(37)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(37),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(37),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[37]~12_combout\);

-- Location: LCFF_X21_Y14_N27
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[18]~12_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(36));

-- Location: LCCOMB_X14_Y12_N20
\DUT|the_sdram_0|pending~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|pending~9_combout\ = (\DUT|the_sdram_0|active_addr\(19) & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[37]~12_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[36]~13_combout\ $ 
-- (!\DUT|the_sdram_0|active_addr\(18))))) # (!\DUT|the_sdram_0|active_addr\(19) & (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[37]~12_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[36]~13_combout\ $ 
-- (!\DUT|the_sdram_0|active_addr\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|active_addr\(19),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[36]~13_combout\,
	datac => \DUT|the_sdram_0|active_addr\(18),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[37]~12_combout\,
	combout => \DUT|the_sdram_0|pending~9_combout\);

-- Location: LCCOMB_X11_Y10_N12
\DUT|the_sdram_0|pending~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|pending~10_combout\ = (!\DUT|the_sdram_0|active_cs_n~regout\ & (\DUT|the_sdram_0|pending~9_combout\ & (\DUT|the_sdram_0|active_addr\(20) $ (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[38]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|active_addr\(20),
	datab => \DUT|the_sdram_0|active_cs_n~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[38]~14_combout\,
	datad => \DUT|the_sdram_0|pending~9_combout\,
	combout => \DUT|the_sdram_0|pending~10_combout\);

-- Location: LCFF_X19_Y13_N17
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[2]~16_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(20));

-- Location: LCFF_X18_Y13_N11
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[22]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(22));

-- Location: LCFF_X18_Y13_N17
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_address[5]~19_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(23));

-- Location: LCFF_X18_Y13_N19
\DUT|the_sdram_0|active_addr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[23]~20_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(5));

-- Location: LCFF_X17_Y12_N23
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[24]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(24));

-- Location: LCFF_X24_Y12_N31
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|comb~4_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(17));

-- Location: LCFF_X9_Y11_N3
\DUT|the_sdram_0|i_cmd[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector2~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_cmd\(1));

-- Location: LCFF_X10_Y11_N13
\DUT|the_sdram_0|i_cmd[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector1~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_cmd\(2));

-- Location: LCCOMB_X21_Y16_N8
\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0_combout\ = (!\DUT|the_cpu_0|ic_fill_tag\(9) & (!\DUT|the_cpu_0|ic_fill_tag\(10) & (\DUT|the_cpu_0|ic_fill_tag\(12) & !\DUT|the_cpu_0|ic_fill_tag\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_tag\(9),
	datab => \DUT|the_cpu_0|ic_fill_tag\(10),
	datac => \DUT|the_cpu_0|ic_fill_tag\(12),
	datad => \DUT|the_cpu_0|ic_fill_tag\(11),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0_combout\);

-- Location: LCCOMB_X29_Y15_N30
\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ = ((!\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~regout\) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\)) # (!\DUT|the_cpu_0|d_address_tag_field\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field\(0),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~regout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0_combout\);

-- Location: LCCOMB_X37_Y14_N10
\DUT|the_nios_system_clock_2|slave_FSM|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|slave_FSM|Selector2~0_combout\ = (\DUT|the_nios_system_clock_2|slave_FSM|slave_state.100~regout\ & (\DUT|the_nios_system_clock_2|write_done_edge_to_pulse|data_in_d1~regout\ $ 
-- (!\DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_2|write_done_edge_to_pulse|data_in_d1~regout\,
	datac => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|dreg\(0),
	datad => \DUT|the_nios_system_clock_2|slave_FSM|slave_state.100~regout\,
	combout => \DUT|the_nios_system_clock_2|slave_FSM|Selector2~0_combout\);

-- Location: LCFF_X37_Y14_N21
\DUT|the_nios_system_clock_2|slave_FSM|slave_state.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|slave_FSM|Selector1~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|slave_FSM|slave_state.010~regout\);

-- Location: LCFF_X37_Y14_N31
\DUT|the_nios_system_clock_2|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|dreg\(0));

-- Location: LCFF_X37_Y14_N15
\DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|dreg\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_in_d1~regout\);

-- Location: LCCOMB_X37_Y14_N14
\DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_out\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_out~combout\ = \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|dreg\(0) $ (\DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_in_d1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|dreg\(0),
	datac => \DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_in_d1~regout\,
	combout => \DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_out~combout\);

-- Location: LCCOMB_X37_Y14_N24
\DUT|the_nios_system_clock_2|slave_FSM|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|slave_FSM|Selector3~2_combout\ = (\DUT|the_nios_system_clock_2|slave_FSM|slave_state.010~regout\ & (((!\DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_out~combout\)))) # 
-- (!\DUT|the_nios_system_clock_2|slave_FSM|slave_state.010~regout\ & ((\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_write~0_combout\) # ((\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|slave_FSM|slave_state.010~regout\,
	datab => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_write~0_combout\,
	datac => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datad => \DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_out~combout\,
	combout => \DUT|the_nios_system_clock_2|slave_FSM|Selector3~2_combout\);

-- Location: LCCOMB_X36_Y15_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~8_combout\ = ((\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0) & (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & !\DUT|the_nios_system_clock_2|slave_FSM|Selector3~3_combout\))) 
-- # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_run~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0),
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~21_combout\,
	datad => \DUT|the_nios_system_clock_2|slave_FSM|Selector3~3_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~8_combout\);

-- Location: LCCOMB_X36_Y15_N30
\DUT|the_cpu_0_data_master|r_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_2~2_combout\ = ((\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1)) # ((\DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\) # (!\DUT|the_cpu_0|d_address_tag_field\(12)))) # 
-- (!\DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~0_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datac => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	datad => \DUT|the_cpu_0|d_address_tag_field\(12),
	combout => \DUT|the_cpu_0_data_master|r_2~2_combout\);

-- Location: LCCOMB_X36_Y14_N16
\DUT|the_nios_system_clock_1|slave_FSM|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_FSM|Selector2~0_combout\ = (\DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\ & (\DUT|the_cpu_0|d_write~regout\ & 
-- ((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\) # (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\,
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\,
	combout => \DUT|the_nios_system_clock_1|slave_FSM|Selector2~0_combout\);

-- Location: LCCOMB_X36_Y14_N20
\DUT|the_nios_system_clock_1|slave_FSM|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_FSM|Selector3~0_combout\ = (\DUT|the_nios_system_clock_1|slave_FSM|Selector1~0_combout\) # ((!\DUT|the_nios_system_clock_1|slave_FSM|slave_state.010~regout\ & 
-- (\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\ & \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|slave_FSM|slave_state.010~regout\,
	datab => \DUT|the_nios_system_clock_1|slave_FSM|Selector1~0_combout\,
	datac => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\,
	datad => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	combout => \DUT|the_nios_system_clock_1|slave_FSM|Selector3~0_combout\);

-- Location: LCFF_X34_Y13_N17
\DUT|the_sysid_control_slave|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_sysid_control_slave|sysid_control_slave_waits_for_read~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sysid_control_slave|d1_reasons_to_wait~regout\);

-- Location: LCFF_X35_Y13_N15
\DUT|the_HEX7_s1|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_HEX7_s1|HEX7_s1_waits_for_read~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX7_s1|d1_reasons_to_wait~regout\);

-- Location: LCFF_X36_Y13_N21
\DUT|the_HEX5_s1|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_HEX5_s1|HEX5_s1_waits_for_read~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX5_s1|d1_reasons_to_wait~regout\);

-- Location: LCFF_X36_Y13_N29
\DUT|the_HEX0_s1|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_HEX0_s1|HEX0_s1_waits_for_read~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX0_s1|d1_reasons_to_wait~regout\);

-- Location: LCFF_X35_Y13_N11
\DUT|the_HEX3_s1|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_HEX3_s1|HEX3_s1_waits_for_read~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX3_s1|d1_reasons_to_wait~regout\);

-- Location: LCFF_X35_Y13_N29
\DUT|the_HEX2_s1|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_HEX2_s1|HEX2_s1_waits_for_read~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX2_s1|d1_reasons_to_wait~regout\);

-- Location: LCCOMB_X35_Y13_N22
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~17_combout\ = (\DUT|the_HEX3_s1|d1_reasons_to_wait~regout\ & (((\DUT|the_HEX2_s1|d1_reasons_to_wait~regout\) # (!\DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\)))) # 
-- (!\DUT|the_HEX3_s1|d1_reasons_to_wait~regout\ & (!\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\ & ((\DUT|the_HEX2_s1|d1_reasons_to_wait~regout\) # 
-- (!\DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_HEX3_s1|d1_reasons_to_wait~regout\,
	datab => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\,
	datac => \DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\,
	datad => \DUT|the_HEX2_s1|d1_reasons_to_wait~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~17_combout\);

-- Location: LCFF_X35_Y20_N17
\DUT|the_cpu_0|A_ld_bypass_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_ld_bypass_delayed~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ld_bypass_delayed~regout\);

-- Location: LCCOMB_X35_Y20_N20
\DUT|the_cpu_0|d_read_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ld_bypass_delayed~regout\,
	datab => \DUT|the_cpu_0|A_dc_want_fill~regout\,
	datac => \DUT|the_cpu_0|A_ld_bypass_delayed_started~regout\,
	datad => \DUT|the_cpu_0|A_dc_fill_has_started~regout\,
	combout => \DUT|the_cpu_0|d_read_nxt~0_combout\);

-- Location: LCCOMB_X35_Y20_N18
\DUT|the_cpu_0|d_read_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_ld_bypass~regout\,
	datab => \DUT|the_cpu_0|A_dc_wb_active~regout\,
	datac => \DUT|the_cpu_0|d_read_nxt~0_combout\,
	datad => \DUT|the_cpu_0|always132~0_combout\,
	combout => \DUT|the_cpu_0|d_read_nxt~1_combout\);

-- Location: LCFF_X31_Y19_N25
\DUT|the_cpu_0|M_ctrl_st_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_ctrl_st_bypass~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_st_bypass~regout\);

-- Location: LCFF_X35_Y20_N11
\DUT|the_cpu_0|A_st_bypass_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_st_bypass_delayed~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_bypass_delayed~regout\);

-- Location: LCCOMB_X35_Y20_N26
\DUT|the_cpu_0|d_write_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_bypass_delayed~regout\,
	datab => \DUT|the_cpu_0|always132~0_combout\,
	datac => \DUT|the_cpu_0|M_ctrl_st_bypass~regout\,
	datad => \DUT|the_cpu_0|A_st_bypass_delayed_started~regout\,
	combout => \DUT|the_cpu_0|d_write_nxt~2_combout\);

-- Location: LCFF_X28_Y17_N15
\DUT|the_cpu_0|A_dc_wb_tag[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[10]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(10));

-- Location: LCFF_X28_Y19_N17
\DUT|the_cpu_0|A_dc_wb_tag[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(6));

-- Location: LCCOMB_X32_Y15_N20
\DUT|the_cpu_0|Add14~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_cpu_0|d_address_offset_field\(0),
	datad => \DUT|the_cpu_0|d_address_offset_field\(2),
	combout => \DUT|the_cpu_0|Add14~0_combout\);

-- Location: LCCOMB_X33_Y17_N6
\DUT|the_cpu_0|d_address_offset_field_nxt[1]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(3),
	datac => \DUT|the_cpu_0|A_mem_baddr\(3),
	datad => \DUT|the_cpu_0|d_address_offset_field_nxt[0]~12_combout\,
	combout => \DUT|the_cpu_0|d_address_offset_field_nxt[1]~10_combout\);

-- Location: LCCOMB_X31_Y15_N16
\DUT|the_cpu_0|d_writedata[0]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wr_data_cnt\(3),
	datac => \DUT|the_cpu_0|A_dc_wb_wr_active~regout\,
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_writedata[0]~24_combout\);

-- Location: LCCOMB_X32_Y18_N4
\DUT|the_cpu_0|d_writedata_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata\(0),
	datab => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datac => \DUT|the_cpu_0|d_writedata[0]~25_combout\,
	datad => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(0),
	combout => \DUT|the_cpu_0|d_writedata_nxt[0]~0_combout\);

-- Location: LCCOMB_X32_Y18_N16
\DUT|the_cpu_0|d_writedata_nxt[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata\(3),
	datab => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datac => \DUT|the_cpu_0|d_writedata[0]~25_combout\,
	datad => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(3),
	combout => \DUT|the_cpu_0|d_writedata_nxt[3]~6_combout\);

-- Location: LCCOMB_X37_Y18_N16
\DUT|the_cpu_0|d_writedata_nxt[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datab => \DUT|the_cpu_0|d_writedata\(6),
	datac => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(6),
	datad => \DUT|the_cpu_0|d_writedata[0]~25_combout\,
	combout => \DUT|the_cpu_0|d_writedata_nxt[6]~12_combout\);

-- Location: LCCOMB_X10_Y12_N16
\DUT|the_sdram_0|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector41~0_combout\ = (\DUT|the_sdram_0|refresh_request~regout\) # ((\DUT|the_sdram_0|pending~combout\) # ((!\DUT|the_sdram_0|m_state.000010000~regout\ & !\DUT|the_sdram_0|m_state.000001000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|refresh_request~regout\,
	datab => \DUT|the_sdram_0|m_state.000010000~regout\,
	datac => \DUT|the_sdram_0|m_state.000001000~regout\,
	datad => \DUT|the_sdram_0|pending~combout\,
	combout => \DUT|the_sdram_0|Selector41~0_combout\);

-- Location: LCFF_X25_Y12_N11
\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[0]~3_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(0));

-- Location: LCFF_X18_Y12_N11
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address~regout\);

-- Location: LCFF_X19_Y14_N13
\DUT|the_nios_system_clock_1|master_address[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[22]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(22));

-- Location: LCFF_X18_Y17_N9
\DUT|the_nios_system_clock_0|master_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(12));

-- Location: LCFF_X19_Y14_N11
\DUT|the_nios_system_clock_0|master_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_address_d1\(11),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(11));

-- Location: LCFF_X17_Y14_N13
\DUT|the_nios_system_clock_1|master_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[13]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(13));

-- Location: LCFF_X17_Y14_N7
\DUT|the_nios_system_clock_0|master_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_address_d1\(16),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(16));

-- Location: LCFF_X24_Y14_N17
\DUT|the_nios_system_clock_1|master_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[17]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(17));

-- Location: LCFF_X21_Y14_N3
\DUT|the_nios_system_clock_0|master_address[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[20]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(20));

-- Location: LCFF_X21_Y14_N5
\DUT|the_nios_system_clock_1|master_address[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[20]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(20));

-- Location: LCCOMB_X21_Y14_N8
\DUT|the_sdram_0_s1|sdram_0_s1_address[19]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[19]~11_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_address\(20)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_address\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1|master_address\(20),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_nios_system_clock_0|master_address\(20),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[19]~11_combout\);

-- Location: LCFF_X21_Y14_N21
\DUT|the_nios_system_clock_1|master_address[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[21]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(21));

-- Location: LCCOMB_X11_Y10_N16
\DUT|the_sdram_0|active_cs_n~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|active_cs_n~0_combout\ = (!\DUT|the_sdram_0|m_state.000000001~regout\ & (\DUT|the_sdram_0|init_done~regout\ & \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000001~regout\,
	datab => \DUT|the_sdram_0|init_done~regout\,
	datac => \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~regout\,
	combout => \DUT|the_sdram_0|active_cs_n~0_combout\);

-- Location: LCFF_X11_Y13_N1
\DUT|the_sdram_0|m_next.000000001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector33~3_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_next.000000001~regout\);

-- Location: LCCOMB_X10_Y12_N10
\DUT|the_sdram_0|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector26~0_combout\ = (\DUT|the_sdram_0|refresh_request~regout\ & ((\DUT|the_sdram_0|m_state.100000000~regout\) # ((\DUT|the_sdram_0|m_state.000000100~regout\ & \DUT|the_sdram_0|m_count\(1))))) # 
-- (!\DUT|the_sdram_0|refresh_request~regout\ & (\DUT|the_sdram_0|m_state.000000100~regout\ & (\DUT|the_sdram_0|m_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|refresh_request~regout\,
	datab => \DUT|the_sdram_0|m_state.000000100~regout\,
	datac => \DUT|the_sdram_0|m_count\(1),
	datad => \DUT|the_sdram_0|m_state.100000000~regout\,
	combout => \DUT|the_sdram_0|Selector26~0_combout\);

-- Location: LCCOMB_X10_Y13_N8
\DUT|the_sdram_0|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector29~0_combout\ = (\DUT|the_sdram_0|m_count\(1) & \DUT|the_sdram_0|m_state.000100000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|m_count\(1),
	datac => \DUT|the_sdram_0|m_state.000100000~regout\,
	combout => \DUT|the_sdram_0|Selector29~0_combout\);

-- Location: LCFF_X19_Y13_N21
\DUT|the_nios_system_clock_1|master_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_address_d1\(3),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(3));

-- Location: LCFF_X23_Y12_N13
\DUT|the_nios_system_clock_0|master_byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_byteenable[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_byteenable\(1));

-- Location: LCCOMB_X10_Y11_N2
\DUT|the_sdram_0|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector3~0_combout\ = (\DUT|the_sdram_0|i_state.010~regout\) # (((!\DUT|the_sdram_0|i_cmd\(0) & \DUT|the_sdram_0|i_state.101~regout\)) # (!\DUT|the_sdram_0|i_state.000~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_state.010~regout\,
	datab => \DUT|the_sdram_0|i_cmd\(0),
	datac => \DUT|the_sdram_0|i_state.000~regout\,
	datad => \DUT|the_sdram_0|i_state.101~regout\,
	combout => \DUT|the_sdram_0|Selector3~0_combout\);

-- Location: LCCOMB_X10_Y11_N4
\DUT|the_sdram_0|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector2~0_combout\ = (\DUT|the_sdram_0|i_state.011~regout\) # (((!\DUT|the_sdram_0|i_cmd\(1) & \DUT|the_sdram_0|i_state.101~regout\)) # (!\DUT|the_sdram_0|i_state.000~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_cmd\(1),
	datab => \DUT|the_sdram_0|i_state.011~regout\,
	datac => \DUT|the_sdram_0|i_state.000~regout\,
	datad => \DUT|the_sdram_0|i_state.101~regout\,
	combout => \DUT|the_sdram_0|Selector2~0_combout\);

-- Location: LCCOMB_X9_Y11_N2
\DUT|the_sdram_0|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector2~1_combout\ = (!\DUT|the_sdram_0|i_state.001~regout\ & !\DUT|the_sdram_0|Selector2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|i_state.001~regout\,
	datad => \DUT|the_sdram_0|Selector2~0_combout\,
	combout => \DUT|the_sdram_0|Selector2~1_combout\);

-- Location: LCCOMB_X10_Y11_N12
\DUT|the_sdram_0|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector1~0_combout\ = (\DUT|the_sdram_0|i_state.000~regout\ & (!\DUT|the_sdram_0|i_state.011~regout\ & ((\DUT|the_sdram_0|i_cmd\(2)) # (!\DUT|the_sdram_0|i_state.101~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_state.000~regout\,
	datab => \DUT|the_sdram_0|i_state.011~regout\,
	datac => \DUT|the_sdram_0|i_cmd\(2),
	datad => \DUT|the_sdram_0|i_state.101~regout\,
	combout => \DUT|the_sdram_0|Selector1~0_combout\);

-- Location: LCFF_X9_Y11_N23
\DUT|the_sdram_0|refresh_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|refresh_counter~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_counter\(12));

-- Location: LCFF_X9_Y10_N17
\DUT|the_sdram_0|refresh_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|refresh_counter[9]~9_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_counter\(9));

-- Location: LCFF_X9_Y11_N25
\DUT|the_sdram_0|refresh_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|refresh_counter~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_counter\(11));

-- Location: LCFF_X9_Y11_N19
\DUT|the_sdram_0|refresh_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|refresh_counter~2_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_counter\(10));

-- Location: LCCOMB_X10_Y10_N0
\DUT|the_sdram_0|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Equal0~0_combout\ = (!\DUT|the_sdram_0|refresh_counter\(10) & (\DUT|the_sdram_0|refresh_counter\(9) & (\DUT|the_sdram_0|refresh_counter\(12) & !\DUT|the_sdram_0|refresh_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|refresh_counter\(10),
	datab => \DUT|the_sdram_0|refresh_counter\(9),
	datac => \DUT|the_sdram_0|refresh_counter\(12),
	datad => \DUT|the_sdram_0|refresh_counter\(11),
	combout => \DUT|the_sdram_0|Equal0~0_combout\);

-- Location: LCFF_X10_Y10_N11
\DUT|the_sdram_0|refresh_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Add0~4_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_counter\(2));

-- Location: LCFF_X11_Y10_N15
\DUT|the_sdram_0|ack_refresh_request\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector23~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|ack_refresh_request~regout\);

-- Location: LCCOMB_X11_Y13_N28
\DUT|the_sdram_0|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector36~0_combout\ = (!\DUT|the_sdram_0|m_state.001000000~regout\ & ((\DUT|the_sdram_0|m_next~22_combout\) # (!\DUT|the_sdram_0|m_state.100000000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_next~22_combout\,
	datab => \DUT|the_sdram_0|m_state.001000000~regout\,
	datad => \DUT|the_sdram_0|m_state.100000000~regout\,
	combout => \DUT|the_sdram_0|Selector36~0_combout\);

-- Location: LCCOMB_X10_Y13_N2
\DUT|the_sdram_0|Selector36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector36~1_combout\ = (((!\DUT|the_sdram_0|WideOr9~0_combout\ & !\DUT|the_sdram_0|m_next~21_combout\)) # (!\DUT|the_sdram_0|Selector36~0_combout\)) # (!\DUT|the_sdram_0|m_addr[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_addr[3]~1_combout\,
	datab => \DUT|the_sdram_0|Selector36~0_combout\,
	datac => \DUT|the_sdram_0|WideOr9~0_combout\,
	datad => \DUT|the_sdram_0|m_next~21_combout\,
	combout => \DUT|the_sdram_0|Selector36~1_combout\);

-- Location: LCCOMB_X30_Y24_N28
\DUT|the_cpu_0|Add17|auto_generated|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2\(2),
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~0_combout\);

-- Location: LCCOMB_X30_Y23_N2
\DUT|the_cpu_0|Add17|auto_generated|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_src2\(1),
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~1_combout\);

-- Location: LCCOMB_X32_Y23_N2
\DUT|the_cpu_0|Add17|auto_generated|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(0),
	datac => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~2_combout\);

-- Location: LCFF_X35_Y20_N25
\DUT|the_cpu_0|A_shift_rot_cnt\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_cnt_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_cnt~regout\);

-- Location: LCCOMB_X28_Y21_N12
\DUT|the_cpu_0|Add17|auto_generated|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2\(10),
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~3_combout\);

-- Location: LCCOMB_X24_Y23_N14
\DUT|the_cpu_0|Add17|auto_generated|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datac => \DUT|the_cpu_0|E_src2\(9),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~4_combout\);

-- Location: LCCOMB_X28_Y23_N12
\DUT|the_cpu_0|Add17|auto_generated|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datac => \DUT|the_cpu_0|E_src2\(7),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~6_combout\);

-- Location: LCCOMB_X27_Y17_N0
\DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(6),
	datab => \DUT|the_cpu_0|M_alu_result\(7),
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[8]~16_combout\,
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[7]~14_combout\,
	combout => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~3_combout\);

-- Location: LCFF_X30_Y17_N21
\DUT|the_cpu_0|wait_for_one_post_bret_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|wait_for_one_post_bret_inst~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|wait_for_one_post_bret_inst~regout\);

-- Location: LCCOMB_X28_Y19_N10
\DUT|the_cpu_0|M_dc_hit~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(15),
	datab => \DUT|the_cpu_0|M_alu_result\(16),
	datac => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(5),
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(4),
	combout => \DUT|the_cpu_0|M_dc_hit~2_combout\);

-- Location: LCCOMB_X28_Y17_N26
\DUT|the_cpu_0|M_dc_hit~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(8),
	datab => \DUT|the_cpu_0|M_alu_result\(19),
	datac => \DUT|the_cpu_0|M_alu_result\(20),
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(9),
	combout => \DUT|the_cpu_0|M_dc_hit~5_combout\);

-- Location: LCFF_X31_Y20_N21
\DUT|the_cpu_0|A_ctrl_st_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_ctrl_st_bypass~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ctrl_st_bypass~regout\);

-- Location: LCFF_X31_Y20_N15
\DUT|the_cpu_0|A_st_bypass_transfer_done_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_st_bypass_transfer_done~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_bypass_transfer_done_d1~regout\);

-- Location: LCCOMB_X31_Y20_N20
\DUT|the_cpu_0|A_mem_stall_nxt~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|A_st_bypass_transfer_done_d1~regout\,
	datac => \DUT|the_cpu_0|A_ctrl_st_bypass~regout\,
	datad => \DUT|the_cpu_0|A_mem_stall~regout\,
	combout => \DUT|the_cpu_0|A_mem_stall_nxt~3_combout\);

-- Location: LCFF_X34_Y19_N13
\DUT|the_cpu_0|A_dc_rd_data_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[3]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_rd_data_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data_cnt\(3));

-- Location: LCFF_X31_Y18_N17
\DUT|the_cpu_0|A_dc_dcache_management_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_dcache_management_done_nxt~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_dcache_management_done~regout\);

-- Location: LCCOMB_X31_Y18_N12
\DUT|the_cpu_0|A_mem_stall_nxt~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_dcache_management_done~regout\,
	datab => \DUT|the_cpu_0|A_mem_stall_nxt~3_combout\,
	datac => \DUT|the_cpu_0|A_ctrl_ld_bypass~regout\,
	datad => \DUT|the_cpu_0|A_ld_bypass_done~combout\,
	combout => \DUT|the_cpu_0|A_mem_stall_nxt~4_combout\);

-- Location: LCFF_X31_Y20_N9
\DUT|the_cpu_0|A_dc_potential_hazard_after_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_potential_hazard_after_st~regout\);

-- Location: LCCOMB_X31_Y20_N4
\DUT|the_cpu_0|A_mem_stall_stop_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_ctrl_st_bypass~regout\,
	datad => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	combout => \DUT|the_cpu_0|A_mem_stall_stop_nxt~1_combout\);

-- Location: LCFF_X36_Y23_N13
\DUT|the_cpu_0|A_mul_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_cnt_nxt[2]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_cnt\(2));

-- Location: LCFF_X27_Y15_N17
\DUT|the_cpu_0|A_dc_wb_rd_data_starting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_rd_data_starting~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_rd_data_starting~regout\);

-- Location: LCFF_X31_Y18_N3
\DUT|the_cpu_0|A_ctrl_dc_addr_wb_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_ctrl_dc_addr_wb_inv~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ctrl_dc_addr_wb_inv~regout\);

-- Location: LCCOMB_X29_Y15_N2
\DUT|the_cpu_0_jtag_debug_module|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|always2~0_combout\ = (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\ & 
-- (((!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4_combout\) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\)) # (!\DUT|the_cpu_0|d_address_tag_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field\(0),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|always2~0_combout\);

-- Location: LCCOMB_X29_Y16_N16
\DUT|the_cpu_0_jtag_debug_module|always2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|always2~1_combout\ = (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ & ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\) 
-- # ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\) # (\DUT|the_cpu_0_jtag_debug_module|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|always2~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|always2~1_combout\);

-- Location: LCCOMB_X30_Y16_N12
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~2_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0_combout\) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~2_combout\);

-- Location: LCFF_X30_Y16_N1
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector\(1));

-- Location: LCCOMB_X30_Y16_N16
\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~2_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\ & (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\)) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector\(1)))))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~2_combout\ & 
-- (((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~2_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector\(1),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~0_combout\);

-- Location: LCCOMB_X36_Y14_N24
\DUT|the_cpu_0_data_master|pre_dbs_count_enable~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|pre_dbs_count_enable~1_combout\ = (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\ & (((!\DUT|the_nios_system_clock_1|slave_FSM|Selector3~1_combout\ & 
-- \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\)) # (!\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2_combout\))) # 
-- (!\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\ & (!\DUT|the_nios_system_clock_1|slave_FSM|Selector3~1_combout\ & (\DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\,
	datab => \DUT|the_nios_system_clock_1|slave_FSM|Selector3~1_combout\,
	datac => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2_combout\,
	combout => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~1_combout\);

-- Location: LCCOMB_X37_Y14_N20
\DUT|the_nios_system_clock_2|slave_FSM|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|slave_FSM|Selector1~0_combout\ = (\DUT|the_nios_system_clock_2|slave_FSM|slave_state.001~regout\ & (((\DUT|the_nios_system_clock_2|slave_FSM|slave_state.010~regout\ & 
-- !\DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_out~combout\)))) # (!\DUT|the_nios_system_clock_2|slave_FSM|slave_state.001~regout\ & ((\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\) # 
-- ((\DUT|the_nios_system_clock_2|slave_FSM|slave_state.010~regout\ & !\DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_out~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|slave_FSM|slave_state.001~regout\,
	datab => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datac => \DUT|the_nios_system_clock_2|slave_FSM|slave_state.010~regout\,
	datad => \DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_out~combout\,
	combout => \DUT|the_nios_system_clock_2|slave_FSM|Selector1~0_combout\);

-- Location: LCFF_X37_Y14_N27
\DUT|the_nios_system_clock_2|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|din_s1~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCCOMB_X38_Y15_N6
\DUT|the_nios_system_clock_1|slave_FSM|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_FSM|Selector2~1_combout\ = (!\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_cpu_0|d_write~regout\ & (\DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\ & 
-- !\DUT|the_nios_system_clock_1|slave_FSM|slave_state.001~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_cpu_0|d_write~regout\,
	datac => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	datad => \DUT|the_nios_system_clock_1|slave_FSM|slave_state.001~regout\,
	combout => \DUT|the_nios_system_clock_1|slave_FSM|Selector2~1_combout\);

-- Location: LCCOMB_X34_Y13_N16
\DUT|the_sysid_control_slave|sysid_control_slave_waits_for_read\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sysid_control_slave|sysid_control_slave_waits_for_read~combout\ = (!\DUT|the_sysid_control_slave|d1_reasons_to_wait~regout\ & \DUT|the_cpu_0_data_master|r_3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_sysid_control_slave|d1_reasons_to_wait~regout\,
	datad => \DUT|the_cpu_0_data_master|r_3~1_combout\,
	combout => \DUT|the_sysid_control_slave|sysid_control_slave_waits_for_read~combout\);

-- Location: LCCOMB_X35_Y13_N14
\DUT|the_HEX7_s1|HEX7_s1_waits_for_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX7_s1|HEX7_s1_waits_for_read~0_combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\ & (!\DUT|the_HEX7_s1|d1_reasons_to_wait~regout\ & 
-- \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\,
	datac => \DUT|the_HEX7_s1|d1_reasons_to_wait~regout\,
	datad => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	combout => \DUT|the_HEX7_s1|HEX7_s1_waits_for_read~0_combout\);

-- Location: LCCOMB_X36_Y13_N20
\DUT|the_HEX5_s1|HEX5_s1_waits_for_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX5_s1|HEX5_s1_waits_for_read~0_combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\ & (!\DUT|the_HEX5_s1|d1_reasons_to_wait~regout\ & 
-- \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\,
	datac => \DUT|the_HEX5_s1|d1_reasons_to_wait~regout\,
	datad => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	combout => \DUT|the_HEX5_s1|HEX5_s1_waits_for_read~0_combout\);

-- Location: LCCOMB_X36_Y13_N28
\DUT|the_HEX0_s1|HEX0_s1_waits_for_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX0_s1|HEX0_s1_waits_for_read~0_combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\ & (!\DUT|the_HEX0_s1|d1_reasons_to_wait~regout\ & 
-- \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\,
	datac => \DUT|the_HEX0_s1|d1_reasons_to_wait~regout\,
	datad => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	combout => \DUT|the_HEX0_s1|HEX0_s1_waits_for_read~0_combout\);

-- Location: LCCOMB_X35_Y13_N10
\DUT|the_HEX3_s1|HEX3_s1_waits_for_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX3_s1|HEX3_s1_waits_for_read~0_combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\ & (!\DUT|the_HEX3_s1|d1_reasons_to_wait~regout\ & 
-- \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\,
	datac => \DUT|the_HEX3_s1|d1_reasons_to_wait~regout\,
	datad => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	combout => \DUT|the_HEX3_s1|HEX3_s1_waits_for_read~0_combout\);

-- Location: LCCOMB_X35_Y13_N28
\DUT|the_HEX2_s1|HEX2_s1_waits_for_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX2_s1|HEX2_s1_waits_for_read~0_combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\ & (!\DUT|the_HEX2_s1|d1_reasons_to_wait~regout\ & 
-- \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\,
	datac => \DUT|the_HEX2_s1|d1_reasons_to_wait~regout\,
	datad => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	combout => \DUT|the_HEX2_s1|HEX2_s1_waits_for_read~0_combout\);

-- Location: LCCOMB_X35_Y20_N16
\DUT|the_cpu_0|A_ld_bypass_delayed~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_wb_active~regout\,
	datac => \DUT|the_cpu_0|M_valid_from_E~regout\,
	datad => \DUT|the_cpu_0|M_ctrl_ld_bypass~regout\,
	combout => \DUT|the_cpu_0|A_ld_bypass_delayed~0_combout\);

-- Location: LCCOMB_X32_Y19_N8
\DUT|the_cpu_0|A_ld_bypass_delayed_started~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_wb_active~regout\,
	datac => \DUT|the_cpu_0|A_ld_bypass_delayed_started~regout\,
	datad => \DUT|the_cpu_0|A_ld_bypass_delayed~regout\,
	combout => \DUT|the_cpu_0|A_ld_bypass_delayed_started~0_combout\);

-- Location: LCCOMB_X31_Y21_N20
\DUT|the_cpu_0|E_arith_src1[31]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_ctrl_alu_signed_comparison~regout\,
	datad => \DUT|the_cpu_0|E_src1\(31),
	combout => \DUT|the_cpu_0|E_arith_src1\(31));

-- Location: LCCOMB_X31_Y21_N22
\DUT|the_cpu_0|Add17|auto_generated|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datad => \DUT|the_cpu_0|E_src2\(30),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~12_combout\);

-- Location: LCCOMB_X31_Y24_N22
\DUT|the_cpu_0|Add17|auto_generated|_~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_src2\(26),
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~16_combout\);

-- Location: LCCOMB_X29_Y24_N22
\DUT|the_cpu_0|Add17|auto_generated|_~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_src2\(25),
	datac => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~17_combout\);

-- Location: LCCOMB_X25_Y21_N24
\DUT|the_cpu_0|Add17|auto_generated|_~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datad => \DUT|the_cpu_0|E_src2\(24),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~18_combout\);

-- Location: LCCOMB_X23_Y22_N14
\DUT|the_cpu_0|Add17|auto_generated|_~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datac => \DUT|the_cpu_0|E_src2\(23),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~19_combout\);

-- Location: LCFF_X28_Y22_N3
\DUT|the_cpu_0|E_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[21]~20_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(21));

-- Location: LCCOMB_X32_Y22_N18
\DUT|the_cpu_0|Add17|auto_generated|_~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2\(21),
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~21_combout\);

-- Location: LCFF_X24_Y22_N21
\DUT|the_cpu_0|E_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[19]~24_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(19));

-- Location: LCFF_X30_Y20_N21
\DUT|the_cpu_0|E_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[18]~26_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(18));

-- Location: LCCOMB_X30_Y20_N30
\DUT|the_cpu_0|Add17|auto_generated|_~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datac => \DUT|the_cpu_0|E_src2\(18),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~24_combout\);

-- Location: LCCOMB_X28_Y22_N22
\DUT|the_cpu_0|Add17|auto_generated|_~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datac => \DUT|the_cpu_0|E_src2\(16),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~26_combout\);

-- Location: LCCOMB_X30_Y21_N28
\DUT|the_cpu_0|Add17|auto_generated|_~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2\(15),
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~27_combout\);

-- Location: LCFF_X32_Y15_N3
\DUT|the_cpu_0|A_dc_rd_addr_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[2]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_rd_addr_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(2));

-- Location: LCFF_X32_Y15_N13
\DUT|the_cpu_0|A_dc_rd_addr_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[1]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_rd_addr_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(1));

-- Location: LCFF_X32_Y15_N15
\DUT|the_cpu_0|A_dc_rd_addr_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[0]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_rd_addr_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(0));

-- Location: LCCOMB_X32_Y15_N24
\DUT|the_cpu_0|Add15~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(1),
	datab => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(2),
	datac => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(0),
	datad => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(3),
	combout => \DUT|the_cpu_0|Add15~0_combout\);

-- Location: LCCOMB_X31_Y19_N16
\DUT|the_cpu_0|E_ctrl_st_bypass~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_iw\(1),
	datad => \DUT|the_cpu_0|E_iw\(0),
	combout => \DUT|the_cpu_0|E_ctrl_st_bypass~0_combout\);

-- Location: LCCOMB_X31_Y19_N24
\DUT|the_cpu_0|E_ctrl_st_bypass~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_st_bypass~0_combout\,
	datab => \DUT|the_cpu_0|E_iw\(2),
	datac => \DUT|the_cpu_0|E_iw\(5),
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[32]~64_combout\,
	combout => \DUT|the_cpu_0|E_ctrl_st_bypass~1_combout\);

-- Location: LCCOMB_X35_Y20_N10
\DUT|the_cpu_0|A_st_bypass_delayed~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_st_bypass~regout\,
	datac => \DUT|the_cpu_0|M_valid_from_E~regout\,
	datad => \DUT|the_cpu_0|A_dc_wb_active~regout\,
	combout => \DUT|the_cpu_0|A_st_bypass_delayed~0_combout\);

-- Location: LCCOMB_X36_Y20_N24
\DUT|the_cpu_0|A_st_bypass_delayed_started~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wb_active~regout\,
	datac => \DUT|the_cpu_0|A_st_bypass_delayed_started~regout\,
	datad => \DUT|the_cpu_0|A_st_bypass_delayed~regout\,
	combout => \DUT|the_cpu_0|A_st_bypass_delayed_started~0_combout\);

-- Location: LCFF_X31_Y15_N3
\DUT|the_cpu_0|A_dc_wr_data_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[2]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_wr_data_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wr_data_cnt\(2));

-- Location: LCFF_X31_Y15_N21
\DUT|the_cpu_0|A_dc_wr_data_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[1]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_wr_data_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wr_data_cnt\(1));

-- Location: LCFF_X31_Y15_N31
\DUT|the_cpu_0|A_dc_wr_data_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[0]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_wr_data_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wr_data_cnt\(0));

-- Location: LCCOMB_X31_Y15_N24
\DUT|the_cpu_0|Add13~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wr_data_cnt\(3),
	datab => \DUT|the_cpu_0|A_dc_wr_data_cnt\(2),
	datac => \DUT|the_cpu_0|A_dc_wr_data_cnt\(1),
	datad => \DUT|the_cpu_0|A_dc_wr_data_cnt\(0),
	combout => \DUT|the_cpu_0|Add13~0_combout\);

-- Location: LCFF_X22_Y18_N9
\DUT|the_cpu_0|E_extra_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[10]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(10));

-- Location: LCCOMB_X23_Y21_N16
\DUT|the_cpu_0|E_alu_result[12]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_extra_pc\(10),
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[13]~26_combout\,
	datac => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	combout => \DUT|the_cpu_0|E_alu_result[12]~3_combout\);

-- Location: LCFF_X20_Y18_N23
\DUT|the_cpu_0|E_extra_pc[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[21]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(21));

-- Location: LCCOMB_X23_Y22_N10
\DUT|the_cpu_0|E_alu_result[23]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_extra_pc\(21),
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[24]~48_combout\,
	datac => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	combout => \DUT|the_cpu_0|E_alu_result[23]~4_combout\);

-- Location: LCCOMB_X32_Y22_N6
\DUT|the_cpu_0|E_logic_result[21]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(1),
	datab => \DUT|the_cpu_0|E_logic_op\(0),
	datac => \DUT|the_cpu_0|E_src2\(21),
	datad => \DUT|the_cpu_0|E_src1\(21),
	combout => \DUT|the_cpu_0|E_logic_result[21]~5_combout\);

-- Location: LCFF_X27_Y18_N7
\DUT|the_cpu_0|A_dc_actual_tag[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_actual_tag[10]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(10));

-- Location: LCCOMB_X24_Y22_N12
\DUT|the_cpu_0|E_logic_result[19]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(19),
	datab => \DUT|the_cpu_0|E_logic_op\(0),
	datac => \DUT|the_cpu_0|E_src1\(19),
	datad => \DUT|the_cpu_0|E_logic_op\(1),
	combout => \DUT|the_cpu_0|E_logic_result[19]~7_combout\);

-- Location: LCFF_X29_Y19_N25
\DUT|the_cpu_0|A_dc_actual_tag[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_actual_tag[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(6));

-- Location: LCCOMB_X28_Y22_N12
\DUT|the_cpu_0|E_logic_result[16]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(16),
	datab => \DUT|the_cpu_0|E_logic_op\(1),
	datac => \DUT|the_cpu_0|E_src2\(16),
	datad => \DUT|the_cpu_0|E_logic_op\(0),
	combout => \DUT|the_cpu_0|E_logic_result[16]~10_combout\);

-- Location: LCFF_X22_Y19_N23
\DUT|the_cpu_0|E_extra_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[13]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(13));

-- Location: LCCOMB_X30_Y21_N10
\DUT|the_cpu_0|E_logic_result[15]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(15),
	datab => \DUT|the_cpu_0|E_logic_op\(1),
	datac => \DUT|the_cpu_0|E_src2\(15),
	datad => \DUT|the_cpu_0|E_logic_op\(0),
	combout => \DUT|the_cpu_0|E_logic_result[15]~11_combout\);

-- Location: LCCOMB_X23_Y20_N0
\DUT|the_cpu_0|E_alu_result[14]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(12),
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[15]~30_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	combout => \DUT|the_cpu_0|E_alu_result[14]~13_combout\);

-- Location: LCFF_X23_Y20_N3
\DUT|the_cpu_0|E_extra_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[11]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(11));

-- Location: LCCOMB_X23_Y20_N26
\DUT|the_cpu_0|E_alu_result[13]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[14]~28_combout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(11),
	datac => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	combout => \DUT|the_cpu_0|E_alu_result[13]~14_combout\);

-- Location: LCFF_X23_Y19_N9
\DUT|the_cpu_0|E_extra_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[4]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(4));

-- Location: LCFF_X29_Y18_N17
\DUT|the_cpu_0|E_extra_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[9]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(9));

-- Location: LCCOMB_X24_Y21_N10
\DUT|the_cpu_0|E_logic_result[8]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(8),
	datab => \DUT|the_cpu_0|E_src1\(8),
	datac => \DUT|the_cpu_0|E_logic_op\(1),
	datad => \DUT|the_cpu_0|E_logic_op\(0),
	combout => \DUT|the_cpu_0|E_logic_result[8]~18_combout\);

-- Location: LCCOMB_X25_Y23_N12
\DUT|the_cpu_0|E_logic_result[4]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(4),
	datab => \DUT|the_cpu_0|E_logic_op\(0),
	datac => \DUT|the_cpu_0|E_logic_op\(1),
	datad => \DUT|the_cpu_0|E_src1\(4),
	combout => \DUT|the_cpu_0|E_logic_result[4]~21_combout\);

-- Location: LCFF_X22_Y19_N29
\DUT|the_cpu_0|E_extra_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[1]~22_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(1));

-- Location: LCCOMB_X29_Y23_N10
\DUT|the_cpu_0|E_alu_result[3]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[4]~8_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	datad => \DUT|the_cpu_0|E_extra_pc\(1),
	combout => \DUT|the_cpu_0|E_alu_result[3]~23_combout\);

-- Location: LCCOMB_X43_Y21_N10
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(1),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCFF_X16_Y10_N9
\DUT|the_sdram_0|m_data[4]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector108~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[4]~_Duplicate_1_regout\);

-- Location: LCFF_X17_Y10_N25
\DUT|the_sdram_0|m_data[5]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector107~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[5]~_Duplicate_1_regout\);

-- Location: LCFF_X17_Y10_N11
\DUT|the_sdram_0|m_data[6]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector106~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[6]~_Duplicate_1_regout\);

-- Location: LCFF_X17_Y10_N17
\DUT|the_sdram_0|m_data[14]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector98~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[14]~_Duplicate_1_regout\);

-- Location: LCFF_X30_Y19_N31
\DUT|the_cpu_0|A_dc_xfer_wr_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_active~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_active~regout\);

-- Location: LCFF_X24_Y23_N11
\DUT|the_cpu_0|E_src2_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[9]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(9));

-- Location: LCFF_X29_Y21_N29
\DUT|the_cpu_0|E_src2_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2_reg[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(11));

-- Location: LCFF_X23_Y21_N29
\DUT|the_cpu_0|E_src2_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2_reg[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(12));

-- Location: LCFF_X33_Y22_N3
\DUT|the_cpu_0|E_src2_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[13]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(13));

-- Location: LCFF_X28_Y22_N7
\DUT|the_cpu_0|E_src2_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[16]~110_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(16));

-- Location: LCFF_X23_Y22_N23
\DUT|the_cpu_0|E_src2_reg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[23]~103_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(23));

-- Location: LCCOMB_X11_Y13_N16
\DUT|the_sdram_0|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector34~0_combout\ = (\DUT|the_sdram_0|active_rnw~regout\ & (!\DUT|the_sdram_0|m_state.010000000~regout\ & ((!\DUT|the_sdram_0|m_state.100000000~regout\) # (!\DUT|the_sdram_0|m_next~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_next~22_combout\,
	datab => \DUT|the_sdram_0|m_state.100000000~regout\,
	datac => \DUT|the_sdram_0|active_rnw~regout\,
	datad => \DUT|the_sdram_0|m_state.010000000~regout\,
	combout => \DUT|the_sdram_0|Selector34~0_combout\);

-- Location: LCCOMB_X11_Y13_N6
\DUT|the_sdram_0|Selector34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector34~1_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\) # ((!\DUT|the_sdram_0|m_state.000000001~regout\ & ((\DUT|the_sdram_0|refresh_request~regout\) # (!\DUT|the_sdram_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000010~regout\,
	datab => \DUT|the_sdram_0|refresh_request~regout\,
	datac => \DUT|the_sdram_0|init_done~regout\,
	datad => \DUT|the_sdram_0|m_state.000000001~regout\,
	combout => \DUT|the_sdram_0|Selector34~1_combout\);

-- Location: LCFF_X11_Y12_N19
\DUT|the_sdram_0|m_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector39~4_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_count\(0));

-- Location: LCCOMB_X11_Y12_N4
\DUT|the_sdram_0|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector38~0_combout\ = (\DUT|the_sdram_0|m_count\(1) & (\DUT|the_sdram_0|m_count\(0) & ((\DUT|the_sdram_0|m_state.000000100~regout\) # (\DUT|the_sdram_0|m_state.000100000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000100~regout\,
	datab => \DUT|the_sdram_0|m_count\(1),
	datac => \DUT|the_sdram_0|m_state.000100000~regout\,
	datad => \DUT|the_sdram_0|m_count\(0),
	combout => \DUT|the_sdram_0|Selector38~0_combout\);

-- Location: LCCOMB_X10_Y12_N24
\DUT|the_sdram_0|Selector38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector38~3_combout\ = (\DUT|the_sdram_0|Selector36~0_combout\ & (!\DUT|the_sdram_0|m_state.000001000~regout\ & ((\DUT|the_sdram_0|m_next~21_combout\) # (!\DUT|the_sdram_0|m_state.000010000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector36~0_combout\,
	datab => \DUT|the_sdram_0|m_state.000001000~regout\,
	datac => \DUT|the_sdram_0|m_state.000010000~regout\,
	datad => \DUT|the_sdram_0|m_next~21_combout\,
	combout => \DUT|the_sdram_0|Selector38~3_combout\);

-- Location: LCFF_X28_Y15_N9
\DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~regout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCFF_X28_Y15_N13
\DUT|the_nios_system_clock_0|write_request_edge_to_pulse|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|dreg\(0),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|write_request_edge_to_pulse|data_in_d1~regout\);

-- Location: LCCOMB_X28_Y15_N8
\DUT|the_nios_system_clock_0|master_FSM|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_FSM|Selector2~0_combout\ = (!\DUT|the_nios_system_clock_0|master_FSM|master_state.001~regout\ & (!\DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_out~combout\ & 
-- (\DUT|the_nios_system_clock_0|write_request_edge_to_pulse|data_in_d1~regout\ $ (\DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|write_request_edge_to_pulse|data_in_d1~regout\,
	datab => \DUT|the_nios_system_clock_0|master_FSM|master_state.001~regout\,
	datac => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|dreg\(0),
	datad => \DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_out~combout\,
	combout => \DUT|the_nios_system_clock_0|master_FSM|Selector2~0_combout\);

-- Location: LCCOMB_X31_Y11_N0
\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~1_combout\ = (\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(0) & (((!\DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\ & 
-- \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(1))) # (!\DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0_combout\))) # (!\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(0) & 
-- ((\DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0_combout\) # ((\DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\ & !\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(0),
	datab => \DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0_combout\,
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\,
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(1),
	combout => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~1_combout\);

-- Location: LCCOMB_X32_Y12_N12
\DUT|the_nios_system_clock_1_out|r_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1_out|r_3~0_combout\ = ((\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~1_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0)) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1))))) # (!\DUT|the_nios_system_clock_1|master_FSM|master_write~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datab => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~1_combout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	datad => \DUT|the_nios_system_clock_1|master_FSM|master_write~regout\,
	combout => \DUT|the_nios_system_clock_1_out|r_3~0_combout\);

-- Location: LCFF_X33_Y11_N7
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~5_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(1));

-- Location: LCCOMB_X33_Y11_N6
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~5_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(1)))) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~3_combout\)))) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\ & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~3_combout\)) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~3_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(1),
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~5_combout\);

-- Location: LCCOMB_X24_Y12_N0
\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[1]~0_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\ & (((!\DUT|the_sdram_0_s1|sdram_0_s1_end_xfer~0_combout\)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(1) & ((!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(1),
	datab => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	datac => \DUT|the_sdram_0_s1|sdram_0_s1_end_xfer~0_combout\,
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[1]~0_combout\);

-- Location: LCFF_X33_Y11_N29
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~8_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(2));

-- Location: LCCOMB_X33_Y11_N28
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~8_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\ & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(2)))) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\ & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~6_combout\)))) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\ & 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~6_combout\)) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~6_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(2),
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~8_combout\);

-- Location: LCCOMB_X24_Y12_N18
\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[0]~2_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\ & (((\DUT|the_sdram_0_s1|sdram_0_s1_end_xfer~0_combout\)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\ & (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (!\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datab => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(0),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_end_xfer~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[0]~2_combout\);

-- Location: LCCOMB_X25_Y12_N10
\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[0]~3_combout\ = (!\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[0]~2_combout\ & ((\DUT|the_sdram_0_s1|sdram_0_s1_end_xfer~0_combout\) # ((\DUT|the_sdram_0_s1|sdram_0_s1_arb_winner[0]~0_combout\) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|sdram_0_s1_end_xfer~0_combout\,
	datab => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[0]~2_combout\,
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_arb_winner[0]~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[0]~3_combout\);

-- Location: LCCOMB_X18_Y12_N10
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address~0_combout\ = \DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address~regout\ $ (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address~0_combout\);

-- Location: LCFF_X20_Y14_N25
\DUT|the_nios_system_clock_1|slave_address_d1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_address_d1[22]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(22));

-- Location: LCFF_X18_Y17_N13
\DUT|the_nios_system_clock_0|slave_address_d1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(12));

-- Location: LCFF_X23_Y14_N19
\DUT|the_nios_system_clock_0|slave_address_d1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(11));

-- Location: LCFF_X24_Y14_N19
\DUT|the_nios_system_clock_1|slave_address_d1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_address_d1[13]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(13));

-- Location: LCFF_X18_Y17_N11
\DUT|the_nios_system_clock_0|slave_address_d1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[16]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(16));

-- Location: LCFF_X24_Y14_N3
\DUT|the_nios_system_clock_1|slave_address_d1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_address_tag_field\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(17));

-- Location: LCFF_X22_Y14_N3
\DUT|the_nios_system_clock_0|slave_address_d1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[20]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(20));

-- Location: LCFF_X20_Y17_N19
\DUT|the_nios_system_clock_1|slave_address_d1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_address_d1[20]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(20));

-- Location: LCFF_X20_Y17_N15
\DUT|the_nios_system_clock_1|slave_address_d1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_address_tag_field\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(21));

-- Location: LCCOMB_X10_Y12_N26
\DUT|the_sdram_0|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector33~0_combout\ = (\DUT|the_sdram_0|m_state.000100000~regout\) # ((\DUT|the_sdram_0|m_state.000000100~regout\) # ((\DUT|the_sdram_0|m_state.001000000~regout\) # (\DUT|the_sdram_0|m_state.100000000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000100000~regout\,
	datab => \DUT|the_sdram_0|m_state.000000100~regout\,
	datac => \DUT|the_sdram_0|m_state.001000000~regout\,
	datad => \DUT|the_sdram_0|m_state.100000000~regout\,
	combout => \DUT|the_sdram_0|Selector33~0_combout\);

-- Location: LCCOMB_X11_Y13_N4
\DUT|the_sdram_0|Selector33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector33~1_combout\ = (\DUT|the_sdram_0|Selector33~0_combout\) # (((!\DUT|the_sdram_0|refresh_request~regout\ & !\DUT|the_sdram_0|m_state.000000001~regout\)) # (!\DUT|the_sdram_0|WideOr9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector33~0_combout\,
	datab => \DUT|the_sdram_0|refresh_request~regout\,
	datac => \DUT|the_sdram_0|WideOr9~0_combout\,
	datad => \DUT|the_sdram_0|m_state.000000001~regout\,
	combout => \DUT|the_sdram_0|Selector33~1_combout\);

-- Location: LCCOMB_X11_Y13_N30
\DUT|the_sdram_0|Selector33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector33~2_combout\ = (\DUT|the_sdram_0|m_next.000000001~regout\ & (!\DUT|the_sdram_0|init_done~regout\ & ((!\DUT|the_sdram_0|m_state.000000001~regout\)))) # (!\DUT|the_sdram_0|m_next.000000001~regout\ & 
-- ((\DUT|the_sdram_0|Selector33~1_combout\) # ((!\DUT|the_sdram_0|init_done~regout\ & !\DUT|the_sdram_0|m_state.000000001~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_next.000000001~regout\,
	datab => \DUT|the_sdram_0|init_done~regout\,
	datac => \DUT|the_sdram_0|Selector33~1_combout\,
	datad => \DUT|the_sdram_0|m_state.000000001~regout\,
	combout => \DUT|the_sdram_0|Selector33~2_combout\);

-- Location: LCCOMB_X11_Y13_N0
\DUT|the_sdram_0|Selector33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector33~3_combout\ = (\DUT|the_sdram_0|Selector35~0_combout\ & (!\DUT|the_sdram_0|Selector33~2_combout\ & ((\DUT|the_sdram_0|WideOr9~0_combout\) # (!\DUT|the_sdram_0|m_next~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_next~21_combout\,
	datab => \DUT|the_sdram_0|Selector35~0_combout\,
	datac => \DUT|the_sdram_0|WideOr9~0_combout\,
	datad => \DUT|the_sdram_0|Selector33~2_combout\,
	combout => \DUT|the_sdram_0|Selector33~3_combout\);

-- Location: LCFF_X20_Y13_N1
\DUT|the_nios_system_clock_1|slave_address_d1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_address_d1[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(3));

-- Location: LCFF_X23_Y12_N3
\DUT|the_nios_system_clock_0|slave_byteenable_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_byteenable_d1[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_byteenable_d1\(1));

-- Location: LCCOMB_X11_Y11_N26
\DUT|the_sdram_0|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector10~0_combout\ = (\DUT|the_sdram_0|i_state.001~regout\) # ((\DUT|the_sdram_0|i_state.011~regout\ & ((\DUT|the_sdram_0|i_count\(2)) # (\DUT|the_sdram_0|i_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_count\(2),
	datab => \DUT|the_sdram_0|i_state.001~regout\,
	datac => \DUT|the_sdram_0|i_count\(1),
	datad => \DUT|the_sdram_0|i_state.011~regout\,
	combout => \DUT|the_sdram_0|Selector10~0_combout\);

-- Location: LCCOMB_X9_Y11_N22
\DUT|the_sdram_0|refresh_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|refresh_counter~0_combout\ = (\DUT|the_sdram_0|Equal0~3_combout\) # (!\DUT|the_sdram_0|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_sdram_0|Add0~24_combout\,
	datad => \DUT|the_sdram_0|Equal0~3_combout\,
	combout => \DUT|the_sdram_0|refresh_counter~0_combout\);

-- Location: LCCOMB_X9_Y11_N24
\DUT|the_sdram_0|refresh_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|refresh_counter~1_combout\ = (\DUT|the_sdram_0|Add0~22_combout\ & !\DUT|the_sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|Add0~22_combout\,
	datad => \DUT|the_sdram_0|Equal0~3_combout\,
	combout => \DUT|the_sdram_0|refresh_counter~1_combout\);

-- Location: LCCOMB_X9_Y11_N18
\DUT|the_sdram_0|refresh_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|refresh_counter~2_combout\ = (\DUT|the_sdram_0|Add0~20_combout\ & !\DUT|the_sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_sdram_0|Add0~20_combout\,
	datad => \DUT|the_sdram_0|Equal0~3_combout\,
	combout => \DUT|the_sdram_0|refresh_counter~2_combout\);

-- Location: LCCOMB_X11_Y10_N14
\DUT|the_sdram_0|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector23~0_combout\ = (\DUT|the_sdram_0|m_state.000000001~regout\ & (((\DUT|the_sdram_0|ack_refresh_request~regout\) # (\DUT|the_sdram_0|m_state.010000000~regout\)))) # (!\DUT|the_sdram_0|m_state.000000001~regout\ & 
-- (!\DUT|the_sdram_0|init_done~regout\ & (\DUT|the_sdram_0|ack_refresh_request~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000001~regout\,
	datab => \DUT|the_sdram_0|init_done~regout\,
	datac => \DUT|the_sdram_0|ack_refresh_request~regout\,
	datad => \DUT|the_sdram_0|m_state.010000000~regout\,
	combout => \DUT|the_sdram_0|Selector23~0_combout\);

-- Location: LCFF_X21_Y19_N11
\DUT|the_cpu_0|D_pc_plus_one[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(0));

-- Location: LCCOMB_X32_Y17_N12
\DUT|the_cpu_0|D_ctrl_retaddr~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(13),
	datac => \DUT|the_cpu_0|D_iw\(11),
	datad => \DUT|the_cpu_0|D_iw\(16),
	combout => \DUT|the_cpu_0|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X32_Y16_N2
\DUT|the_cpu_0|D_ctrl_alu_subtract~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(4),
	datab => \DUT|the_cpu_0|D_iw\(1),
	datac => \DUT|the_cpu_0|D_iw\(2),
	datad => \DUT|the_cpu_0|D_iw\(5),
	combout => \DUT|the_cpu_0|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X33_Y16_N14
\DUT|the_cpu_0|D_ctrl_alu_subtract~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_iw\(3),
	datac => \DUT|the_cpu_0|D_iw\(4),
	datad => \DUT|the_cpu_0|D_ctrl_alu_subtract~4_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_alu_subtract~5_combout\);

-- Location: LCFF_X35_Y20_N7
\DUT|the_cpu_0|A_shift_rot_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(2));

-- Location: LCCOMB_X35_Y23_N8
\DUT|the_cpu_0|A_wr_data_unfiltered[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_inst_result\(18),
	datab => \DUT|the_cpu_0|A_inst_result\(2),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[2]~2_combout\);

-- Location: LCFF_X36_Y23_N31
\DUT|the_cpu_0|A_shift_rot_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(1));

-- Location: LCCOMB_X35_Y22_N24
\DUT|the_cpu_0|A_wr_data_unfiltered[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\,
	datab => \DUT|the_cpu_0|A_inst_result\(17),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\,
	datad => \DUT|the_cpu_0|A_inst_result\(1),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[1]~6_combout\);

-- Location: LCCOMB_X35_Y22_N2
\DUT|the_cpu_0|A_wr_data_unfiltered[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[1]~6_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\,
	datac => \DUT|the_cpu_0|A_data_ram_ld16_data[9]~1_combout\,
	datad => \DUT|the_cpu_0|A_slow_inst_result\(1),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[1]~7_combout\);

-- Location: LCCOMB_X36_Y23_N18
\DUT|the_cpu_0|A_wr_data_unfiltered[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_shift_rot~regout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[1]~7_combout\,
	datac => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_shift_rot_result\(1),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[1]~8_combout\);

-- Location: LCCOMB_X30_Y23_N16
\DUT|the_cpu_0|E_logic_result[1]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(1),
	datab => \DUT|the_cpu_0|E_src2\(1),
	datac => \DUT|the_cpu_0|E_src1\(1),
	datad => \DUT|the_cpu_0|E_logic_op\(0),
	combout => \DUT|the_cpu_0|E_logic_result[1]~23_combout\);

-- Location: LCCOMB_X30_Y23_N20
\DUT|the_cpu_0|D_src1_reg[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[1]~9_combout\,
	datac => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(1),
	combout => \DUT|the_cpu_0|D_src1_reg[1]~3_combout\);

-- Location: LCFF_X36_Y23_N5
\DUT|the_cpu_0|A_shift_rot_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(0));

-- Location: LCCOMB_X33_Y23_N12
\DUT|the_cpu_0|A_wr_data_unfiltered[0]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\,
	datab => \DUT|the_cpu_0|A_data_ram_ld16_data[8]~2_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\,
	datad => \DUT|the_cpu_0|A_inst_result\(0),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[0]~10_combout\);

-- Location: LCCOMB_X32_Y23_N16
\DUT|the_cpu_0|D_src2_reg[0]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[0]~13_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[0]~36_combout\);

-- Location: LCCOMB_X23_Y24_N8
\DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[4]~21_combout\,
	datab => \DUT|the_cpu_0|E_logic_result[24]~1_combout\,
	datac => \DUT|the_cpu_0|E_logic_result[23]~3_combout\,
	datad => \DUT|the_cpu_0|E_logic_result[2]~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y22_N16
\DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[21]~5_combout\,
	datab => \DUT|the_cpu_0|E_logic_result[20]~6_combout\,
	datac => \DUT|the_cpu_0|E_logic_result[22]~4_combout\,
	datad => \DUT|the_cpu_0|E_logic_result[19]~7_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y21_N22
\DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[15]~11_combout\,
	datab => \DUT|the_cpu_0|E_logic_result[16]~10_combout\,
	datac => \DUT|the_cpu_0|E_logic_result[18]~8_combout\,
	datad => \DUT|the_cpu_0|E_logic_result[17]~9_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~2_combout\);

-- Location: LCCOMB_X33_Y21_N16
\DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[12]~2_combout\,
	datab => \DUT|the_cpu_0|E_logic_result[11]~15_combout\,
	datac => \DUT|the_cpu_0|E_logic_result[14]~12_combout\,
	datad => \DUT|the_cpu_0|E_logic_result[13]~13_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~3_combout\);

-- Location: LCCOMB_X32_Y20_N12
\DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~2_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~3_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~1_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~4_combout\);

-- Location: LCCOMB_X32_Y24_N12
\DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[0]~24_combout\,
	datab => \DUT|the_cpu_0|E_logic_result[26]~30_combout\,
	datac => \DUT|the_cpu_0|E_logic_result[25]~31_combout\,
	datad => \DUT|the_cpu_0|E_logic_result[27]~29_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~8_combout\);

-- Location: LCCOMB_X33_Y16_N2
\DUT|the_cpu_0|D_ctrl_logic~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(1),
	datab => \DUT|the_cpu_0|D_op_div~4_combout\,
	datac => \DUT|the_cpu_0|D_iw\(2),
	datad => \DUT|the_cpu_0|D_iw\(0),
	combout => \DUT|the_cpu_0|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X35_Y20_N24
\DUT|the_cpu_0|A_shift_rot_cnt_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_shift_rot_cnt~regout\,
	datad => \DUT|the_cpu_0|A_shift_rot_stall~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_cnt_nxt~0_combout\);

-- Location: LCFF_X34_Y24_N13
\DUT|the_cpu_0|A_shift_rot_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(10));

-- Location: LCCOMB_X24_Y23_N0
\DUT|the_cpu_0|D_src2_reg[9]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[9]~21_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[9]~40_combout\);

-- Location: LCCOMB_X24_Y21_N16
\DUT|the_cpu_0|D_src2_reg[8]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(8),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[8]~24_combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[8]~42_combout\);

-- Location: LCFF_X36_Y23_N29
\DUT|the_cpu_0|A_shift_rot_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(7));

-- Location: LCCOMB_X34_Y20_N30
\DUT|the_cpu_0|A_data_ram_ld16_data[15]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_inst_result\(31),
	datab => \DUT|the_cpu_0|A_inst_result\(15),
	datac => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	combout => \DUT|the_cpu_0|A_data_ram_ld16_data[15]~3_combout\);

-- Location: LCCOMB_X34_Y20_N0
\DUT|the_cpu_0|A_wr_data_unfiltered[7]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_inst_result\(7),
	datab => \DUT|the_cpu_0|A_data_ram_ld16_data[15]~3_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[7]~25_combout\);

-- Location: LCCOMB_X36_Y23_N20
\DUT|the_cpu_0|A_wr_data_unfiltered[7]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_inst_result\(23),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[7]~25_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\,
	datad => \DUT|the_cpu_0|A_slow_inst_result\(7),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[7]~26_combout\);

-- Location: LCCOMB_X36_Y23_N8
\DUT|the_cpu_0|A_wr_data_unfiltered[7]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_shift_rot~regout\,
	datab => \DUT|the_cpu_0|A_shift_rot_result\(7),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[7]~26_combout\,
	datad => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[7]~27_combout\);

-- Location: LCCOMB_X28_Y23_N8
\DUT|the_cpu_0|D_src2_reg[7]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[7]~28_combout\,
	datac => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[7]~44_combout\);

-- Location: LCCOMB_X28_Y23_N6
\DUT|the_cpu_0|D_src1_reg[7]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[7]~28_combout\,
	datad => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[7]~18_combout\);

-- Location: LCCOMB_X28_Y23_N0
\DUT|the_cpu_0|D_src1_reg[7]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src1_reg[7]~18_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(7),
	datac => \DUT|the_cpu_0|M_alu_result\(7),
	datad => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[7]~19_combout\);

-- Location: LCCOMB_X35_Y21_N6
\DUT|the_cpu_0|A_data_ram_ld16_data[14]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_inst_result\(14),
	datab => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datad => \DUT|the_cpu_0|A_inst_result\(30),
	combout => \DUT|the_cpu_0|A_data_ram_ld16_data[14]~4_combout\);

-- Location: LCCOMB_X35_Y23_N26
\DUT|the_cpu_0|A_wr_data_unfiltered[6]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_inst_result\(6),
	datab => \DUT|the_cpu_0|A_inst_result\(22),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[6]~29_combout\);

-- Location: LCCOMB_X35_Y23_N12
\DUT|the_cpu_0|A_wr_data_unfiltered[6]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_data_ram_ld16_data[14]~4_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[6]~29_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\,
	datad => \DUT|the_cpu_0|A_slow_inst_result\(6),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[6]~30_combout\);

-- Location: LCFF_X27_Y21_N21
\DUT|the_cpu_0|W_wr_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[6]~32_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(6));

-- Location: LCCOMB_X27_Y21_N28
\DUT|the_cpu_0|D_src1_reg[6]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[6]~32_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(6),
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[6]~21_combout\);

-- Location: LCCOMB_X27_Y21_N6
\DUT|the_cpu_0|D_src1_reg[6]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|W_wr_data\(6),
	datad => \DUT|the_cpu_0|D_src1_reg[6]~21_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[6]~22_combout\);

-- Location: LCFF_X36_Y21_N29
\DUT|the_cpu_0|A_shift_rot_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~17_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(5));

-- Location: LCCOMB_X36_Y20_N16
\DUT|the_cpu_0|A_data_ram_ld16_data[13]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_inst_result\(29),
	datab => \DUT|the_cpu_0|A_inst_result\(13),
	datac => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	combout => \DUT|the_cpu_0|A_data_ram_ld16_data[13]~5_combout\);

-- Location: LCCOMB_X36_Y20_N2
\DUT|the_cpu_0|A_wr_data_unfiltered[5]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_data_ram_ld16_data[13]~5_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\,
	datac => \DUT|the_cpu_0|A_inst_result\(5),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[5]~33_combout\);

-- Location: LCCOMB_X36_Y20_N20
\DUT|the_cpu_0|A_wr_data_unfiltered[5]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[5]~33_combout\,
	datac => \DUT|the_cpu_0|A_inst_result\(21),
	datad => \DUT|the_cpu_0|A_slow_inst_result\(5),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[5]~34_combout\);

-- Location: LCCOMB_X36_Y21_N30
\DUT|the_cpu_0|A_wr_data_unfiltered[5]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[5]~34_combout\,
	datab => \DUT|the_cpu_0|A_shift_rot_result\(5),
	datac => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_ctrl_shift_rot~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[5]~35_combout\);

-- Location: LCCOMB_X27_Y23_N6
\DUT|the_cpu_0|D_src1_reg[5]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[5]~36_combout\,
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	combout => \DUT|the_cpu_0|D_src1_reg[5]~24_combout\);

-- Location: LCFF_X36_Y21_N17
\DUT|the_cpu_0|A_shift_rot_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~19_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(4));

-- Location: LCCOMB_X34_Y22_N22
\DUT|the_cpu_0|A_data_ram_ld16_data[12]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datac => \DUT|the_cpu_0|A_inst_result\(28),
	datad => \DUT|the_cpu_0|A_inst_result\(12),
	combout => \DUT|the_cpu_0|A_data_ram_ld16_data[12]~6_combout\);

-- Location: LCCOMB_X36_Y20_N14
\DUT|the_cpu_0|A_wr_data_unfiltered[4]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_inst_result\(4),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\,
	datac => \DUT|the_cpu_0|A_inst_result\(20),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~37_combout\);

-- Location: LCCOMB_X36_Y20_N0
\DUT|the_cpu_0|A_wr_data_unfiltered[4]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_inst_result\(4),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~37_combout\,
	datac => \DUT|the_cpu_0|A_data_ram_ld16_data[12]~6_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~38_combout\);

-- Location: LCCOMB_X36_Y21_N10
\DUT|the_cpu_0|A_wr_data_unfiltered[4]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_shift_rot~regout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~38_combout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result\(4),
	datad => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~39_combout\);

-- Location: LCCOMB_X25_Y23_N24
\DUT|the_cpu_0|D_src1_reg[4]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~40_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(4),
	datad => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[4]~27_combout\);

-- Location: LCCOMB_X25_Y23_N10
\DUT|the_cpu_0|D_src1_reg[4]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(4),
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|D_src1_reg[4]~27_combout\,
	datad => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	combout => \DUT|the_cpu_0|D_src1_reg[4]~28_combout\);

-- Location: LCFF_X36_Y21_N21
\DUT|the_cpu_0|A_shift_rot_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~21_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(3));

-- Location: LCCOMB_X36_Y20_N26
\DUT|the_cpu_0|A_data_ram_ld16_data[11]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_inst_result\(11),
	datac => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datad => \DUT|the_cpu_0|A_inst_result\(27),
	combout => \DUT|the_cpu_0|A_data_ram_ld16_data[11]~7_combout\);

-- Location: LCCOMB_X36_Y20_N4
\DUT|the_cpu_0|A_wr_data_unfiltered[3]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\,
	datab => \DUT|the_cpu_0|A_data_ram_ld16_data[11]~7_combout\,
	datac => \DUT|the_cpu_0|A_inst_result\(3),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[3]~41_combout\);

-- Location: LCCOMB_X36_Y20_N22
\DUT|the_cpu_0|A_wr_data_unfiltered[3]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\,
	datab => \DUT|the_cpu_0|A_slow_inst_result\(3),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[3]~41_combout\,
	datad => \DUT|the_cpu_0|A_inst_result\(19),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[3]~42_combout\);

-- Location: LCCOMB_X36_Y21_N22
\DUT|the_cpu_0|A_wr_data_unfiltered[3]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[3]~42_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result\(3),
	datad => \DUT|the_cpu_0|A_ctrl_shift_rot~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[3]~43_combout\);

-- Location: LCFF_X29_Y18_N15
\DUT|the_cpu_0|M_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_iw\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(16));

-- Location: LCFF_X29_Y18_N13
\DUT|the_cpu_0|M_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_iw\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(15));

-- Location: LCFF_X29_Y18_N29
\DUT|the_cpu_0|M_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_iw\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(13));

-- Location: LCFF_X25_Y20_N13
\DUT|the_cpu_0|M_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_iw[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(12));

-- Location: LCCOMB_X29_Y18_N14
\DUT|the_cpu_0|M_op_eret~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_iw\(15),
	datab => \DUT|the_cpu_0|M_iw\(13),
	datac => \DUT|the_cpu_0|M_iw\(16),
	datad => \DUT|the_cpu_0|M_iw\(12),
	combout => \DUT|the_cpu_0|M_op_eret~0_combout\);

-- Location: LCFF_X30_Y21_N5
\DUT|the_cpu_0|M_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_iw[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(4));

-- Location: LCFF_X30_Y19_N5
\DUT|the_cpu_0|M_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_iw[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(0));

-- Location: LCFF_X46_Y16_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\);

-- Location: LCCOMB_X30_Y17_N14
\DUT|the_cpu_0|wait_for_one_post_bret_inst~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|wait_for_one_post_bret_inst~regout\,
	datab => \DUT|the_cpu_0|A_stall~0_combout\,
	datac => \DUT|the_cpu_0|hbreak_enabled~regout\,
	datad => \DUT|the_cpu_0|E_valid~0_combout\,
	combout => \DUT|the_cpu_0|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCCOMB_X30_Y17_N20
\DUT|the_cpu_0|wait_for_one_post_bret_inst~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	datac => \DUT|the_cpu_0|wait_for_one_post_bret_inst~0_combout\,
	combout => \DUT|the_cpu_0|wait_for_one_post_bret_inst~1_combout\);

-- Location: LCFF_X31_Y18_N21
\DUT|the_cpu_0|A_ctrl_dc_addr_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_ctrl_dc_addr_inv~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ctrl_dc_addr_inv~regout\);

-- Location: LCFF_X31_Y18_N11
\DUT|the_cpu_0|A_ctrl_dc_index_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_ctrl_dc_index_inv~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ctrl_dc_index_inv~regout\);

-- Location: LCCOMB_X31_Y18_N20
\DUT|the_cpu_0|A_dc_dcache_management_wr_en~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_dc_index_inv~regout\,
	datab => \DUT|the_cpu_0|A_dc_hit~regout\,
	datac => \DUT|the_cpu_0|A_ctrl_dc_addr_inv~regout\,
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|A_dc_dcache_management_wr_en~0_combout\);

-- Location: LCFF_X34_Y19_N31
\DUT|the_cpu_0|A_dc_rd_data_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[2]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_rd_data_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data_cnt\(2));

-- Location: LCFF_X34_Y19_N17
\DUT|the_cpu_0|A_dc_rd_data_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[1]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_rd_data_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data_cnt\(1));

-- Location: LCFF_X34_Y19_N27
\DUT|the_cpu_0|A_dc_rd_data_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[0]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_rd_data_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data_cnt\(0));

-- Location: LCCOMB_X35_Y19_N14
\DUT|the_cpu_0|Add12~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_rd_data_cnt\(3),
	datab => \DUT|the_cpu_0|A_dc_rd_data_cnt\(0),
	datac => \DUT|the_cpu_0|A_dc_rd_data_cnt\(2),
	datad => \DUT|the_cpu_0|A_dc_rd_data_cnt\(1),
	combout => \DUT|the_cpu_0|Add12~0_combout\);

-- Location: LCCOMB_X34_Y19_N12
\DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_rd_data_cnt[1]~0_combout\,
	datac => \DUT|the_cpu_0|Add12~0_combout\,
	datad => \DUT|the_cpu_0|d_readdatavalid_d1~regout\,
	combout => \DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[3]~0_combout\);

-- Location: LCCOMB_X34_Y19_N28
\DUT|the_cpu_0|A_dc_rd_data_cnt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datac => \DUT|the_cpu_0|A_dc_rd_data_cnt[1]~0_combout\,
	combout => \DUT|the_cpu_0|A_dc_rd_data_cnt[1]~1_combout\);

-- Location: LCCOMB_X35_Y16_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~3_combout\ = (\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\ & ((\DUT|the_jtag_uart_0|av_waitrequest~regout\) # 
-- ((\DUT|the_HEX0_s1|d1_reasons_to_wait~regout\ & \DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\)))) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\ & (\DUT|the_HEX0_s1|d1_reasons_to_wait~regout\ & 
-- ((\DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datab => \DUT|the_HEX0_s1|d1_reasons_to_wait~regout\,
	datac => \DUT|the_jtag_uart_0|av_waitrequest~regout\,
	datad => \DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~3_combout\);

-- Location: LCCOMB_X40_Y13_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~4_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\ & (!\DUT|the_lcd_0_control_slave|Equal1~1_combout\ & ((\DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\) # 
-- (!\DUT|the_lcd_0_control_slave|cpu_0_data_master_requests_lcd_0_control_slave~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_lcd_0_control_slave|cpu_0_data_master_requests_lcd_0_control_slave~0_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\,
	datac => \DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\,
	datad => \DUT|the_lcd_0_control_slave|Equal1~1_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~4_combout\);

-- Location: LCCOMB_X41_Y13_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~5_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~3_combout\) # ((\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~4_combout\) # 
-- ((\DUT|the_HEX1_s1|d1_reasons_to_wait~regout\ & \DUT|the_cpu_0_data_master|r_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~3_combout\,
	datab => \DUT|the_HEX1_s1|d1_reasons_to_wait~regout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~4_combout\,
	datad => \DUT|the_cpu_0_data_master|r_0~4_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~5_combout\);

-- Location: LCCOMB_X42_Y13_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~6_combout\ = (\DUT|the_HEX3_s1|d1_reasons_to_wait~regout\ & ((\DUT|the_cpu_0_data_master|r_0~5_combout\) # ((\DUT|the_cpu_0_data_master|r_0~6_combout\ & 
-- \DUT|the_HEX2_s1|d1_reasons_to_wait~regout\)))) # (!\DUT|the_HEX3_s1|d1_reasons_to_wait~regout\ & (\DUT|the_cpu_0_data_master|r_0~6_combout\ & (\DUT|the_HEX2_s1|d1_reasons_to_wait~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_HEX3_s1|d1_reasons_to_wait~regout\,
	datab => \DUT|the_cpu_0_data_master|r_0~6_combout\,
	datac => \DUT|the_HEX2_s1|d1_reasons_to_wait~regout\,
	datad => \DUT|the_cpu_0_data_master|r_0~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~6_combout\);

-- Location: LCCOMB_X15_Y13_N4
\DUT|the_cpu_0_data_master|r_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_1~6_combout\ = (\DUT|the_cpu_0|d_address_offset_field\(2) & (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\ & !\DUT|the_cpu_0|d_address_line_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(2),
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	datad => \DUT|the_cpu_0|d_address_line_field\(0),
	combout => \DUT|the_cpu_0_data_master|r_1~6_combout\);

-- Location: LCCOMB_X36_Y13_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~7_combout\ = (\DUT|the_HEX5_s1|d1_reasons_to_wait~regout\ & ((\DUT|the_cpu_0_data_master|r_1~6_combout\) # ((\DUT|the_cpu_0_data_master|r_0~7_combout\ & 
-- \DUT|the_HEX4_s1|d1_reasons_to_wait~regout\)))) # (!\DUT|the_HEX5_s1|d1_reasons_to_wait~regout\ & (\DUT|the_cpu_0_data_master|r_0~7_combout\ & ((\DUT|the_HEX4_s1|d1_reasons_to_wait~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_HEX5_s1|d1_reasons_to_wait~regout\,
	datab => \DUT|the_cpu_0_data_master|r_0~7_combout\,
	datac => \DUT|the_cpu_0_data_master|r_1~6_combout\,
	datad => \DUT|the_HEX4_s1|d1_reasons_to_wait~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~7_combout\);

-- Location: LCCOMB_X35_Y13_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~8_combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\ & (\DUT|the_HEX6_s1|d1_reasons_to_wait~regout\ & 
-- \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\,
	datac => \DUT|the_HEX6_s1|d1_reasons_to_wait~regout\,
	datad => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~8_combout\);

-- Location: LCFF_X36_Y14_N9
\DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~regout\);

-- Location: LCCOMB_X35_Y13_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~9_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~regout\) # ((\DUT|the_cpu_0_data_master|r_3~1_combout\ & 
-- \DUT|the_sysid_control_slave|d1_reasons_to_wait~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_data_master|r_3~1_combout\,
	datac => \DUT|the_sysid_control_slave|d1_reasons_to_wait~regout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~9_combout\);

-- Location: LCCOMB_X35_Y13_N30
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~10_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~9_combout\) # ((\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~8_combout\) # 
-- ((\DUT|the_HEX7_s1|d1_reasons_to_wait~regout\ & \DUT|the_cpu_0_data_master|r_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~9_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~8_combout\,
	datac => \DUT|the_HEX7_s1|d1_reasons_to_wait~regout\,
	datad => \DUT|the_cpu_0_data_master|r_1~8_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~10_combout\);

-- Location: LCCOMB_X38_Y13_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~11_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~5_combout\) # ((\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~10_combout\) # 
-- ((\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~7_combout\) # (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~5_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~10_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~7_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~11_combout\);

-- Location: LCCOMB_X31_Y18_N22
\DUT|the_cpu_0|A_dc_dcache_management_done_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_dc_addr_wb_inv~regout\,
	datab => \DUT|the_cpu_0|A_dc_dirty~regout\,
	datac => \DUT|the_cpu_0|A_ctrl_dc_index_wb_inv~regout\,
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_done~regout\,
	combout => \DUT|the_cpu_0|A_dc_dcache_management_done_nxt~0_combout\);

-- Location: LCFF_X31_Y18_N5
\DUT|the_cpu_0|A_ctrl_dc_nowb_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_ctrl_dc_nowb_inv~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ctrl_dc_nowb_inv~regout\);

-- Location: LCCOMB_X31_Y18_N4
\DUT|the_cpu_0|A_dc_dcache_management_done_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_dc_addr_wb_inv~regout\,
	datac => \DUT|the_cpu_0|A_ctrl_dc_nowb_inv~regout\,
	datad => \DUT|the_cpu_0|A_dc_hit~regout\,
	combout => \DUT|the_cpu_0|A_dc_dcache_management_done_nxt~1_combout\);

-- Location: LCCOMB_X31_Y18_N16
\DUT|the_cpu_0|A_dc_dcache_management_done_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_valid~regout\,
	datab => \DUT|the_cpu_0|A_dc_dcache_management_done_nxt~0_combout\,
	datac => \DUT|the_cpu_0|A_dc_dcache_management_done_nxt~1_combout\,
	datad => \DUT|the_cpu_0|A_stall~0_combout\,
	combout => \DUT|the_cpu_0|A_dc_dcache_management_done_nxt~combout\);

-- Location: LCFF_X30_Y19_N25
\DUT|the_cpu_0|M_A_dc_line_match_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Equal264~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_A_dc_line_match_d1~regout\);

-- Location: LCCOMB_X36_Y23_N12
\DUT|the_cpu_0|A_mul_cnt_nxt[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_stall~regout\,
	datab => \DUT|the_cpu_0|A_mul_cnt\(1),
	datac => \DUT|the_cpu_0|A_mul_cnt\(2),
	datad => \DUT|the_cpu_0|A_mul_cnt\(0),
	combout => \DUT|the_cpu_0|A_mul_cnt_nxt[2]~0_combout\);

-- Location: LCCOMB_X34_Y19_N22
\DUT|the_cpu_0|Equal264~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(6),
	datab => \DUT|the_cpu_0|A_mem_baddr\(6),
	datac => \DUT|the_cpu_0|M_alu_result\(5),
	datad => \DUT|the_cpu_0|A_mem_baddr\(5),
	combout => \DUT|the_cpu_0|Equal264~0_combout\);

-- Location: LCCOMB_X27_Y19_N22
\DUT|the_cpu_0|Equal264~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(8),
	datab => \DUT|the_cpu_0|A_mem_baddr\(8),
	datac => \DUT|the_cpu_0|A_mem_baddr\(7),
	datad => \DUT|the_cpu_0|M_alu_result\(7),
	combout => \DUT|the_cpu_0|Equal264~1_combout\);

-- Location: LCCOMB_X27_Y19_N8
\DUT|the_cpu_0|Equal264~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(9),
	datab => \DUT|the_cpu_0|A_mem_baddr\(9),
	datac => \DUT|the_cpu_0|M_alu_result\(10),
	datad => \DUT|the_cpu_0|A_mem_baddr\(10),
	combout => \DUT|the_cpu_0|Equal264~2_combout\);

-- Location: LCCOMB_X30_Y19_N24
\DUT|the_cpu_0|Equal264~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Equal264~1_combout\,
	datac => \DUT|the_cpu_0|Equal264~2_combout\,
	datad => \DUT|the_cpu_0|Equal264~0_combout\,
	combout => \DUT|the_cpu_0|Equal264~3_combout\);

-- Location: LCFF_X31_Y18_N1
\DUT|the_cpu_0|M_ctrl_dc_addr_wb_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Equal181~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_dc_addr_wb_inv~regout\);

-- Location: LCFF_X29_Y16_N7
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[0]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_counter_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter\(0));

-- Location: LCCOMB_X22_Y18_N14
\DUT|the_cpu_0|F_ic_hit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(9),
	datab => \DUT|the_cpu_0|F_pc\(11),
	datac => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(8),
	datad => \DUT|the_cpu_0|F_pc\(10),
	combout => \DUT|the_cpu_0|F_ic_hit~0_combout\);

-- Location: LCCOMB_X25_Y17_N24
\DUT|the_cpu_0|F_ic_valid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(0),
	datab => \DUT|the_cpu_0|F_pc\(1),
	datac => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(6),
	datad => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(4),
	combout => \DUT|the_cpu_0|F_ic_valid~0_combout\);

-- Location: LCCOMB_X25_Y17_N10
\DUT|the_cpu_0|F_ic_valid~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(7),
	datab => \DUT|the_cpu_0|F_pc\(0),
	datac => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(5),
	datad => \DUT|the_cpu_0|F_ic_valid~0_combout\,
	combout => \DUT|the_cpu_0|F_ic_valid~1_combout\);

-- Location: LCCOMB_X25_Y17_N12
\DUT|the_cpu_0|F_ic_valid~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(0),
	datab => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(0),
	datac => \DUT|the_cpu_0|F_pc\(1),
	datad => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(1),
	combout => \DUT|the_cpu_0|F_ic_valid~2_combout\);

-- Location: LCCOMB_X25_Y17_N30
\DUT|the_cpu_0|F_ic_valid~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_valid~2_combout\,
	datab => \DUT|the_cpu_0|F_pc\(1),
	datac => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(2),
	datad => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(3),
	combout => \DUT|the_cpu_0|F_ic_valid~3_combout\);

-- Location: LCCOMB_X22_Y20_N8
\DUT|the_cpu_0|Equal237~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|F_pc\(22),
	datad => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(20),
	combout => \DUT|the_cpu_0|Equal237~0_combout\);

-- Location: LCCOMB_X22_Y20_N10
\DUT|the_cpu_0|F_ic_hit~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_valid~1_combout\,
	datab => \DUT|the_cpu_0|Equal237~0_combout\,
	datac => \DUT|the_cpu_0|F_pc\(2),
	datad => \DUT|the_cpu_0|F_ic_valid~3_combout\,
	combout => \DUT|the_cpu_0|F_ic_hit~7_combout\);

-- Location: LCCOMB_X31_Y17_N20
\DUT|the_cpu_0|F_kill~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(14),
	datab => \DUT|the_cpu_0|D_iw\(11),
	datac => \DUT|the_cpu_0|D_iw\(15),
	datad => \DUT|the_cpu_0|D_iw\(13),
	combout => \DUT|the_cpu_0|F_kill~0_combout\);

-- Location: LCCOMB_X31_Y17_N6
\DUT|the_cpu_0|F_kill~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_kill~0_combout\,
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|D_iw\(12),
	combout => \DUT|the_cpu_0|F_kill~1_combout\);

-- Location: LCFF_X31_Y16_N3
\DUT|the_cpu_0|D_ctrl_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ctrl_br~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_ctrl_br~regout\);

-- Location: LCFF_X31_Y16_N21
\DUT|the_cpu_0|D_ctrl_br_uncond\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ctrl_br_uncond~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_ctrl_br_uncond~regout\);

-- Location: LCCOMB_X31_Y16_N6
\DUT|the_cpu_0|D_br_pred_taken~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_br_uncond~regout\,
	datac => \DUT|the_cpu_0|D_bht_data\(1),
	datad => \DUT|the_cpu_0|D_ctrl_br~regout\,
	combout => \DUT|the_cpu_0|D_br_pred_taken~0_combout\);

-- Location: LCCOMB_X22_Y17_N4
\DUT|the_cpu_0|F_ic_fill_same_tag_line~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_tag\(0),
	datab => \DUT|the_cpu_0|F_pc\(10),
	datac => \DUT|the_cpu_0|ic_fill_tag\(1),
	datad => \DUT|the_cpu_0|F_pc\(11),
	combout => \DUT|the_cpu_0|F_ic_fill_same_tag_line~0_combout\);

-- Location: LCCOMB_X22_Y17_N8
\DUT|the_cpu_0|F_ic_fill_same_tag_line~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(12),
	datab => \DUT|the_cpu_0|ic_fill_tag\(2),
	datac => \DUT|the_cpu_0|ic_fill_tag\(3),
	datad => \DUT|the_cpu_0|F_pc\(13),
	combout => \DUT|the_cpu_0|F_ic_fill_same_tag_line~1_combout\);

-- Location: LCCOMB_X22_Y17_N20
\DUT|the_cpu_0|F_ic_fill_same_tag_line~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(14),
	datab => \DUT|the_cpu_0|ic_fill_tag\(4),
	datac => \DUT|the_cpu_0|ic_fill_tag\(5),
	datad => \DUT|the_cpu_0|F_pc\(15),
	combout => \DUT|the_cpu_0|F_ic_fill_same_tag_line~2_combout\);

-- Location: LCCOMB_X22_Y17_N18
\DUT|the_cpu_0|F_ic_fill_same_tag_line~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(17),
	datab => \DUT|the_cpu_0|F_pc\(16),
	datac => \DUT|the_cpu_0|ic_fill_tag\(7),
	datad => \DUT|the_cpu_0|ic_fill_tag\(6),
	combout => \DUT|the_cpu_0|F_ic_fill_same_tag_line~3_combout\);

-- Location: LCCOMB_X22_Y17_N10
\DUT|the_cpu_0|F_ic_fill_same_tag_line~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_fill_same_tag_line~2_combout\,
	datab => \DUT|the_cpu_0|F_ic_fill_same_tag_line~0_combout\,
	datac => \DUT|the_cpu_0|F_ic_fill_same_tag_line~1_combout\,
	datad => \DUT|the_cpu_0|F_ic_fill_same_tag_line~3_combout\,
	combout => \DUT|the_cpu_0|F_ic_fill_same_tag_line~4_combout\);

-- Location: LCCOMB_X21_Y16_N6
\DUT|the_cpu_0|F_ic_fill_same_tag_line~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(18),
	datab => \DUT|the_cpu_0|ic_fill_tag\(8),
	datac => \DUT|the_cpu_0|ic_fill_tag\(9),
	datad => \DUT|the_cpu_0|F_pc\(19),
	combout => \DUT|the_cpu_0|F_ic_fill_same_tag_line~5_combout\);

-- Location: LCFF_X21_Y16_N31
\DUT|the_nios_system_clock_0|slave_FSM|slave_state.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_FSM|Selector3~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_FSM|slave_state.001~regout\);

-- Location: LCCOMB_X37_Y14_N12
\DUT|the_nios_system_clock_2|slave_FSM|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|slave_FSM|Selector0~0_combout\ = (\DUT|the_nios_system_clock_2|slave_FSM|slave_state.010~regout\ & (((\DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_out~combout\)))) # 
-- (!\DUT|the_nios_system_clock_2|slave_FSM|slave_state.010~regout\ & (!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_write~0_combout\ & (!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|slave_FSM|slave_state.010~regout\,
	datab => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_write~0_combout\,
	datac => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datad => \DUT|the_nios_system_clock_2|read_done_edge_to_pulse|data_out~combout\,
	combout => \DUT|the_nios_system_clock_2|slave_FSM|Selector0~0_combout\);

-- Location: LCFF_X38_Y18_N29
\DUT|the_nios_system_clock_2|master_FSM|master_read_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|master_FSM|master_read_done~0_combout\,
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|master_FSM|master_read_done~regout\);

-- Location: LCFF_X38_Y19_N27
\DUT|the_cpu_0|A_slow_inst_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(31));

-- Location: LCCOMB_X34_Y20_N2
\DUT|the_cpu_0|A_wr_data_unfiltered[31]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_inst_result\(31),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datac => \DUT|the_cpu_0|A_slow_inst_result\(31),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~46_combout\);

-- Location: LCFF_X34_Y23_N13
\DUT|the_cpu_0|W_wr_data[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~48_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(31));

-- Location: LCCOMB_X32_Y21_N26
\DUT|the_cpu_0|D_src2_reg[29]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datab => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[29]~54_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[29]~58_combout\);

-- Location: LCFF_X32_Y21_N1
\DUT|the_cpu_0|W_wr_data[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[29]~54_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(29));

-- Location: LCCOMB_X32_Y21_N12
\DUT|the_cpu_0|D_src2_reg[29]~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(29),
	datab => \DUT|the_cpu_0|D_src2_reg[29]~58_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(29),
	datad => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[29]~59_combout\);

-- Location: LCCOMB_X32_Y21_N6
\DUT|the_cpu_0|D_src1_reg[29]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[29]~54_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[29]~39_combout\);

-- Location: LCCOMB_X32_Y21_N8
\DUT|the_cpu_0|D_src1_reg[29]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(29),
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(29),
	datad => \DUT|the_cpu_0|D_src1_reg[29]~39_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[29]~40_combout\);

-- Location: LCCOMB_X34_Y22_N14
\DUT|the_cpu_0|D_src1_reg[28]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(28),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[28]~57_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[28]~42_combout\);

-- Location: LCCOMB_X34_Y22_N16
\DUT|the_cpu_0|D_src1_reg[28]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(28),
	datac => \DUT|the_cpu_0|D_src1_reg[28]~42_combout\,
	datad => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	combout => \DUT|the_cpu_0|D_src1_reg[28]~43_combout\);

-- Location: LCCOMB_X29_Y22_N10
\DUT|the_cpu_0|D_src2[27]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(17),
	datab => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	datac => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2[27]~7_combout\);

-- Location: LCCOMB_X32_Y24_N18
\DUT|the_cpu_0|D_src2_reg[27]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[27]~60_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[27]~62_combout\);

-- Location: LCFF_X32_Y24_N17
\DUT|the_cpu_0|W_wr_data[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[27]~60_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(27));

-- Location: LCCOMB_X32_Y24_N20
\DUT|the_cpu_0|D_src2_reg[27]~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(27),
	datab => \DUT|the_cpu_0|D_src2_reg[27]~62_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(27),
	combout => \DUT|the_cpu_0|D_src2_reg[27]~63_combout\);

-- Location: LCCOMB_X29_Y22_N28
\DUT|the_cpu_0|D_src2[26]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	datab => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	datac => \DUT|the_cpu_0|D_iw\(16),
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2[26]~9_combout\);

-- Location: LCCOMB_X31_Y24_N2
\DUT|the_cpu_0|D_src2_reg[26]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[26]~63_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(26),
	combout => \DUT|the_cpu_0|D_src2_reg[26]~64_combout\);

-- Location: LCCOMB_X31_Y24_N20
\DUT|the_cpu_0|D_src2_reg[26]~65\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[26]~64_combout\,
	datab => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datac => \DUT|the_cpu_0|W_wr_data\(26),
	datad => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[26]~65_combout\);

-- Location: LCFF_X38_Y19_N15
\DUT|the_cpu_0|A_slow_inst_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(25));

-- Location: LCCOMB_X37_Y20_N28
\DUT|the_cpu_0|A_wr_data_unfiltered[25]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_inst_result\(25),
	datac => \DUT|the_cpu_0|A_slow_inst_result\(25),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[25]~64_combout\);

-- Location: LCFF_X33_Y24_N13
\DUT|the_cpu_0|A_shift_rot_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~35_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(25));

-- Location: LCCOMB_X33_Y24_N6
\DUT|the_cpu_0|A_wr_data_unfiltered[25]~65\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[25]~64_combout\,
	datab => \DUT|the_cpu_0|A_shift_rot_result\(25),
	datac => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[25]~65_combout\);

-- Location: LCCOMB_X29_Y24_N20
\DUT|the_cpu_0|D_src2_reg[25]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[25]~66_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[25]~66_combout\);

-- Location: LCFF_X29_Y24_N27
\DUT|the_cpu_0|W_wr_data[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[25]~66_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(25));

-- Location: LCCOMB_X29_Y24_N6
\DUT|the_cpu_0|D_src2_reg[25]~67\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(25),
	datab => \DUT|the_cpu_0|W_wr_data\(25),
	datac => \DUT|the_cpu_0|D_src2_reg[25]~66_combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[25]~67_combout\);

-- Location: LCCOMB_X29_Y24_N16
\DUT|the_cpu_0|D_src1_reg[25]~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[25]~66_combout\,
	datac => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datad => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[25]~51_combout\);

-- Location: LCCOMB_X29_Y24_N10
\DUT|the_cpu_0|D_src1_reg[25]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src1_reg[25]~51_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(25),
	datac => \DUT|the_cpu_0|M_alu_result\(25),
	datad => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[25]~52_combout\);

-- Location: LCFF_X38_Y19_N1
\DUT|the_cpu_0|A_slow_inst_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(24));

-- Location: LCCOMB_X33_Y23_N0
\DUT|the_cpu_0|A_wr_data_unfiltered[24]~67\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datac => \DUT|the_cpu_0|A_slow_inst_result\(24),
	datad => \DUT|the_cpu_0|A_inst_result\(24),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[24]~67_combout\);

-- Location: LCFF_X33_Y24_N1
\DUT|the_cpu_0|A_shift_rot_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~37_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(24));

-- Location: LCCOMB_X33_Y24_N10
\DUT|the_cpu_0|A_wr_data_unfiltered[24]~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_shift_rot_result\(24),
	datac => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[24]~67_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[24]~68_combout\);

-- Location: LCCOMB_X23_Y22_N2
\DUT|the_cpu_0|D_src2_reg[23]~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[23]~72_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datad => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \DUT|the_cpu_0|D_src2_reg[23]~70_combout\);

-- Location: LCCOMB_X23_Y22_N12
\DUT|the_cpu_0|D_src2_reg[23]~71\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(23),
	datab => \DUT|the_cpu_0|D_src2_reg[23]~70_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(23),
	combout => \DUT|the_cpu_0|D_src2_reg[23]~71_combout\);

-- Location: LCCOMB_X29_Y22_N4
\DUT|the_cpu_0|D_src2[22]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(12),
	datab => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	datac => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2[22]~17_combout\);

-- Location: LCFF_X38_Y19_N13
\DUT|the_cpu_0|A_slow_inst_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[6]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(22));

-- Location: LCCOMB_X34_Y23_N20
\DUT|the_cpu_0|A_wr_data_unfiltered[22]~73\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datac => \DUT|the_cpu_0|A_slow_inst_result\(22),
	datad => \DUT|the_cpu_0|A_inst_result\(22),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[22]~73_combout\);

-- Location: LCFF_X34_Y23_N7
\DUT|the_cpu_0|A_shift_rot_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~41_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(22));

-- Location: LCCOMB_X34_Y23_N0
\DUT|the_cpu_0|A_wr_data_unfiltered[22]~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_result\(22),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[22]~73_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datad => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[22]~74_combout\);

-- Location: LCCOMB_X28_Y22_N30
\DUT|the_cpu_0|D_src2[21]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(21),
	datab => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datac => \DUT|the_cpu_0|D_iw\(11),
	datad => \DUT|the_cpu_0|D_ctrl_unsigned_lo_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2[21]~19_combout\);

-- Location: LCCOMB_X28_Y22_N2
\DUT|the_cpu_0|D_src2[21]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	datab => \DUT|the_cpu_0|D_src2[21]~19_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	datad => \DUT|the_cpu_0|D_src2_reg[21]~105_combout\,
	combout => \DUT|the_cpu_0|D_src2[21]~20_combout\);

-- Location: LCFF_X33_Y24_N17
\DUT|the_cpu_0|A_shift_rot_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~45_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(20));

-- Location: LCCOMB_X25_Y22_N10
\DUT|the_cpu_0|D_src2_reg[20]~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(20),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[20]~81_combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[20]~76_combout\);

-- Location: LCFF_X25_Y22_N25
\DUT|the_cpu_0|W_wr_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[20]~81_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(20));

-- Location: LCCOMB_X25_Y22_N12
\DUT|the_cpu_0|D_src2_reg[20]~77\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|W_wr_data\(20),
	datad => \DUT|the_cpu_0|D_src2_reg[20]~76_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[20]~77_combout\);

-- Location: LCCOMB_X29_Y22_N8
\DUT|the_cpu_0|D_src2[19]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datab => \DUT|the_cpu_0|D_iw\(9),
	datac => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	datad => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	combout => \DUT|the_cpu_0|D_src2[19]~23_combout\);

-- Location: LCFF_X24_Y22_N25
\DUT|the_cpu_0|W_wr_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[19]~84_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(19));

-- Location: LCCOMB_X24_Y22_N20
\DUT|the_cpu_0|D_src2[19]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[19]~107_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	datad => \DUT|the_cpu_0|D_src2[19]~23_combout\,
	combout => \DUT|the_cpu_0|D_src2[19]~24_combout\);

-- Location: LCCOMB_X29_Y22_N26
\DUT|the_cpu_0|D_src2[18]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datab => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	datac => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	datad => \DUT|the_cpu_0|D_iw\(8),
	combout => \DUT|the_cpu_0|D_src2[18]~25_combout\);

-- Location: LCFF_X35_Y23_N25
\DUT|the_cpu_0|A_shift_rot_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~49_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(18));

-- Location: LCCOMB_X30_Y20_N20
\DUT|the_cpu_0|D_src2[18]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2[18]~25_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[18]~108_combout\,
	datad => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	combout => \DUT|the_cpu_0|D_src2[18]~26_combout\);

-- Location: LCCOMB_X30_Y20_N6
\DUT|the_cpu_0|D_src1_reg[18]~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[18]~87_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(18),
	datad => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[18]~72_combout\);

-- Location: LCCOMB_X30_Y22_N26
\DUT|the_cpu_0|D_src2_reg[17]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[17]~90_combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[17]~82_combout\);

-- Location: LCFF_X37_Y20_N25
\DUT|the_cpu_0|A_slow_inst_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[0]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(16));

-- Location: LCCOMB_X33_Y23_N28
\DUT|the_cpu_0|A_wr_data_unfiltered[16]~91\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_inst_result\(16),
	datab => \DUT|the_cpu_0|A_inst_result\(16),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[16]~91_combout\);

-- Location: LCFF_X33_Y24_N5
\DUT|the_cpu_0|A_shift_rot_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~53_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(16));

-- Location: LCCOMB_X33_Y23_N16
\DUT|the_cpu_0|A_wr_data_unfiltered[16]~92\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_result\(16),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[16]~91_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datad => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[16]~92_combout\);

-- Location: LCCOMB_X34_Y20_N4
\DUT|the_cpu_0|A_wr_data_unfiltered[15]~94\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datab => \DUT|the_cpu_0|A_data_ram_ld16_data[15]~3_combout\,
	datac => \DUT|the_cpu_0|A_slow_inst_result\(15),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[15]~94_combout\);

-- Location: LCFF_X35_Y21_N25
\DUT|the_cpu_0|A_shift_rot_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~57_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(14));

-- Location: LCCOMB_X34_Y21_N26
\DUT|the_cpu_0|D_src2_reg[14]~88\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[14]~99_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(14),
	combout => \DUT|the_cpu_0|D_src2_reg[14]~88_combout\);

-- Location: LCCOMB_X34_Y21_N4
\DUT|the_cpu_0|D_src2_reg[14]~89\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datab => \DUT|the_cpu_0|W_wr_data\(14),
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[14]~88_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[14]~89_combout\);

-- Location: LCCOMB_X36_Y20_N8
\DUT|the_cpu_0|A_wr_data_unfiltered[13]~100\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datab => \DUT|the_cpu_0|A_slow_inst_result\(13),
	datac => \DUT|the_cpu_0|A_data_ram_ld16_data[13]~5_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[13]~100_combout\);

-- Location: LCCOMB_X33_Y22_N20
\DUT|the_cpu_0|D_src2_reg[13]~90\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[13]~102_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[13]~90_combout\);

-- Location: LCCOMB_X33_Y22_N10
\DUT|the_cpu_0|D_src1_reg[13]~87\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[13]~102_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[13]~87_combout\);

-- Location: LCCOMB_X36_Y20_N10
\DUT|the_cpu_0|A_wr_data_unfiltered[12]~103\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datab => \DUT|the_cpu_0|A_slow_inst_result\(12),
	datac => \DUT|the_cpu_0|A_data_ram_ld16_data[12]~6_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~103_combout\);

-- Location: LCFF_X36_Y21_N7
\DUT|the_cpu_0|A_shift_rot_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~61_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(12));

-- Location: LCCOMB_X36_Y21_N8
\DUT|the_cpu_0|A_wr_data_unfiltered[12]~104\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~103_combout\,
	datab => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	datad => \DUT|the_cpu_0|A_shift_rot_result\(12),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~104_combout\);

-- Location: LCCOMB_X23_Y21_N24
\DUT|the_cpu_0|D_src2_reg[12]~92\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(12),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~105_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[12]~92_combout\);

-- Location: LCCOMB_X36_Y20_N12
\DUT|the_cpu_0|A_wr_data_unfiltered[11]~106\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_inst_result\(11),
	datab => \DUT|the_cpu_0|A_data_ram_ld16_data[11]~7_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[11]~106_combout\);

-- Location: LCFF_X36_Y21_N19
\DUT|the_cpu_0|A_shift_rot_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~63_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(11));

-- Location: LCCOMB_X36_Y21_N4
\DUT|the_cpu_0|A_wr_data_unfiltered[11]~107\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[11]~106_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	datac => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datad => \DUT|the_cpu_0|A_shift_rot_result\(11),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[11]~107_combout\);

-- Location: LCCOMB_X29_Y21_N16
\DUT|the_cpu_0|D_src2_reg[11]~94\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datab => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datac => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[11]~108_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[11]~94_combout\);

-- Location: LCCOMB_X36_Y14_N2
\DUT|the_cpu_0_data_master|p1_cpu_0_data_master_latency_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|p1_cpu_0_data_master_latency_counter~0_combout\ = (\DUT|the_cpu_0|d_read~regout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|d_read~regout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	combout => \DUT|the_cpu_0_data_master|p1_cpu_0_data_master_latency_counter~0_combout\);

-- Location: LCCOMB_X32_Y15_N2
\DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(1),
	datab => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(0),
	datac => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(2),
	datad => \DUT|the_cpu_0_data_master|p1_cpu_0_data_master_latency_counter~0_combout\,
	combout => \DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[2]~1_combout\);

-- Location: LCCOMB_X32_Y15_N12
\DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	datab => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(0),
	datac => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(1),
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[1]~2_combout\);

-- Location: LCCOMB_X32_Y15_N14
\DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	datac => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(0),
	datad => \DUT|the_cpu_0|A_dc_fill_starting~0_combout\,
	combout => \DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[0]~3_combout\);

-- Location: LCCOMB_X31_Y15_N2
\DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wr_data_cnt\(1),
	datab => \DUT|the_cpu_0|A_dc_wr_data_cnt\(0),
	datac => \DUT|the_cpu_0|A_dc_wr_data_cnt\(2),
	datad => \DUT|the_cpu_0|av_wr_data_transfer~0_combout\,
	combout => \DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[2]~1_combout\);

-- Location: LCCOMB_X31_Y15_N20
\DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	datab => \DUT|the_cpu_0|d_write~regout\,
	datac => \DUT|the_cpu_0|A_dc_wr_data_cnt\(1),
	datad => \DUT|the_cpu_0|A_dc_wr_data_cnt\(0),
	combout => \DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[1]~2_combout\);

-- Location: LCCOMB_X31_Y15_N30
\DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	datab => \DUT|the_cpu_0|d_write~regout\,
	datac => \DUT|the_cpu_0|A_dc_wr_data_cnt\(0),
	datad => \DUT|the_cpu_0|A_dc_wb_wr_starting~combout\,
	combout => \DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[0]~3_combout\);

-- Location: LCFF_X21_Y18_N21
\DUT|the_cpu_0|D_pc_plus_one[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[21]~42_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(21));

-- Location: LCFF_X21_Y18_N15
\DUT|the_cpu_0|D_pc_plus_one[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[18]~36_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(18));

-- Location: LCFF_X21_Y18_N7
\DUT|the_cpu_0|D_pc_plus_one[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[14]~28_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(14));

-- Location: LCFF_X21_Y18_N1
\DUT|the_cpu_0|D_pc_plus_one[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[11]~22_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(11));

-- Location: LCCOMB_X22_Y18_N8
\DUT|the_cpu_0|D_extra_pc[10]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc_plus_one\(10),
	datab => \DUT|the_cpu_0|D_bht_data\(1),
	datac => \DUT|the_cpu_0|Add1~2_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \DUT|the_cpu_0|D_extra_pc[10]~2_combout\);

-- Location: LCCOMB_X20_Y18_N22
\DUT|the_cpu_0|D_extra_pc[21]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_bht_data\(1),
	datab => \DUT|the_cpu_0|Add1~24_combout\,
	datac => \DUT|the_cpu_0|D_pc_plus_one\(21),
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \DUT|the_cpu_0|D_extra_pc[21]~3_combout\);

-- Location: LCCOMB_X22_Y19_N22
\DUT|the_cpu_0|D_extra_pc[13]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	datab => \DUT|the_cpu_0|Add1~8_combout\,
	datac => \DUT|the_cpu_0|D_pc_plus_one\(13),
	datad => \DUT|the_cpu_0|D_bht_data\(1),
	combout => \DUT|the_cpu_0|D_extra_pc[13]~11_combout\);

-- Location: LCCOMB_X23_Y20_N2
\DUT|the_cpu_0|D_extra_pc[11]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add1~4_combout\,
	datab => \DUT|the_cpu_0|D_pc_plus_one\(11),
	datac => \DUT|the_cpu_0|D_bht_data\(1),
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \DUT|the_cpu_0|D_extra_pc[11]~13_combout\);

-- Location: LCFF_X21_Y19_N19
\DUT|the_cpu_0|D_pc_plus_one[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[4]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(4));

-- Location: LCCOMB_X23_Y19_N8
\DUT|the_cpu_0|D_extra_pc[4]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_bht_data\(1),
	datab => \DUT|the_cpu_0|D_pc_plus_one\(4),
	datac => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \DUT|the_cpu_0|D_br_taken_waddr_partial\(4),
	combout => \DUT|the_cpu_0|D_extra_pc[4]~14_combout\);

-- Location: LCFF_X21_Y19_N29
\DUT|the_cpu_0|D_pc_plus_one[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[9]~18_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(9));

-- Location: LCCOMB_X29_Y18_N16
\DUT|the_cpu_0|D_extra_pc[9]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_br_taken_waddr_partial\(9),
	datab => \DUT|the_cpu_0|D_bht_data\(1),
	datac => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \DUT|the_cpu_0|D_pc_plus_one\(9),
	combout => \DUT|the_cpu_0|D_extra_pc[9]~15_combout\);

-- Location: LCFF_X21_Y19_N23
\DUT|the_cpu_0|D_pc_plus_one[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[6]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(6));

-- Location: LCFF_X21_Y19_N15
\DUT|the_cpu_0|D_pc_plus_one[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[2]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(2));

-- Location: LCFF_X21_Y19_N13
\DUT|the_cpu_0|D_pc_plus_one[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[1]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(1));

-- Location: LCCOMB_X22_Y19_N28
\DUT|the_cpu_0|D_extra_pc[1]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc_plus_one\(1),
	datab => \DUT|the_cpu_0|D_bht_data\(1),
	datac => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \DUT|the_cpu_0|D_br_taken_waddr_partial\(1),
	combout => \DUT|the_cpu_0|D_extra_pc[1]~22_combout\);

-- Location: LCFF_X49_Y16_N25
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~1_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(1));

-- Location: LCFF_X44_Y19_N9
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X43_Y21_N26
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCFF_X44_Y21_N19
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X43_Y22_N0
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datab => \auto_hub|node_ena[2]~reg0_regout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCFF_X19_Y14_N27
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[1]~1_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(1));

-- Location: LCFF_X17_Y12_N15
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[3]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(3));

-- Location: LCFF_X18_Y12_N9
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[7]~7_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(7));

-- Location: LCFF_X17_Y12_N25
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[8]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(8));

-- Location: LCFF_X18_Y12_N21
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[9]~9_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(9));

-- Location: LCFF_X18_Y12_N7
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[10]~10_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(10));

-- Location: LCFF_X18_Y13_N23
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[11]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(11));

-- Location: LCFF_X17_Y13_N15
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[12]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(12));

-- Location: LCFF_X18_Y14_N1
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[14]~14_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(14));

-- Location: LCFF_X30_Y19_N13
\DUT|the_cpu_0|A_dc_xfer_rd_data_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_rd_data_active~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_rd_data_active~regout\);

-- Location: LCFF_X27_Y18_N13
\DUT|the_cpu_0|A_dc_rd_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[10]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(10));

-- Location: LCFF_X29_Y20_N13
\DUT|the_cpu_0|A_dc_rd_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[16]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(16));

-- Location: LCFF_X29_Y19_N11
\DUT|the_cpu_0|A_dc_rd_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(23),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(23));

-- Location: LCCOMB_X11_Y12_N6
\DUT|the_sdram_0|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector39~0_combout\ = (\DUT|the_sdram_0|m_count\(0) & (((\DUT|the_sdram_0|m_state.000000001~regout\) # (!\DUT|the_sdram_0|init_done~regout\)) # (!\DUT|the_sdram_0|refresh_request~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|refresh_request~regout\,
	datab => \DUT|the_sdram_0|m_count\(0),
	datac => \DUT|the_sdram_0|init_done~regout\,
	datad => \DUT|the_sdram_0|m_state.000000001~regout\,
	combout => \DUT|the_sdram_0|Selector39~0_combout\);

-- Location: LCCOMB_X10_Y13_N30
\DUT|the_sdram_0|Selector39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector39~1_combout\ = (!\DUT|the_sdram_0|m_state.000100000~regout\ & ((!\DUT|the_sdram_0|m_state.000000100~regout\) # (!\DUT|the_sdram_0|m_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000100000~regout\,
	datab => \DUT|the_sdram_0|m_count\(1),
	datac => \DUT|the_sdram_0|m_state.000000100~regout\,
	combout => \DUT|the_sdram_0|Selector39~1_combout\);

-- Location: LCCOMB_X10_Y12_N28
\DUT|the_sdram_0|Selector39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector39~2_combout\ = (\DUT|the_sdram_0|Selector39~0_combout\ & (\DUT|the_sdram_0|Selector39~1_combout\ & ((!\DUT|the_sdram_0|m_next~21_combout\) # (!\DUT|the_sdram_0|m_state.000001000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector39~0_combout\,
	datab => \DUT|the_sdram_0|m_state.000001000~regout\,
	datac => \DUT|the_sdram_0|Selector39~1_combout\,
	datad => \DUT|the_sdram_0|m_next~21_combout\,
	combout => \DUT|the_sdram_0|Selector39~2_combout\);

-- Location: LCCOMB_X10_Y12_N30
\DUT|the_sdram_0|Selector39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector39~3_combout\ = (\DUT|the_sdram_0|m_state.000100000~regout\ & (!\DUT|the_sdram_0|m_count\(0) & (\DUT|the_sdram_0|m_count\(1)))) # (!\DUT|the_sdram_0|m_state.000100000~regout\ & (((!\DUT|the_sdram_0|m_count\(0) & 
-- \DUT|the_sdram_0|m_count\(1))) # (!\DUT|the_sdram_0|m_state.000000100~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000100000~regout\,
	datab => \DUT|the_sdram_0|m_count\(0),
	datac => \DUT|the_sdram_0|m_count\(1),
	datad => \DUT|the_sdram_0|m_state.000000100~regout\,
	combout => \DUT|the_sdram_0|Selector39~3_combout\);

-- Location: LCCOMB_X11_Y12_N18
\DUT|the_sdram_0|Selector39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector39~4_combout\ = (\DUT|the_sdram_0|Selector39~2_combout\) # ((\DUT|the_sdram_0|Selector38~3_combout\ & (\DUT|the_sdram_0|Selector39~3_combout\ & \DUT|the_sdram_0|m_state.000000001~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector38~3_combout\,
	datab => \DUT|the_sdram_0|Selector39~2_combout\,
	datac => \DUT|the_sdram_0|Selector39~3_combout\,
	datad => \DUT|the_sdram_0|m_state.000000001~regout\,
	combout => \DUT|the_sdram_0|Selector39~4_combout\);

-- Location: LCFF_X28_Y15_N5
\DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~regout\);

-- Location: LCCOMB_X28_Y15_N12
\DUT|the_nios_system_clock_0|write_request_edge_to_pulse|data_out\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|write_request_edge_to_pulse|data_out~combout\ = \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|dreg\(0) $ (\DUT|the_nios_system_clock_0|write_request_edge_to_pulse|data_in_d1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|dreg\(0),
	datac => \DUT|the_nios_system_clock_0|write_request_edge_to_pulse|data_in_d1~regout\,
	combout => \DUT|the_nios_system_clock_0|write_request_edge_to_pulse|data_out~combout\);

-- Location: LCFF_X30_Y11_N13
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p1_stage_1~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_1~regout\);

-- Location: LCCOMB_X34_Y12_N16
\DUT|the_nios_system_clock_1|write_request_edge_to_pulse|data_out\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|write_request_edge_to_pulse|data_out~combout\ = \DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|dreg\(0) $ (\DUT|the_nios_system_clock_1|write_request_edge_to_pulse|data_in_d1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|dreg\(0),
	datac => \DUT|the_nios_system_clock_1|write_request_edge_to_pulse|data_in_d1~regout\,
	combout => \DUT|the_nios_system_clock_1|write_request_edge_to_pulse|data_out~combout\);

-- Location: LCFF_X30_Y11_N7
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p1_stage_1~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_1~regout\);

-- Location: LCCOMB_X11_Y11_N16
\DUT|the_sdram_0|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector13~0_combout\ = (\DUT|the_sdram_0|i_state.011~regout\ & ((\DUT|the_sdram_0|i_count\(0)) # (\DUT|the_sdram_0|i_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|i_count\(0),
	datac => \DUT|the_sdram_0|i_count\(1),
	datad => \DUT|the_sdram_0|i_state.011~regout\,
	combout => \DUT|the_sdram_0|Selector13~0_combout\);

-- Location: LCFF_X30_Y18_N15
\DUT|the_cpu_0|A_valid_wrctl_ienable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_ienable_reg_irq0_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_valid_wrctl_ienable~regout\);

-- Location: LCFF_X28_Y18_N27
\DUT|the_cpu_0|E_wr_dst_reg_from_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_wr_dst_reg~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_wr_dst_reg_from_D~regout\);

-- Location: LCCOMB_X24_Y18_N20
\DUT|the_cpu_0|M_regnum_b_cmp_F~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_wr_dst_reg_from_E~regout\,
	datac => \DUT|the_cpu_0|M_dst_regnum\(4),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \DUT|the_cpu_0|M_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X22_Y18_N18
\DUT|the_cpu_0|A_regnum_b_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dst_regnum_from_M\(1),
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datac => \DUT|the_cpu_0|A_dst_regnum_from_M\(0),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \DUT|the_cpu_0|A_regnum_b_cmp_F~0_combout\);

-- Location: LCFF_X35_Y23_N1
\DUT|the_cpu_0|A_rot[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(2));

-- Location: LCFF_X35_Y24_N7
\DUT|the_cpu_0|A_rot_mask[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_mask\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_mask\(2));

-- Location: LCCOMB_X35_Y24_N6
\DUT|the_cpu_0|A_shift_rot_result~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_sel_fill0~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(2),
	datad => \DUT|the_cpu_0|A_rot_pass0~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~0_combout\);

-- Location: LCCOMB_X35_Y20_N6
\DUT|the_cpu_0|A_shift_rot_result~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_rot\(2),
	datad => \DUT|the_cpu_0|A_shift_rot_result~0_combout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~1_combout\);

-- Location: LCCOMB_X35_Y23_N16
\DUT|the_cpu_0|M_inst_result[18]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(18),
	datab => \DUT|the_cpu_0|M_alu_result\(18),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[18]~2_combout\);

-- Location: LCCOMB_X35_Y23_N2
\DUT|the_cpu_0|M_inst_result[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(2),
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(2),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[2]~3_combout\);

-- Location: LCFF_X34_Y19_N5
\DUT|the_cpu_0|A_dc_fill_dp_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_fill_dp_offset_nxt[2]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_rd_data_cnt[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_fill_dp_offset\(2));

-- Location: LCFF_X22_Y16_N29
\DUT|the_cpu_0|D_ctrl_implicit_dst_eretaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ctrl_implicit_dst_eretaddr~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_ctrl_implicit_dst_eretaddr~regout\);

-- Location: LCCOMB_X28_Y18_N22
\DUT|the_cpu_0|D_regnum_b_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_dst_regnum[1]~1_combout\,
	datab => \DUT|the_cpu_0|D_dst_regnum[0]~3_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \DUT|the_cpu_0|D_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X28_Y18_N16
\DUT|the_cpu_0|D_regnum_b_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_dst_regnum[3]~4_combout\,
	datab => \DUT|the_cpu_0|D_dst_regnum[2]~5_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \DUT|the_cpu_0|D_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X28_Y18_N10
\DUT|the_cpu_0|D_regnum_b_cmp_F~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_regnum_b_cmp_F~1_combout\,
	datab => \DUT|the_cpu_0|D_regnum_b_cmp_F~0_combout\,
	datac => \DUT|the_cpu_0|D_dst_regnum[4]~6_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \DUT|the_cpu_0|D_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X25_Y18_N8
\DUT|the_cpu_0|Equal300~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_dst_regnum[2]~5_combout\,
	datac => \DUT|the_cpu_0|D_dst_regnum[3]~4_combout\,
	datad => \DUT|the_cpu_0|D_dst_regnum[0]~3_combout\,
	combout => \DUT|the_cpu_0|Equal300~0_combout\);

-- Location: LCCOMB_X31_Y16_N14
\DUT|the_cpu_0|F_ctrl_hi_imm16~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_iw[3]~11_combout\,
	datab => \DUT|the_cpu_0|F_iw[1]~8_combout\,
	datac => \DUT|the_cpu_0|F_iw[4]~12_combout\,
	datad => \DUT|the_cpu_0|F_iw[0]~13_combout\,
	combout => \DUT|the_cpu_0|F_ctrl_hi_imm16~8_combout\);

-- Location: LCFF_X20_Y18_N11
\DUT|the_cpu_0|D_iw[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[28]~33_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(28));

-- Location: LCFF_X23_Y18_N13
\DUT|the_cpu_0|D_iw[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[29]~34_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(29));

-- Location: LCCOMB_X24_Y18_N22
\DUT|the_cpu_0|M_regnum_a_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datab => \DUT|the_cpu_0|M_dst_regnum\(1),
	datac => \DUT|the_cpu_0|M_dst_regnum\(0),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \DUT|the_cpu_0|M_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X20_Y18_N20
\DUT|the_cpu_0|A_regnum_a_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dst_regnum_from_M\(0),
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \DUT|the_cpu_0|A_dst_regnum_from_M\(1),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \DUT|the_cpu_0|A_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X28_Y18_N30
\DUT|the_cpu_0|D_regnum_a_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datab => \DUT|the_cpu_0|D_dst_regnum[0]~3_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datad => \DUT|the_cpu_0|D_dst_regnum[1]~1_combout\,
	combout => \DUT|the_cpu_0|D_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X28_Y18_N0
\DUT|the_cpu_0|D_regnum_a_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_dst_regnum[3]~4_combout\,
	datab => \DUT|the_cpu_0|D_dst_regnum[2]~5_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \DUT|the_cpu_0|D_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X28_Y18_N2
\DUT|the_cpu_0|D_regnum_a_cmp_F~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datab => \DUT|the_cpu_0|D_regnum_a_cmp_F~0_combout\,
	datac => \DUT|the_cpu_0|D_dst_regnum[4]~6_combout\,
	datad => \DUT|the_cpu_0|D_regnum_a_cmp_F~1_combout\,
	combout => \DUT|the_cpu_0|D_regnum_a_cmp_F~2_combout\);

-- Location: LCFF_X36_Y25_N25
\DUT|the_cpu_0|A_rot[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(1));

-- Location: LCCOMB_X35_Y24_N0
\DUT|the_cpu_0|A_shift_rot_result~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_mask\(1),
	datac => \DUT|the_cpu_0|A_rot_sel_fill0~regout\,
	datad => \DUT|the_cpu_0|A_rot_pass0~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~2_combout\);

-- Location: LCCOMB_X36_Y23_N30
\DUT|the_cpu_0|A_shift_rot_result~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_shift_rot_result~2_combout\,
	datac => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datad => \DUT|the_cpu_0|A_rot\(1),
	combout => \DUT|the_cpu_0|A_shift_rot_result~3_combout\);

-- Location: LCCOMB_X35_Y22_N18
\DUT|the_cpu_0|M_inst_result[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(1),
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[1]~7_combout\);

-- Location: LCFF_X40_Y15_N9
\DUT|the_cpu_0|d_readdata_d1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(9));

-- Location: LCFF_X40_Y15_N3
\DUT|the_cpu_0|d_readdata_d1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(25),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(25));

-- Location: LCFF_X37_Y25_N25
\DUT|the_cpu_0|A_rot[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(0));

-- Location: LCCOMB_X35_Y24_N18
\DUT|the_cpu_0|A_shift_rot_result~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_sel_fill0~regout\,
	datac => \DUT|the_cpu_0|A_rot_pass0~regout\,
	datad => \DUT|the_cpu_0|A_rot_mask\(0),
	combout => \DUT|the_cpu_0|A_shift_rot_result~4_combout\);

-- Location: LCCOMB_X36_Y23_N4
\DUT|the_cpu_0|A_shift_rot_result~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_result~4_combout\,
	datac => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datad => \DUT|the_cpu_0|A_rot\(0),
	combout => \DUT|the_cpu_0|A_shift_rot_result~5_combout\);

-- Location: LCCOMB_X29_Y20_N4
\DUT|the_cpu_0|M_inst_result[8]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(8),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(8),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[8]~10_combout\);

-- Location: LCCOMB_X33_Y23_N2
\DUT|the_cpu_0|M_inst_result~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(0),
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result~11_combout\);

-- Location: LCFF_X33_Y23_N5
\DUT|the_cpu_0|M_control_reg_rddata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_control_reg_rddata[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_control_reg_rddata\(0));

-- Location: LCFF_X31_Y23_N5
\DUT|the_cpu_0|M_data_ram_ld_align_sign_bit_16_hi\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_data_ram_ld_align_sign_bit_16_hi~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_data_ram_ld_align_sign_bit_16_hi~regout\);

-- Location: LCFF_X34_Y24_N19
\DUT|the_cpu_0|A_rot[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(10));

-- Location: LCCOMB_X34_Y24_N0
\DUT|the_cpu_0|A_shift_rot_result~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_pass1~regout\,
	datac => \DUT|the_cpu_0|A_rot_sel_fill1~regout\,
	datad => \DUT|the_cpu_0|A_rot_mask\(2),
	combout => \DUT|the_cpu_0|A_shift_rot_result~6_combout\);

-- Location: LCCOMB_X34_Y24_N12
\DUT|the_cpu_0|A_shift_rot_result~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result~6_combout\,
	datad => \DUT|the_cpu_0|A_rot\(10),
	combout => \DUT|the_cpu_0|A_shift_rot_result~7_combout\);

-- Location: LCFF_X37_Y24_N1
\DUT|the_cpu_0|A_rot[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(7));

-- Location: LCCOMB_X35_Y24_N30
\DUT|the_cpu_0|A_shift_rot_result~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_sel_fill0~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(7),
	datad => \DUT|the_cpu_0|A_rot_pass0~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~12_combout\);

-- Location: LCCOMB_X36_Y23_N28
\DUT|the_cpu_0|A_shift_rot_result~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_result~12_combout\,
	datac => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datad => \DUT|the_cpu_0|A_rot\(7),
	combout => \DUT|the_cpu_0|A_shift_rot_result~13_combout\);

-- Location: LCCOMB_X34_Y20_N24
\DUT|the_cpu_0|M_inst_result[31]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \DUT|the_cpu_0|M_alu_result\(31),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[31]~13_combout\);

-- Location: LCCOMB_X34_Y20_N26
\DUT|the_cpu_0|M_inst_result[15]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(15),
	datac => \DUT|the_cpu_0|M_alu_result\(15),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[15]~14_combout\);

-- Location: LCCOMB_X34_Y20_N12
\DUT|the_cpu_0|M_inst_result[7]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(7),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(7),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[7]~15_combout\);

-- Location: LCCOMB_X35_Y21_N10
\DUT|the_cpu_0|M_inst_result[14]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(14),
	datac => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	datad => \DUT|the_cpu_0|M_alu_result\(14),
	combout => \DUT|the_cpu_0|M_inst_result[14]~17_combout\);

-- Location: LCCOMB_X34_Y23_N16
\DUT|the_cpu_0|M_inst_result[22]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(22),
	datac => \DUT|the_cpu_0|M_alu_result\(22),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[22]~18_combout\);

-- Location: LCCOMB_X34_Y23_N10
\DUT|the_cpu_0|M_inst_result[6]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(6),
	datac => \DUT|the_cpu_0|M_alu_result\(6),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[6]~19_combout\);

-- Location: LCFF_X36_Y25_N31
\DUT|the_cpu_0|A_rot[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(5));

-- Location: LCCOMB_X35_Y24_N26
\DUT|the_cpu_0|A_shift_rot_result~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_sel_fill0~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(5),
	datad => \DUT|the_cpu_0|A_rot_pass0~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~16_combout\);

-- Location: LCCOMB_X36_Y21_N28
\DUT|the_cpu_0|A_shift_rot_result~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot\(5),
	datab => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result~16_combout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~17_combout\);

-- Location: LCCOMB_X28_Y20_N18
\DUT|the_cpu_0|M_inst_result[13]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(13),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(13),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[13]~22_combout\);

-- Location: LCCOMB_X28_Y20_N12
\DUT|the_cpu_0|M_inst_result[5]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(5),
	datac => \DUT|the_cpu_0|M_alu_result\(5),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[5]~23_combout\);

-- Location: LCFF_X37_Y25_N29
\DUT|the_cpu_0|A_rot[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(4));

-- Location: LCCOMB_X35_Y24_N20
\DUT|the_cpu_0|A_shift_rot_result~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_sel_fill0~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(4),
	datad => \DUT|the_cpu_0|A_rot_pass0~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~18_combout\);

-- Location: LCCOMB_X36_Y21_N16
\DUT|the_cpu_0|A_shift_rot_result~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result~18_combout\,
	datad => \DUT|the_cpu_0|A_rot\(4),
	combout => \DUT|the_cpu_0|A_shift_rot_result~19_combout\);

-- Location: LCCOMB_X34_Y22_N18
\DUT|the_cpu_0|M_inst_result[12]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(12),
	datac => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	datad => \DUT|the_cpu_0|M_alu_result\(12),
	combout => \DUT|the_cpu_0|M_inst_result[12]~25_combout\);

-- Location: LCCOMB_X28_Y20_N24
\DUT|the_cpu_0|M_inst_result[4]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(4),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(4),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[4]~27_combout\);

-- Location: LCFF_X37_Y15_N13
\DUT|the_cpu_0|d_readdata_d1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(12),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(12));

-- Location: LCFF_X37_Y24_N19
\DUT|the_cpu_0|A_rot[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(3));

-- Location: LCCOMB_X35_Y24_N14
\DUT|the_cpu_0|A_shift_rot_result~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_sel_fill0~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(3),
	datad => \DUT|the_cpu_0|A_rot_pass0~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~20_combout\);

-- Location: LCCOMB_X36_Y21_N20
\DUT|the_cpu_0|A_shift_rot_result~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result~20_combout\,
	datad => \DUT|the_cpu_0|A_rot\(3),
	combout => \DUT|the_cpu_0|A_shift_rot_result~21_combout\);

-- Location: LCCOMB_X28_Y20_N2
\DUT|the_cpu_0|M_inst_result[11]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(11),
	datac => \DUT|the_cpu_0|M_alu_result\(11),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[11]~30_combout\);

-- Location: LCCOMB_X29_Y20_N8
\DUT|the_cpu_0|M_inst_result[3]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(3),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(3),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[3]~31_combout\);

-- Location: LCCOMB_X32_Y17_N6
\DUT|the_cpu_0|Equal154~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(13),
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|D_iw\(11),
	datad => \DUT|the_cpu_0|D_iw\(12),
	combout => \DUT|the_cpu_0|Equal154~6_combout\);

-- Location: LCCOMB_X33_Y16_N10
\DUT|the_cpu_0|D_ctrl_late_result~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(14),
	datab => \DUT|the_cpu_0|D_iw\(15),
	datac => \DUT|the_cpu_0|Equal154~5_combout\,
	datad => \DUT|the_cpu_0|Equal154~6_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_late_result~4_combout\);

-- Location: LCCOMB_X46_Y16_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_writedata\(3),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: LCFF_X31_Y19_N15
\DUT|the_cpu_0|M_ctrl_dc_addr_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_ctrl_dc_addr_inv~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_dc_addr_inv~regout\);

-- Location: LCFF_X31_Y19_N9
\DUT|the_cpu_0|M_ctrl_dc_index_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_ctrl_dc_index_inv~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_dc_index_inv~regout\);

-- Location: LCCOMB_X34_Y19_N30
\DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_rd_data_cnt\(1),
	datab => \DUT|the_cpu_0|d_readdatavalid_d1~regout\,
	datac => \DUT|the_cpu_0|A_dc_rd_data_cnt\(2),
	datad => \DUT|the_cpu_0|A_dc_rd_data_cnt\(0),
	combout => \DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[2]~1_combout\);

-- Location: LCCOMB_X34_Y19_N16
\DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_rd_data_cnt\(0),
	datac => \DUT|the_cpu_0|A_dc_rd_data_cnt\(1),
	datad => \DUT|the_cpu_0|d_readdatavalid_d1~regout\,
	combout => \DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[1]~2_combout\);

-- Location: LCCOMB_X34_Y19_N26
\DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_fill_starting~0_combout\,
	datac => \DUT|the_cpu_0|A_dc_rd_data_cnt\(0),
	datad => \DUT|the_cpu_0|d_readdatavalid_d1~regout\,
	combout => \DUT|the_cpu_0|A_dc_rd_data_cnt_nxt[0]~3_combout\);

-- Location: LCCOMB_X36_Y14_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~4_combout\ = (!\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\ & !\DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	datad => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~4_combout\);

-- Location: LCCOMB_X36_Y14_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~5_combout\ = (!\DUT|the_nios_system_clock_2_in|cpu_0_data_master_granted_nios_system_clock_2_in~0_combout\ & 
-- (\DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~6_combout\ & (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\ & \DUT|the_cpu_0_data_master|p1_cpu_0_data_master_latency_counter~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_granted_nios_system_clock_2_in~0_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~6_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datad => \DUT|the_cpu_0_data_master|p1_cpu_0_data_master_latency_counter~0_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~5_combout\);

-- Location: LCFF_X31_Y19_N27
\DUT|the_cpu_0|M_ctrl_dc_nowb_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Equal178~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_dc_nowb_inv~regout\);

-- Location: LCCOMB_X31_Y18_N0
\DUT|the_cpu_0|Equal181~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(3),
	datab => \DUT|the_cpu_0|E_ctrl_dc_index_inv~0_combout\,
	datad => \DUT|the_cpu_0|E_iw\(5),
	combout => \DUT|the_cpu_0|Equal181~0_combout\);

-- Location: LCCOMB_X29_Y16_N6
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[0]~1_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_firsttransfer~0_combout\ & 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter\(0) & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_firsttransfer~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter\(0),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter\(1),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[0]~1_combout\);

-- Location: LCCOMB_X20_Y18_N28
\DUT|the_cpu_0|F_pc_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|F_pc_plus_one[22]~44_combout\,
	datac => \DUT|the_cpu_0|Add1~26_combout\,
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~0_combout\);

-- Location: LCCOMB_X20_Y18_N24
\DUT|the_cpu_0|F_pc_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(28),
	datab => \DUT|the_cpu_0|F_pc_nxt~0_combout\,
	datac => \DUT|the_cpu_0|D_pc\(22),
	datad => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~1_combout\);

-- Location: LCCOMB_X23_Y19_N18
\DUT|the_cpu_0|F_pc_nxt~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|Add1~4_combout\,
	datac => \DUT|the_cpu_0|F_pc_plus_one[11]~22_combout\,
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~6_combout\);

-- Location: LCFF_X28_Y16_N19
\DUT|the_cpu_0|ic_tag_clr_valid_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_tag_clr_valid_bits~regout\);

-- Location: LCCOMB_X29_Y16_N30
\DUT|the_cpu_0|ic_tag_wren\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|i_readdatavalid_d1~regout\,
	datad => \DUT|the_cpu_0|ic_tag_clr_valid_bits~regout\,
	combout => \DUT|the_cpu_0|ic_tag_wren~combout\);

-- Location: LCCOMB_X23_Y19_N12
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datac => \DUT|the_cpu_0|D_pc\(3),
	datad => \DUT|the_cpu_0|D_br_taken_waddr_partial\(3),
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~0_combout\);

-- Location: LCCOMB_X23_Y19_N10
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datac => \DUT|the_cpu_0|F_pc_plus_one[4]~8_combout\,
	datad => \DUT|the_cpu_0|D_br_taken_waddr_partial\(4),
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~4_combout\);

-- Location: LCCOMB_X23_Y19_N28
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datac => \DUT|the_cpu_0|D_pc\(5),
	datad => \DUT|the_cpu_0|D_br_taken_waddr_partial\(5),
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~8_combout\);

-- Location: LCCOMB_X25_Y19_N6
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(11),
	datab => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~8_combout\,
	datac => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datad => \DUT|the_cpu_0|F_pc_plus_one[5]~10_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~9_combout\);

-- Location: LCCOMB_X23_Y19_N30
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|F_pc_plus_one[6]~12_combout\,
	datac => \DUT|the_cpu_0|D_br_taken_waddr_partial\(6),
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~12_combout\);

-- Location: LCCOMB_X22_Y19_N24
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(12),
	datab => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~12_combout\,
	datac => \DUT|the_cpu_0|D_pc\(6),
	datad => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~13_combout\);

-- Location: LCCOMB_X22_Y19_N12
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|D_br_taken_waddr_partial\(8),
	datac => \DUT|the_cpu_0|F_pc_plus_one[8]~16_combout\,
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~20_combout\);

-- Location: LCCOMB_X29_Y18_N8
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~20_combout\,
	datab => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datac => \DUT|the_cpu_0|D_pc\(8),
	datad => \DUT|the_cpu_0|D_iw\(14),
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~21_combout\);

-- Location: LCCOMB_X29_Y18_N0
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_br_taken_waddr_partial\(9),
	datab => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datac => \DUT|the_cpu_0|D_pc\(9),
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~24_combout\);

-- Location: LCCOMB_X29_Y18_N24
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datab => \DUT|the_cpu_0|F_pc_plus_one[9]~18_combout\,
	datac => \DUT|the_cpu_0|D_iw\(15),
	datad => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~24_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~25_combout\);

-- Location: LCCOMB_X22_Y19_N26
\DUT|the_cpu_0|F_pc_nxt~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|Add1~6_combout\,
	datac => \DUT|the_cpu_0|D_pc\(12),
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~9_combout\);

-- Location: LCCOMB_X22_Y19_N30
\DUT|the_cpu_0|F_pc_nxt~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|Add1~8_combout\,
	datac => \DUT|the_cpu_0|F_pc_plus_one[13]~26_combout\,
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~12_combout\);

-- Location: LCCOMB_X22_Y19_N8
\DUT|the_cpu_0|F_pc_nxt~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|F_pc_nxt~12_combout\,
	datac => \DUT|the_cpu_0|D_pc\(13),
	datad => \DUT|the_cpu_0|D_iw\(19),
	combout => \DUT|the_cpu_0|F_pc_nxt~13_combout\);

-- Location: LCCOMB_X25_Y17_N4
\DUT|the_cpu_0|F_pc_nxt~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add1~10_combout\,
	datab => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datac => \DUT|the_cpu_0|D_pc\(14),
	datad => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~15_combout\);

-- Location: LCCOMB_X25_Y18_N10
\DUT|the_cpu_0|F_pc_nxt~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_plus_one[14]~28_combout\,
	datab => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datac => \DUT|the_cpu_0|F_pc_nxt~15_combout\,
	datad => \DUT|the_cpu_0|D_iw\(20),
	combout => \DUT|the_cpu_0|F_pc_nxt~16_combout\);

-- Location: LCCOMB_X22_Y19_N16
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datac => \DUT|the_cpu_0|D_pc\(1),
	datad => \DUT|the_cpu_0|D_br_taken_waddr_partial\(1),
	combout => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~4_combout\);

-- Location: LCCOMB_X22_Y19_N2
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_plus_one[1]~2_combout\,
	datab => \DUT|the_cpu_0|D_iw\(7),
	datac => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~4_combout\,
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~5_combout\);

-- Location: LCCOMB_X31_Y16_N2
\DUT|the_cpu_0|F_ctrl_br~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \DUT|the_cpu_0|F_ctrl_br~0_combout\);

-- Location: LCCOMB_X29_Y18_N10
\DUT|the_cpu_0|E_ctrl_invalidate_i~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(15),
	datab => \DUT|the_cpu_0|E_iw\(16),
	datac => \DUT|the_cpu_0|E_iw\(13),
	datad => \DUT|the_cpu_0|E_iw\(11),
	combout => \DUT|the_cpu_0|E_ctrl_invalidate_i~1_combout\);

-- Location: LCFF_X21_Y16_N25
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_read_but_no_slave_selected\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_read_but_no_slave_selected~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_read_but_no_slave_selected~regout\);

-- Location: LCFF_X38_Y18_N3
\DUT|the_nios_system_clock_2|master_FSM|master_state.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|master_FSM|Selector2~1_combout\,
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|master_FSM|master_state.100~regout\);

-- Location: LCCOMB_X38_Y18_N28
\DUT|the_nios_system_clock_2|master_FSM|master_read_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|master_FSM|master_read_done~0_combout\ = \DUT|the_nios_system_clock_2|master_FSM|master_read_done~regout\ $ 
-- (((\DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\ & \DUT|the_nios_system_clock_2|master_FSM|master_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\,
	datac => \DUT|the_nios_system_clock_2|master_FSM|master_read_done~regout\,
	datad => \DUT|the_nios_system_clock_2|master_FSM|master_read~regout\,
	combout => \DUT|the_nios_system_clock_2|master_FSM|master_read_done~0_combout\);

-- Location: LCCOMB_X38_Y19_N26
\DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[7]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datac => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(31),
	combout => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout\);

-- Location: LCCOMB_X33_Y20_N22
\DUT|the_cpu_0|A_shift_rot_result~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_pass3~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(5),
	datad => \DUT|the_cpu_0|A_rot_sel_fill3~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~26_combout\);

-- Location: LCFF_X37_Y24_N23
\DUT|the_cpu_0|A_rot[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(27));

-- Location: LCCOMB_X38_Y19_N14
\DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datab => \DUT|the_cpu_0|d_readdata_d1\(25),
	datac => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	datad => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	combout => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout\);

-- Location: LCFF_X36_Y25_N27
\DUT|the_cpu_0|A_rot[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~17_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(25));

-- Location: LCCOMB_X34_Y24_N24
\DUT|the_cpu_0|A_shift_rot_result~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_pass3~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(1),
	datad => \DUT|the_cpu_0|A_rot_sel_fill3~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~34_combout\);

-- Location: LCCOMB_X33_Y24_N12
\DUT|the_cpu_0|A_shift_rot_result~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot\(25),
	datac => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datad => \DUT|the_cpu_0|A_shift_rot_result~34_combout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~35_combout\);

-- Location: LCCOMB_X38_Y19_N0
\DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datac => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(24),
	combout => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout\);

-- Location: LCFF_X37_Y25_N17
\DUT|the_cpu_0|A_rot[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~18_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(24));

-- Location: LCCOMB_X34_Y24_N2
\DUT|the_cpu_0|A_shift_rot_result~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_sel_fill3~regout\,
	datac => \DUT|the_cpu_0|A_rot_pass3~regout\,
	datad => \DUT|the_cpu_0|A_rot_mask\(0),
	combout => \DUT|the_cpu_0|A_shift_rot_result~36_combout\);

-- Location: LCCOMB_X33_Y24_N0
\DUT|the_cpu_0|A_shift_rot_result~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_rot\(24),
	datad => \DUT|the_cpu_0|A_shift_rot_result~36_combout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~37_combout\);

-- Location: LCCOMB_X38_Y19_N12
\DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[6]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datab => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datac => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(22),
	combout => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[6]~1_combout\);

-- Location: LCFF_X34_Y23_N31
\DUT|the_cpu_0|A_rot[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~20_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(22));

-- Location: LCCOMB_X35_Y24_N8
\DUT|the_cpu_0|A_shift_rot_result~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_mask\(6),
	datac => \DUT|the_cpu_0|A_rot_pass2~regout\,
	datad => \DUT|the_cpu_0|A_rot_sel_fill2~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~40_combout\);

-- Location: LCCOMB_X34_Y23_N6
\DUT|the_cpu_0|A_shift_rot_result~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot\(22),
	datac => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datad => \DUT|the_cpu_0|A_shift_rot_result~40_combout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~41_combout\);

-- Location: LCFF_X37_Y25_N27
\DUT|the_cpu_0|A_rot[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~22_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(20));

-- Location: LCCOMB_X35_Y24_N10
\DUT|the_cpu_0|A_shift_rot_result~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_sel_fill2~regout\,
	datab => \DUT|the_cpu_0|A_rot_pass2~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(4),
	combout => \DUT|the_cpu_0|A_shift_rot_result~44_combout\);

-- Location: LCCOMB_X33_Y24_N16
\DUT|the_cpu_0|A_shift_rot_result~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_result~44_combout\,
	datac => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datad => \DUT|the_cpu_0|A_rot\(20),
	combout => \DUT|the_cpu_0|A_shift_rot_result~45_combout\);

-- Location: LCFF_X35_Y23_N11
\DUT|the_cpu_0|A_rot[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~24_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(18));

-- Location: LCCOMB_X35_Y23_N20
\DUT|the_cpu_0|A_shift_rot_result~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_sel_fill2~regout\,
	datab => \DUT|the_cpu_0|A_rot_pass2~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(2),
	combout => \DUT|the_cpu_0|A_shift_rot_result~48_combout\);

-- Location: LCCOMB_X35_Y23_N24
\DUT|the_cpu_0|A_shift_rot_result~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result~48_combout\,
	datad => \DUT|the_cpu_0|A_rot\(18),
	combout => \DUT|the_cpu_0|A_shift_rot_result~49_combout\);

-- Location: LCCOMB_X37_Y20_N24
\DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datab => \DUT|the_cpu_0|d_readdata_d1\(16),
	datac => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datad => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	combout => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[0]~7_combout\);

-- Location: LCFF_X37_Y25_N21
\DUT|the_cpu_0|A_rot[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~26_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(16));

-- Location: LCCOMB_X35_Y24_N24
\DUT|the_cpu_0|A_shift_rot_result~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_sel_fill2~regout\,
	datac => \DUT|the_cpu_0|A_rot_pass2~regout\,
	datad => \DUT|the_cpu_0|A_rot_mask\(0),
	combout => \DUT|the_cpu_0|A_shift_rot_result~52_combout\);

-- Location: LCCOMB_X33_Y24_N4
\DUT|the_cpu_0|A_shift_rot_result~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_result~52_combout\,
	datab => \DUT|the_cpu_0|A_rot\(16),
	datac => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~53_combout\);

-- Location: LCFF_X35_Y21_N17
\DUT|the_cpu_0|A_rot[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~28_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(14));

-- Location: LCCOMB_X35_Y21_N2
\DUT|the_cpu_0|A_shift_rot_result~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_pass1~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(6),
	datad => \DUT|the_cpu_0|A_rot_sel_fill1~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~56_combout\);

-- Location: LCCOMB_X35_Y21_N24
\DUT|the_cpu_0|A_shift_rot_result~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datab => \DUT|the_cpu_0|A_shift_rot_result~56_combout\,
	datac => \DUT|the_cpu_0|A_rot\(14),
	combout => \DUT|the_cpu_0|A_shift_rot_result~57_combout\);

-- Location: LCFF_X37_Y25_N23
\DUT|the_cpu_0|A_rot[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~30_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(12));

-- Location: LCCOMB_X34_Y24_N30
\DUT|the_cpu_0|A_shift_rot_result~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_sel_fill1~regout\,
	datac => \DUT|the_cpu_0|A_rot_pass1~regout\,
	datad => \DUT|the_cpu_0|A_rot_mask\(4),
	combout => \DUT|the_cpu_0|A_shift_rot_result~60_combout\);

-- Location: LCCOMB_X36_Y21_N6
\DUT|the_cpu_0|A_shift_rot_result~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result~60_combout\,
	datad => \DUT|the_cpu_0|A_rot\(12),
	combout => \DUT|the_cpu_0|A_shift_rot_result~61_combout\);

-- Location: LCFF_X37_Y24_N15
\DUT|the_cpu_0|A_rot[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~31_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(11));

-- Location: LCCOMB_X34_Y24_N14
\DUT|the_cpu_0|A_shift_rot_result~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_mask\(3),
	datac => \DUT|the_cpu_0|A_rot_pass1~regout\,
	datad => \DUT|the_cpu_0|A_rot_sel_fill1~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~62_combout\);

-- Location: LCCOMB_X36_Y21_N18
\DUT|the_cpu_0|A_shift_rot_result~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_rot\(11),
	datad => \DUT|the_cpu_0|A_shift_rot_result~62_combout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~63_combout\);

-- Location: LCFF_X49_Y16_N3
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~2_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X53_Y14_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(2),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(2),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCFF_X49_Y15_N23
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X49_Y16_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(1),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~1_combout\);

-- Location: LCCOMB_X41_Y18_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(5),
	datab => \DUT|the_cpu_0|hbreak_enabled~regout\,
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~1_combout\);

-- Location: LCFF_X50_Y16_N11
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X50_Y16_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|always1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(25),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|always1~0_combout\);

-- Location: LCFF_X44_Y19_N3
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCFF_X44_Y19_N21
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(0));

-- Location: LCCOMB_X44_Y19_N20
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X44_Y19_N8
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	datad => \auto_hub|irf_reg[2][0]~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: LCFF_X44_Y21_N3
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X44_Y21_N18
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: LCFF_X19_Y14_N7
\DUT|the_nios_system_clock_1|master_writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_writedata[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(1));

-- Location: LCFF_X21_Y14_N7
\DUT|the_nios_system_clock_1|master_writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_writedata_d1\(3),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(3));

-- Location: LCFF_X19_Y13_N7
\DUT|the_nios_system_clock_1|master_writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_writedata[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(4));

-- Location: LCFF_X15_Y12_N1
\DUT|the_nios_system_clock_0|master_writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(6));

-- Location: LCFF_X19_Y10_N1
\DUT|the_nios_system_clock_0|master_writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(8));

-- Location: LCFF_X22_Y15_N11
\DUT|the_nios_system_clock_1|master_writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_writedata[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(9));

-- Location: LCFF_X25_Y14_N9
\DUT|the_nios_system_clock_1|master_writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_writedata[10]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(10));

-- Location: LCFF_X19_Y12_N25
\DUT|the_nios_system_clock_0|master_writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(11));

-- Location: LCFF_X28_Y12_N7
\DUT|the_nios_system_clock_1|master_writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_writedata_d1\(13),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(13));

-- Location: LCFF_X18_Y15_N17
\DUT|the_nios_system_clock_0|master_writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[14]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(14));

-- Location: LCCOMB_X35_Y19_N20
\DUT|the_cpu_0|dc_data_wr_port_en\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datac => \DUT|the_cpu_0|dc_data_wr_port_en~4_combout\,
	datad => \DUT|the_cpu_0|d_readdatavalid_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_en~combout\);

-- Location: LCCOMB_X33_Y17_N16
\DUT|the_cpu_0|dc_data_wr_port_addr[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_baddr\(3),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|M_alu_result\(3),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_addr[1]~2_combout\);

-- Location: LCCOMB_X32_Y19_N10
\DUT|the_cpu_0|dc_data_rd_port_addr[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\,
	datac => \DUT|the_cpu_0|M_alu_result\(2),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(0),
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[0]~0_combout\);

-- Location: LCCOMB_X27_Y19_N18
\DUT|the_cpu_0|dc_data_rd_port_addr[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(9),
	datac => \DUT|the_cpu_0|A_mem_baddr\(9),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[7]~14_combout\);

-- Location: LCFF_X49_Y16_N5
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~3_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X48_Y16_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(21),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(21),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X33_Y17_N28
\DUT|the_cpu_0|dc_data_wr_port_data[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(3),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_st_data\(3),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[3]~6_combout\);

-- Location: LCCOMB_X37_Y18_N10
\DUT|the_cpu_0|dc_data_wr_port_data[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_st_data\(7),
	datac => \DUT|the_cpu_0|A_st_data\(7),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[7]~14_combout\);

-- Location: LCCOMB_X35_Y17_N22
\DUT|the_cpu_0|dc_data_wr_port_data[14]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_data\(14),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|M_st_data\(14),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[14]~28_combout\);

-- Location: LCCOMB_X35_Y17_N18
\DUT|the_cpu_0|dc_data_wr_port_data[15]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|A_st_data\(15),
	datac => \DUT|the_cpu_0|M_st_data\(15),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[15]~30_combout\);

-- Location: LCCOMB_X35_Y17_N10
\DUT|the_cpu_0|dc_data_wr_port_data[19]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(19),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_st_data\(19),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[19]~38_combout\);

-- Location: LCCOMB_X35_Y17_N6
\DUT|the_cpu_0|dc_data_wr_port_data[20]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(20),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_st_data\(20),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[20]~40_combout\);

-- Location: LCCOMB_X35_Y18_N12
\DUT|the_cpu_0|dc_data_wr_port_byte_en[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_mem_byte_en\(3),
	datac => \DUT|the_cpu_0|A_mem_byte_en\(3),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_byte_en[3]~6_combout\);

-- Location: LCFF_X34_Y11_N25
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p2_stage_2~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_2~regout\);

-- Location: LCFF_X32_Y11_N25
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p2_full_2~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\);

-- Location: LCCOMB_X30_Y11_N12
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p1_stage_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p1_stage_1~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_2~regout\))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\ & 
-- (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\,
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_2~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p1_stage_1~0_combout\);

-- Location: LCCOMB_X31_Y11_N20
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always10~0_combout\ = (\DUT|the_sdram_0|za_valid~regout\) # ((\DUT|the_sdram_0_s1|comb~0_combout\ & 
-- !\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0_s1|comb~0_combout\,
	datac => \DUT|the_sdram_0|za_valid~regout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always10~0_combout\);

-- Location: LCFF_X34_Y11_N3
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p2_stage_2~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_2~regout\);

-- Location: LCCOMB_X30_Y11_N6
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p1_stage_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p1_stage_1~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_2~regout\))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\ & 
-- (\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\,
	datac => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_2~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p1_stage_1~0_combout\);

-- Location: LCCOMB_X11_Y11_N6
\DUT|the_sdram_0|i_count[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|i_count[0]~3_combout\ = (\DUT|the_sdram_0|i_state.011~regout\ & (!\DUT|the_sdram_0|i_count\(0))) # (!\DUT|the_sdram_0|i_state.011~regout\ & ((\DUT|the_sdram_0|i_state.010~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|i_state.011~regout\,
	datac => \DUT|the_sdram_0|i_count\(0),
	datad => \DUT|the_sdram_0|i_state.010~regout\,
	combout => \DUT|the_sdram_0|i_count[0]~3_combout\);

-- Location: LCFF_X21_Y17_N5
\DUT|the_cpu_0|M_ctrl_br_cond\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_ctrl_br_cond~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_br_cond~regout\);

-- Location: LCCOMB_X21_Y17_N4
\DUT|the_cpu_0|M_bht_wr_en_unfiltered\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|M_ctrl_br_cond~regout\,
	datad => \DUT|the_cpu_0|M_valid_from_E~regout\,
	combout => \DUT|the_cpu_0|M_bht_wr_en_unfiltered~combout\);

-- Location: LCFF_X24_Y15_N3
\DUT|the_cpu_0|M_br_cond_taken_history[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_br_cond_taken_history\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_br_cond_taken_history\(2));

-- Location: LCFF_X24_Y15_N29
\DUT|the_cpu_0|M_br_cond_taken_history[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_br_cond_taken_history[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_br_cond_taken_history\(3));

-- Location: LCFF_X24_Y15_N7
\DUT|the_cpu_0|M_br_cond_taken_history[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_br_cond_taken_history[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_br_cond_taken_history\(4));

-- Location: LCFF_X24_Y15_N1
\DUT|the_cpu_0|M_br_cond_taken_history[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_br_cond_taken_history[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_br_cond_taken_history\(5));

-- Location: LCFF_X24_Y15_N27
\DUT|the_cpu_0|M_br_cond_taken_history[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_br_cond_taken_history[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_br_cond_taken_history\(6));

-- Location: LCFF_X24_Y15_N13
\DUT|the_cpu_0|M_br_cond_taken_history[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_br_cond_taken_history[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_br_cond_taken_history\(7));

-- Location: LCFF_X30_Y18_N29
\DUT|the_cpu_0|M_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_iw\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(6));

-- Location: LCFF_X30_Y18_N31
\DUT|the_cpu_0|M_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_iw\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(7));

-- Location: LCFF_X30_Y18_N17
\DUT|the_cpu_0|M_ctrl_wrctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_op_wrctl~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_wrctl_inst~regout\);

-- Location: LCFF_X30_Y18_N3
\DUT|the_cpu_0|M_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_iw\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(8));

-- Location: LCCOMB_X30_Y18_N30
\DUT|the_cpu_0|M_wrctl_bstatus~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_wrctl_inst~regout\,
	datac => \DUT|the_cpu_0|M_iw\(7),
	datad => \DUT|the_cpu_0|M_iw\(8),
	combout => \DUT|the_cpu_0|M_wrctl_bstatus~0_combout\);

-- Location: LCCOMB_X30_Y18_N14
\DUT|the_cpu_0|A_ienable_reg_irq0_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_iw\(6),
	datac => \DUT|the_cpu_0|M_wrctl_bstatus~0_combout\,
	datad => \DUT|the_cpu_0|M_valid_from_E~regout\,
	combout => \DUT|the_cpu_0|A_ienable_reg_irq0_nxt~0_combout\);

-- Location: LCCOMB_X30_Y18_N28
\DUT|the_cpu_0|M_wrctl_status\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_wrctl_inst~regout\,
	datab => \DUT|the_cpu_0|M_iw\(8),
	datac => \DUT|the_cpu_0|M_iw\(6),
	datad => \DUT|the_cpu_0|M_iw\(7),
	combout => \DUT|the_cpu_0|M_wrctl_status~combout\);

-- Location: LCCOMB_X30_Y18_N22
\DUT|the_cpu_0|A_status_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_wrctl_status~combout\,
	datab => \DUT|the_cpu_0|A_status_reg_pie~regout\,
	datac => \DUT|the_cpu_0|M_alu_result\(0),
	combout => \DUT|the_cpu_0|A_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCFF_X30_Y18_N25
\DUT|the_cpu_0|A_estatus_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_estatus_reg_pie_inst_nxt~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|always132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_estatus_reg_pie~regout\);

-- Location: LCFF_X30_Y18_N21
\DUT|the_cpu_0|M_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_exception~regout\);

-- Location: LCFF_X30_Y17_N17
\DUT|the_cpu_0|A_ienable_reg_irq0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_ienable_reg_irq0~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ienable_reg_irq0~regout\);

-- Location: LCCOMB_X28_Y18_N26
\DUT|the_cpu_0|D_wr_dst_reg\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Equal300~1_combout\,
	datac => \DUT|the_cpu_0|D_valid~combout\,
	datad => \DUT|the_cpu_0|D_ctrl_ignore_dst~regout\,
	combout => \DUT|the_cpu_0|D_wr_dst_reg~combout\);

-- Location: LCCOMB_X35_Y23_N0
\DUT|the_cpu_0|A_rot~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Mn_rot_step2\(18),
	datac => \DUT|the_cpu_0|Mn_rot_step2\(2),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~0_combout\);

-- Location: LCFF_X36_Y24_N1
\DUT|the_cpu_0|M_rot_mask[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_mask[2]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_mask\(2));

-- Location: LCCOMB_X15_Y17_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~82_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~197_combout\ & (((\DUT|the_HEX6|data_out\(2) & 
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\)) # (!\DUT|the_cpu_0_data_master|r_1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~197_combout\,
	datab => \DUT|the_cpu_0_data_master|r_1~9_combout\,
	datac => \DUT|the_HEX6|data_out\(2),
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~82_combout\);

-- Location: LCCOMB_X35_Y16_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~87_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~200_combout\ & (((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) & 
-- \DUT|the_jtag_uart_0|read_0~regout\)) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~200_combout\,
	datac => \DUT|the_jtag_uart_0|read_0~regout\,
	datad => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~87_combout\);

-- Location: LCCOMB_X40_Y13_N18
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~92_combout\ = ((\DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~4_combout\ & ((!\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\) # 
-- (!\DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\)))) # (!\DUT|the_cpu_0|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\,
	datac => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~4_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~92_combout\);

-- Location: LCCOMB_X41_Y17_N30
\DUT|the_jtag_uart_0|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~6_combout\ = ((\DUT|the_jtag_uart_0|read_0~regout\ & ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)))) # (!\DUT|the_jtag_uart_0|read_0~regout\ & 
-- (\DUT|the_jtag_uart_0|Add1~4_combout\))) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|read_0~regout\,
	datab => \DUT|the_jtag_uart_0|Add1~4_combout\,
	datac => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	combout => \DUT|the_jtag_uart_0|Add1~6_combout\);

-- Location: LCCOMB_X41_Y17_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~94_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\ & (\DUT|the_jtag_uart_0|Add1~6_combout\ & ((\DUT|the_nios_system_clock_1|slave_readdata\(2)) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\,
	datab => \DUT|the_jtag_uart_0|Add1~6_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(2),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~94_combout\);

-- Location: LCCOMB_X41_Y15_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[29]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[29]~100_combout\ = (!\DUT|the_cpu_0_data_master|r_2~6_combout\ & (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\ & 
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	datac => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[29]~100_combout\);

-- Location: LCCOMB_X34_Y19_N4
\DUT|the_cpu_0|A_dc_fill_dp_offset_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_dp_offset\(1),
	datab => \DUT|the_cpu_0|A_dc_fill_starting~0_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_dp_offset\(2),
	datad => \DUT|the_cpu_0|A_dc_fill_dp_offset\(0),
	combout => \DUT|the_cpu_0|A_dc_fill_dp_offset_nxt[2]~2_combout\);

-- Location: LCCOMB_X22_Y16_N4
\DUT|the_cpu_0|F_ctrl_implicit_dst_eretaddr~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datad => \DUT|the_cpu_0|F_iw[15]~14_combout\,
	combout => \DUT|the_cpu_0|F_ctrl_implicit_dst_eretaddr~4_combout\);

-- Location: LCCOMB_X20_Y18_N10
\DUT|the_cpu_0|F_iw[28]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_iw[28]~33_combout\);

-- Location: LCCOMB_X23_Y18_N12
\DUT|the_cpu_0|F_iw[29]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \DUT|the_cpu_0|F_iw[29]~34_combout\);

-- Location: LCCOMB_X36_Y25_N24
\DUT|the_cpu_0|A_rot~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Mn_rot_step2\(17),
	datac => \DUT|the_cpu_0|M_rot_rn\(4),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(1),
	combout => \DUT|the_cpu_0|A_rot~1_combout\);

-- Location: LCCOMB_X15_Y17_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~101_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~203_combout\ & (((\DUT|the_HEX6|data_out\(1) & 
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\)) # (!\DUT|the_cpu_0_data_master|r_1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~203_combout\,
	datab => \DUT|the_cpu_0_data_master|r_1~9_combout\,
	datac => \DUT|the_HEX6|data_out\(1),
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~101_combout\);

-- Location: LCFF_X42_Y14_N31
\DUT|the_keys|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_keys|read_mux_out\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_keys|readdata\(1));

-- Location: LCCOMB_X42_Y14_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~103_combout\ = (\DUT|the_cpu_0_data_master|r_2~5_combout\ & (\DUT|the_keys|readdata\(1) & ((\LCD_DATA[1]~1\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\)))) # 
-- (!\DUT|the_cpu_0_data_master|r_2~5_combout\ & (((\LCD_DATA[1]~1\)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_2~5_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\,
	datac => \LCD_DATA[1]~1\,
	datad => \DUT|the_keys|readdata\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~103_combout\);

-- Location: LCCOMB_X42_Y14_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~104_combout\ = (!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~84_combout\ & 
-- (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~103_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~84_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~103_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~205_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~104_combout\);

-- Location: LCFF_X37_Y17_N5
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(9));

-- Location: LCCOMB_X37_Y17_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~111_combout\ = (\DUT|the_jtag_uart_0|av_readdata[9]~0_combout\ & (((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(9))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))) # 
-- (!\DUT|the_jtag_uart_0|av_readdata[9]~0_combout\ & (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\ & ((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(9)) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|av_readdata[9]~0_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(9),
	datad => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~111_combout\);

-- Location: LCCOMB_X37_Y15_N0
\DUT|the_leds|readdata[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_leds|readdata\(9) = (!\DUT|the_cpu_0|d_address_offset_field\(1) & (!\DUT|the_cpu_0|d_address_offset_field\(0) & \DUT|the_leds|data_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_leds|data_out\(9),
	combout => \DUT|the_leds|readdata\(9));

-- Location: LCCOMB_X40_Y15_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~112_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~111_combout\ & ((\DUT|the_leds|readdata\(9)) # 
-- (!\DUT|the_cpu_0_data_master|r_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_leds|readdata\(9),
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\,
	datac => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~111_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~112_combout\);

-- Location: LCCOMB_X40_Y15_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(9) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~112_combout\ & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~8_combout\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~112_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~8_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(9));

-- Location: LCFF_X37_Y15_N11
\DUT|the_nios_system_clock_1|slave_readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(9));

-- Location: LCCOMB_X37_Y15_N18
\DUT|the_leds|readdata[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_leds|readdata\(25) = (!\DUT|the_cpu_0|d_address_offset_field\(1) & (!\DUT|the_cpu_0|d_address_offset_field\(0) & \DUT|the_leds|data_out\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_leds|data_out\(25),
	combout => \DUT|the_leds|readdata\(25));

-- Location: LCCOMB_X37_Y15_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[25]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[25]~115_combout\ = (\DUT|the_cpu_0_data_master|r_2~6_combout\ & (\DUT|the_leds|readdata\(25) & ((\DUT|the_nios_system_clock_1|slave_readdata\(9)) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\ & (((\DUT|the_nios_system_clock_1|slave_readdata\(9)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	datab => \DUT|the_leds|readdata\(25),
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(9),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[25]~115_combout\);

-- Location: LCCOMB_X40_Y15_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(5),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(5),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~9_combout\);

-- Location: LCCOMB_X40_Y15_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(25) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~114_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[25]~115_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~9_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~9_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~114_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[25]~115_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(25));

-- Location: LCCOMB_X37_Y25_N24
\DUT|the_cpu_0|A_rot~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(4),
	datab => \DUT|the_cpu_0|Mn_rot_step2\(16),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(0),
	combout => \DUT|the_cpu_0|A_rot~2_combout\);

-- Location: LCFF_X33_Y23_N31
\DUT|the_cpu_0|E_control_reg_rddata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_control_reg_rddata_muxed[0]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_control_reg_rddata\(0));

-- Location: LCFF_X38_Y15_N11
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(0));

-- Location: LCCOMB_X15_Y17_N24
\DUT|the_HEX6|readdata[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX6|readdata\(0) = (!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX6|data_out\(0) & !\DUT|the_cpu_0|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX6|data_out\(0),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_HEX6|readdata\(0));

-- Location: LCCOMB_X35_Y16_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~120_combout\ = ((\DUT|the_jtag_uart_0|read_0~regout\ & ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0)))) # (!\DUT|the_jtag_uart_0|read_0~regout\ 
-- & (\DUT|the_jtag_uart_0|ien_AF~regout\))) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|ien_AF~regout\,
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	datac => \DUT|the_jtag_uart_0|read_0~regout\,
	datad => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~120_combout\);

-- Location: LCCOMB_X35_Y16_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~121_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~120_combout\ & (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- \DUT|the_HEX0|data_out\(0))) # (!\DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datab => \DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\,
	datac => \DUT|the_HEX0|data_out\(0),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~120_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~121_combout\);

-- Location: LCCOMB_X38_Y15_N12
\DUT|the_jtag_uart_0|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~8_combout\ = ((\DUT|the_jtag_uart_0|read_0~regout\ & (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))) # (!\DUT|the_jtag_uart_0|read_0~regout\ & 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datac => \DUT|the_jtag_uart_0|read_0~regout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \DUT|the_jtag_uart_0|Add1~8_combout\);

-- Location: LCCOMB_X37_Y15_N14
\DUT|the_leds|readdata[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_leds|readdata\(16) = (!\DUT|the_cpu_0|d_address_offset_field\(1) & (!\DUT|the_cpu_0|d_address_offset_field\(0) & \DUT|the_leds|data_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_leds|data_out\(16),
	combout => \DUT|the_leds|readdata\(16));

-- Location: LCCOMB_X44_Y15_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(5),
	datab => \DUT|the_cpu_0|ic_fill_line\(5),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~13_combout\);

-- Location: LCFF_X38_Y15_N25
\DUT|the_nios_system_clock_2|slave_readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_2|slave_readdata_p1\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|slave_readdata\(0));

-- Location: LCCOMB_X37_Y15_N8
\DUT|the_leds|readdata[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_leds|readdata\(24) = (!\DUT|the_cpu_0|d_address_offset_field\(1) & (!\DUT|the_cpu_0|d_address_offset_field\(0) & \DUT|the_leds|data_out\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_leds|data_out\(24),
	combout => \DUT|the_leds|readdata\(24));

-- Location: LCCOMB_X38_Y15_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~130_combout\ = (\DUT|the_leds|readdata\(24) & (((\DUT|the_nios_system_clock_2|slave_readdata\(0))) # (!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\))) # 
-- (!\DUT|the_leds|readdata\(24) & (!\DUT|the_cpu_0_data_master|r_2~6_combout\ & ((\DUT|the_nios_system_clock_2|slave_readdata\(0)) # (!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_leds|readdata\(24),
	datab => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datac => \DUT|the_nios_system_clock_2|slave_readdata\(0),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~130_combout\);

-- Location: LCCOMB_X38_Y15_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~131_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~130_combout\ & (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\ & 
-- ((\DUT|the_nios_system_clock_1|slave_readdata\(8)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~130_combout\,
	datab => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(8),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~131_combout\);

-- Location: LCCOMB_X31_Y23_N4
\DUT|the_cpu_0|M_data_ram_ld_align_sign_bit_16_hi~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[1]~2_combout\,
	datad => \DUT|the_cpu_0|Equal187~0_combout\,
	combout => \DUT|the_cpu_0|M_data_ram_ld_align_sign_bit_16_hi~0_combout\);

-- Location: LCCOMB_X35_Y18_N16
\DUT|the_cpu_0|dc_data_wr_port_data[31]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(31),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_st_data\(31),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[31]~54_combout\);

-- Location: LCCOMB_X34_Y16_N16
\DUT|the_jtag_uart_0|av_readdata[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|av_readdata[7]~1_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) & \DUT|the_jtag_uart_0|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	datac => \DUT|the_jtag_uart_0|read_0~regout\,
	combout => \DUT|the_jtag_uart_0|av_readdata[7]~1_combout\);

-- Location: LCCOMB_X41_Y15_N18
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~135_combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~4_combout\ & ((\DUT|the_jtag_uart_0|av_readdata[7]~1_combout\) # 
-- (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)))) # (!\DUT|the_cpu_0|d_read~regout\ & ((\DUT|the_jtag_uart_0|av_readdata[7]~1_combout\) # 
-- ((!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_jtag_uart_0|av_readdata[7]~1_combout\,
	datac => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~4_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~135_combout\);

-- Location: LCFF_X41_Y15_N13
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(7));

-- Location: LCCOMB_X41_Y15_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~137_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~135_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~136_combout\ & 
-- ((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(7)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~135_combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(7),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~136_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~137_combout\);

-- Location: LCCOMB_X41_Y16_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~138_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~137_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~216_combout\ & ((\LCD_DATA[7]~7\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~137_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\,
	datac => \LCD_DATA[7]~7\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~216_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~138_combout\);

-- Location: LCCOMB_X34_Y24_N18
\DUT|the_cpu_0|A_rot~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Mn_rot_step2\(26),
	datac => \DUT|the_cpu_0|Mn_rot_step2\(10),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~3_combout\);

-- Location: LCCOMB_X37_Y24_N0
\DUT|the_cpu_0|A_rot~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(7),
	datab => \DUT|the_cpu_0|Mn_rot_step2\(23),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~6_combout\);

-- Location: LCFF_X35_Y17_N13
\DUT|the_cpu_0|A_st_data[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(30),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(30));

-- Location: LCCOMB_X35_Y17_N12
\DUT|the_cpu_0|dc_data_wr_port_data[30]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(30),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_st_data\(30),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[30]~56_combout\);

-- Location: LCFF_X37_Y17_N7
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(6));

-- Location: LCCOMB_X37_Y17_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~139_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~219_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~218_combout\ & 
-- ((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(6)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~219_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(6),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~218_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~139_combout\);

-- Location: LCCOMB_X42_Y13_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~145_combout\ = (\DUT|the_cpu_0_data_master|r_0~5_combout\ & (\DUT|the_cpu_0_data_master|r_0~6_combout\ $ (((!\DUT|the_HEX3|data_out\(6)) # 
-- (!\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\))))) # (!\DUT|the_cpu_0_data_master|r_0~5_combout\ & (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- ((\DUT|the_cpu_0_data_master|r_0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_0~5_combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datac => \DUT|the_HEX3|data_out\(6),
	datad => \DUT|the_cpu_0_data_master|r_0~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~145_combout\);

-- Location: LCCOMB_X41_Y16_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(5),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6),
	datad => \DUT|the_cpu_0|ic_fill_line\(5),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~20_combout\);

-- Location: LCCOMB_X41_Y17_N16
\DUT|the_jtag_uart_0|Add1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~17_combout\ = ((\DUT|the_jtag_uart_0|read_0~regout\ & (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)) # (!\DUT|the_jtag_uart_0|read_0~regout\ & 
-- ((\DUT|the_jtag_uart_0|Add1~15_combout\)))) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \DUT|the_jtag_uart_0|Add1~15_combout\,
	datad => \DUT|the_jtag_uart_0|read_0~regout\,
	combout => \DUT|the_jtag_uart_0|Add1~17_combout\);

-- Location: LCCOMB_X41_Y17_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(5),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22),
	datad => \DUT|the_cpu_0|ic_fill_line\(5),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~21_combout\);

-- Location: LCFF_X36_Y16_N13
\DUT|the_jtag_uart_0|woverflow\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|woverflow~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|woverflow~regout\);

-- Location: LCCOMB_X36_Y25_N30
\DUT|the_cpu_0|A_rot~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(5),
	datab => \DUT|the_cpu_0|Mn_rot_step2\(21),
	datac => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~8_combout\);

-- Location: LCFF_X37_Y17_N17
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(5));

-- Location: LCCOMB_X37_Y17_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~153_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~222_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~223_combout\ & 
-- ((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(5)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~222_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(5),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~223_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~153_combout\);

-- Location: LCCOMB_X35_Y16_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~154_combout\ = (\DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\ & ((\DUT|the_cpu_0|d_address_offset_field\(1)) # ((\DUT|the_cpu_0|d_address_offset_field\(0)) # (!\DUT|the_HEX0|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX0|data_out\(5),
	datad => \DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~154_combout\);

-- Location: LCCOMB_X42_Y16_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~155_combout\ = (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~154_combout\ & (((\DUT|the_jtag_uart_0|read_0~regout\ & 
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5))) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|read_0~regout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~154_combout\,
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	datad => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~155_combout\);

-- Location: LCCOMB_X42_Y16_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~156_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~224_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~155_combout\ & ((\LCD_DATA[5]~5\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_DATA[5]~5\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~224_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~155_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~156_combout\);

-- Location: LCCOMB_X40_Y14_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~157_combout\ = (!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\ & (!\DUT|the_cpu_0_data_master|r_2~5_combout\ & ((\DUT|the_cpu_0|d_address_offset_field\(0)) # 
-- (!\DUT|the_cpu_0_data_master|r_3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datab => \DUT|the_cpu_0_data_master|r_2~5_combout\,
	datac => \DUT|the_cpu_0_data_master|r_3~1_combout\,
	datad => \DUT|the_cpu_0|d_address_offset_field\(0),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~157_combout\);

-- Location: LCCOMB_X41_Y13_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~158_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~157_combout\ & (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- \DUT|the_HEX1|data_out\(5))) # (!\DUT|the_cpu_0_data_master|r_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~157_combout\,
	datac => \DUT|the_HEX1|data_out\(5),
	datad => \DUT|the_cpu_0_data_master|r_0~4_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~158_combout\);

-- Location: LCCOMB_X15_Y13_N18
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~159_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~225_combout\) # ((\DUT|the_cpu_0_data_master|r_0~7_combout\ & ((!\DUT|the_HEX4|data_out\(5)) # 
-- (!\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~225_combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datac => \DUT|the_HEX4|data_out\(5),
	datad => \DUT|the_cpu_0_data_master|r_0~7_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~159_combout\);

-- Location: LCCOMB_X42_Y13_N14
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~160_combout\ = (\DUT|the_cpu_0_data_master|r_0~5_combout\ & (\DUT|the_cpu_0_data_master|r_0~6_combout\ $ (((!\DUT|the_HEX3|data_out\(5)) # 
-- (!\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\))))) # (!\DUT|the_cpu_0_data_master|r_0~5_combout\ & (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- ((\DUT|the_cpu_0_data_master|r_0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_0~5_combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datac => \DUT|the_HEX3|data_out\(5),
	datad => \DUT|the_cpu_0_data_master|r_0~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~160_combout\);

-- Location: LCCOMB_X42_Y13_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~161_combout\ = (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~159_combout\ & ((\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~160_combout\ & (\DUT|the_HEX2|data_out\(5) & 
-- \DUT|the_cpu_0_data_master|r_0~6_combout\)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~160_combout\ & ((!\DUT|the_cpu_0_data_master|r_0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~159_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~160_combout\,
	datac => \DUT|the_HEX2|data_out\(5),
	datad => \DUT|the_cpu_0_data_master|r_0~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~161_combout\);

-- Location: LCCOMB_X42_Y16_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~162_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~153_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~156_combout\ & 
-- (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~158_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~153_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~156_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~158_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~161_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~162_combout\);

-- Location: LCCOMB_X40_Y15_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(5),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(5),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~25_combout\);

-- Location: LCCOMB_X37_Y25_N28
\DUT|the_cpu_0|A_rot~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(20),
	datab => \DUT|the_cpu_0|Mn_rot_step2\(4),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~9_combout\);

-- Location: LCFF_X37_Y16_N1
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(4));

-- Location: LCCOMB_X37_Y16_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~168_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~227_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~228_combout\ & 
-- ((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(4)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~227_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~228_combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(4),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~168_combout\);

-- Location: LCCOMB_X35_Y16_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~169_combout\ = (\DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\ & ((\DUT|the_cpu_0|d_address_offset_field\(1)) # ((\DUT|the_cpu_0|d_address_offset_field\(0)) # (!\DUT|the_HEX0|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX0|data_out\(4),
	datad => \DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~169_combout\);

-- Location: LCCOMB_X35_Y16_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~170_combout\ = (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~169_combout\ & (((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) & 
-- \DUT|the_jtag_uart_0|read_0~regout\)) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~169_combout\,
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	datac => \DUT|the_jtag_uart_0|read_0~regout\,
	datad => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~170_combout\);

-- Location: LCCOMB_X37_Y16_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~171_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~170_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~229_combout\ & ((\LCD_DATA[4]~4\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_DATA[4]~4\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~170_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~229_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~171_combout\);

-- Location: LCCOMB_X41_Y13_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~172_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~157_combout\ & (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- \DUT|the_HEX1|data_out\(4))) # (!\DUT|the_cpu_0_data_master|r_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~157_combout\,
	datac => \DUT|the_HEX1|data_out\(4),
	datad => \DUT|the_cpu_0_data_master|r_0~4_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~172_combout\);

-- Location: LCCOMB_X15_Y13_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~173_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~230_combout\) # ((\DUT|the_cpu_0_data_master|r_0~7_combout\ & 
-- ((!\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\) # (!\DUT|the_HEX4|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_0~7_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~230_combout\,
	datac => \DUT|the_HEX4|data_out\(4),
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~173_combout\);

-- Location: LCCOMB_X42_Y13_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~174_combout\ = (\DUT|the_cpu_0_data_master|r_0~5_combout\ & (\DUT|the_cpu_0_data_master|r_0~6_combout\ $ (((!\DUT|the_HEX3|data_out\(4)) # 
-- (!\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\))))) # (!\DUT|the_cpu_0_data_master|r_0~5_combout\ & (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- ((\DUT|the_cpu_0_data_master|r_0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_0~5_combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datac => \DUT|the_HEX3|data_out\(4),
	datad => \DUT|the_cpu_0_data_master|r_0~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~174_combout\);

-- Location: LCCOMB_X42_Y13_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~175_combout\ = (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~173_combout\ & ((\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~174_combout\ & (\DUT|the_HEX2|data_out\(4) & 
-- \DUT|the_cpu_0_data_master|r_0~6_combout\)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~174_combout\ & ((!\DUT|the_cpu_0_data_master|r_0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~174_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~173_combout\,
	datac => \DUT|the_HEX2|data_out\(4),
	datad => \DUT|the_cpu_0_data_master|r_0~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~175_combout\);

-- Location: LCCOMB_X37_Y16_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~176_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~172_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~168_combout\ & 
-- (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~171_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~175_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~172_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~168_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~171_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~175_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~176_combout\);

-- Location: LCCOMB_X38_Y16_N16
\DUT|the_jtag_uart_0|Add1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~19_combout\ = ((\DUT|the_jtag_uart_0|read_0~regout\ & (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4))) # (!\DUT|the_jtag_uart_0|read_0~regout\ & 
-- ((\DUT|the_jtag_uart_0|Add1~11_combout\)))) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datac => \DUT|the_jtag_uart_0|read_0~regout\,
	datad => \DUT|the_jtag_uart_0|Add1~11_combout\,
	combout => \DUT|the_jtag_uart_0|Add1~19_combout\);

-- Location: LCCOMB_X38_Y16_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(5),
	datac => \DUT|the_cpu_0|ic_fill_line\(5),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~29_combout\);

-- Location: LCFF_X37_Y17_N3
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(12),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(12));

-- Location: LCCOMB_X37_Y17_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~179_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(12))) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\ & ((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(12)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(12),
	datad => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~179_combout\);

-- Location: LCCOMB_X37_Y15_N2
\DUT|the_leds|readdata[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_leds|readdata\(12) = (!\DUT|the_cpu_0|d_address_offset_field\(1) & (!\DUT|the_cpu_0|d_address_offset_field\(0) & \DUT|the_leds|data_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_leds|data_out\(12),
	combout => \DUT|the_leds|readdata\(12));

-- Location: LCCOMB_X37_Y15_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~180_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~179_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\ & ((\DUT|the_leds|readdata\(12)) # 
-- (!\DUT|the_cpu_0_data_master|r_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~179_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\,
	datad => \DUT|the_leds|readdata\(12),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~180_combout\);

-- Location: LCCOMB_X37_Y15_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(12) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~180_combout\ & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[12]~30_combout\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~180_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[12]~30_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(12));

-- Location: LCCOMB_X37_Y24_N18
\DUT|the_cpu_0|A_rot~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(19),
	datab => \DUT|the_cpu_0|M_rot_rn\(4),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(3),
	combout => \DUT|the_cpu_0|A_rot~10_combout\);

-- Location: LCFF_X32_Y18_N13
\DUT|the_cpu_0|A_st_data[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(27),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(27));

-- Location: LCCOMB_X32_Y18_N12
\DUT|the_cpu_0|dc_data_wr_port_data[27]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(27),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_st_data\(27),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[27]~62_combout\);

-- Location: LCCOMB_X41_Y13_N22
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~186_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~136_combout\ & (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- \DUT|the_HEX1|data_out\(3))) # (!\DUT|the_cpu_0_data_master|r_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~136_combout\,
	datac => \DUT|the_HEX1|data_out\(3),
	datad => \DUT|the_cpu_0_data_master|r_0~4_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~186_combout\);

-- Location: LCCOMB_X44_Y16_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable\(2),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~32_combout\);

-- Location: LCCOMB_X41_Y14_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~190_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(19)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(19),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~190_combout\);

-- Location: LCFF_X49_Y16_N31
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~4_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(20));

-- Location: LCFF_X49_Y16_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~5_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X31_Y19_N14
\DUT|the_cpu_0|E_ctrl_dc_addr_inv~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(0),
	datab => \DUT|the_cpu_0|E_iw\(2),
	datac => \DUT|the_cpu_0|E_iw\(5),
	datad => \DUT|the_cpu_0|E_iw\(4),
	combout => \DUT|the_cpu_0|E_ctrl_dc_addr_inv~0_combout\);

-- Location: LCCOMB_X31_Y19_N8
\DUT|the_cpu_0|E_ctrl_dc_index_inv~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(0),
	datab => \DUT|the_cpu_0|E_iw\(2),
	datac => \DUT|the_cpu_0|E_iw\(5),
	datad => \DUT|the_cpu_0|E_iw\(4),
	combout => \DUT|the_cpu_0|E_ctrl_dc_index_inv~1_combout\);

-- Location: LCCOMB_X31_Y19_N26
\DUT|the_cpu_0|Equal178~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(0),
	datab => \DUT|the_cpu_0|E_iw\(2),
	datac => \DUT|the_cpu_0|E_iw\(3),
	datad => \DUT|the_cpu_0|E_iw\(4),
	combout => \DUT|the_cpu_0|Equal178~0_combout\);

-- Location: LCCOMB_X25_Y21_N2
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[22]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(22),
	datac => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[22]~0_combout\);

-- Location: LCCOMB_X23_Y20_N12
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[11]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(11),
	datac => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[11]~2_combout\);

-- Location: LCCOMB_X28_Y23_N28
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(5),
	datac => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[5]~5_combout\);

-- Location: LCCOMB_X24_Y21_N28
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(6),
	datac => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[6]~6_combout\);

-- Location: LCCOMB_X28_Y21_N28
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datab => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datac => \DUT|the_cpu_0|E_extra_pc\(8),
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[8]~8_combout\);

-- Location: LCFF_X24_Y19_N31
\DUT|the_cpu_0|E_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(8));

-- Location: LCCOMB_X29_Y21_N10
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_extra_pc\(9),
	datab => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datac => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[9]~9_combout\);

-- Location: LCCOMB_X23_Y20_N6
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[13]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(13),
	datac => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[13]~11_combout\);

-- Location: LCCOMB_X30_Y22_N12
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[15]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_extra_pc\(15),
	datab => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datac => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[15]~13_combout\);

-- Location: LCCOMB_X24_Y22_N26
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[17]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(17),
	datac => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[17]~15_combout\);

-- Location: LCCOMB_X25_Y22_N18
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[18]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datab => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datac => \DUT|the_cpu_0|E_extra_pc\(18),
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[18]~16_combout\);

-- Location: LCCOMB_X23_Y20_N22
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[19]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(19),
	datac => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[19]~17_combout\);

-- Location: LCCOMB_X28_Y24_N10
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[20]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(20),
	datac => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_break~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[20]~18_combout\);

-- Location: LCCOMB_X23_Y22_N26
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[21]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	datab => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datac => \DUT|the_cpu_0|E_extra_pc\(21),
	datad => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[21]~19_combout\);

-- Location: LCCOMB_X20_Y18_N6
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[21]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[21]~19_combout\,
	datab => \DUT|the_cpu_0|E_src1\(23),
	datad => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[21]~20_combout\);

-- Location: LCCOMB_X28_Y16_N30
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[5]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[5]~0_combout\);

-- Location: LCCOMB_X28_Y16_N26
\DUT|the_cpu_0|Equal241~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \DUT|the_cpu_0|Equal241~0_combout\);

-- Location: LCCOMB_X29_Y23_N28
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[1]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(1),
	datac => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[1]~23_combout\);

-- Location: LCFF_X24_Y17_N15
\DUT|the_cpu_0|E_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(1));

-- Location: LCCOMB_X28_Y16_N28
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[4]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[4]~3_combout\);

-- Location: LCCOMB_X28_Y16_N14
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[7]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[7]~5_combout\);

-- Location: LCCOMB_X28_Y16_N2
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[1]~9_combout\);

-- Location: LCCOMB_X28_Y16_N4
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[0]~11_combout\);

-- Location: LCCOMB_X28_Y16_N6
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[3]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[3]~13_combout\);

-- Location: LCCOMB_X21_Y16_N24
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_read_but_no_slave_selected~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_read_but_no_slave_selected~0_combout\ = (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\ & (\DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~1_combout\ & 
-- ((\DUT|the_cpu_0|ic_fill_tag\(12)) # (!\DUT|the_cpu_0|ic_fill_tag\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\,
	datab => \DUT|the_cpu_0|ic_fill_tag\(11),
	datac => \DUT|the_cpu_0|ic_fill_tag\(12),
	datad => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~1_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_read_but_no_slave_selected~0_combout\);

-- Location: LCCOMB_X38_Y18_N14
\DUT|the_nios_system_clock_2|master_FSM|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|master_FSM|Selector2~0_combout\ = (\DUT|the_nios_system_clock_2|master_FSM|master_state.100~regout\ & 
-- (!\DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\ & \DUT|the_nios_system_clock_2|master_FSM|master_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_2|master_FSM|master_state.100~regout\,
	datac => \DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\,
	datad => \DUT|the_nios_system_clock_2|master_FSM|master_read~regout\,
	combout => \DUT|the_nios_system_clock_2|master_FSM|Selector2~0_combout\);

-- Location: LCCOMB_X38_Y18_N2
\DUT|the_nios_system_clock_2|master_FSM|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|master_FSM|Selector2~1_combout\ = (\DUT|the_nios_system_clock_2|master_FSM|Selector2~0_combout\) # ((!\DUT|the_nios_system_clock_2|master_FSM|master_state.001~regout\ & 
-- (\DUT|the_nios_system_clock_2|write_request_edge_to_pulse|data_out~combout\ & !\DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_out~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|master_FSM|Selector2~0_combout\,
	datab => \DUT|the_nios_system_clock_2|master_FSM|master_state.001~regout\,
	datac => \DUT|the_nios_system_clock_2|write_request_edge_to_pulse|data_out~combout\,
	datad => \DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_out~combout\,
	combout => \DUT|the_nios_system_clock_2|master_FSM|Selector2~1_combout\);

-- Location: LCCOMB_X37_Y24_N22
\DUT|the_cpu_0|A_rot~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(27),
	datab => \DUT|the_cpu_0|M_rot_rn\(4),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(11),
	combout => \DUT|the_cpu_0|A_rot~15_combout\);

-- Location: LCCOMB_X36_Y25_N26
\DUT|the_cpu_0|A_rot~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Mn_rot_step2\(25),
	datac => \DUT|the_cpu_0|M_rot_rn\(4),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(9),
	combout => \DUT|the_cpu_0|A_rot~17_combout\);

-- Location: LCCOMB_X37_Y25_N16
\DUT|the_cpu_0|A_rot~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(24),
	datab => \DUT|the_cpu_0|Mn_rot_step2\(8),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~18_combout\);

-- Location: LCCOMB_X34_Y23_N30
\DUT|the_cpu_0|A_rot~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Mn_rot_step2\(22),
	datac => \DUT|the_cpu_0|M_rot_rn\(4),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(6),
	combout => \DUT|the_cpu_0|A_rot~20_combout\);

-- Location: LCCOMB_X37_Y25_N26
\DUT|the_cpu_0|A_rot~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(20),
	datab => \DUT|the_cpu_0|Mn_rot_step2\(4),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~22_combout\);

-- Location: LCCOMB_X35_Y23_N10
\DUT|the_cpu_0|A_rot~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Mn_rot_step2\(18),
	datac => \DUT|the_cpu_0|Mn_rot_step2\(2),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~24_combout\);

-- Location: LCCOMB_X37_Y25_N20
\DUT|the_cpu_0|A_rot~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(4),
	datab => \DUT|the_cpu_0|Mn_rot_step2\(16),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(0),
	combout => \DUT|the_cpu_0|A_rot~26_combout\);

-- Location: LCCOMB_X35_Y21_N16
\DUT|the_cpu_0|A_rot~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(30),
	datab => \DUT|the_cpu_0|Mn_rot_step2\(14),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~28_combout\);

-- Location: LCCOMB_X37_Y25_N22
\DUT|the_cpu_0|A_rot~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(4),
	datac => \DUT|the_cpu_0|Mn_rot_step2\(28),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(12),
	combout => \DUT|the_cpu_0|A_rot~30_combout\);

-- Location: LCCOMB_X37_Y24_N14
\DUT|the_cpu_0|A_rot~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(27),
	datab => \DUT|the_cpu_0|M_rot_rn\(4),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(11),
	combout => \DUT|the_cpu_0|A_rot~31_combout\);

-- Location: LCFF_X49_Y16_N19
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~6_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(3));

-- Location: LCFF_X53_Y14_N9
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X49_Y16_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(2),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~2_combout\);

-- Location: LCCOMB_X50_Y16_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~0_combout\);

-- Location: LCFF_X44_Y19_N31
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCFF_X44_Y19_N25
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(1));

-- Location: LCCOMB_X44_Y19_N2
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: LCFF_X44_Y21_N5
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X44_Y21_N2
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(6),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: LCFF_X29_Y14_N29
\DUT|the_nios_system_clock_1|slave_writedata_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(1));

-- Location: LCFF_X41_Y14_N5
\DUT|the_nios_system_clock_1|slave_writedata_d1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[3]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(3));

-- Location: LCFF_X40_Y14_N27
\DUT|the_nios_system_clock_1|slave_writedata_d1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[4]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(4));

-- Location: LCFF_X15_Y12_N3
\DUT|the_nios_system_clock_0|slave_writedata_d1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[6]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(6));

-- Location: LCFF_X19_Y10_N3
\DUT|the_nios_system_clock_0|slave_writedata_d1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[8]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(8));

-- Location: LCFF_X37_Y15_N27
\DUT|the_nios_system_clock_1|slave_writedata_d1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[9]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(9));

-- Location: LCFF_X36_Y16_N9
\DUT|the_nios_system_clock_1|slave_writedata_d1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[10]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(10));

-- Location: LCFF_X19_Y12_N3
\DUT|the_nios_system_clock_0|slave_writedata_d1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[11]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(11));

-- Location: LCFF_X40_Y14_N31
\DUT|the_nios_system_clock_1|slave_writedata_d1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[13]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(13));

-- Location: LCFF_X18_Y15_N3
\DUT|the_nios_system_clock_0|slave_writedata_d1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[14]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(14));

-- Location: LCFF_X49_Y16_N13
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~7_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X48_Y16_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(22),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(22),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X49_Y16_N4
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(21),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~3_combout\);

-- Location: LCFF_X50_Y16_N3
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(24),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCFF_X34_Y11_N13
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p3_stage_3~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_3~regout\);

-- Location: LCFF_X32_Y11_N27
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p3_full_3~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\);

-- Location: LCCOMB_X34_Y11_N24
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p2_stage_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p2_stage_2~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_3~regout\))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\ & 
-- (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_3~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p2_stage_2~0_combout\);

-- Location: LCCOMB_X31_Y11_N8
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always8~0_combout\ = (\DUT|the_sdram_0|za_valid~regout\) # ((!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\ & 
-- \DUT|the_sdram_0_s1|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\,
	datac => \DUT|the_sdram_0|za_valid~regout\,
	datad => \DUT|the_sdram_0_s1|comb~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always8~0_combout\);

-- Location: LCCOMB_X32_Y11_N24
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p2_full_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p2_full_2~0_combout\ = (\DUT|the_sdram_0|za_valid~regout\ & ((\DUT|the_sdram_0_s1|comb~0_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\))) # (!\DUT|the_sdram_0_s1|comb~0_combout\ & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\)))) # 
-- (!\DUT|the_sdram_0|za_valid~regout\ & (((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|za_valid~regout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\,
	datad => \DUT|the_sdram_0_s1|comb~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p2_full_2~0_combout\);

-- Location: LCFF_X34_Y11_N7
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p3_stage_3~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_3~regout\);

-- Location: LCCOMB_X34_Y11_N2
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p2_stage_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p2_stage_2~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_3~regout\))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\ & 
-- (\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_3~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p2_stage_2~0_combout\);

-- Location: LCFF_X43_Y16_N13
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(1));

-- Location: LCFF_X32_Y23_N29
\DUT|the_cpu_0|E_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_iw[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(6));

-- Location: LCFF_X33_Y23_N21
\DUT|the_cpu_0|E_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_iw[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(7));

-- Location: LCCOMB_X30_Y18_N16
\DUT|the_cpu_0|E_op_wrctl\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(12),
	datab => \DUT|the_cpu_0|E_op_rdctl~0_combout\,
	datac => \DUT|the_cpu_0|E_iw\(14),
	datad => \DUT|the_cpu_0|Equal209~1_combout\,
	combout => \DUT|the_cpu_0|E_op_wrctl~combout\);

-- Location: LCFF_X30_Y24_N13
\DUT|the_cpu_0|E_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_iw[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(8));

-- Location: LCCOMB_X30_Y18_N6
\DUT|the_cpu_0|A_bstatus_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_iw\(6),
	datab => \DUT|the_cpu_0|A_bstatus_reg_pie~regout\,
	datac => \DUT|the_cpu_0|M_wrctl_bstatus~0_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(0),
	combout => \DUT|the_cpu_0|A_bstatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X30_Y18_N2
\DUT|the_cpu_0|M_wrctl_estatus\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_wrctl_inst~regout\,
	datab => \DUT|the_cpu_0|M_iw\(6),
	datac => \DUT|the_cpu_0|M_iw\(8),
	datad => \DUT|the_cpu_0|M_iw\(7),
	combout => \DUT|the_cpu_0|M_wrctl_estatus~combout\);

-- Location: LCCOMB_X30_Y18_N20
\DUT|the_cpu_0|A_estatus_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_estatus_reg_pie~regout\,
	datab => \DUT|the_cpu_0|M_wrctl_estatus~combout\,
	datac => \DUT|the_cpu_0|M_ctrl_exception~regout\,
	datad => \DUT|the_cpu_0|M_alu_result\(0),
	combout => \DUT|the_cpu_0|A_estatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X30_Y18_N24
\DUT|the_cpu_0|A_estatus_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_exception~regout\,
	datab => \DUT|the_cpu_0|M_ctrl_crst~regout\,
	datac => \DUT|the_cpu_0|A_estatus_reg_pie_inst_nxt~0_combout\,
	datad => \DUT|the_cpu_0|A_status_reg_pie~regout\,
	combout => \DUT|the_cpu_0|A_estatus_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X30_Y17_N16
\DUT|the_cpu_0|A_ienable_reg_irq0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(0),
	datab => \DUT|the_cpu_0|A_stall~0_combout\,
	datac => \DUT|the_cpu_0|A_ienable_reg_irq0~regout\,
	datad => \DUT|the_cpu_0|A_ienable_reg_irq0_nxt~0_combout\,
	combout => \DUT|the_cpu_0|A_ienable_reg_irq0~0_combout\);

-- Location: LCCOMB_X43_Y19_N24
\DUT|the_jtag_uart_0|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|LessThan0~0_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)) # ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	combout => \DUT|the_jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X41_Y20_N6
\DUT|the_jtag_uart_0|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|LessThan1~1_combout\ = (\DUT|the_jtag_uart_0|Add0~8_combout\) # (\DUT|the_jtag_uart_0|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|Add0~8_combout\,
	datac => \DUT|the_jtag_uart_0|Add0~6_combout\,
	combout => \DUT|the_jtag_uart_0|LessThan1~1_combout\);

-- Location: LCFF_X43_Y16_N11
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(3));

-- Location: LCFF_X40_Y16_N7
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(0));

-- Location: LCFF_X40_Y16_N21
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(12));

-- Location: LCFF_X41_Y16_N25
\DUT|the_nios_system_clock_0|slave_readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(7));

-- Location: LCFF_X31_Y17_N13
\DUT|the_cpu_0|E_ctrl_shift_right_arith\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_shift_right_arith~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_shift_right_arith~regout\);

-- Location: LCCOMB_X36_Y24_N0
\DUT|the_cpu_0|E_rot_mask[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(1),
	datab => \DUT|the_cpu_0|E_src2\(2),
	datac => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datad => \DUT|the_cpu_0|E_src2\(0),
	combout => \DUT|the_cpu_0|E_rot_mask[2]~0_combout\);

-- Location: LCFF_X42_Y14_N9
\DUT|the_keys|edge_capture[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_keys|edge_capture~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_keys|edge_capture\(1));

-- Location: LCCOMB_X42_Y14_N30
\DUT|the_keys|read_mux_out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_keys|read_mux_out\(1) = (\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_keys|edge_capture\(1) & ((\DUT|the_cpu_0|d_address_offset_field\(1))))) # (!\DUT|the_cpu_0|d_address_offset_field\(0) & (((\KEY~combout\(2) & 
-- !\DUT|the_cpu_0|d_address_offset_field\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_keys|edge_capture\(1),
	datac => \KEY~combout\(2),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_keys|read_mux_out\(1));

-- Location: LCFF_X42_Y15_N7
\DUT|the_nios_system_clock_1|slave_readdata_p1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_readdata_p1[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(9));

-- Location: LCFF_X40_Y16_N3
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(7));

-- Location: LCCOMB_X30_Y17_N12
\DUT|the_cpu_0|D_control_reg_rddata_muxed[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ienable_reg_irq0~regout\,
	datab => \DUT|the_cpu_0|A_bstatus_reg_pie~regout\,
	datac => \DUT|the_cpu_0|D_iw\(6),
	datad => \DUT|the_cpu_0|D_iw\(7),
	combout => \DUT|the_cpu_0|D_control_reg_rddata_muxed[0]~0_combout\);

-- Location: LCCOMB_X30_Y17_N30
\DUT|the_cpu_0|D_control_reg_rddata_muxed[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(8),
	datab => \DUT|the_cpu_0|A_ipending_reg_irq0~regout\,
	datac => \DUT|the_cpu_0|A_status_reg_pie~regout\,
	datad => \DUT|the_cpu_0|D_control_reg_rddata_muxed[0]~0_combout\,
	combout => \DUT|the_cpu_0|D_control_reg_rddata_muxed[0]~1_combout\);

-- Location: LCCOMB_X33_Y23_N30
\DUT|the_cpu_0|D_control_reg_rddata_muxed[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_control_reg_rddata_muxed[0]~1_combout\,
	datab => \DUT|the_cpu_0|D_iw\(7),
	datac => \DUT|the_cpu_0|A_estatus_reg_pie~regout\,
	datad => \DUT|the_cpu_0|D_control_reg_rddata_muxed[0]~0_combout\,
	combout => \DUT|the_cpu_0|D_control_reg_rddata_muxed[0]~2_combout\);

-- Location: LCFF_X38_Y18_N9
\DUT|the_nios_system_clock_2|slave_readdata_p1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|slave_readdata_p1[0]~0_combout\,
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|slave_readdata_p1\(0));

-- Location: LCCOMB_X43_Y19_N20
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (\DUT|the_jtag_uart_0|fifo_wr~regout\ & 
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X36_Y16_N14
\DUT|the_jtag_uart_0|woverflow~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|woverflow~0_combout\ = (!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_jtag_uart_0|av_waitrequest~0_combout\ & \DUT|the_cpu_0|d_write~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_jtag_uart_0|av_waitrequest~0_combout\,
	datad => \DUT|the_cpu_0|d_write~regout\,
	combout => \DUT|the_jtag_uart_0|woverflow~0_combout\);

-- Location: LCCOMB_X36_Y16_N12
\DUT|the_jtag_uart_0|woverflow~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|woverflow~1_combout\ = (\DUT|the_jtag_uart_0|woverflow~0_combout\ & ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\))) # (!\DUT|the_jtag_uart_0|woverflow~0_combout\ & 
-- (\DUT|the_jtag_uart_0|woverflow~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|woverflow~0_combout\,
	datac => \DUT|the_jtag_uart_0|woverflow~regout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \DUT|the_jtag_uart_0|woverflow~1_combout\);

-- Location: LCCOMB_X41_Y19_N24
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X49_Y16_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(20),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~4_combout\);

-- Location: LCCOMB_X49_Y16_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(19),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~5_combout\);

-- Location: LCCOMB_X49_Y16_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(3),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~6_combout\);

-- Location: LCFF_X51_Y14_N19
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~11_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X50_Y15_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(25),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(25),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCFF_X51_Y14_N5
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~12_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(26));

-- Location: LCFF_X51_Y14_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~14_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X50_Y15_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(16),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(16),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCFF_X51_Y14_N27
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~15_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(24));

-- Location: LCFF_X44_Y19_N13
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(2));

-- Location: LCCOMB_X44_Y19_N30
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X43_Y19_N6
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X43_Y19_N28
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3))) # (!\DUT|the_jtag_uart_0|r_val~0_combout\)) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \DUT|the_jtag_uart_0|r_val~0_combout\,
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCFF_X44_Y21_N15
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X44_Y21_N4
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(5),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: LCCOMB_X29_Y14_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[1]~1_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & (\DUT|the_cpu_0|d_writedata\(17))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- ((\DUT|the_cpu_0|d_writedata\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datac => \DUT|the_cpu_0|d_writedata\(17),
	datad => \DUT|the_cpu_0|d_writedata\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[1]~1_combout\);

-- Location: LCCOMB_X41_Y14_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[3]~3_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & (\DUT|the_cpu_0|d_writedata\(19))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- ((\DUT|the_cpu_0|d_writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_writedata\(19),
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datad => \DUT|the_cpu_0|d_writedata\(3),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[3]~3_combout\);

-- Location: LCCOMB_X40_Y14_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[4]~4_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & (\DUT|the_cpu_0|d_writedata\(20))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- ((\DUT|the_cpu_0|d_writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata\(20),
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datad => \DUT|the_cpu_0|d_writedata\(4),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[4]~4_combout\);

-- Location: LCCOMB_X37_Y15_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[9]~9_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & ((\DUT|the_cpu_0|d_writedata\(25)))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- (\DUT|the_cpu_0|d_writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datac => \DUT|the_cpu_0|d_writedata\(9),
	datad => \DUT|the_cpu_0|d_writedata\(25),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[9]~9_combout\);

-- Location: LCCOMB_X36_Y16_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[10]~10_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & ((\DUT|the_cpu_0|d_writedata\(26)))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- (\DUT|the_cpu_0|d_writedata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata\(10),
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datac => \DUT|the_cpu_0|d_writedata\(26),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[10]~10_combout\);

-- Location: LCCOMB_X40_Y14_N30
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[13]~13_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & (\DUT|the_cpu_0|d_writedata\(29))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- ((\DUT|the_cpu_0|d_writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata\(29),
	datab => \DUT|the_cpu_0|d_writedata\(13),
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[13]~13_combout\);

-- Location: LCCOMB_X49_Y16_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(22),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~7_combout\);

-- Location: LCFF_X32_Y11_N21
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p4_stage_4~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_4~regout\);

-- Location: LCFF_X32_Y11_N23
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p4_full_4~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\);

-- Location: LCCOMB_X34_Y11_N12
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p3_stage_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p3_stage_3~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_4~regout\))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\ & 
-- (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_4~regout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p3_stage_3~0_combout\);

-- Location: LCCOMB_X31_Y11_N2
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always6~0_combout\ = (\DUT|the_sdram_0|za_valid~regout\) # ((!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\ & 
-- \DUT|the_sdram_0_s1|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\,
	datac => \DUT|the_sdram_0|za_valid~regout\,
	datad => \DUT|the_sdram_0_s1|comb~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always6~0_combout\);

-- Location: LCCOMB_X32_Y11_N26
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p3_full_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p3_full_3~0_combout\ = (\DUT|the_sdram_0|za_valid~regout\ & ((\DUT|the_sdram_0_s1|comb~0_combout\ & 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\)) # (!\DUT|the_sdram_0_s1|comb~0_combout\ & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\))))) # 
-- (!\DUT|the_sdram_0|za_valid~regout\ & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\,
	datac => \DUT|the_sdram_0|za_valid~regout\,
	datad => \DUT|the_sdram_0_s1|comb~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p3_full_3~0_combout\);

-- Location: LCFF_X32_Y11_N9
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p4_stage_4~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_4~regout\);

-- Location: LCCOMB_X34_Y11_N6
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p3_stage_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p3_stage_3~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_4~regout\))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\ & 
-- (\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_4~regout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p3_stage_3~0_combout\);

-- Location: LCFF_X41_Y21_N15
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\);

-- Location: LCFF_X41_Y21_N11
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\);

-- Location: LCCOMB_X41_Y21_N10
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~1_combout\);

-- Location: LCFF_X41_Y16_N13
\DUT|the_nios_system_clock_0|slave_readdata_p1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(7),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(7));

-- Location: LCCOMB_X31_Y17_N12
\DUT|the_cpu_0|D_ctrl_shift_right_arith~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Equal154~4_combout\,
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|Equal171~2_combout\,
	datad => \DUT|the_cpu_0|D_ctrl_shift_right_arith~0_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_shift_right_arith~1_combout\);

-- Location: LCCOMB_X38_Y14_N16
\DUT|the_keys|edge_capture_wr_strobe~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_keys|edge_capture_wr_strobe~2_combout\ = (\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_cpu_0|d_write~regout\ & \DUT|the_cpu_0|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_keys|edge_capture_wr_strobe~2_combout\);

-- Location: LCFF_X40_Y21_N19
\DUT|the_cpu_0|A_mul_src1[2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[2]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[2]~_Duplicate_1_regout\);

-- Location: LCFF_X38_Y21_N25
\DUT|the_cpu_0|A_mul_src1[8]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[8]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[8]~_Duplicate_1_regout\);

-- Location: LCFF_X42_Y14_N17
\DUT|the_keys|d1_data_in[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \KEY~combout\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_keys|d1_data_in\(1));

-- Location: LCFF_X42_Y14_N19
\DUT|the_keys|d2_data_in[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_keys|d1_data_in\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_keys|d2_data_in\(1));

-- Location: LCCOMB_X42_Y14_N8
\DUT|the_keys|edge_capture~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_keys|edge_capture~1_combout\ = (!\DUT|the_keys|edge_capture_wr_strobe~combout\ & ((\DUT|the_keys|edge_capture\(1)) # ((\DUT|the_keys|d1_data_in\(1) & !\DUT|the_keys|d2_data_in\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_keys|edge_capture_wr_strobe~combout\,
	datab => \DUT|the_keys|d1_data_in\(1),
	datac => \DUT|the_keys|edge_capture\(1),
	datad => \DUT|the_keys|d2_data_in\(1),
	combout => \DUT|the_keys|edge_capture~1_combout\);

-- Location: LCFF_X38_Y18_N21
\DUT|the_clocks_0|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|the_clocks_0|readdata~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_clocks_0|readdata\(0));

-- Location: LCCOMB_X38_Y18_N8
\DUT|the_nios_system_clock_2|slave_readdata_p1[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|slave_readdata_p1[0]~0_combout\ = (\DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\ & 
-- ((\DUT|the_nios_system_clock_2|master_FSM|master_read~regout\ & (\DUT|the_clocks_0|readdata\(0))) # (!\DUT|the_nios_system_clock_2|master_FSM|master_read~regout\ & ((\DUT|the_nios_system_clock_2|slave_readdata_p1\(0)))))) # 
-- (!\DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\ & (((\DUT|the_nios_system_clock_2|slave_readdata_p1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_clocks_0|readdata\(0),
	datab => \DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\,
	datac => \DUT|the_nios_system_clock_2|slave_readdata_p1\(0),
	datad => \DUT|the_nios_system_clock_2|master_FSM|master_read~regout\,
	combout => \DUT|the_nios_system_clock_2|slave_readdata_p1[0]~0_combout\);

-- Location: LCFF_X51_Y14_N7
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~21_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X51_Y14_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(25),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~11_combout\);

-- Location: LCCOMB_X51_Y14_N4
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(26),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~12_combout\);

-- Location: LCCOMB_X51_Y14_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(16),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~14_combout\);

-- Location: LCCOMB_X51_Y14_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(24),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~15_combout\);

-- Location: LCFF_X44_Y21_N9
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X44_Y21_N14
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: LCFF_X31_Y11_N5
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p5_stage_5~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_5~regout\);

-- Location: LCFF_X32_Y11_N11
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p5_full_5~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\);

-- Location: LCCOMB_X32_Y11_N20
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p4_stage_4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p4_stage_4~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_5~regout\))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\ & 
-- (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_5~regout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p4_stage_4~0_combout\);

-- Location: LCCOMB_X31_Y11_N14
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always4~0_combout\ = (\DUT|the_sdram_0|za_valid~regout\) # ((!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\ & 
-- \DUT|the_sdram_0_s1|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\,
	datac => \DUT|the_sdram_0|za_valid~regout\,
	datad => \DUT|the_sdram_0_s1|comb~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always4~0_combout\);

-- Location: LCCOMB_X32_Y11_N22
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p4_full_4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p4_full_4~0_combout\ = (\DUT|the_sdram_0_s1|comb~0_combout\ & (((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\)))) # 
-- (!\DUT|the_sdram_0_s1|comb~0_combout\ & ((\DUT|the_sdram_0|za_valid~regout\ & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\)) # (!\DUT|the_sdram_0|za_valid~regout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\,
	datab => \DUT|the_sdram_0_s1|comb~0_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3~regout\,
	datad => \DUT|the_sdram_0|za_valid~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p4_full_4~0_combout\);

-- Location: LCFF_X31_Y11_N17
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p5_stage_5~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_5~regout\);

-- Location: LCCOMB_X32_Y11_N8
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p4_stage_4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p4_stage_4~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_5~regout\))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\ & 
-- (\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_5~regout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p4_stage_4~0_combout\);

-- Location: LCFF_X44_Y22_N19
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~regout\);

-- Location: LCFF_X30_Y23_N15
\DUT|the_cpu_0|M_src1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(1));

-- Location: LCFF_X30_Y24_N7
\DUT|the_cpu_0|M_src1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(2));

-- Location: LCFF_X27_Y21_N31
\DUT|the_cpu_0|M_src1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(6));

-- Location: LCFF_X24_Y21_N7
\DUT|the_cpu_0|M_src1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(8));

-- Location: LCFF_X28_Y21_N15
\DUT|the_cpu_0|M_src1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[10]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(10));

-- Location: LCFF_X29_Y21_N21
\DUT|the_cpu_0|M_src1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(11));

-- Location: LCFF_X32_Y22_N29
\DUT|the_cpu_0|A_mul_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[18]~18_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(18));

-- Location: LCFF_X32_Y22_N25
\DUT|the_cpu_0|A_mul_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[20]~20_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(20));

-- Location: LCFF_X32_Y22_N27
\DUT|the_cpu_0|A_mul_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[21]~21_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(21));

-- Location: LCFF_X40_Y24_N3
\DUT|the_cpu_0|A_mul_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[23]~23_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(23));

-- Location: LCFF_X40_Y21_N21
\DUT|the_cpu_0|A_mul_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[29]~29_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(29));

-- Location: LCFF_X40_Y22_N21
\DUT|the_cpu_0|A_mul_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[31]~31_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(31));

-- Location: LCFF_X38_Y18_N11
\DUT|the_nios_system_clock_2|master_address\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|master_address~feeder_combout\,
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|master_address~regout\);

-- Location: LCCOMB_X38_Y18_N20
\DUT|the_clocks_0|readdata~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_clocks_0|readdata~0_combout\ = (\DUT|the_clocks_0|DE_Clock_Generator_System|_locked\ & !\DUT|the_nios_system_clock_2|master_address~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_clocks_0|DE_Clock_Generator_System|_locked\,
	datad => \DUT|the_nios_system_clock_2|master_address~regout\,
	combout => \DUT|the_clocks_0|readdata~0_combout\);

-- Location: LCFF_X44_Y19_N7
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(5));

-- Location: LCCOMB_X51_Y14_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(31),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~21_combout\);

-- Location: LCFF_X44_Y21_N21
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X44_Y21_N8
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(3),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: LCFF_X31_Y11_N13
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_6~regout\);

-- Location: LCFF_X32_Y11_N29
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p6_full_6~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6~regout\);

-- Location: LCCOMB_X31_Y11_N4
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p5_stage_5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p5_stage_5~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6~regout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_6~regout\))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6~regout\ & 
-- (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_6~regout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p5_stage_5~0_combout\);

-- Location: LCCOMB_X31_Y11_N18
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always2~0_combout\ = (\DUT|the_sdram_0|za_valid~regout\) # ((!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\ & 
-- \DUT|the_sdram_0_s1|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\,
	datac => \DUT|the_sdram_0|za_valid~regout\,
	datad => \DUT|the_sdram_0_s1|comb~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always2~0_combout\);

-- Location: LCCOMB_X32_Y11_N10
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p5_full_5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p5_full_5~0_combout\ = (\DUT|the_sdram_0|za_valid~regout\ & ((\DUT|the_sdram_0_s1|comb~0_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\))) # (!\DUT|the_sdram_0_s1|comb~0_combout\ & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6~regout\)))) # 
-- (!\DUT|the_sdram_0|za_valid~regout\ & (((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|za_valid~regout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6~regout\,
	datac => \DUT|the_sdram_0_s1|comb~0_combout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p5_full_5~0_combout\);

-- Location: LCFF_X31_Y11_N11
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_6~regout\);

-- Location: LCCOMB_X31_Y11_N16
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p5_stage_5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p5_stage_5~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6~regout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_6~regout\))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6~regout\ & 
-- (\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_6~regout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p5_stage_5~0_combout\);

-- Location: LCCOMB_X44_Y22_N18
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: LCFF_X51_Y14_N3
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~23_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X48_Y15_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(12),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(12),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~64_combout\);

-- Location: LCFF_X30_Y22_N9
\DUT|the_cpu_0|M_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(17),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(17));

-- Location: LCFF_X30_Y20_N13
\DUT|the_cpu_0|M_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(18),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(18));

-- Location: LCCOMB_X32_Y22_N28
\DUT|the_cpu_0|A_mul_src2_nxt[18]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_src2\(18),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[18]~18_combout\);

-- Location: LCFF_X24_Y22_N29
\DUT|the_cpu_0|M_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(19),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(19));

-- Location: LCFF_X25_Y22_N21
\DUT|the_cpu_0|M_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(20),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(20));

-- Location: LCCOMB_X32_Y22_N24
\DUT|the_cpu_0|A_mul_src2_nxt[20]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|M_src2\(20),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[20]~20_combout\);

-- Location: LCFF_X32_Y22_N23
\DUT|the_cpu_0|M_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(21),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(21));

-- Location: LCCOMB_X32_Y22_N26
\DUT|the_cpu_0|A_mul_src2_nxt[21]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_src2\(21),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[21]~21_combout\);

-- Location: LCFF_X23_Y22_N5
\DUT|the_cpu_0|M_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(23),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(23));

-- Location: LCCOMB_X40_Y24_N2
\DUT|the_cpu_0|A_mul_src2_nxt[23]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_src2\(23),
	datac => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[23]~23_combout\);

-- Location: LCFF_X25_Y21_N21
\DUT|the_cpu_0|M_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src2[24]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(24));

-- Location: LCFF_X32_Y24_N29
\DUT|the_cpu_0|M_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src2[27]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(27));

-- Location: LCFF_X32_Y21_N5
\DUT|the_cpu_0|M_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src2[29]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(29));

-- Location: LCCOMB_X40_Y21_N20
\DUT|the_cpu_0|A_mul_src2_nxt[29]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_src2\(29),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[29]~29_combout\);

-- Location: LCFF_X35_Y19_N7
\DUT|the_cpu_0|M_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src2[31]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(31));

-- Location: LCCOMB_X40_Y22_N20
\DUT|the_cpu_0|A_mul_src2_nxt[31]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_mul_stall~regout\,
	datad => \DUT|the_cpu_0|M_src2\(31),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[31]~31_combout\);

-- Location: LCFF_X53_Y15_N23
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~25_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X48_Y15_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(10),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(10),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~68_combout\);

-- Location: LCFF_X38_Y17_N1
\DUT|the_nios_system_clock_2|slave_address_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|slave_address_d1~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|slave_address_d1~regout\);

-- Location: LCFF_X53_Y15_N29
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~27_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X53_Y15_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(8),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(8),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~72_combout\);

-- Location: LCFF_X53_Y15_N25
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~28_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X53_Y15_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(7),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(7),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~74_combout\);

-- Location: LCFF_X53_Y15_N5
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~29_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X53_Y15_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(15),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(15),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~76_combout\);

-- Location: LCFF_X32_Y21_N15
\DUT|the_cpu_0|A_dc_rd_data[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[29]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(29));

-- Location: LCFF_X44_Y21_N23
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~10_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X44_Y21_N20
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: LCCOMB_X31_Y11_N28
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always0~0_combout\ = (\DUT|the_sdram_0|za_valid~regout\) # ((!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6~regout\ & 
-- \DUT|the_sdram_0_s1|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6~regout\,
	datac => \DUT|the_sdram_0|za_valid~regout\,
	datad => \DUT|the_sdram_0_s1|comb~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always0~0_combout\);

-- Location: LCCOMB_X32_Y11_N28
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p6_full_6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p6_full_6~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\ & ((\DUT|the_sdram_0_s1|comb~0_combout\) # 
-- (!\DUT|the_sdram_0|za_valid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5~regout\,
	datab => \DUT|the_sdram_0_s1|comb~0_combout\,
	datad => \DUT|the_sdram_0|za_valid~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p6_full_6~0_combout\);

-- Location: LCCOMB_X51_Y14_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(12),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~23_combout\);

-- Location: LCCOMB_X53_Y15_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(10),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~25_combout\);

-- Location: LCCOMB_X53_Y15_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(8),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~27_combout\);

-- Location: LCCOMB_X53_Y15_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(7),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~28_combout\);

-- Location: LCCOMB_X53_Y15_N4
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(15),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~29_combout\);

-- Location: LCCOMB_X44_Y21_N22
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~10_combout\);

-- Location: LCCOMB_X36_Y15_N14
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~21_combout\ = (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\ & ((\DUT|the_cpu_0|d_write~regout\ & 
-- ((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2_combout\))) # (!\DUT|the_cpu_0|d_write~regout\ & (\DUT|the_cpu_0|d_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_write~regout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\,
	datac => \DUT|the_cpu_0|d_read~regout\,
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~21_combout\);

-- Location: LCCOMB_X31_Y15_N14
\DUT|the_cpu_0|d_write_nxt~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wb_active~regout\,
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_cpu_0|A_dc_wb_rd_data_first~regout\,
	datad => \DUT|the_cpu_0|d_write_nxt~2_combout\,
	combout => \DUT|the_cpu_0|d_write_nxt~4_combout\);

-- Location: LCCOMB_X12_Y13_N6
\DUT|the_sdram_0|m_next~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|m_next~22_combout\ = (\DUT|the_sdram_0|refresh_request~regout\) # ((!\DUT|the_sdram_0|pending~11_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0)) # (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	datac => \DUT|the_sdram_0|refresh_request~regout\,
	datad => \DUT|the_sdram_0|pending~11_combout\,
	combout => \DUT|the_sdram_0|m_next~22_combout\);

-- Location: LCCOMB_X31_Y20_N30
\DUT|the_cpu_0|dc_data_wr_port_en~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_valid_from_E~regout\,
	datab => \DUT|the_cpu_0|M_ctrl_st_non_bypass~regout\,
	datac => \DUT|the_cpu_0|A_stall~0_combout\,
	datad => \DUT|the_cpu_0|M_sel_data_master~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_en~4_combout\);

-- Location: LCCOMB_X27_Y20_N6
\DUT|the_cpu_0|dc_tag_wr_port_en\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_dcache_management_wr_en~0_combout\,
	datab => \DUT|the_cpu_0|A_valid~regout\,
	datac => \DUT|the_cpu_0|dc_data_wr_port_en~4_combout\,
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_en~combout\);

-- Location: LCCOMB_X15_Y13_N6
\DUT|the_cpu_0_data_master|r_0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_0~7_combout\ = (!\DUT|the_cpu_0|d_address_offset_field\(2) & (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\ & !\DUT|the_cpu_0|d_address_line_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(2),
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	datad => \DUT|the_cpu_0|d_address_line_field\(0),
	combout => \DUT|the_cpu_0_data_master|r_0~7_combout\);

-- Location: LCCOMB_X15_Y13_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~197_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX5|data_out\(2) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_1~6_combout\,
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX5|data_out\(2),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~197_combout\);

-- Location: LCCOMB_X35_Y16_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~200_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(1) & (!\DUT|the_cpu_0|d_address_offset_field\(0) & \DUT|the_HEX0|data_out\(2)))) # (!\DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX0|data_out\(2),
	datad => \DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~200_combout\);

-- Location: LCCOMB_X41_Y13_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~201_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_HEX1|data_out\(2)))) # (!\DUT|the_cpu_0_data_master|r_0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_HEX1|data_out\(2),
	datad => \DUT|the_cpu_0_data_master|r_0~4_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~201_combout\);

-- Location: LCCOMB_X22_Y16_N30
\DUT|the_cpu_0|F_ctrl_implicit_dst_eretaddr~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datab => \DUT|the_cpu_0|F_iw[14]~37_combout\,
	datac => \DUT|the_cpu_0|F_ctrl_implicit_dst_eretaddr~4_combout\,
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_ctrl_implicit_dst_eretaddr~5_combout\);

-- Location: LCCOMB_X22_Y16_N28
\DUT|the_cpu_0|F_ctrl_implicit_dst_eretaddr~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Equal2~1_combout\,
	datab => \DUT|the_cpu_0|F_ctrl_implicit_dst_eretaddr~5_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_ctrl_implicit_dst_eretaddr~6_combout\);

-- Location: LCCOMB_X15_Y13_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~203_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX5|data_out\(1) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_1~6_combout\,
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX5|data_out\(1),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~203_combout\);

-- Location: LCCOMB_X41_Y14_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~205_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(1)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(1),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~205_combout\);

-- Location: LCCOMB_X38_Y15_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~210_combout\ = (!\DUT|the_cpu_0_data_master|r_3~1_combout\ & (((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(0)) # (!\DUT|the_cpu_0|d_read~regout\)) # 
-- (!\DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	datab => \DUT|the_cpu_0_data_master|r_3~1_combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(0),
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~210_combout\);

-- Location: LCCOMB_X41_Y14_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~211_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(0)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(0),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~211_combout\);

-- Location: LCCOMB_X41_Y13_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~212_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_HEX1|data_out\(0)))) # (!\DUT|the_cpu_0_data_master|r_0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_HEX1|data_out\(0),
	datad => \DUT|the_cpu_0_data_master|r_0~4_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~212_combout\);

-- Location: LCCOMB_X41_Y14_N14
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~214_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(8)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(8),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~214_combout\);

-- Location: LCCOMB_X41_Y14_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~216_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(7)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(7),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~216_combout\);

-- Location: LCCOMB_X41_Y15_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[31]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[31]~217_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[29]~100_combout\ & (((\DUT|the_nios_system_clock_1|slave_readdata\(15)) # (!\DUT|the_cpu_0|d_read~regout\)) # 
-- (!\DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[29]~100_combout\,
	datab => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(15),
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[31]~217_combout\);

-- Location: LCCOMB_X15_Y17_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~218_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX6|data_out\(6) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0_data_master|r_1~9_combout\,
	datac => \DUT|the_HEX6|data_out\(6),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~218_combout\);

-- Location: LCCOMB_X15_Y17_N18
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~219_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX7|data_out\(6) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0_data_master|r_1~8_combout\,
	datac => \DUT|the_HEX7|data_out\(6),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~219_combout\);

-- Location: LCCOMB_X15_Y17_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~222_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX6|data_out\(5) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0_data_master|r_1~9_combout\,
	datac => \DUT|the_HEX6|data_out\(5),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~222_combout\);

-- Location: LCCOMB_X15_Y17_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~223_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX7|data_out\(5) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0_data_master|r_1~8_combout\,
	datac => \DUT|the_HEX7|data_out\(5),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~223_combout\);

-- Location: LCCOMB_X41_Y14_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~224_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(5)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(5),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~224_combout\);

-- Location: LCCOMB_X15_Y13_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~225_combout\ = (\DUT|the_cpu_0_data_master|r_1~6_combout\ & ((\DUT|the_cpu_0|d_address_offset_field\(0)) # ((\DUT|the_cpu_0|d_address_offset_field\(1)) # (!\DUT|the_HEX5|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_1~6_combout\,
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX5|data_out\(5),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~225_combout\);

-- Location: LCCOMB_X40_Y14_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~226_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(13)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(13),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~226_combout\);

-- Location: LCCOMB_X15_Y17_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~227_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX6|data_out\(4) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0_data_master|r_1~9_combout\,
	datac => \DUT|the_HEX6|data_out\(4),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~227_combout\);

-- Location: LCCOMB_X15_Y17_N22
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~228_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX7|data_out\(4) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0_data_master|r_1~8_combout\,
	datac => \DUT|the_HEX7|data_out\(4),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~228_combout\);

-- Location: LCCOMB_X40_Y14_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~229_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(4)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(4),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~229_combout\);

-- Location: LCCOMB_X15_Y13_N14
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~230_combout\ = (\DUT|the_cpu_0_data_master|r_1~6_combout\ & ((\DUT|the_cpu_0|d_address_offset_field\(0)) # ((\DUT|the_cpu_0|d_address_offset_field\(1)) # (!\DUT|the_HEX5|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_1~6_combout\,
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX5|data_out\(4),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~230_combout\);

-- Location: LCCOMB_X15_Y17_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~232_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX7|data_out\(3) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0_data_master|r_1~8_combout\,
	datac => \DUT|the_HEX7|data_out\(3),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~232_combout\);

-- Location: LCCOMB_X40_Y13_N20
\DUT|the_keys|edge_capture_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_keys|edge_capture_wr_strobe~combout\ = (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & (\DUT|the_cpu_0|d_address_offset_field\(2) & (!\DUT|the_cpu_0|d_address_line_field\(0) & 
-- \DUT|the_keys|edge_capture_wr_strobe~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datab => \DUT|the_cpu_0|d_address_offset_field\(2),
	datac => \DUT|the_cpu_0|d_address_line_field\(0),
	datad => \DUT|the_keys|edge_capture_wr_strobe~2_combout\,
	combout => \DUT|the_keys|edge_capture_wr_strobe~combout\);

-- Location: LCCOMB_X31_Y16_N20
\DUT|the_cpu_0|F_ctrl_br_uncond~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datab => \DUT|the_cpu_0|F_ctrl_implicit_dst_retaddr~8_combout\,
	datac => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \DUT|the_cpu_0|F_ctrl_br_uncond~8_combout\);

-- Location: LCCOMB_X36_Y14_N14
\DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~6_combout\ = (!\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\ & (!\DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\ & 
-- (!\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & !\DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	datab => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	datac => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datad => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected~6_combout\);

-- Location: LCCOMB_X36_Y13_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~22_combout\ = (\DUT|the_cpu_0|d_address_line_field\(0) & ((\DUT|the_cpu_0|d_address_offset_field\(1)) # ((\DUT|the_sysid_control_slave|d1_reasons_to_wait~regout\)))) # 
-- (!\DUT|the_cpu_0|d_address_line_field\(0) & (((\DUT|the_keys_s1|d1_reasons_to_wait~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_sysid_control_slave|d1_reasons_to_wait~regout\,
	datad => \DUT|the_keys_s1|d1_reasons_to_wait~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~22_combout\);

-- Location: LCCOMB_X40_Y13_N14
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~23_combout\ = (((\DUT|the_cpu_0_data_master|cpu_0_data_master_run~22_combout\) # (!\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\)) # 
-- (!\DUT|the_cpu_0|d_address_offset_field\(2))) # (!\DUT|the_cpu_0|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_cpu_0|d_address_offset_field\(2),
	datac => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~22_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~23_combout\);

-- Location: LCCOMB_X9_Y10_N16
\DUT|the_sdram_0|refresh_counter[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|refresh_counter[9]~9_combout\ = !\DUT|the_sdram_0|Add0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|Add0~18_combout\,
	combout => \DUT|the_sdram_0|refresh_counter[9]~9_combout\);

-- Location: LCCOMB_X15_Y12_N2
\DUT|the_nios_system_clock_0|slave_writedata_d1[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[6]~6_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[6]~6_combout\);

-- Location: LCCOMB_X19_Y10_N2
\DUT|the_nios_system_clock_0|slave_writedata_d1[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[8]~8_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[8]~8_combout\);

-- Location: LCCOMB_X19_Y12_N2
\DUT|the_nios_system_clock_0|slave_writedata_d1[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[11]~11_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[11]~11_combout\);

-- Location: LCCOMB_X18_Y15_N2
\DUT|the_nios_system_clock_0|slave_writedata_d1[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[14]~14_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[14]~14_combout\);

-- Location: JTAG_X1_Y19_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCFF_X34_Y26_N9
\auto_hub|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(13));

-- Location: LCFF_X33_Y26_N17
\auto_hub|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCFF_X42_Y22_N23
\auto_hub|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(0));

-- Location: LCFF_X42_Y22_N27
\auto_hub|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[2]~13_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(2));

-- Location: LCFF_X42_Y22_N29
\auto_hub|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[3]~15_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(3));

-- Location: LCFF_X42_Y22_N31
\auto_hub|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[4]~17_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(4));

-- Location: LCFF_X42_Y22_N25
\auto_hub|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[1]~11_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(1));

-- Location: LCFF_X33_Y26_N11
\auto_hub|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X42_Y22_N22
\auto_hub|hub_info_reg|word_counter[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[0]~8\);

-- Location: LCCOMB_X42_Y22_N24
\auto_hub|hub_info_reg|word_counter[1]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[0]~8\,
	combout => \auto_hub|hub_info_reg|word_counter[1]~11_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[1]~12\);

-- Location: LCCOMB_X42_Y22_N26
\auto_hub|hub_info_reg|word_counter[2]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[1]~12\,
	combout => \auto_hub|hub_info_reg|word_counter[2]~13_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[2]~14\);

-- Location: LCCOMB_X42_Y22_N28
\auto_hub|hub_info_reg|word_counter[3]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[2]~14\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~15_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[3]~16\);

-- Location: LCCOMB_X42_Y22_N30
\auto_hub|hub_info_reg|word_counter[4]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|hub_info_reg|word_counter[3]~16\,
	combout => \auto_hub|hub_info_reg|word_counter[4]~17_combout\);

-- Location: LCFF_X31_Y25_N29
\auto_hub|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~7_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][2]~regout\);

-- Location: LCFF_X31_Y25_N31
\auto_hub|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~8_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][3]~regout\);

-- Location: LCFF_X31_Y25_N25
\auto_hub|irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~9_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][4]~regout\);

-- Location: LCFF_X30_Y25_N3
\auto_hub|irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~13_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[2][1]~regout\);

-- Location: LCFF_X30_Y25_N29
\auto_hub|irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~14_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[2][2]~regout\);

-- Location: LCFF_X29_Y25_N1
\auto_hub|irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~15_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[2][3]~regout\);

-- Location: LCFF_X30_Y25_N31
\auto_hub|irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~16_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[2][4]~regout\);

-- Location: LCFF_X30_Y26_N13
\auto_hub|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(14));

-- Location: LCFF_X43_Y22_N9
\auto_hub|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCFF_X31_Y25_N7
\auto_hub|shadow_irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~4_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][2]~regout\);

-- Location: LCCOMB_X31_Y25_N28
\auto_hub|irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[1][2]~regout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|irf_reg~7_combout\);

-- Location: LCFF_X31_Y25_N9
\auto_hub|shadow_irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][3]~regout\);

-- Location: LCCOMB_X31_Y25_N30
\auto_hub|irf_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][3]~regout\,
	datac => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|irf_reg~8_combout\);

-- Location: LCFF_X31_Y25_N19
\auto_hub|shadow_irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][4]~regout\);

-- Location: LCCOMB_X31_Y25_N24
\auto_hub|irf_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][4]~regout\,
	datac => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|irf_reg~9_combout\);

-- Location: LCFF_X30_Y25_N11
\auto_hub|shadow_irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~7_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[2][0]~regout\);

-- Location: LCFF_X30_Y25_N23
\auto_hub|shadow_irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~10_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[2][1]~regout\);

-- Location: LCCOMB_X30_Y25_N2
\auto_hub|irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_irf_reg[2][1]~regout\,
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~13_combout\);

-- Location: LCFF_X30_Y25_N9
\auto_hub|shadow_irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~11_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[2][2]~regout\);

-- Location: LCCOMB_X30_Y25_N28
\auto_hub|irf_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|shadow_irf_reg[2][2]~regout\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~14_combout\);

-- Location: LCFF_X29_Y25_N3
\auto_hub|shadow_irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~12_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[2][3]~regout\);

-- Location: LCCOMB_X29_Y25_N0
\auto_hub|irf_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datab => \auto_hub|shadow_irf_reg[2][3]~regout\,
	datac => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~15_combout\);

-- Location: LCFF_X30_Y25_N27
\auto_hub|shadow_irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~13_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[2][4]~regout\);

-- Location: LCCOMB_X30_Y25_N30
\auto_hub|irf_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|shadow_irf_reg[2][4]~regout\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~16_combout\);

-- Location: LCCOMB_X30_Y25_N4
\auto_hub|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|irf_reg[1][0]~4_combout\,
	datac => \auto_hub|node_ena_proc~1_combout\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|node_ena~0_combout\);

-- Location: LCFF_X33_Y26_N21
\auto_hub|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|Equal0~2_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|virtual_dr_scan_reg~regout\);

-- Location: LCCOMB_X33_Y26_N6
\auto_hub|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_dr_scan_reg~regout\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|node_ena~2_combout\);

-- Location: LCCOMB_X30_Y25_N6
\auto_hub|node_ena~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena_proc~1_combout\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irf_reg[2][0]~11_combout\,
	datad => \auto_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|node_ena~4_combout\);

-- Location: LCFF_X32_Y26_N21
\auto_hub|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[0]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X34_Y26_N8
\auto_hub|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(13),
	datad => \auto_hub|shadow_jsm|state\(12),
	combout => \auto_hub|shadow_jsm|state~11_combout\);

-- Location: LCCOMB_X30_Y26_N12
\auto_hub|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(13),
	combout => \auto_hub|shadow_jsm|state~12_combout\);

-- Location: LCCOMB_X29_Y26_N20
\auto_hub|irsr_reg[6]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|irsr_reg[6]~3_combout\);

-- Location: LCCOMB_X42_Y22_N0
\auto_hub|hub_info_reg|WORD_SR~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~0_combout\);

-- Location: LCCOMB_X42_Y22_N2
\auto_hub|hub_info_reg|WORD_SR~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~1_combout\);

-- Location: LCCOMB_X42_Y22_N4
\auto_hub|hub_info_reg|WORD_SR~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|WORD_SR~1_combout\,
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|WORD_SR~0_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~2_combout\);

-- Location: LCCOMB_X42_Y22_N6
\auto_hub|hub_info_reg|WORD_SR~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~3_combout\);

-- Location: LCCOMB_X42_Y22_N8
\auto_hub|hub_info_reg|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~3_combout\,
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCFF_X43_Y22_N27
\auto_hub|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X43_Y22_N4
\auto_hub|hub_info_reg|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X43_Y22_N8
\auto_hub|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~2_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X43_Y22_N14
\auto_hub|hub_info_reg|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X43_Y22_N24
\auto_hub|hub_info_reg|WORD_SR[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR[1]~7_combout\);

-- Location: LCCOMB_X30_Y25_N24
\auto_hub|shadow_irf_reg[1][2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_proc~0_combout\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|shadow_irf_reg[1][2]~1_combout\);

-- Location: LCCOMB_X31_Y26_N2
\auto_hub|hub_mode_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal3~0_combout\,
	datab => \auto_hub|Equal9~0_combout\,
	datac => \auto_hub|Equal3~1_combout\,
	datad => \auto_hub|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X31_Y25_N6
\auto_hub|shadow_irf_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][2]~regout\,
	combout => \auto_hub|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X31_Y25_N8
\auto_hub|shadow_irf_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irf_reg[1][3]~regout\,
	datac => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X31_Y25_N18
\auto_hub|shadow_irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][4]~regout\,
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X29_Y26_N14
\auto_hub|irsr_reg[4]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|irsr_reg\(5),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[4]~14_combout\);

-- Location: LCCOMB_X30_Y25_N10
\auto_hub|shadow_irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[2][0]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X30_Y25_N12
\auto_hub|shadow_irf_reg[2][3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_proc~0_combout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[2][0]~11_combout\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|shadow_irf_reg[2][3]~8_combout\);

-- Location: LCCOMB_X30_Y25_N14
\auto_hub|shadow_irf_reg[2][0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[2][3]~8_combout\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|shadow_irf_reg[2][0]~9_combout\);

-- Location: LCCOMB_X30_Y25_N22
\auto_hub|shadow_irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[2][1]~regout\,
	combout => \auto_hub|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X30_Y25_N8
\auto_hub|shadow_irf_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irf_reg[2][2]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X29_Y25_N2
\auto_hub|shadow_irf_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datab => \auto_hub|irf_reg[2][3]~regout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X30_Y25_N26
\auto_hub|shadow_irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[2][4]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|shadow_irf_reg~13_combout\);

-- Location: LCCOMB_X33_Y26_N20
\auto_hub|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal0~1_combout\,
	datab => \auto_hub|Equal0~0_combout\,
	datac => \auto_hub|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|Equal0~2_combout\);

-- Location: LCCOMB_X29_Y26_N10
\auto_hub|hub_mode_reg[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCFF_X33_Y26_N5
\auto_hub|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X33_Y26_N16
\auto_hub|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCCOMB_X42_Y22_N10
\auto_hub|hub_info_reg|word_counter[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|word_counter[2]~9_combout\);

-- Location: LCCOMB_X43_Y22_N18
\auto_hub|hub_info_reg|word_counter[2]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|word_counter[2]~10_combout\);

-- Location: LCCOMB_X42_Y22_N12
\auto_hub|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCFF_X43_Y22_N21
\auto_hub|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X43_Y22_N26
\auto_hub|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~5_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR\(2),
	datad => \auto_hub|hub_info_reg|WORD_SR~3_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X33_Y26_N4
\auto_hub|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCCOMB_X33_Y26_N10
\auto_hub|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCCOMB_X42_Y22_N14
\auto_hub|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|WORD_SR~1_combout\,
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X42_Y22_N16
\auto_hub|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~3_combout\,
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCFF_X43_Y22_N7
\auto_hub|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~14_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X43_Y22_N20
\auto_hub|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~11_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X42_Y22_N18
\auto_hub|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X43_Y22_N6
\auto_hub|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR~13_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X42_Y22_N20
\auto_hub|hub_info_reg|word_counter[2]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|hub_info_reg|word_counter[2]~9_combout\,
	combout => \auto_hub|hub_info_reg|word_counter[2]~19_combout\);

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(2),
	combout => \KEY~combout\(2));

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: CLKCTRL_G0
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y14_N24
\DUT|the_nios_system_clock_1|slave_address_d1[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_address_d1[22]~feeder_combout\ = \DUT|the_cpu_0|d_address_tag_field\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|d_address_tag_field\(11),
	combout => \DUT|the_nios_system_clock_1|slave_address_d1[22]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N18
\DUT|the_nios_system_clock_1|slave_address_d1[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_address_d1[20]~feeder_combout\ = \DUT|the_cpu_0|d_address_tag_field\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|d_address_tag_field\(9),
	combout => \DUT|the_nios_system_clock_1|slave_address_d1[20]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N18
\DUT|the_nios_system_clock_1|slave_address_d1[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_address_d1[13]~feeder_combout\ = \DUT|the_cpu_0|d_address_tag_field\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|d_address_tag_field\(2),
	combout => \DUT|the_nios_system_clock_1|slave_address_d1[13]~feeder_combout\);

-- Location: LCCOMB_X29_Y19_N24
\DUT|the_cpu_0|A_dc_actual_tag[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(6),
	combout => \DUT|the_cpu_0|A_dc_actual_tag[6]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N6
\DUT|the_cpu_0|A_dc_actual_tag[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(10),
	combout => \DUT|the_cpu_0|A_dc_actual_tag[10]~feeder_combout\);

-- Location: LCCOMB_X35_Y19_N6
\DUT|the_cpu_0|M_src2[31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2\(31),
	combout => \DUT|the_cpu_0|M_src2[31]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N28
\DUT|the_cpu_0|E_src2_reg[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2[12]~12_combout\,
	combout => \DUT|the_cpu_0|E_src2_reg[12]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N28
\DUT|the_cpu_0|E_src2_reg[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2[11]~11_combout\,
	combout => \DUT|the_cpu_0|E_src2_reg[11]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N12
\DUT|the_cpu_0|A_dc_rd_data[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(10),
	combout => \DUT|the_cpu_0|A_dc_rd_data[10]~feeder_combout\);

-- Location: LCCOMB_X29_Y20_N12
\DUT|the_cpu_0|A_dc_rd_data[16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(16),
	combout => \DUT|the_cpu_0|A_dc_rd_data[16]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N14
\DUT|the_cpu_0|A_dc_rd_data[29]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \DUT|the_cpu_0|A_dc_rd_data[29]~feeder_combout\);

-- Location: LCCOMB_X44_Y19_N24
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\);

-- Location: LCCOMB_X44_Y19_N6
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N0
\DUT|the_nios_system_clock_1|slave_address_d1[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_address_d1[3]~feeder_combout\ = \DUT|the_cpu_0|d_address_offset_field\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_nios_system_clock_1|slave_address_d1[3]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N2
\DUT|the_nios_system_clock_0|slave_address_d1[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[20]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_tag\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_tag\(8),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[20]~feeder_combout\);

-- Location: LCCOMB_X18_Y17_N10
\DUT|the_nios_system_clock_0|slave_address_d1[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[16]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_tag\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_tag\(4),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[16]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N18
\DUT|the_nios_system_clock_0|slave_address_d1[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[11]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_line\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_line\(6),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[11]~feeder_combout\);

-- Location: LCCOMB_X18_Y17_N12
\DUT|the_nios_system_clock_0|slave_address_d1[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[12]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_tag\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_tag\(0),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[12]~feeder_combout\);

-- Location: LCCOMB_X38_Y17_N0
\DUT|the_nios_system_clock_2|slave_address_d1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|slave_address_d1~feeder_combout\ = \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0),
	combout => \DUT|the_nios_system_clock_2|slave_address_d1~feeder_combout\);

-- Location: LCCOMB_X49_Y15_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(1),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: LCCOMB_X24_Y12_N22
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~feeder_combout\ = \DUT|the_sdram_0_s1|in_a_write_cycle~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|in_a_write_cycle~combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N28
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[29]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_address[11]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_address[11]~3_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[29]~feeder_combout\);

-- Location: LCCOMB_X18_Y14_N30
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[28]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_address[10]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_address[10]~4_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[28]~feeder_combout\);

-- Location: LCCOMB_X18_Y14_N18
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[30]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_address[12]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_address[12]~6_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[30]~feeder_combout\);

-- Location: LCCOMB_X18_Y14_N24
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[35]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_address[17]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_address[17]~9_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[35]~feeder_combout\);

-- Location: LCCOMB_X18_Y14_N2
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[34]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_address[16]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_address[16]~10_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[34]~feeder_combout\);

-- Location: LCCOMB_X18_Y14_N20
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[37]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_address[19]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_address[19]~11_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[37]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N10
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[22]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_address[4]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_address[4]~18_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[22]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N22
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[24]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_address[6]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_address[6]~20_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[24]~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N6
\DUT|the_cpu_0|M_src1[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src1\(2),
	combout => \DUT|the_cpu_0|M_src1[2]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N14
\DUT|the_cpu_0|M_src1[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src1\(1),
	combout => \DUT|the_cpu_0|M_src1[1]~feeder_combout\);

-- Location: LCCOMB_X30_Y19_N4
\DUT|the_cpu_0|M_iw[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_iw\(0),
	combout => \DUT|the_cpu_0|M_iw[0]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N14
\DUT|the_cpu_0|M_src1[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src1\(10),
	combout => \DUT|the_cpu_0|M_src1[10]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N6
\DUT|the_cpu_0|M_src1[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src1\(8),
	combout => \DUT|the_cpu_0|M_src1[8]~feeder_combout\);

-- Location: LCCOMB_X27_Y21_N30
\DUT|the_cpu_0|M_src1[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src1\(6),
	combout => \DUT|the_cpu_0|M_src1[6]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N4
\DUT|the_cpu_0|M_iw[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_iw\(4),
	combout => \DUT|the_cpu_0|M_iw[4]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N12
\DUT|the_cpu_0|M_iw[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_iw\(12),
	combout => \DUT|the_cpu_0|M_iw[12]~feeder_combout\);

-- Location: LCCOMB_X37_Y14_N30
\DUT|the_nios_system_clock_2|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|din_s1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|din_s1~regout\,
	combout => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N4
\DUT|the_cpu_0|M_src2[29]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2\(29),
	combout => \DUT|the_cpu_0|M_src2[29]~feeder_combout\);

-- Location: LCCOMB_X32_Y24_N28
\DUT|the_cpu_0|M_src2[27]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2\(27),
	combout => \DUT|the_cpu_0|M_src2[27]~feeder_combout\);

-- Location: LCCOMB_X25_Y21_N20
\DUT|the_cpu_0|M_src2[24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2\(24),
	combout => \DUT|the_cpu_0|M_src2[24]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N20
\DUT|the_cpu_0|M_src1[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src1\(11),
	combout => \DUT|the_cpu_0|M_src1[11]~feeder_combout\);

-- Location: LCCOMB_X28_Y17_N14
\DUT|the_cpu_0|A_dc_wb_tag[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_actual_tag\(10),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[10]~feeder_combout\);

-- Location: LCCOMB_X28_Y19_N16
\DUT|the_cpu_0|A_dc_wb_tag[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_actual_tag\(6),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[6]~feeder_combout\);

-- Location: LCCOMB_X53_Y14_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(2),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N16
\DUT|the_cpu_0|A_dc_wb_rd_data_starting~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_wb_rd_addr_starting~regout\,
	combout => \DUT|the_cpu_0|A_dc_wb_rd_data_starting~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N12
\DUT|the_nios_system_clock_1|master_address[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[22]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(22),
	combout => \DUT|the_nios_system_clock_1|master_address[22]~feeder_combout\);

-- Location: LCCOMB_X18_Y17_N8
\DUT|the_nios_system_clock_0|master_address[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[12]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(12),
	combout => \DUT|the_nios_system_clock_0|master_address[12]~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N12
\DUT|the_nios_system_clock_1|master_address[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[13]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(13),
	combout => \DUT|the_nios_system_clock_1|master_address[13]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N16
\DUT|the_nios_system_clock_1|master_address[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[17]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(17),
	combout => \DUT|the_nios_system_clock_1|master_address[17]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N2
\DUT|the_nios_system_clock_0|master_address[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[20]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(20),
	combout => \DUT|the_nios_system_clock_0|master_address[20]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N4
\DUT|the_nios_system_clock_1|master_address[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[20]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(20),
	combout => \DUT|the_nios_system_clock_1|master_address[20]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N20
\DUT|the_nios_system_clock_1|master_address[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[21]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(21),
	combout => \DUT|the_nios_system_clock_1|master_address[21]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N12
\DUT|the_nios_system_clock_0|master_byteenable[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_byteenable[1]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_byteenable_d1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_byteenable_d1\(1),
	combout => \DUT|the_nios_system_clock_0|master_byteenable[1]~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N12
\DUT|the_cpu_0|E_iw[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_iw\(8),
	combout => \DUT|the_cpu_0|E_iw[8]~feeder_combout\);

-- Location: LCCOMB_X33_Y23_N20
\DUT|the_cpu_0|E_iw[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_iw\(7),
	combout => \DUT|the_cpu_0|E_iw[7]~feeder_combout\);

-- Location: LCCOMB_X32_Y23_N28
\DUT|the_cpu_0|E_iw[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_iw\(6),
	combout => \DUT|the_cpu_0|E_iw[6]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N2
\DUT|the_cpu_0|A_ctrl_dc_addr_wb_inv~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_ctrl_dc_addr_wb_inv~regout\,
	combout => \DUT|the_cpu_0|A_ctrl_dc_addr_wb_inv~feeder_combout\);

-- Location: LCCOMB_X37_Y14_N26
\DUT|the_nios_system_clock_2|the_altera_std_synchronizer|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|din_s1~feeder_combout\ = \DUT|the_nios_system_clock_2|master_FSM|master_read_done~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_2|master_FSM|master_read_done~regout\,
	combout => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: LCCOMB_X30_Y19_N30
\DUT|the_cpu_0|A_dc_xfer_wr_active~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_active~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_active~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N10
\DUT|the_cpu_0|A_ctrl_dc_index_inv~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_ctrl_dc_index_inv~regout\,
	combout => \DUT|the_cpu_0|A_ctrl_dc_index_inv~feeder_combout\);

-- Location: LCCOMB_X30_Y19_N12
\DUT|the_cpu_0|A_dc_xfer_rd_data_active~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_data_active~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N30
\DUT|the_cpu_0|E_pc[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(8),
	combout => \DUT|the_cpu_0|E_pc[8]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N14
\DUT|the_cpu_0|E_pc[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(1),
	combout => \DUT|the_cpu_0|E_pc[1]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N14
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[3]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_writedata[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[3]~3_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[3]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N24
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[8]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_writedata[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[8]~8_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[8]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N22
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[11]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_writedata[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[11]~11_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[11]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N14
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[12]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_writedata[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[12]~12_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[12]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N28
\DUT|the_cpu_0|M_br_cond_taken_history[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_br_cond_taken_history\(2),
	combout => \DUT|the_cpu_0|M_br_cond_taken_history[3]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N6
\DUT|the_cpu_0|M_br_cond_taken_history[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_br_cond_taken_history\(3),
	combout => \DUT|the_cpu_0|M_br_cond_taken_history[4]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N0
\DUT|the_cpu_0|M_br_cond_taken_history[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_br_cond_taken_history\(4),
	combout => \DUT|the_cpu_0|M_br_cond_taken_history[5]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N26
\DUT|the_cpu_0|M_br_cond_taken_history[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_br_cond_taken_history\(5),
	combout => \DUT|the_cpu_0|M_br_cond_taken_history[6]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N12
\DUT|the_cpu_0|M_br_cond_taken_history[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_br_cond_taken_history\(6),
	combout => \DUT|the_cpu_0|M_br_cond_taken_history[7]~feeder_combout\);

-- Location: LCCOMB_X33_Y23_N4
\DUT|the_cpu_0|M_control_reg_rddata[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_control_reg_rddata\(0),
	combout => \DUT|the_cpu_0|M_control_reg_rddata[0]~feeder_combout\);

-- Location: LCCOMB_X50_Y16_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[25]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(25),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N6
\DUT|the_nios_system_clock_1|master_writedata[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_writedata[1]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_writedata_d1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_writedata_d1\(1),
	combout => \DUT|the_nios_system_clock_1|master_writedata[1]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N6
\DUT|the_nios_system_clock_1|master_writedata[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_writedata[4]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_writedata_d1\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_writedata_d1\(4),
	combout => \DUT|the_nios_system_clock_1|master_writedata[4]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N0
\DUT|the_nios_system_clock_0|master_writedata[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[6]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(6),
	combout => \DUT|the_nios_system_clock_0|master_writedata[6]~feeder_combout\);

-- Location: LCCOMB_X19_Y10_N0
\DUT|the_nios_system_clock_0|master_writedata[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[8]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(8),
	combout => \DUT|the_nios_system_clock_0|master_writedata[8]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N10
\DUT|the_nios_system_clock_1|master_writedata[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_writedata[9]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_writedata_d1\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_writedata_d1\(9),
	combout => \DUT|the_nios_system_clock_1|master_writedata[9]~feeder_combout\);

-- Location: LCCOMB_X25_Y14_N8
\DUT|the_nios_system_clock_1|master_writedata[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_writedata[10]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_writedata_d1\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_writedata_d1\(10),
	combout => \DUT|the_nios_system_clock_1|master_writedata[10]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N24
\DUT|the_nios_system_clock_0|master_writedata[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[11]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(11),
	combout => \DUT|the_nios_system_clock_0|master_writedata[11]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N16
\DUT|the_nios_system_clock_0|master_writedata[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[14]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(14),
	combout => \DUT|the_nios_system_clock_0|master_writedata[14]~feeder_combout\);

-- Location: LCCOMB_X40_Y16_N6
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[0]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(0),
	combout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[0]~feeder_combout\);

-- Location: LCCOMB_X40_Y16_N2
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[7]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(7),
	combout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[7]~feeder_combout\);

-- Location: LCCOMB_X40_Y16_N20
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[12]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(12),
	combout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[12]~feeder_combout\);

-- Location: LCCOMB_X43_Y16_N10
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[3]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(3),
	combout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[3]~feeder_combout\);

-- Location: LCCOMB_X43_Y16_N12
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[1]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(1),
	combout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[1]~feeder_combout\);

-- Location: LCCOMB_X41_Y16_N24
\DUT|the_nios_system_clock_0|slave_readdata[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata[7]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata_p1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata_p1\(7),
	combout => \DUT|the_nios_system_clock_0|slave_readdata[7]~feeder_combout\);

-- Location: LCCOMB_X41_Y21_N14
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: LCCOMB_X38_Y18_N10
\DUT|the_nios_system_clock_2|master_address~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|master_address~feeder_combout\ = \DUT|the_nios_system_clock_2|slave_address_d1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_2|slave_address_d1~regout\,
	combout => \DUT|the_nios_system_clock_2|master_address~feeder_combout\);

-- Location: LCCOMB_X42_Y15_N6
\DUT|the_nios_system_clock_1|slave_readdata_p1[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_readdata_p1[9]~feeder_combout\ = \DUT|the_sdram_0|za_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(9),
	combout => \DUT|the_nios_system_clock_1|slave_readdata_p1[9]~feeder_combout\);

-- Location: LCCOMB_X32_Y26_N20
\auto_hub|jtag_ir_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_ir_reg[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N2
\DUT|the_nios_system_clock_0|slave_byteenable_d1[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_byteenable_d1[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_byteenable_d1[1]~feeder_combout\);

-- Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector112~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(0),
	regout => \DUT|the_sdram_0|za_data\(0));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector111~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(1),
	regout => \DUT|the_sdram_0|za_data\(1));

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector110~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(2),
	regout => \DUT|the_sdram_0|za_data\(2));

-- Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector109~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(3),
	regout => \DUT|the_sdram_0|za_data\(3));

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector108~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(4),
	regout => \DUT|the_sdram_0|za_data\(4));

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector107~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(5),
	regout => \DUT|the_sdram_0|za_data\(5));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector106~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(6),
	regout => \DUT|the_sdram_0|za_data\(6));

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector105~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(7),
	regout => \DUT|the_sdram_0|za_data\(7));

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector104~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(8),
	regout => \DUT|the_sdram_0|za_data\(8));

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector103~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(9),
	regout => \DUT|the_sdram_0|za_data\(9));

-- Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector102~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(10),
	regout => \DUT|the_sdram_0|za_data\(10));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector101~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(11),
	regout => \DUT|the_sdram_0|za_data\(11));

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector100~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(12),
	regout => \DUT|the_sdram_0|za_data\(12));

-- Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector99~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(13),
	regout => \DUT|the_sdram_0|za_data\(13));

-- Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector98~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(14),
	regout => \DUT|the_sdram_0|za_data\(14));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector97~1_combout\,
	oe => \DUT|the_sdram_0|always5~2_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(15),
	regout => \DUT|the_sdram_0|za_data\(15));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_cpu_0|d_writedata\(0),
	oe => \DUT|the_cpu_0|ALT_INV_d_address_offset_field\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(0),
	combout => \LCD_DATA[0]~0\);

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_cpu_0|d_writedata\(1),
	oe => \DUT|the_cpu_0|ALT_INV_d_address_offset_field\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(1),
	combout => \LCD_DATA[1]~1\);

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_cpu_0|d_writedata\(2),
	oe => \DUT|the_cpu_0|ALT_INV_d_address_offset_field\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(2),
	combout => \LCD_DATA[2]~2\);

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_cpu_0|d_writedata\(3),
	oe => \DUT|the_cpu_0|ALT_INV_d_address_offset_field\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(3),
	combout => \LCD_DATA[3]~3\);

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_cpu_0|d_writedata\(4),
	oe => \DUT|the_cpu_0|ALT_INV_d_address_offset_field\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(4),
	combout => \LCD_DATA[4]~4\);

-- Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_cpu_0|d_writedata\(5),
	oe => \DUT|the_cpu_0|ALT_INV_d_address_offset_field\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(5),
	combout => \LCD_DATA[5]~5\);

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_cpu_0|d_writedata\(6),
	oe => \DUT|the_cpu_0|ALT_INV_d_address_offset_field\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(6),
	combout => \LCD_DATA[6]~6\);

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_cpu_0|d_writedata\(7),
	oe => \DUT|the_cpu_0|ALT_INV_d_address_offset_field\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(7),
	combout => \LCD_DATA[7]~7\);

-- Location: LCCOMB_X10_Y11_N18
\DUT|the_sdram_0|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|WideOr6~0_combout\ = (\DUT|the_sdram_0|i_state.000~regout\ & !\DUT|the_sdram_0|i_state.101~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_sdram_0|i_state.000~regout\,
	datad => \DUT|the_sdram_0|i_state.101~regout\,
	combout => \DUT|the_sdram_0|WideOr6~0_combout\);

-- Location: LCCOMB_X11_Y11_N14
\DUT|the_sdram_0|i_count[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|i_count[0]~4_combout\ = (\DUT|the_sdram_0|WideOr6~0_combout\ & ((\DUT|the_sdram_0|i_count[0]~0_combout\ & ((\DUT|the_sdram_0|i_count\(0)))) # (!\DUT|the_sdram_0|i_count[0]~0_combout\ & (\DUT|the_sdram_0|i_count[0]~3_combout\)))) # 
-- (!\DUT|the_sdram_0|WideOr6~0_combout\ & (((\DUT|the_sdram_0|i_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_count[0]~3_combout\,
	datab => \DUT|the_sdram_0|WideOr6~0_combout\,
	datac => \DUT|the_sdram_0|i_count\(0),
	datad => \DUT|the_sdram_0|i_count[0]~0_combout\,
	combout => \DUT|the_sdram_0|i_count[0]~4_combout\);

-- Location: LCCOMB_X12_Y11_N10
\DUT|nios_system_reset_sdram_clk_domain_synch|data_in_d1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|nios_system_reset_sdram_clk_domain_synch|data_in_d1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|nios_system_reset_sdram_clk_domain_synch|data_in_d1~feeder_combout\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(0),
	combout => \KEY~combout\(0));

-- Location: LCCOMB_X41_Y21_N26
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X30_Y25_N0
\auto_hub|irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[2][0]~regout\,
	datab => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~10_combout\);

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: LCCOMB_X30_Y26_N8
\auto_hub|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|shadow_jsm|state~5_combout\);

-- Location: LCFF_X30_Y26_N9
\auto_hub|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X34_Y26_N12
\auto_hub|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(6),
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|shadow_jsm|state~6_combout\);

-- Location: LCFF_X34_Y26_N13
\auto_hub|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X30_Y26_N18
\auto_hub|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(6),
	combout => \auto_hub|shadow_jsm|state~7_combout\);

-- Location: LCFF_X30_Y26_N19
\auto_hub|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X34_Y26_N26
\auto_hub|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|shadow_jsm|state\(7),
	datac => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|shadow_jsm|state~4_combout\);

-- Location: LCFF_X34_Y26_N27
\auto_hub|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X38_Y25_N8
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X28_Y15_N4
\DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~0_combout\);

-- Location: LCCOMB_X33_Y26_N26
\auto_hub|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(7),
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|irf_proc~0_combout\);

-- Location: LCFF_X33_Y26_N27
\auto_hub|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X33_Y26_N28
\auto_hub|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|node_ena_proc~0_combout\);

-- Location: LCFF_X33_Y26_N29
\auto_hub|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X33_Y26_N14
\auto_hub|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(9),
	combout => \auto_hub|shadow_jsm|state~8_combout\);

-- Location: LCFF_X33_Y26_N15
\auto_hub|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X34_Y26_N22
\auto_hub|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(14),
	datac => \auto_hub|shadow_jsm|state\(11),
	datad => \auto_hub|shadow_jsm|state\(10),
	combout => \auto_hub|shadow_jsm|state~9_combout\);

-- Location: LCFF_X34_Y26_N23
\auto_hub|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X33_Y26_N24
\auto_hub|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(10),
	datad => \auto_hub|shadow_jsm|state\(11),
	combout => \auto_hub|shadow_jsm|state~10_combout\);

-- Location: LCFF_X33_Y26_N25
\auto_hub|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X33_Y26_N2
\auto_hub|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(14),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(12),
	combout => \auto_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X33_Y26_N3
\auto_hub|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X34_Y26_N24
\auto_hub|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(0),
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|shadow_jsm|state~1_combout\);

-- Location: LCFF_X34_Y26_N25
\auto_hub|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X33_Y26_N30
\auto_hub|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|shadow_jsm|state~2_combout\);

-- Location: LCFF_X33_Y26_N31
\auto_hub|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X33_Y26_N0
\auto_hub|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|shadow_jsm|state~3_combout\);

-- Location: LCFF_X33_Y26_N1
\auto_hub|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X29_Y26_N18
\auto_hub|irsr_reg[6]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \~GND~combout\,
	datac => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[6]~2_combout\);

-- Location: LCCOMB_X30_Y26_N16
\auto_hub|irsr_reg[6]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[6]~3_combout\,
	datab => \auto_hub|irsr_reg[2]~4_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|irsr_reg[6]~2_combout\,
	combout => \auto_hub|irsr_reg[6]~5_combout\);

-- Location: LCFF_X30_Y26_N17
\auto_hub|irsr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg[6]~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(6));

-- Location: LCCOMB_X31_Y26_N26
\auto_hub|Equal9~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(5),
	datad => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|Equal9~0_combout\);

-- Location: LCCOMB_X30_Y26_N14
\auto_hub|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|tdo_bypass_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|tdo_bypass_reg~0_combout\);

-- Location: LCFF_X30_Y26_N15
\auto_hub|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|tdo_bypass_reg~regout\);

-- Location: LCCOMB_X31_Y26_N6
\auto_hub|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal3~0_combout\,
	datab => \auto_hub|Equal9~0_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|tdo_bypass_reg~regout\,
	combout => \auto_hub|tdo~0_combout\);

-- Location: LCCOMB_X31_Y26_N8
\auto_hub|Equal3~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|Equal3~1_combout\);

-- Location: LCCOMB_X31_Y26_N4
\auto_hub|hub_mode_reg[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|Equal3~1_combout\,
	datac => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|Equal9~0_combout\,
	combout => \auto_hub|hub_mode_reg[0]~6_combout\);

-- Location: LCFF_X31_Y26_N5
\auto_hub|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[0]~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X30_Y26_N30
\auto_hub|irsr_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~0_combout\,
	datab => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~0_combout\,
	datad => \auto_hub|irsr_reg[2]~7_combout\,
	combout => \auto_hub|irsr_reg~13_combout\);

-- Location: LCFF_X30_Y26_N31
\auto_hub|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~13_combout\,
	sdata => \auto_hub|irsr_reg\(4),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(3));

-- Location: LCCOMB_X29_Y26_N2
\auto_hub|irsr_reg[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|irsr_reg[2]~9_combout\);

-- Location: LCCOMB_X29_Y26_N28
\auto_hub|irsr_reg[2]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(5),
	datab => \auto_hub|irsr_reg[2]~9_combout\,
	datac => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|irsr_reg[2]~10_combout\);

-- Location: LCCOMB_X29_Y26_N4
\auto_hub|irsr_reg[2]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg[2]~10_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|irsr_reg[2]~17_combout\);

-- Location: LCCOMB_X29_Y26_N24
\auto_hub|irsr_reg[4]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~0_combout\,
	datab => \auto_hub|irsr_reg[2]~7_combout\,
	datac => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[4]~15_combout\);

-- Location: LCCOMB_X30_Y26_N20
\auto_hub|irsr_reg[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[4]~14_combout\,
	datab => \auto_hub|irsr_reg[2]~17_combout\,
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|irsr_reg[4]~15_combout\,
	combout => \auto_hub|irsr_reg[4]~16_combout\);

-- Location: LCFF_X30_Y26_N21
\auto_hub|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg[4]~16_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(4));

-- Location: LCCOMB_X29_Y26_N0
\auto_hub|irsr_reg[2]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(0),
	datac => \auto_hub|irsr_reg\(6),
	datad => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|irsr_reg[2]~7_combout\);

-- Location: LCCOMB_X30_Y26_N2
\auto_hub|irsr_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~0_combout\,
	datab => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~0_combout\,
	datad => \auto_hub|irsr_reg[2]~7_combout\,
	combout => \auto_hub|irsr_reg~11_combout\);

-- Location: LCFF_X30_Y26_N3
\auto_hub|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~11_combout\,
	sdata => \auto_hub|irsr_reg\(3),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(2));

-- Location: LCCOMB_X31_Y26_N20
\auto_hub|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|Equal3~0_combout\);

-- Location: LCCOMB_X48_Y16_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: LCCOMB_X30_Y26_N22
\auto_hub|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|node_ena_proc~1_combout\);

-- Location: LCCOMB_X28_Y26_N16
\auto_hub|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~0_combout\,
	datab => \auto_hub|node_ena_proc~1_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|node_ena~1_combout\);

-- Location: LCCOMB_X33_Y26_N8
\auto_hub|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~2_combout\,
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|node_ena~3_combout\);

-- Location: LCFF_X28_Y26_N17
\auto_hub|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|node_ena~1_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X34_Y26_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: LCFF_X48_Y16_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~regout\);

-- Location: LCCOMB_X43_Y22_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X43_Y22_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~32_combout\);

-- Location: LCCOMB_X31_Y25_N2
\auto_hub|shadow_irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X30_Y25_N18
\auto_hub|shadow_irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[1][2]~1_combout\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCFF_X31_Y25_N3
\auto_hub|shadow_irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][0]~regout\);

-- Location: LCCOMB_X31_Y25_N16
\auto_hub|irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][0]~regout\,
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|irf_reg~0_combout\);

-- Location: LCCOMB_X29_Y26_N26
\auto_hub|irf_reg[1][0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X31_Y26_N16
\auto_hub|irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_proc~0_combout\,
	datab => \auto_hub|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X29_Y26_N12
\auto_hub|irf_reg[1][0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X30_Y25_N16
\auto_hub|irf_reg[1][0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|irf_reg[1][0]~5_combout\);

-- Location: LCFF_X31_Y25_N17
\auto_hub|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][0]~regout\);

-- Location: LCCOMB_X43_Y22_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X48_Y15_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[36]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[36]~33_combout\);

-- Location: LCFF_X43_Y22_N29
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~32_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[36]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X43_Y22_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(37),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~34_combout\);

-- Location: LCFF_X43_Y22_N23
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~34_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[36]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X49_Y18_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(36),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: LCCOMB_X34_Y26_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: LCFF_X34_Y26_N7
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\);

-- Location: LCCOMB_X34_Y26_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: LCFF_X34_Y26_N31
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X34_Y26_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: LCFF_X34_Y26_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\);

-- Location: LCCOMB_X34_Y26_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: LCFF_X34_Y26_N19
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\);

-- Location: LCFF_X49_Y18_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCFF_X49_Y15_N11
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(0),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCFF_X50_Y16_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\);

-- Location: LCFF_X34_Y26_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\);

-- Location: LCCOMB_X34_Y26_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: LCFF_X34_Y26_N3
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X34_Y26_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: LCFF_X34_Y26_N29
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\);

-- Location: LCCOMB_X34_Y26_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: LCFF_X34_Y26_N21
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~regout\);

-- Location: LCFF_X50_Y17_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \auto_hub|irf_reg[1][1]~regout\,
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1));

-- Location: LCFF_X50_Y17_N11
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \auto_hub|irf_reg[1][0]~regout\,
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X50_Y17_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X49_Y16_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(0),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~0_combout\);

-- Location: LCFF_X49_Y16_N29
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~0_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X50_Y16_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X48_Y16_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCFF_X48_Y16_N19
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.100~regout\);

-- Location: LCCOMB_X48_Y15_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[35]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(36),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.100~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X41_Y18_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X48_Y15_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(35),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~22_combout\);

-- Location: LCCOMB_X48_Y15_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~23_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~22_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCFF_X48_Y15_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[35]~6_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~24_combout\,
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(35));

-- Location: LCFF_X50_Y16_N13
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X50_Y16_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~0_combout\);

-- Location: LCFF_X50_Y16_N21
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: CLKCTRL_G3
\DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\);

-- Location: LCCOMB_X53_Y17_N2
\DUT|nios_system_reset_sys_clk_domain_synch|data_in_d1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|nios_system_reset_sys_clk_domain_synch|data_in_d1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|nios_system_reset_sys_clk_domain_synch|data_in_d1~feeder_combout\);

-- Location: LCFF_X53_Y17_N3
\DUT|nios_system_reset_sys_clk_domain_synch|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|nios_system_reset_sys_clk_domain_synch|data_in_d1~feeder_combout\,
	aclr => \DUT|reset_n_sources~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|nios_system_reset_sys_clk_domain_synch|data_in_d1~regout\);

-- Location: LCCOMB_X53_Y17_N16
\DUT|nios_system_reset_sys_clk_domain_synch|data_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|nios_system_reset_sys_clk_domain_synch|data_out~feeder_combout\ = \DUT|nios_system_reset_sys_clk_domain_synch|data_in_d1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|nios_system_reset_sys_clk_domain_synch|data_in_d1~regout\,
	combout => \DUT|nios_system_reset_sys_clk_domain_synch|data_out~feeder_combout\);

-- Location: LCFF_X53_Y17_N17
\DUT|nios_system_reset_sys_clk_domain_synch|data_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|nios_system_reset_sys_clk_domain_synch|data_out~feeder_combout\,
	aclr => \DUT|reset_n_sources~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|nios_system_reset_sys_clk_domain_synch|data_out~regout\);

-- Location: CLKCTRL_G6
\DUT|nios_system_reset_sys_clk_domain_synch|data_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DUT|nios_system_reset_sys_clk_domain_synch|data_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DUT|nios_system_reset_sys_clk_domain_synch|data_out~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y16_N26
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~2_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\ & (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\)))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\ & ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1)) # 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~2_combout\);

-- Location: LCFF_X30_Y16_N29
\DUT|the_cpu_0_jtag_debug_module|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\);

-- Location: LCCOMB_X29_Y16_N14
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\ = (!\DUT|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\) # (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\);

-- Location: LCCOMB_X30_Y16_N18
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~1_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0_combout\) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~1_combout\);

-- Location: LCCOMB_X29_Y15_N28
\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~3_combout\) # ((\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~regout\ & 
-- !\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~3_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~regout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~1_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~0_combout\);

-- Location: LCFF_X29_Y15_N29
\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~regout\);

-- Location: LCCOMB_X32_Y16_N16
\DUT|the_cpu_0|Equal171~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(4),
	datab => \DUT|the_cpu_0|D_iw\(1),
	datac => \DUT|the_cpu_0|D_iw\(3),
	datad => \DUT|the_cpu_0|D_iw\(5),
	combout => \DUT|the_cpu_0|Equal171~1_combout\);

-- Location: LCCOMB_X32_Y16_N18
\DUT|the_cpu_0|F_ctrl_implicit_dst_retaddr~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datac => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \DUT|the_cpu_0|F_ctrl_implicit_dst_retaddr~8_combout\);

-- Location: LCCOMB_X31_Y16_N16
\DUT|the_cpu_0|F_ctrl_a_not_src~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datab => \DUT|the_cpu_0|F_ctrl_implicit_dst_retaddr~8_combout\,
	datac => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \DUT|the_cpu_0|F_ctrl_a_not_src~8_combout\);

-- Location: LCFF_X31_Y16_N17
\DUT|the_cpu_0|D_ctrl_a_not_src\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ctrl_a_not_src~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\);

-- Location: LCFF_X22_Y20_N23
\DUT|the_cpu_0|D_kill\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_kill~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_kill~regout\);

-- Location: LCCOMB_X25_Y16_N20
\DUT|the_cpu_0|D_refetch~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_iw_valid~regout\,
	datac => \DUT|the_cpu_0|D_kill~regout\,
	combout => \DUT|the_cpu_0|D_refetch~0_combout\);

-- Location: LCCOMB_X25_Y16_N2
\DUT|the_cpu_0|F_pc[13]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_br_pred_taken~0_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datac => \DUT|the_cpu_0|D_refetch~0_combout\,
	datad => \DUT|the_cpu_0|D_issue~regout\,
	combout => \DUT|the_cpu_0|F_pc[13]~0_combout\);

-- Location: LCCOMB_X32_Y16_N6
\DUT|the_cpu_0|D_ctrl_alu_force_xor~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(4),
	datab => \DUT|the_cpu_0|D_iw\(1),
	datac => \DUT|the_cpu_0|D_iw\(2),
	datad => \DUT|the_cpu_0|D_iw\(5),
	combout => \DUT|the_cpu_0|D_ctrl_alu_force_xor~3_combout\);

-- Location: LCCOMB_X31_Y17_N24
\DUT|the_cpu_0|Equal154~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(13),
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|D_iw\(12),
	datad => \DUT|the_cpu_0|D_iw\(11),
	combout => \DUT|the_cpu_0|Equal154~2_combout\);

-- Location: LCCOMB_X31_Y17_N18
\DUT|the_cpu_0|Equal154~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(13),
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|D_iw\(12),
	datad => \DUT|the_cpu_0|D_iw\(11),
	combout => \DUT|the_cpu_0|Equal154~3_combout\);

-- Location: LCCOMB_X32_Y17_N10
\DUT|the_cpu_0|D_ctrl_alu_force_xor~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(14),
	datab => \DUT|the_cpu_0|Equal154~2_combout\,
	datac => \DUT|the_cpu_0|D_iw\(15),
	datad => \DUT|the_cpu_0|Equal154~3_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_alu_force_xor~0_combout\);

-- Location: LCCOMB_X32_Y16_N12
\DUT|the_cpu_0|D_ctrl_alu_force_xor~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(5),
	datab => \DUT|the_cpu_0|D_iw\(1),
	datac => \DUT|the_cpu_0|D_iw\(2),
	datad => \DUT|the_cpu_0|D_ctrl_alu_force_xor~0_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_alu_force_xor~1_combout\);

-- Location: LCCOMB_X33_Y16_N4
\DUT|the_cpu_0|D_ctrl_alu_force_xor~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(4),
	datab => \DUT|the_cpu_0|D_iw\(3),
	datac => \DUT|the_cpu_0|D_iw\(2),
	datad => \DUT|the_cpu_0|D_ctrl_alu_force_xor~1_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_alu_force_xor~2_combout\);

-- Location: LCCOMB_X33_Y20_N6
\DUT|the_cpu_0|D_logic_op[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_logic_op_raw[1]~0_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_alu_force_xor~3_combout\,
	datac => \DUT|the_cpu_0|D_iw\(0),
	datad => \DUT|the_cpu_0|D_ctrl_alu_force_xor~2_combout\,
	combout => \DUT|the_cpu_0|D_logic_op[1]~0_combout\);

-- Location: LCFF_X33_Y20_N7
\DUT|the_cpu_0|E_logic_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_logic_op[1]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_logic_op\(1));

-- Location: LCCOMB_X32_Y20_N2
\DUT|the_cpu_0|D_logic_op_raw[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(14),
	datab => \DUT|the_cpu_0|D_iw\(3),
	datac => \DUT|the_cpu_0|Equal171~0_combout\,
	datad => \DUT|the_cpu_0|Equal171~1_combout\,
	combout => \DUT|the_cpu_0|D_logic_op_raw[0]~1_combout\);

-- Location: LCCOMB_X33_Y20_N16
\DUT|the_cpu_0|D_logic_op[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_alu_force_xor~2_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_alu_force_xor~3_combout\,
	datac => \DUT|the_cpu_0|D_iw\(0),
	datad => \DUT|the_cpu_0|D_logic_op_raw[0]~1_combout\,
	combout => \DUT|the_cpu_0|D_logic_op[0]~1_combout\);

-- Location: LCFF_X33_Y20_N17
\DUT|the_cpu_0|E_logic_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_logic_op[0]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_logic_op\(0));

-- Location: LCCOMB_X28_Y23_N26
\DUT|the_cpu_0|E_logic_result[7]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(7),
	datab => \DUT|the_cpu_0|E_src1\(7),
	datac => \DUT|the_cpu_0|E_logic_op\(1),
	datad => \DUT|the_cpu_0|E_logic_op\(0),
	combout => \DUT|the_cpu_0|E_logic_result[7]~19_combout\);

-- Location: LCCOMB_X21_Y19_N10
\DUT|the_cpu_0|F_pc_plus_one[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(0),
	datad => VCC,
	combout => \DUT|the_cpu_0|F_pc_plus_one[0]~0_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X21_Y19_N14
\DUT|the_cpu_0|F_pc_plus_one[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(2),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[1]~3\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[2]~4_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X21_Y19_N16
\DUT|the_cpu_0|F_pc_plus_one[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(3),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[2]~5\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[3]~6_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[3]~7\);

-- Location: LCFF_X21_Y19_N17
\DUT|the_cpu_0|D_pc_plus_one[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[3]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(3));

-- Location: LCCOMB_X23_Y19_N20
\DUT|the_cpu_0|D_extra_pc[3]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_br_taken_waddr_partial\(3),
	datab => \DUT|the_cpu_0|D_pc_plus_one\(3),
	datac => \DUT|the_cpu_0|D_bht_data\(1),
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \DUT|the_cpu_0|D_extra_pc[3]~20_combout\);

-- Location: LCFF_X23_Y19_N21
\DUT|the_cpu_0|E_extra_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[3]~20_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(3));

-- Location: LCCOMB_X27_Y23_N28
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	datab => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datac => \DUT|the_cpu_0|E_extra_pc\(3),
	datad => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[3]~3_combout\);

-- Location: LCFF_X32_Y17_N9
\DUT|the_cpu_0|E_ctrl_jmp_indirect\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_ctrl_jmp_indirect_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\);

-- Location: LCCOMB_X23_Y17_N30
\DUT|the_cpu_0|M_pipe_flush_waddr[3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(5),
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[3]~3_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[3]~1_combout\);

-- Location: LCFF_X23_Y19_N13
\DUT|the_cpu_0|D_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(3));

-- Location: LCCOMB_X23_Y17_N20
\DUT|the_cpu_0|E_pc[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_pc\(3),
	combout => \DUT|the_cpu_0|E_pc[3]~feeder_combout\);

-- Location: LCFF_X23_Y17_N21
\DUT|the_cpu_0|E_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(3));

-- Location: LCFF_X23_Y17_N31
\DUT|the_cpu_0|M_pipe_flush_waddr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[3]~1_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(3));

-- Location: LCCOMB_X10_Y13_N20
\DUT|the_sdram_0|Selector38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector38~2_combout\ = (!\DUT|the_sdram_0|m_state.000000001~regout\ & ((!\DUT|the_sdram_0|init_done~regout\) # (!\DUT|the_sdram_0|refresh_request~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|refresh_request~regout\,
	datac => \DUT|the_sdram_0|init_done~regout\,
	datad => \DUT|the_sdram_0|m_state.000000001~regout\,
	combout => \DUT|the_sdram_0|Selector38~2_combout\);

-- Location: LCCOMB_X11_Y12_N14
\DUT|the_sdram_0|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector27~0_combout\ = (\DUT|the_sdram_0|Selector24~0_combout\ & (((!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\ & !\DUT|the_sdram_0|refresh_request~regout\)) # (!\DUT|the_sdram_0|m_state.100000000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \DUT|the_sdram_0|m_state.100000000~regout\,
	datac => \DUT|the_sdram_0|Selector24~0_combout\,
	datad => \DUT|the_sdram_0|refresh_request~regout\,
	combout => \DUT|the_sdram_0|Selector27~0_combout\);

-- Location: LCCOMB_X32_Y16_N20
\DUT|the_cpu_0|Equal80~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(5),
	datab => \DUT|the_cpu_0|D_iw\(1),
	datac => \DUT|the_cpu_0|D_iw\(2),
	datad => \DUT|the_cpu_0|D_iw\(0),
	combout => \DUT|the_cpu_0|Equal80~0_combout\);

-- Location: LCCOMB_X32_Y16_N14
\DUT|the_cpu_0|Equal77~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(5),
	datab => \DUT|the_cpu_0|D_iw\(1),
	datac => \DUT|the_cpu_0|D_iw\(2),
	datad => \DUT|the_cpu_0|D_iw\(0),
	combout => \DUT|the_cpu_0|Equal77~0_combout\);

-- Location: LCCOMB_X33_Y16_N0
\DUT|the_cpu_0|D_ctrl_alu_signed_comparison~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(4),
	datab => \DUT|the_cpu_0|D_iw\(3),
	datac => \DUT|the_cpu_0|Equal80~0_combout\,
	datad => \DUT|the_cpu_0|Equal77~0_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_alu_signed_comparison~0_combout\);

-- Location: LCCOMB_X32_Y17_N16
\DUT|the_cpu_0|D_ctrl_alu_signed_comparison~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Equal171~2_combout\,
	datab => \DUT|the_cpu_0|D_op_cmpge~0_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_alu_signed_comparison~0_combout\,
	datad => \DUT|the_cpu_0|Equal154~3_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_alu_signed_comparison~1_combout\);

-- Location: LCCOMB_X33_Y16_N6
\DUT|the_cpu_0|Equal84~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(4),
	datab => \DUT|the_cpu_0|D_iw\(3),
	datac => \DUT|the_cpu_0|Equal80~0_combout\,
	combout => \DUT|the_cpu_0|Equal84~0_combout\);

-- Location: LCCOMB_X33_Y20_N20
\DUT|the_cpu_0|D_ctrl_alu_signed_comparison\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_break~0_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_alu_signed_comparison~1_combout\,
	datac => \DUT|the_cpu_0|Equal154~3_combout\,
	datad => \DUT|the_cpu_0|Equal84~0_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_alu_signed_comparison~combout\);

-- Location: LCFF_X33_Y20_N21
\DUT|the_cpu_0|E_ctrl_alu_signed_comparison\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_alu_signed_comparison~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_alu_signed_comparison~regout\);

-- Location: LCCOMB_X31_Y16_N26
\DUT|the_cpu_0|F_ctrl_implicit_dst_retaddr~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \DUT|the_cpu_0|F_ctrl_implicit_dst_retaddr~8_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_ctrl_implicit_dst_retaddr~9_combout\);

-- Location: LCFF_X31_Y16_N27
\DUT|the_cpu_0|D_ctrl_implicit_dst_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ctrl_implicit_dst_retaddr~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_ctrl_implicit_dst_retaddr~regout\);

-- Location: LCCOMB_X25_Y18_N30
\DUT|the_cpu_0|D_dst_regnum[4]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_implicit_dst_eretaddr~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_implicit_dst_retaddr~regout\,
	combout => \DUT|the_cpu_0|D_dst_regnum[4]~2_combout\);

-- Location: LCFF_X43_Y13_N27
\DUT|the_nios_system_clock_0|slave_readdata_p1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(9),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(9));

-- Location: LCCOMB_X43_Y13_N12
\DUT|the_nios_system_clock_0|slave_readdata[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata[9]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata_p1\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata_p1\(9),
	combout => \DUT|the_nios_system_clock_0|slave_readdata[9]~feeder_combout\);

-- Location: LCFF_X43_Y13_N13
\DUT|the_nios_system_clock_0|slave_readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(9));

-- Location: LCCOMB_X44_Y16_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable[2]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N0
\DUT|the_cpu_0|av_wr_data_transfer~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	combout => \DUT|the_cpu_0|av_wr_data_transfer~0_combout\);

-- Location: LCCOMB_X32_Y15_N0
\DUT|the_cpu_0|A_dc_wb_rd_data_first_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wb_rd_data_starting~regout\,
	datac => \DUT|the_cpu_0|A_dc_wb_rd_data_first~regout\,
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0|A_dc_wb_rd_data_first_nxt~0_combout\);

-- Location: LCFF_X32_Y15_N1
\DUT|the_cpu_0|A_dc_wb_rd_data_first\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_rd_data_first_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_rd_data_first~regout\);

-- Location: LCCOMB_X31_Y15_N18
\DUT|the_cpu_0|A_dc_wb_wr_starting\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_cpu_0|A_dc_wb_rd_data_first~regout\,
	combout => \DUT|the_cpu_0|A_dc_wb_wr_starting~combout\);

-- Location: LCCOMB_X31_Y15_N12
\DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add13~0_combout\,
	datab => \DUT|the_cpu_0|A_dc_wb_wr_starting~combout\,
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	combout => \DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[3]~0_combout\);

-- Location: LCCOMB_X31_Y15_N26
\DUT|the_cpu_0|A_dc_wr_data_cnt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wb_wr_active~regout\,
	datab => \DUT|the_cpu_0|A_dc_wb_wr_starting~combout\,
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	combout => \DUT|the_cpu_0|A_dc_wr_data_cnt[0]~0_combout\);

-- Location: LCFF_X31_Y15_N13
\DUT|the_cpu_0|A_dc_wr_data_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wr_data_cnt_nxt[3]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_wr_data_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wr_data_cnt\(3));

-- Location: LCCOMB_X32_Y19_N28
\DUT|the_cpu_0|A_dc_wb_active_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~2_combout\,
	datab => \DUT|the_cpu_0|av_wr_data_transfer~0_combout\,
	datac => \DUT|the_cpu_0|A_dc_wb_active~regout\,
	datad => \DUT|the_cpu_0|A_dc_wr_data_cnt\(3),
	combout => \DUT|the_cpu_0|A_dc_wb_active_nxt~0_combout\);

-- Location: LCFF_X32_Y19_N29
\DUT|the_cpu_0|A_dc_wb_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_active_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_active~regout\);

-- Location: LCFF_X31_Y19_N31
\DUT|the_cpu_0|E_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_iw\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(2));

-- Location: LCCOMB_X30_Y19_N16
\DUT|the_cpu_0|M_ctrl_ld_st_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(1),
	datab => \DUT|the_cpu_0|E_iw\(2),
	datad => \DUT|the_cpu_0|E_iw\(4),
	combout => \DUT|the_cpu_0|M_ctrl_ld_st_nxt~0_combout\);

-- Location: LCCOMB_X31_Y20_N18
\DUT|the_cpu_0|E_ctrl_ld_st_non_bypass~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(0),
	datab => \DUT|the_cpu_0|M_ctrl_ld_st_nxt~0_combout\,
	datac => \DUT|the_cpu_0|E_iw\(5),
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[32]~64_combout\,
	combout => \DUT|the_cpu_0|E_ctrl_ld_st_non_bypass~0_combout\);

-- Location: LCFF_X31_Y20_N19
\DUT|the_cpu_0|M_ctrl_ld_st_non_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_ctrl_ld_st_non_bypass~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_ld_st_non_bypass~regout\);

-- Location: LCFF_X28_Y18_N21
\DUT|the_cpu_0|E_valid_from_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_valid~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_valid_from_D~regout\);

-- Location: LCCOMB_X21_Y17_N16
\DUT|the_cpu_0|E_valid~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datab => \DUT|the_cpu_0|E_valid_from_D~regout\,
	datad => \DUT|the_cpu_0|E_hbreak_req~combout\,
	combout => \DUT|the_cpu_0|E_valid~1_combout\);

-- Location: LCFF_X21_Y17_N17
\DUT|the_cpu_0|M_valid_from_E\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_valid~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_valid_from_E~regout\);

-- Location: LCCOMB_X32_Y24_N2
\DUT|the_cpu_0|M_sel_data_master~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_cpu_0|M_sel_data_master~feeder_combout\);

-- Location: LCFF_X32_Y24_N3
\DUT|the_cpu_0|M_sel_data_master\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_sel_data_master~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_sel_data_master~regout\);

-- Location: LCCOMB_X31_Y20_N16
\DUT|the_cpu_0|M_dc_want_fill\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_dc_hit~combout\,
	datab => \DUT|the_cpu_0|M_ctrl_ld_st_non_bypass~regout\,
	datac => \DUT|the_cpu_0|M_valid_from_E~regout\,
	datad => \DUT|the_cpu_0|M_sel_data_master~regout\,
	combout => \DUT|the_cpu_0|M_dc_want_fill~combout\);

-- Location: LCFF_X31_Y20_N17
\DUT|the_cpu_0|A_dc_want_fill\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_dc_want_fill~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_want_fill~regout\);

-- Location: LCCOMB_X35_Y19_N0
\DUT|the_cpu_0|A_dc_fill_has_started_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_want_fill~regout\,
	datac => \DUT|the_cpu_0|A_dc_fill_has_started~regout\,
	datad => \DUT|the_cpu_0|A_dc_wb_active~regout\,
	combout => \DUT|the_cpu_0|A_dc_fill_has_started_nxt~0_combout\);

-- Location: LCFF_X35_Y19_N1
\DUT|the_cpu_0|A_dc_fill_has_started\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_fill_has_started_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_fill_has_started~regout\);

-- Location: LCCOMB_X35_Y19_N28
\DUT|the_cpu_0|A_dc_fill_starting~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_wb_active~regout\,
	datac => \DUT|the_cpu_0|A_dc_want_fill~regout\,
	datad => \DUT|the_cpu_0|A_dc_fill_has_started~regout\,
	combout => \DUT|the_cpu_0|A_dc_fill_starting~0_combout\);

-- Location: LCCOMB_X32_Y15_N26
\DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add15~0_combout\,
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	datad => \DUT|the_cpu_0|A_dc_fill_starting~0_combout\,
	combout => \DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[3]~0_combout\);

-- Location: LCCOMB_X32_Y15_N10
\DUT|the_cpu_0|A_dc_rd_addr_cnt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datab => \DUT|the_cpu_0|A_dc_fill_starting~0_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0|A_dc_rd_addr_cnt[0]~0_combout\);

-- Location: LCFF_X32_Y15_N27
\DUT|the_cpu_0|A_dc_rd_addr_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_addr_cnt_nxt[3]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_rd_addr_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(3));

-- Location: LCCOMB_X32_Y15_N18
\DUT|the_cpu_0|d_read_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read_nxt~1_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	datac => \DUT|the_cpu_0|d_read~regout\,
	datad => \DUT|the_cpu_0|A_dc_rd_addr_cnt\(3),
	combout => \DUT|the_cpu_0|d_read_nxt~2_combout\);

-- Location: LCFF_X32_Y15_N19
\DUT|the_cpu_0|d_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_read_nxt~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_read~regout\);

-- Location: LCCOMB_X34_Y15_N16
\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\ = (\DUT|the_cpu_0|d_write~regout\) # (\DUT|the_cpu_0|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\);

-- Location: LCCOMB_X21_Y19_N22
\DUT|the_cpu_0|F_pc_plus_one[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(6),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[5]~11\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[6]~12_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X21_Y19_N24
\DUT|the_cpu_0|F_pc_plus_one[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(7),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[6]~13\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[7]~14_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[7]~15\);

-- Location: LCFF_X21_Y19_N25
\DUT|the_cpu_0|D_pc_plus_one[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[7]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(7));

-- Location: LCCOMB_X21_Y19_N18
\DUT|the_cpu_0|F_pc_plus_one[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(4),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[3]~7\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[4]~8_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X22_Y16_N6
\DUT|the_cpu_0|D_br_taken_waddr_partial[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datab => \DUT|the_cpu_0|F_pc_plus_one[0]~0_combout\,
	datad => VCC,
	combout => \DUT|the_cpu_0|D_br_taken_waddr_partial[0]~11_combout\,
	cout => \DUT|the_cpu_0|D_br_taken_waddr_partial[0]~12\);

-- Location: LCCOMB_X22_Y16_N10
\DUT|the_cpu_0|D_br_taken_waddr_partial[2]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datab => \DUT|the_cpu_0|F_pc_plus_one[2]~4_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|D_br_taken_waddr_partial[1]~14\,
	combout => \DUT|the_cpu_0|D_br_taken_waddr_partial[2]~15_combout\,
	cout => \DUT|the_cpu_0|D_br_taken_waddr_partial[2]~16\);

-- Location: LCCOMB_X22_Y16_N18
\DUT|the_cpu_0|D_br_taken_waddr_partial[6]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datab => \DUT|the_cpu_0|F_pc_plus_one[6]~12_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|D_br_taken_waddr_partial[5]~22\,
	combout => \DUT|the_cpu_0|D_br_taken_waddr_partial[6]~23_combout\,
	cout => \DUT|the_cpu_0|D_br_taken_waddr_partial[6]~24\);

-- Location: LCCOMB_X22_Y16_N20
\DUT|the_cpu_0|D_br_taken_waddr_partial[7]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datab => \DUT|the_cpu_0|F_pc_plus_one[7]~14_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|D_br_taken_waddr_partial[6]~24\,
	combout => \DUT|the_cpu_0|D_br_taken_waddr_partial[7]~25_combout\,
	cout => \DUT|the_cpu_0|D_br_taken_waddr_partial[7]~26\);

-- Location: LCFF_X22_Y16_N21
\DUT|the_cpu_0|D_br_taken_waddr_partial[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_br_taken_waddr_partial[7]~25_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_br_taken_waddr_partial\(7));

-- Location: LCCOMB_X22_Y19_N10
\DUT|the_cpu_0|D_extra_pc[7]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	datab => \DUT|the_cpu_0|D_pc_plus_one\(7),
	datac => \DUT|the_cpu_0|D_br_taken_waddr_partial\(7),
	datad => \DUT|the_cpu_0|D_bht_data\(1),
	combout => \DUT|the_cpu_0|D_extra_pc[7]~17_combout\);

-- Location: LCFF_X22_Y19_N11
\DUT|the_cpu_0|E_extra_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[7]~17_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(7));

-- Location: LCCOMB_X24_Y21_N4
\DUT|the_cpu_0|Add17|auto_generated|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(8),
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~5_combout\);

-- Location: LCCOMB_X31_Y23_N30
\DUT|the_cpu_0|Add17|auto_generated|result_int[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~6_combout\,
	datab => \DUT|the_cpu_0|E_src1\(7),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[7]~15\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[8]~16_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[8]~17\);

-- Location: LCCOMB_X31_Y22_N0
\DUT|the_cpu_0|Add17|auto_generated|result_int[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(8),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~5_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[8]~17\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[9]~18_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X31_Y22_N2
\DUT|the_cpu_0|Add17|auto_generated|result_int[10]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~4_combout\,
	datab => \DUT|the_cpu_0|E_src1\(9),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[9]~19\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[10]~20_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X24_Y23_N2
\DUT|the_cpu_0|E_alu_result[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	datab => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datac => \DUT|the_cpu_0|E_extra_pc\(7),
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[10]~20_combout\,
	combout => \DUT|the_cpu_0|E_alu_result[9]~18_combout\);

-- Location: LCCOMB_X24_Y23_N28
\DUT|the_cpu_0|E_logic_result[9]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(9),
	datab => \DUT|the_cpu_0|E_logic_op\(0),
	datac => \DUT|the_cpu_0|E_src1\(9),
	datad => \DUT|the_cpu_0|E_logic_op\(1),
	combout => \DUT|the_cpu_0|E_logic_result[9]~17_combout\);

-- Location: LCCOMB_X24_Y23_N4
\DUT|the_cpu_0|E_alu_result[9]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_alu_result[9]~18_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_logic_result[9]~17_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(9));

-- Location: LCFF_X24_Y23_N5
\DUT|the_cpu_0|M_alu_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(9));

-- Location: LCCOMB_X32_Y15_N28
\DUT|the_cpu_0|d_address_offset_field_nxt[0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_cpu_0|A_dc_wb_rd_data_first~regout\,
	datad => \DUT|the_cpu_0|A_dc_fill_starting~0_combout\,
	combout => \DUT|the_cpu_0|d_address_offset_field_nxt[0]~12_combout\);

-- Location: LCCOMB_X32_Y15_N6
\DUT|the_cpu_0|av_addr_accepted\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	datad => \DUT|the_cpu_0|d_write~regout\,
	combout => \DUT|the_cpu_0|av_addr_accepted~combout\);

-- Location: LCCOMB_X31_Y19_N6
\DUT|the_cpu_0|E_ctrl_ld_st_bypass~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(1),
	datab => \DUT|the_cpu_0|E_iw\(5),
	datac => \DUT|the_cpu_0|E_iw\(4),
	datad => \DUT|the_cpu_0|E_iw\(2),
	combout => \DUT|the_cpu_0|E_ctrl_ld_st_bypass~0_combout\);

-- Location: LCCOMB_X31_Y19_N18
\DUT|the_cpu_0|E_ctrl_ld_st_bypass~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(0),
	datab => \DUT|the_cpu_0|M_ctrl_ld_st_nxt~0_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_ld_st_bypass~0_combout\,
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[32]~64_combout\,
	combout => \DUT|the_cpu_0|E_ctrl_ld_st_bypass~1_combout\);

-- Location: LCFF_X31_Y19_N19
\DUT|the_cpu_0|M_ctrl_ld_st_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_ctrl_ld_st_bypass~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_ld_st_bypass~regout\);

-- Location: LCFF_X31_Y18_N27
\DUT|the_cpu_0|A_ctrl_ld_st_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_ctrl_ld_st_bypass~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ctrl_ld_st_bypass~regout\);

-- Location: LCFF_X31_Y18_N7
\DUT|the_cpu_0|A_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_valid_from_E~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_valid~regout\);

-- Location: LCCOMB_X31_Y18_N26
\DUT|the_cpu_0|A_mem_bypass_pending\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_stall~0_combout\,
	datac => \DUT|the_cpu_0|A_ctrl_ld_st_bypass~regout\,
	datad => \DUT|the_cpu_0|A_valid~regout\,
	combout => \DUT|the_cpu_0|A_mem_bypass_pending~combout\);

-- Location: LCCOMB_X36_Y23_N26
\DUT|the_cpu_0|A_mul_cnt_nxt[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|A_mul_cnt\(0),
	combout => \DUT|the_cpu_0|A_mul_cnt_nxt[0]~2_combout\);

-- Location: LCFF_X36_Y23_N27
\DUT|the_cpu_0|A_mul_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_cnt_nxt[0]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_cnt\(0));

-- Location: LCCOMB_X36_Y23_N2
\DUT|the_cpu_0|A_mul_cnt_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|A_mul_cnt\(1),
	datad => \DUT|the_cpu_0|A_mul_cnt\(0),
	combout => \DUT|the_cpu_0|A_mul_cnt_nxt[1]~1_combout\);

-- Location: LCFF_X36_Y23_N3
\DUT|the_cpu_0|A_mul_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_cnt_nxt[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_cnt\(1));

-- Location: LCCOMB_X36_Y23_N6
\DUT|the_cpu_0|A_mul_stall_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_cnt\(2),
	datab => \DUT|the_cpu_0|A_mul_cnt\(1),
	datac => \DUT|the_cpu_0|A_mul_stall~regout\,
	datad => \DUT|the_cpu_0|A_mul_cnt\(0),
	combout => \DUT|the_cpu_0|A_mul_stall_nxt~0_combout\);

-- Location: LCCOMB_X36_Y23_N16
\DUT|the_cpu_0|A_mul_stall_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|always132~0_combout\,
	datab => \DUT|the_cpu_0|M_ctrl_mul_lsw~regout\,
	datac => \DUT|the_cpu_0|A_mul_stall~regout\,
	datad => \DUT|the_cpu_0|A_mul_stall_nxt~0_combout\,
	combout => \DUT|the_cpu_0|A_mul_stall_nxt~1_combout\);

-- Location: LCFF_X36_Y23_N17
\DUT|the_cpu_0|A_mul_stall\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_stall_nxt~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_stall~regout\);

-- Location: LCCOMB_X30_Y15_N24
\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~1_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~0_combout\) # ((\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~regout\ & 
-- !\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~0_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~regout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~1_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~1_combout\);

-- Location: LCFF_X30_Y15_N25
\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~regout\);

-- Location: LCCOMB_X29_Y15_N6
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~2_combout\ = (((!\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~regout\) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\)) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\)) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~regout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~2_combout\);

-- Location: LCFF_X29_Y18_N1
\DUT|the_cpu_0|D_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(9));

-- Location: LCCOMB_X27_Y17_N30
\DUT|the_cpu_0|ic_tag_wraddress_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(6),
	datad => \DUT|the_cpu_0|D_pc\(9),
	combout => \DUT|the_cpu_0|ic_tag_wraddress_nxt~0_combout\);

-- Location: LCFF_X27_Y17_N31
\DUT|the_cpu_0|ic_fill_line[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_line\(6));

-- Location: LCCOMB_X32_Y20_N26
\DUT|the_cpu_0|D_ctrl_rot~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(15),
	datab => \DUT|the_cpu_0|Equal171~1_combout\,
	datac => \DUT|the_cpu_0|Equal171~0_combout\,
	datad => \DUT|the_cpu_0|Equal154~4_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_rot~0_combout\);

-- Location: LCFF_X32_Y20_N27
\DUT|the_cpu_0|E_ctrl_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_rot~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_rot~regout\);

-- Location: LCCOMB_X32_Y20_N8
\DUT|the_cpu_0|D_ctrl_shift_rot_left~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(14),
	datab => \DUT|the_cpu_0|Equal171~1_combout\,
	datac => \DUT|the_cpu_0|Equal171~0_combout\,
	datad => \DUT|the_cpu_0|Equal154~4_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_shift_rot_left~0_combout\);

-- Location: LCFF_X32_Y20_N9
\DUT|the_cpu_0|E_ctrl_shift_rot_left\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_shift_rot_left~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_shift_rot_left~regout\);

-- Location: LCCOMB_X32_Y20_N20
\DUT|the_cpu_0|E_rot_pass1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datab => \DUT|the_cpu_0|E_ctrl_shift_rot_left~regout\,
	datac => \DUT|the_cpu_0|E_src2\(4),
	datad => \DUT|the_cpu_0|E_src2\(3),
	combout => \DUT|the_cpu_0|E_rot_pass1~0_combout\);

-- Location: LCCOMB_X34_Y24_N10
\DUT|the_cpu_0|E_rot_pass1~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_ctrl_rot~regout\,
	datad => \DUT|the_cpu_0|E_rot_pass1~0_combout\,
	combout => \DUT|the_cpu_0|E_rot_pass1~1_combout\);

-- Location: LCFF_X34_Y24_N11
\DUT|the_cpu_0|M_rot_pass1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_pass1~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_pass1~regout\);

-- Location: LCFF_X34_Y24_N9
\DUT|the_cpu_0|A_rot_pass1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_pass1~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_pass1~regout\);

-- Location: LCFF_X32_Y23_N21
\DUT|the_cpu_0|M_alu_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(0));

-- Location: LCCOMB_X36_Y19_N2
\DUT|the_cpu_0|M_ld_align_sh8~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_ctrl_ld8~regout\,
	datac => \DUT|the_cpu_0|M_alu_result\(0),
	combout => \DUT|the_cpu_0|M_ld_align_sh8~0_combout\);

-- Location: LCFF_X36_Y19_N3
\DUT|the_cpu_0|A_ld_align_sh8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_ld_align_sh8~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ld_align_sh8~regout\);

-- Location: LCFF_X31_Y19_N17
\DUT|the_cpu_0|E_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_iw\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(1));

-- Location: LCCOMB_X31_Y19_N30
\DUT|the_cpu_0|E_ctrl_ld_bypass~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(0),
	datab => \DUT|the_cpu_0|E_iw\(1),
	datac => \DUT|the_cpu_0|E_iw\(2),
	datad => \DUT|the_cpu_0|E_iw\(4),
	combout => \DUT|the_cpu_0|E_ctrl_ld_bypass~0_combout\);

-- Location: LCCOMB_X32_Y19_N30
\DUT|the_cpu_0|E_ctrl_ld_bypass~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(5),
	datac => \DUT|the_cpu_0|E_ctrl_ld_bypass~0_combout\,
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[32]~64_combout\,
	combout => \DUT|the_cpu_0|E_ctrl_ld_bypass~1_combout\);

-- Location: LCFF_X32_Y19_N31
\DUT|the_cpu_0|M_ctrl_ld_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_ctrl_ld_bypass~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_ld_bypass~regout\);

-- Location: LCFF_X31_Y18_N13
\DUT|the_cpu_0|A_ctrl_ld_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_ctrl_ld_bypass~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ctrl_ld_bypass~regout\);

-- Location: LCCOMB_X36_Y20_N18
\DUT|the_cpu_0|A_slow_inst_sel_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_dc_want_fill~regout\,
	datad => \DUT|the_cpu_0|A_ctrl_ld_bypass~regout\,
	combout => \DUT|the_cpu_0|A_slow_inst_sel_nxt~0_combout\);

-- Location: LCFF_X36_Y20_N19
\DUT|the_cpu_0|A_slow_inst_sel\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_sel_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_sel~regout\);

-- Location: LCCOMB_X36_Y20_N28
\DUT|the_cpu_0|A_wr_data_unfiltered[4]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_ld_align_sh8~regout\,
	datad => \DUT|the_cpu_0|A_slow_inst_sel~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\);

-- Location: LCCOMB_X24_Y16_N28
\DUT|the_cpu_0|ic_fill_ap_offset_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc\(1),
	datab => \DUT|the_cpu_0|ic_fill_ap_offset\(0),
	datac => \DUT|the_cpu_0|ic_fill_ap_offset\(1),
	datad => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~1_combout\,
	combout => \DUT|the_cpu_0|ic_fill_ap_offset_nxt[1]~1_combout\);

-- Location: LCCOMB_X25_Y16_N16
\DUT|the_cpu_0|ic_fill_ap_cnt[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~1_combout\,
	datab => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\,
	datac => \DUT|the_cpu_0|i_read~regout\,
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~2_combout\,
	combout => \DUT|the_cpu_0|ic_fill_ap_cnt[3]~0_combout\);

-- Location: LCFF_X24_Y16_N29
\DUT|the_cpu_0|ic_fill_ap_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_ap_offset_nxt[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_ap_offset\(1));

-- Location: LCCOMB_X29_Y16_N26
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ = (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1) & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\) # (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\);

-- Location: LCCOMB_X24_Y16_N12
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & ((\DUT|the_cpu_0|ic_fill_ap_offset\(1)))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- (\DUT|the_cpu_0|d_address_offset_field\(1))))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & (((\DUT|the_cpu_0|ic_fill_ap_offset\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|ic_fill_ap_offset\(1),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3_combout\);

-- Location: LCCOMB_X24_Y16_N0
\DUT|the_cpu_0|Add5~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_ap_offset\(2),
	datab => \DUT|the_cpu_0|ic_fill_ap_offset\(1),
	datad => \DUT|the_cpu_0|ic_fill_ap_offset\(0),
	combout => \DUT|the_cpu_0|Add5~0_combout\);

-- Location: LCCOMB_X24_Y16_N8
\DUT|the_cpu_0|ic_fill_ap_offset_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Add5~0_combout\,
	datac => \DUT|the_cpu_0|D_pc\(2),
	datad => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~1_combout\,
	combout => \DUT|the_cpu_0|ic_fill_ap_offset_nxt[2]~2_combout\);

-- Location: LCFF_X24_Y16_N9
\DUT|the_cpu_0|ic_fill_ap_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_ap_offset_nxt[2]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_ap_offset\(2));

-- Location: LCCOMB_X24_Y16_N16
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & (\DUT|the_cpu_0|ic_fill_ap_offset\(2))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- ((\DUT|the_cpu_0|d_address_offset_field\(2)))))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & (\DUT|the_cpu_0|ic_fill_ap_offset\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datab => \DUT|the_cpu_0|ic_fill_ap_offset\(2),
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2_combout\);

-- Location: LCCOMB_X29_Y16_N8
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~6_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & ((\DUT|the_cpu_0|ic_fill_line\(1)))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & (\DUT|the_cpu_0|d_address_line_field\(1))))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & (((\DUT|the_cpu_0|ic_fill_line\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(1),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(1),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~6_combout\);

-- Location: LCCOMB_X29_Y16_N22
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~5_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & ((\DUT|the_cpu_0|ic_fill_line\(2)))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & (\DUT|the_cpu_0|d_address_line_field\(2))))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & (((\DUT|the_cpu_0|ic_fill_line\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(2),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(2),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~5_combout\);

-- Location: LCCOMB_X29_Y16_N4
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~4_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & ((\DUT|the_cpu_0|ic_fill_line\(3)))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & (\DUT|the_cpu_0|d_address_line_field\(3))))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & (((\DUT|the_cpu_0|ic_fill_line\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(3),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(3),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~4_combout\);

-- Location: LCCOMB_X29_Y16_N20
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~8_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & (\DUT|the_cpu_0|ic_fill_line\(4))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & ((\DUT|the_cpu_0|d_address_line_field\(4)))))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & (((\DUT|the_cpu_0|ic_fill_line\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(4),
	datad => \DUT|the_cpu_0|d_address_line_field\(4),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~8_combout\);

-- Location: LCCOMB_X40_Y21_N8
\DUT|the_cpu_0|A_mul_src1_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_src1\(1),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[1]~1_combout\);

-- Location: LCCOMB_X40_Y21_N18
\DUT|the_cpu_0|A_mul_src1_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_src1\(2),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[2]~2_combout\);

-- Location: LCCOMB_X51_Y16_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~9_combout\,
	cout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~10\);

-- Location: LCCOMB_X48_Y16_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\);

-- Location: LCCOMB_X51_Y16_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~10\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~11_combout\,
	cout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~12\);

-- Location: LCCOMB_X50_Y15_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(27),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: LCFF_X50_Y15_N7
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X31_Y15_N8
\DUT|the_cpu_0|A_dc_wb_wr_active_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wr_data_cnt\(3),
	datab => \DUT|the_cpu_0|A_dc_wb_wr_starting~combout\,
	datac => \DUT|the_cpu_0|A_dc_wb_wr_active~regout\,
	datad => \DUT|the_cpu_0|av_wr_data_transfer~0_combout\,
	combout => \DUT|the_cpu_0|A_dc_wb_wr_active_nxt~0_combout\);

-- Location: LCFF_X31_Y15_N9
\DUT|the_cpu_0|A_dc_wb_wr_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_wr_active_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_wr_active~regout\);

-- Location: LCCOMB_X31_Y15_N10
\DUT|the_cpu_0|d_writedata[0]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata[0]~24_combout\,
	datab => \DUT|the_cpu_0|A_dc_wb_wr_starting~combout\,
	datac => \DUT|the_cpu_0|A_dc_wb_wr_active~regout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	combout => \DUT|the_cpu_0|d_writedata[0]~25_combout\);

-- Location: LCCOMB_X31_Y15_N6
\DUT|the_cpu_0|A_dc_wb_wr_want_dmaster\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_cpu_0|A_dc_wb_rd_data_first~regout\,
	datad => \DUT|the_cpu_0|A_dc_wb_wr_active~regout\,
	combout => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\);

-- Location: LCCOMB_X32_Y18_N22
\DUT|the_cpu_0|d_writedata_nxt[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(1),
	datab => \DUT|the_cpu_0|d_writedata[0]~25_combout\,
	datac => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datad => \DUT|the_cpu_0|d_writedata\(1),
	combout => \DUT|the_cpu_0|d_writedata_nxt[1]~2_combout\);

-- Location: LCCOMB_X31_Y23_N14
\DUT|the_cpu_0|Add17|auto_generated|result_int[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datad => VCC,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X31_Y23_N16
\DUT|the_cpu_0|Add17|auto_generated|result_int[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~2_combout\,
	datab => \DUT|the_cpu_0|E_src1\(0),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[0]~1_cout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[1]~2_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[1]~3\);

-- Location: LCFF_X33_Y20_N19
\DUT|the_cpu_0|E_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_iw\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(3));

-- Location: LCCOMB_X31_Y23_N12
\DUT|the_cpu_0|E_mem_byte_en[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(4),
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[2]~4_combout\,
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[1]~2_combout\,
	datad => \DUT|the_cpu_0|E_iw\(3),
	combout => \DUT|the_cpu_0|E_mem_byte_en[1]~7_combout\);

-- Location: LCFF_X31_Y23_N13
\DUT|the_cpu_0|M_mem_byte_en[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_mem_byte_en[1]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_mem_byte_en\(1));

-- Location: LCCOMB_X34_Y19_N18
\DUT|the_cpu_0|d_address_byte_field_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|A_dc_fill_starting~0_combout\,
	combout => \DUT|the_cpu_0|d_address_byte_field_nxt~0_combout\);

-- Location: LCCOMB_X33_Y19_N18
\DUT|the_cpu_0|d_byteenable_nxt[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_byte_en\(1),
	datab => \DUT|the_cpu_0|M_mem_byte_en\(1),
	datac => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datad => \DUT|the_cpu_0|d_address_byte_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_byteenable_nxt[1]~2_combout\);

-- Location: LCFF_X33_Y19_N19
\DUT|the_cpu_0|d_byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_byteenable_nxt[1]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_byteenable\(1));

-- Location: LCCOMB_X36_Y17_N20
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~2_combout\ = (\DUT|the_cpu_0|d_byteenable\(1)) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|d_byteenable\(1),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~2_combout\);

-- Location: LCCOMB_X51_Y16_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~12\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~13_combout\,
	cout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~14\);

-- Location: LCFF_X49_Y15_N5
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(37),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X51_Y14_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(27),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~13_combout\);

-- Location: LCFF_X51_Y14_N31
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~13_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X50_Y17_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X51_Y16_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~16\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~17_combout\,
	cout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~18\);

-- Location: LCFF_X51_Y16_N21
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~17_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(30),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X51_Y16_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~20\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~21_combout\,
	cout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~22\);

-- Location: LCCOMB_X33_Y20_N18
\DUT|the_cpu_0|Equal276~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_iw\(4),
	datac => \DUT|the_cpu_0|E_iw\(3),
	combout => \DUT|the_cpu_0|Equal276~0_combout\);

-- Location: LCCOMB_X33_Y18_N18
\DUT|the_cpu_0|M_st_data[25]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2_reg\(9),
	datab => \DUT|the_cpu_0|Equal276~0_combout\,
	datad => \DUT|the_cpu_0|E_src2_reg\(1),
	combout => \DUT|the_cpu_0|M_st_data[25]~1_combout\);

-- Location: LCFF_X37_Y18_N25
\DUT|the_cpu_0|M_st_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data[25]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(9));

-- Location: LCCOMB_X36_Y18_N26
\DUT|the_cpu_0|d_writedata[9]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_data\(9),
	datab => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datad => \DUT|the_cpu_0|M_st_data\(9),
	combout => \DUT|the_cpu_0|d_writedata[9]~1_combout\);

-- Location: LCCOMB_X31_Y19_N20
\DUT|the_cpu_0|E_ctrl_dc_index_inv~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(0),
	datab => \DUT|the_cpu_0|E_iw\(2),
	datad => \DUT|the_cpu_0|E_iw\(4),
	combout => \DUT|the_cpu_0|E_ctrl_dc_index_inv~0_combout\);

-- Location: LCCOMB_X31_Y18_N24
\DUT|the_cpu_0|Equal193~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(3),
	datab => \DUT|the_cpu_0|E_ctrl_dc_index_inv~0_combout\,
	datac => \DUT|the_cpu_0|E_iw\(5),
	combout => \DUT|the_cpu_0|Equal193~0_combout\);

-- Location: LCFF_X31_Y18_N25
\DUT|the_cpu_0|M_ctrl_dc_index_wb_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Equal193~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_dc_index_wb_inv~regout\);

-- Location: LCFF_X31_Y18_N23
\DUT|the_cpu_0|A_ctrl_dc_index_wb_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_ctrl_dc_index_wb_inv~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ctrl_dc_index_wb_inv~regout\);

-- Location: LCCOMB_X21_Y18_N16
\DUT|the_cpu_0|F_pc_plus_one[19]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(19),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[18]~37\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[19]~38_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[19]~39\);

-- Location: LCCOMB_X21_Y18_N18
\DUT|the_cpu_0|F_pc_plus_one[20]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(20),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[19]~39\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[20]~40_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[20]~41\);

-- Location: LCFF_X21_Y18_N19
\DUT|the_cpu_0|D_pc_plus_one[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[20]~40_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(20));

-- Location: LCFF_X22_Y18_N1
\DUT|the_cpu_0|D_pc[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(17),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(17));

-- Location: LCCOMB_X41_Y17_N20
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[22]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[22]~14_combout\ = (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~21_combout\ & ((\DUT|the_nios_system_clock_0|slave_readdata\(6)) # 
-- ((!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~21_combout\ & (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- ((\DUT|the_nios_system_clock_0|slave_readdata\(6)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~21_combout\,
	datab => \DUT|the_nios_system_clock_0|slave_readdata\(6),
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[22]~14_combout\);

-- Location: LCFF_X41_Y17_N21
\DUT|the_cpu_0|i_readdata_d1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[22]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(22));

-- Location: LCCOMB_X30_Y24_N20
\DUT|the_cpu_0|E_src2_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2[2]~0_combout\,
	combout => \DUT|the_cpu_0|E_src2_reg[2]~feeder_combout\);

-- Location: LCFF_X30_Y24_N21
\DUT|the_cpu_0|E_src2_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2_reg[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(2));

-- Location: LCCOMB_X32_Y18_N24
\DUT|the_cpu_0|M_st_data[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2_reg\(2),
	combout => \DUT|the_cpu_0|M_st_data[2]~feeder_combout\);

-- Location: LCFF_X32_Y18_N25
\DUT|the_cpu_0|M_st_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(2));

-- Location: LCFF_X32_Y18_N9
\DUT|the_cpu_0|A_st_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(2));

-- Location: LCCOMB_X32_Y18_N30
\DUT|the_cpu_0|d_writedata_nxt[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(2),
	datab => \DUT|the_cpu_0|d_writedata[0]~25_combout\,
	datac => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datad => \DUT|the_cpu_0|d_writedata\(2),
	combout => \DUT|the_cpu_0|d_writedata_nxt[2]~4_combout\);

-- Location: LCCOMB_X32_Y18_N10
\DUT|the_cpu_0|d_writedata_nxt[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(2),
	datab => \DUT|the_cpu_0|A_st_data\(2),
	datac => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datad => \DUT|the_cpu_0|d_writedata_nxt[2]~4_combout\,
	combout => \DUT|the_cpu_0|d_writedata_nxt[2]~5_combout\);

-- Location: LCFF_X32_Y18_N11
\DUT|the_cpu_0|d_writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata_nxt[2]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(2));

-- Location: LCCOMB_X29_Y23_N6
\DUT|the_cpu_0|E_src2_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2[3]~3_combout\,
	combout => \DUT|the_cpu_0|E_src2_reg[3]~feeder_combout\);

-- Location: LCFF_X29_Y23_N7
\DUT|the_cpu_0|E_src2_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2_reg[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(3));

-- Location: LCCOMB_X29_Y23_N4
\DUT|the_cpu_0|M_st_data[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2_reg\(3),
	combout => \DUT|the_cpu_0|M_st_data[3]~feeder_combout\);

-- Location: LCFF_X29_Y23_N5
\DUT|the_cpu_0|M_st_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(3));

-- Location: LCFF_X33_Y17_N29
\DUT|the_cpu_0|A_st_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(3));

-- Location: LCCOMB_X33_Y17_N14
\DUT|the_cpu_0|d_writedata_nxt[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata_nxt[3]~6_combout\,
	datab => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datac => \DUT|the_cpu_0|M_st_data\(3),
	datad => \DUT|the_cpu_0|A_st_data\(3),
	combout => \DUT|the_cpu_0|d_writedata_nxt[3]~7_combout\);

-- Location: LCFF_X33_Y17_N15
\DUT|the_cpu_0|d_writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata_nxt[3]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(3));

-- Location: LCCOMB_X32_Y19_N2
\DUT|the_cpu_0|A_dc_xfer_rd_addr_has_started_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_want_fill~regout\,
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~0_combout\,
	datac => \DUT|the_cpu_0|A_dc_xfer_rd_addr_has_started~regout\,
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~1_combout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_has_started_nxt~0_combout\);

-- Location: LCFF_X32_Y19_N3
\DUT|the_cpu_0|A_dc_xfer_rd_addr_has_started\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_rd_addr_has_started_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_has_started~regout\);

-- Location: LCCOMB_X25_Y23_N0
\DUT|the_cpu_0|D_src1_reg[4]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src1_reg[4]~28_combout\,
	datab => \DUT|the_cpu_0|E_alu_result\(4),
	datac => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[4]~29_combout\);

-- Location: LCFF_X25_Y23_N1
\DUT|the_cpu_0|E_src1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[4]~29_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(4));

-- Location: LCCOMB_X25_Y23_N30
\DUT|the_cpu_0|M_src1[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src1\(4),
	combout => \DUT|the_cpu_0|M_src1[4]~feeder_combout\);

-- Location: LCFF_X25_Y23_N31
\DUT|the_cpu_0|M_src1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(4));

-- Location: LCCOMB_X40_Y21_N6
\DUT|the_cpu_0|A_mul_src1_nxt[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|M_src1\(4),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[4]~4_combout\);

-- Location: LCCOMB_X40_Y21_N10
\DUT|the_cpu_0|A_mul_src1_nxt[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_src1\(6),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[6]~6_combout\);

-- Location: LCCOMB_X28_Y23_N30
\DUT|the_cpu_0|M_src1[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src1\(7),
	combout => \DUT|the_cpu_0|M_src1[7]~feeder_combout\);

-- Location: LCFF_X28_Y23_N31
\DUT|the_cpu_0|M_src1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(7));

-- Location: LCCOMB_X40_Y21_N12
\DUT|the_cpu_0|A_mul_src1_nxt[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|M_src1\(7),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[7]~7_combout\);

-- Location: LCCOMB_X38_Y21_N24
\DUT|the_cpu_0|A_mul_src1_nxt[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_src1\(8),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[8]~8_combout\);

-- Location: LCCOMB_X24_Y17_N28
\DUT|the_cpu_0|M_src1[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src1\(9),
	combout => \DUT|the_cpu_0|M_src1[9]~feeder_combout\);

-- Location: LCFF_X24_Y17_N29
\DUT|the_cpu_0|M_src1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(9));

-- Location: LCCOMB_X40_Y21_N30
\DUT|the_cpu_0|A_mul_src1_nxt[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|M_src1\(9),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[9]~9_combout\);

-- Location: LCCOMB_X40_Y21_N24
\DUT|the_cpu_0|A_mul_src1_nxt[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_src1\(10),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[10]~10_combout\);

-- Location: LCCOMB_X40_Y21_N26
\DUT|the_cpu_0|A_mul_src1_nxt[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_src1\(11),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[11]~11_combout\);

-- Location: LCCOMB_X37_Y23_N22
\DUT|the_cpu_0|A_mul_result[11]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(11),
	datab => \DUT|the_cpu_0|A_mul_result\(11),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[10]~53\,
	combout => \DUT|the_cpu_0|A_mul_result[11]~54_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[11]~55\);

-- Location: LCCOMB_X37_Y23_N24
\DUT|the_cpu_0|A_mul_result[12]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(12),
	datab => \DUT|the_cpu_0|A_mul_result\(12),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[11]~55\,
	combout => \DUT|the_cpu_0|A_mul_result[12]~56_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[12]~57\);

-- Location: LCCOMB_X37_Y23_N26
\DUT|the_cpu_0|A_mul_result[13]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(13),
	datab => \DUT|the_cpu_0|A_mul_result\(13),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[12]~57\,
	combout => \DUT|the_cpu_0|A_mul_result[13]~58_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[13]~59\);

-- Location: LCCOMB_X33_Y21_N14
\DUT|the_cpu_0|E_logic_result[14]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(0),
	datab => \DUT|the_cpu_0|E_src2\(14),
	datac => \DUT|the_cpu_0|E_logic_op\(1),
	datad => \DUT|the_cpu_0|E_src1\(14),
	combout => \DUT|the_cpu_0|E_logic_result[14]~12_combout\);

-- Location: LCCOMB_X34_Y21_N16
\DUT|the_cpu_0|E_alu_result[14]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result[14]~13_combout\,
	datab => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_logic_result[14]~12_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(14));

-- Location: LCCOMB_X34_Y21_N30
\DUT|the_cpu_0|E_src2[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[14]~89_combout\,
	datac => \DUT|the_cpu_0|E_alu_result\(14),
	datad => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	combout => \DUT|the_cpu_0|E_src2[14]~14_combout\);

-- Location: LCCOMB_X33_Y21_N26
\DUT|the_cpu_0|E_src2[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2[14]~14_combout\,
	combout => \DUT|the_cpu_0|E_src2[14]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N8
\DUT|the_cpu_0|F_ctrl_hi_imm16~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ctrl_hi_imm16~8_combout\,
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datac => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \DUT|the_cpu_0|F_ctrl_hi_imm16~9_combout\);

-- Location: LCFF_X32_Y16_N9
\DUT|the_cpu_0|D_ctrl_hi_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ctrl_hi_imm16~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\);

-- Location: LCCOMB_X25_Y18_N0
\DUT|the_cpu_0|D_src2_imm[14]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(20),
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2_imm[14]~13_combout\);

-- Location: LCCOMB_X31_Y16_N28
\DUT|the_cpu_0|F_op_roli~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \DUT|the_cpu_0|F_op_roli~0_combout\);

-- Location: LCCOMB_X32_Y16_N24
\DUT|the_cpu_0|Equal2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_iw[5]~10_combout\,
	datab => \DUT|the_cpu_0|F_iw[2]~9_combout\,
	datac => \DUT|the_cpu_0|F_iw[3]~11_combout\,
	datad => \DUT|the_cpu_0|F_iw[4]~12_combout\,
	combout => \DUT|the_cpu_0|Equal2~0_combout\);

-- Location: LCCOMB_X31_Y16_N8
\DUT|the_cpu_0|Equal2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datab => \DUT|the_cpu_0|Equal2~0_combout\,
	datac => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \DUT|the_cpu_0|Equal2~1_combout\);

-- Location: LCCOMB_X31_Y16_N10
\DUT|the_cpu_0|F_op_slli~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_iw[11]~18_combout\,
	datab => \DUT|the_cpu_0|F_iw[12]~16_combout\,
	datac => \DUT|the_cpu_0|Equal2~1_combout\,
	datad => \DUT|the_cpu_0|F_iw[13]~17_combout\,
	combout => \DUT|the_cpu_0|F_op_slli~0_combout\);

-- Location: LCCOMB_X31_Y16_N22
\DUT|the_cpu_0|F_ctrl_src2_choose_imm\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_op_roli~0_combout\,
	datac => \DUT|the_cpu_0|F_ctrl_b_is_dst~0_combout\,
	datad => \DUT|the_cpu_0|F_op_slli~0_combout\,
	combout => \DUT|the_cpu_0|F_ctrl_src2_choose_imm~combout\);

-- Location: LCFF_X31_Y16_N23
\DUT|the_cpu_0|D_ctrl_src2_choose_imm\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ctrl_src2_choose_imm~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\);

-- Location: LCFF_X33_Y21_N27
\DUT|the_cpu_0|E_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[14]~feeder_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[14]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(14));

-- Location: LCCOMB_X33_Y21_N28
\DUT|the_cpu_0|Add17|auto_generated|_~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datad => \DUT|the_cpu_0|E_src2\(14),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~28_combout\);

-- Location: LCCOMB_X33_Y22_N30
\DUT|the_cpu_0|Add17|auto_generated|_~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datac => \DUT|the_cpu_0|E_src2\(13),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~29_combout\);

-- Location: LCCOMB_X23_Y21_N20
\DUT|the_cpu_0|Add17|auto_generated|_~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_src2\(12),
	datac => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~30_combout\);

-- Location: LCCOMB_X31_Y22_N4
\DUT|the_cpu_0|Add17|auto_generated|result_int[11]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~3_combout\,
	datab => \DUT|the_cpu_0|E_src1\(10),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[10]~21\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[11]~22_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X31_Y22_N6
\DUT|the_cpu_0|Add17|auto_generated|result_int[12]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(11),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~31_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[11]~23\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[12]~24_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X31_Y22_N14
\DUT|the_cpu_0|Add17|auto_generated|result_int[16]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~27_combout\,
	datab => \DUT|the_cpu_0|E_src1\(15),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[15]~31\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[16]~32_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X38_Y20_N0
\DUT|the_cpu_0|E_alu_result[15]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_extra_pc\(13),
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[16]~32_combout\,
	datac => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	combout => \DUT|the_cpu_0|E_alu_result[15]~12_combout\);

-- Location: LCCOMB_X30_Y21_N30
\DUT|the_cpu_0|E_alu_result[15]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[15]~11_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_alu_result[15]~12_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(15));

-- Location: LCCOMB_X28_Y18_N12
\DUT|the_cpu_0|D_dst_regnum[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_implicit_dst_retaddr~regout\,
	datad => \DUT|the_cpu_0|D_dst_regnum[1]~0_combout\,
	combout => \DUT|the_cpu_0|D_dst_regnum[1]~1_combout\);

-- Location: LCFF_X28_Y18_N13
\DUT|the_cpu_0|E_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_dst_regnum[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_dst_regnum\(1));

-- Location: LCFF_X24_Y18_N5
\DUT|the_cpu_0|M_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_dst_regnum\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_dst_regnum\(1));

-- Location: LCFF_X20_Y18_N21
\DUT|the_cpu_0|A_dst_regnum_from_M[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_dst_regnum\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dst_regnum_from_M\(1));

-- Location: LCCOMB_X28_Y21_N16
\DUT|the_cpu_0|D_src2_reg[10]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[10]~18_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(10),
	combout => \DUT|the_cpu_0|D_src2_reg[10]~38_combout\);

-- Location: LCFF_X24_Y18_N21
\DUT|the_cpu_0|M_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_dst_regnum\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_dst_regnum\(4));

-- Location: LCFF_X29_Y19_N21
\DUT|the_cpu_0|A_dst_regnum_from_M[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_dst_regnum\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dst_regnum_from_M\(4));

-- Location: LCCOMB_X22_Y18_N30
\DUT|the_cpu_0|F_iw_b_rf[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_stall~combout\,
	datab => \DUT|the_cpu_0|D_iw\(22),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \DUT|the_cpu_0|F_iw_b_rf[0]~0_combout\);

-- Location: LCCOMB_X22_Y18_N2
\DUT|the_cpu_0|F_iw_b_rf[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_stall~combout\,
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datac => \DUT|the_cpu_0|D_iw\(23),
	combout => \DUT|the_cpu_0|F_iw_b_rf[1]~1_combout\);

-- Location: LCCOMB_X23_Y18_N8
\DUT|the_cpu_0|F_iw_b_rf[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_iw\(24),
	datac => \DUT|the_cpu_0|F_stall~combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \DUT|the_cpu_0|F_iw_b_rf[2]~2_combout\);

-- Location: LCCOMB_X23_Y18_N18
\DUT|the_cpu_0|F_iw_b_rf[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_iw\(25),
	datac => \DUT|the_cpu_0|F_stall~combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \DUT|the_cpu_0|F_iw_b_rf[3]~3_combout\);

-- Location: LCCOMB_X23_Y16_N20
\DUT|the_cpu_0|F_iw[26]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_iw[26]~31_combout\);

-- Location: LCFF_X23_Y16_N21
\DUT|the_cpu_0|D_iw[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[26]~31_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(26));

-- Location: LCCOMB_X23_Y16_N14
\DUT|the_cpu_0|F_iw_b_rf[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datac => \DUT|the_cpu_0|D_iw\(26),
	datad => \DUT|the_cpu_0|F_stall~combout\,
	combout => \DUT|the_cpu_0|F_iw_b_rf[4]~4_combout\);

-- Location: LCCOMB_X40_Y15_N20
\DUT|the_nios_system_clock_0|slave_readdata_p1[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata_p1[10]~feeder_combout\ = \DUT|the_sdram_0|za_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(10),
	combout => \DUT|the_nios_system_clock_0|slave_readdata_p1[10]~feeder_combout\);

-- Location: LCFF_X40_Y15_N21
\DUT|the_nios_system_clock_0|slave_readdata_p1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata_p1[10]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(10));

-- Location: LCFF_X40_Y15_N1
\DUT|the_nios_system_clock_0|slave_readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_readdata_p1\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(10));

-- Location: LCCOMB_X40_Y16_N30
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[10]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(10),
	combout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[10]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N20
\DUT|the_nios_system_clock_0|slave_FSM|slave_read_request~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_FSM|slave_read_request~0_combout\ = \DUT|the_nios_system_clock_0|slave_FSM|slave_read_request~regout\ $ (((!\DUT|the_nios_system_clock_0|slave_FSM|slave_state.001~regout\ & 
-- \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|slave_FSM|slave_state.001~regout\,
	datac => \DUT|the_nios_system_clock_0|slave_FSM|slave_read_request~regout\,
	datad => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	combout => \DUT|the_nios_system_clock_0|slave_FSM|slave_read_request~0_combout\);

-- Location: LCFF_X21_Y16_N21
\DUT|the_nios_system_clock_0|slave_FSM|slave_read_request\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_FSM|slave_read_request~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_FSM|slave_read_request~regout\);

-- Location: LCFF_X28_Y15_N25
\DUT|the_nios_system_clock_0|the_altera_std_synchronizer2|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_FSM|slave_read_request~regout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer2|din_s1~regout\);

-- Location: LCFF_X28_Y15_N27
\DUT|the_nios_system_clock_0|the_altera_std_synchronizer2|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer2|din_s1~regout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCFF_X28_Y15_N11
\DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer2|dreg\(0),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_in_d1~regout\);

-- Location: LCCOMB_X28_Y15_N26
\DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_out\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_out~combout\ = \DUT|the_nios_system_clock_0|the_altera_std_synchronizer2|dreg\(0) $ (\DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_in_d1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer2|dreg\(0),
	datad => \DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_in_d1~regout\,
	combout => \DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_out~combout\);

-- Location: LCCOMB_X28_Y15_N28
\DUT|the_nios_system_clock_0|master_FSM|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_FSM|Selector2~1_combout\ = (\DUT|the_nios_system_clock_0|master_FSM|Selector2~0_combout\) # ((\DUT|the_nios_system_clock_0|master_FSM|master_state.100~regout\ & !\DUT|the_nios_system_clock_0_out|r_3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|master_FSM|Selector2~0_combout\,
	datac => \DUT|the_nios_system_clock_0|master_FSM|master_state.100~regout\,
	datad => \DUT|the_nios_system_clock_0_out|r_3~1_combout\,
	combout => \DUT|the_nios_system_clock_0|master_FSM|Selector2~1_combout\);

-- Location: LCFF_X28_Y15_N29
\DUT|the_nios_system_clock_0|master_FSM|master_state.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_FSM|Selector2~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_FSM|master_state.100~regout\);

-- Location: LCCOMB_X28_Y15_N16
\DUT|the_nios_system_clock_0|master_FSM|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_FSM|Selector4~0_combout\ = (\DUT|the_nios_system_clock_0|master_FSM|Selector2~0_combout\) # ((\DUT|the_nios_system_clock_0|master_FSM|master_state.100~regout\ & 
-- (\DUT|the_nios_system_clock_0|master_FSM|master_write~regout\ & !\DUT|the_nios_system_clock_0_out|r_3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|master_FSM|Selector2~0_combout\,
	datab => \DUT|the_nios_system_clock_0|master_FSM|master_state.100~regout\,
	datac => \DUT|the_nios_system_clock_0|master_FSM|master_write~regout\,
	datad => \DUT|the_nios_system_clock_0_out|r_3~1_combout\,
	combout => \DUT|the_nios_system_clock_0|master_FSM|Selector4~0_combout\);

-- Location: LCFF_X28_Y15_N17
\DUT|the_nios_system_clock_0|master_FSM|master_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_FSM|Selector4~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_FSM|master_write~regout\);

-- Location: LCCOMB_X28_Y15_N20
\DUT|the_nios_system_clock_0|master_FSM|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_FSM|Selector3~0_combout\ = (\DUT|the_nios_system_clock_0|master_FSM|Selector1~0_combout\) # ((\DUT|the_nios_system_clock_0|master_FSM|master_state.010~regout\ & 
-- (\DUT|the_nios_system_clock_0|master_FSM|master_read~regout\ & !\DUT|the_nios_system_clock_0_out|r_3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|master_FSM|Selector1~0_combout\,
	datab => \DUT|the_nios_system_clock_0|master_FSM|master_state.010~regout\,
	datac => \DUT|the_nios_system_clock_0|master_FSM|master_read~regout\,
	datad => \DUT|the_nios_system_clock_0_out|r_3~1_combout\,
	combout => \DUT|the_nios_system_clock_0|master_FSM|Selector3~0_combout\);

-- Location: LCFF_X28_Y15_N21
\DUT|the_nios_system_clock_0|master_FSM|master_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_FSM|Selector3~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_FSM|master_read~regout\);

-- Location: LCCOMB_X33_Y11_N20
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0_combout\ = (\DUT|the_sdram_0|za_valid~regout\) # ((!\DUT|the_sdram_0|comb~0_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0)) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|comb~0_combout\,
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datac => \DUT|the_sdram_0|za_valid~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0_combout\);

-- Location: LCFF_X33_Y11_N19
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~4_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(0));

-- Location: LCCOMB_X33_Y11_N18
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~4_combout\ = \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ $ 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(0) $ (((\DUT|the_sdram_0|za_valid~regout\ & \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_0~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\,
	datab => \DUT|the_sdram_0|za_valid~regout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(0),
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_0~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~4_combout\);

-- Location: LCCOMB_X33_Y11_N4
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\ = (\DUT|the_sdram_0|za_valid~regout\ & \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_sdram_0|za_valid~regout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_0~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\);

-- Location: LCFF_X33_Y11_N31
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~11_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(3));

-- Location: LCFF_X25_Y12_N29
\DUT|the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_arb_winner[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector\(0));

-- Location: LCCOMB_X25_Y12_N28
\DUT|the_sdram_0_s1|sdram_0_s1_arb_winner[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_arb_winner[0]~0_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\) # ((!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & 
-- \DUT|the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datac => \DUT|the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector\(0),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_arb_winner[0]~0_combout\);

-- Location: LCCOMB_X32_Y12_N22
\DUT|the_nios_system_clock_1_out|r_3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1_out|r_3~1_combout\ = (\DUT|the_nios_system_clock_1|master_FSM|master_read~regout\ & (((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\ & 
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n~regout\)))) # (!\DUT|the_nios_system_clock_1|master_FSM|master_read~regout\ & (\DUT|the_nios_system_clock_1_out|r_3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1_out|r_3~0_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n~regout\,
	datad => \DUT|the_nios_system_clock_1|master_FSM|master_read~regout\,
	combout => \DUT|the_nios_system_clock_1_out|r_3~1_combout\);

-- Location: LCCOMB_X35_Y14_N2
\DUT|the_nios_system_clock_1|slave_FSM|slave_write_request~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_FSM|slave_write_request~0_combout\ = \DUT|the_nios_system_clock_1|slave_FSM|Selector2~1_combout\ $ (\DUT|the_nios_system_clock_1|slave_FSM|slave_write_request~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|slave_FSM|Selector2~1_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_FSM|slave_write_request~regout\,
	combout => \DUT|the_nios_system_clock_1|slave_FSM|slave_write_request~0_combout\);

-- Location: LCFF_X35_Y14_N3
\DUT|the_nios_system_clock_1|slave_FSM|slave_write_request\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_FSM|slave_write_request~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_FSM|slave_write_request~regout\);

-- Location: LCCOMB_X35_Y14_N24
\DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|din_s1~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_FSM|slave_write_request~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_FSM|slave_write_request~regout\,
	combout => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|din_s1~feeder_combout\);

-- Location: LCFF_X35_Y14_N25
\DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|din_s1~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|din_s1~regout\);

-- Location: LCFF_X34_Y12_N13
\DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|din_s1~regout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCFF_X34_Y12_N17
\DUT|the_nios_system_clock_1|write_request_edge_to_pulse|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|dreg\(0),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|write_request_edge_to_pulse|data_in_d1~regout\);

-- Location: LCCOMB_X34_Y12_N30
\DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_out\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_out~combout\ = \DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_in_d1~regout\ $ (\DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_in_d1~regout\,
	datac => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|dreg\(0),
	combout => \DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_out~combout\);

-- Location: LCCOMB_X34_Y12_N12
\DUT|the_nios_system_clock_1|master_FSM|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_FSM|Selector2~0_combout\ = (!\DUT|the_nios_system_clock_1|master_FSM|master_state.001~regout\ & (!\DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_out~combout\ & 
-- (\DUT|the_nios_system_clock_1|write_request_edge_to_pulse|data_in_d1~regout\ $ (\DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_FSM|master_state.001~regout\,
	datab => \DUT|the_nios_system_clock_1|write_request_edge_to_pulse|data_in_d1~regout\,
	datac => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer3|dreg\(0),
	datad => \DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_out~combout\,
	combout => \DUT|the_nios_system_clock_1|master_FSM|Selector2~0_combout\);

-- Location: LCCOMB_X34_Y12_N18
\DUT|the_nios_system_clock_1|master_FSM|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_FSM|Selector2~1_combout\ = (\DUT|the_nios_system_clock_1|master_FSM|Selector2~0_combout\) # ((!\DUT|the_nios_system_clock_1_out|r_3~1_combout\ & \DUT|the_nios_system_clock_1|master_FSM|master_state.100~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1_out|r_3~1_combout\,
	datac => \DUT|the_nios_system_clock_1|master_FSM|master_state.100~regout\,
	datad => \DUT|the_nios_system_clock_1|master_FSM|Selector2~0_combout\,
	combout => \DUT|the_nios_system_clock_1|master_FSM|Selector2~1_combout\);

-- Location: LCFF_X34_Y12_N19
\DUT|the_nios_system_clock_1|master_FSM|master_state.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_FSM|Selector2~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_FSM|master_state.100~regout\);

-- Location: LCCOMB_X34_Y12_N22
\DUT|the_nios_system_clock_1|master_FSM|master_write_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_FSM|master_write_done~0_combout\ = \DUT|the_nios_system_clock_1|master_FSM|master_write_done~regout\ $ (((\DUT|the_nios_system_clock_1_out|r_3~1_combout\ & 
-- \DUT|the_nios_system_clock_1|master_FSM|master_state.100~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1_out|r_3~1_combout\,
	datac => \DUT|the_nios_system_clock_1|master_FSM|master_write_done~regout\,
	datad => \DUT|the_nios_system_clock_1|master_FSM|master_state.100~regout\,
	combout => \DUT|the_nios_system_clock_1|master_FSM|master_write_done~0_combout\);

-- Location: LCFF_X34_Y12_N23
\DUT|the_nios_system_clock_1|master_FSM|master_write_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_FSM|master_write_done~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_FSM|master_write_done~regout\);

-- Location: LCCOMB_X34_Y12_N4
\DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|din_s1~feeder_combout\ = \DUT|the_nios_system_clock_1|master_FSM|master_write_done~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|master_FSM|master_write_done~regout\,
	combout => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: LCFF_X34_Y12_N5
\DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|din_s1~regout\);

-- Location: LCFF_X36_Y14_N27
\DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|din_s1~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X35_Y14_N16
\DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1~feeder_combout\ = \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|dreg\(0),
	combout => \DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1~feeder_combout\);

-- Location: LCFF_X35_Y14_N17
\DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1~regout\);

-- Location: LCCOMB_X35_Y14_N18
\DUT|the_nios_system_clock_1|slave_FSM|Selector2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_FSM|Selector2~2_combout\ = (\DUT|the_nios_system_clock_1|slave_FSM|Selector2~1_combout\) # ((\DUT|the_nios_system_clock_1|slave_FSM|slave_state.100~regout\ & 
-- (\DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1~regout\ $ (!\DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|slave_FSM|Selector2~1_combout\,
	datab => \DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1~regout\,
	datac => \DUT|the_nios_system_clock_1|slave_FSM|slave_state.100~regout\,
	datad => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|dreg\(0),
	combout => \DUT|the_nios_system_clock_1|slave_FSM|Selector2~2_combout\);

-- Location: LCFF_X35_Y14_N19
\DUT|the_nios_system_clock_1|slave_FSM|slave_state.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_FSM|Selector2~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_FSM|slave_state.100~regout\);

-- Location: LCCOMB_X34_Y12_N26
\DUT|the_nios_system_clock_1|master_FSM|master_read_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_FSM|master_read_done~0_combout\ = \DUT|the_nios_system_clock_1|master_FSM|master_read_done~regout\ $ (((\DUT|the_nios_system_clock_1_out|r_3~1_combout\ & 
-- \DUT|the_nios_system_clock_1|master_FSM|master_state.010~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1_out|r_3~1_combout\,
	datac => \DUT|the_nios_system_clock_1|master_FSM|master_read_done~regout\,
	datad => \DUT|the_nios_system_clock_1|master_FSM|master_state.010~regout\,
	combout => \DUT|the_nios_system_clock_1|master_FSM|master_read_done~0_combout\);

-- Location: LCFF_X34_Y12_N27
\DUT|the_nios_system_clock_1|master_FSM|master_read_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_FSM|master_read_done~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_FSM|master_read_done~regout\);

-- Location: LCCOMB_X34_Y12_N8
\DUT|the_nios_system_clock_1|the_altera_std_synchronizer|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|the_altera_std_synchronizer|din_s1~feeder_combout\ = \DUT|the_nios_system_clock_1|master_FSM|master_read_done~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|master_FSM|master_read_done~regout\,
	combout => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: LCFF_X34_Y12_N9
\DUT|the_nios_system_clock_1|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer|din_s1~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCFF_X34_Y12_N25
\DUT|the_nios_system_clock_1|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer|din_s1~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer|dreg\(0));

-- Location: LCFF_X34_Y12_N29
\DUT|the_nios_system_clock_1|read_done_edge_to_pulse|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer|dreg\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|read_done_edge_to_pulse|data_in_d1~regout\);

-- Location: LCCOMB_X31_Y23_N6
\DUT|the_cpu_0|E_mem_byte_en[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(4),
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[2]~4_combout\,
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[1]~2_combout\,
	datad => \DUT|the_cpu_0|E_iw\(3),
	combout => \DUT|the_cpu_0|E_mem_byte_en[2]~5_combout\);

-- Location: LCFF_X31_Y23_N7
\DUT|the_cpu_0|M_mem_byte_en[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_mem_byte_en[2]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_mem_byte_en\(2));

-- Location: LCFF_X35_Y17_N21
\DUT|the_cpu_0|A_mem_byte_en[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_mem_byte_en\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_byte_en\(2));

-- Location: LCCOMB_X36_Y17_N0
\DUT|the_cpu_0|d_byteenable_nxt[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datab => \DUT|the_cpu_0|M_mem_byte_en\(2),
	datac => \DUT|the_cpu_0|A_mem_byte_en\(2),
	datad => \DUT|the_cpu_0|d_address_byte_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_byteenable_nxt[2]~3_combout\);

-- Location: LCFF_X36_Y17_N1
\DUT|the_cpu_0|d_byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_byteenable_nxt[2]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_byteenable\(2));

-- Location: LCCOMB_X36_Y17_N26
\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & ((\DUT|the_cpu_0|d_byteenable\(2)))) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & (\DUT|the_cpu_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datab => \DUT|the_cpu_0|d_byteenable\(0),
	datad => \DUT|the_cpu_0|d_byteenable\(2),
	combout => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\);

-- Location: LCCOMB_X36_Y15_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]~1_combout\ = \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0) $ (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\ & 
-- ((\DUT|the_cpu_0_data_master|pre_dbs_count_enable~3_combout\) # (!\DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0),
	datad => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~3_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]~1_combout\);

-- Location: LCFF_X36_Y15_N11
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0));

-- Location: LCCOMB_X36_Y14_N0
\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0) & 
-- ((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0) & 
-- (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0),
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\,
	combout => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2_combout\);

-- Location: LCCOMB_X36_Y14_N6
\DUT|the_nios_system_clock_2_in|cpu_0_data_master_granted_nios_system_clock_2_in~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_granted_nios_system_clock_2_in~0_combout\ = (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\ & 
-- ((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2_combout\) # (!\DUT|the_cpu_0|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\,
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2_combout\,
	combout => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_granted_nios_system_clock_2_in~0_combout\);

-- Location: LCCOMB_X25_Y21_N26
\DUT|the_cpu_0|D_src1_reg[24]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[24]~69_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(24),
	combout => \DUT|the_cpu_0|D_src1_reg[24]~54_combout\);

-- Location: LCCOMB_X42_Y16_N6
\DUT|the_nios_system_clock_0|slave_readdata_p1[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata_p1[11]~feeder_combout\ = \DUT|the_sdram_0|za_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(11),
	combout => \DUT|the_nios_system_clock_0|slave_readdata_p1[11]~feeder_combout\);

-- Location: LCFF_X42_Y16_N7
\DUT|the_nios_system_clock_0|slave_readdata_p1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata_p1[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(11));

-- Location: LCCOMB_X42_Y16_N28
\DUT|the_nios_system_clock_0|slave_readdata[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata[11]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata_p1\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata_p1\(11),
	combout => \DUT|the_nios_system_clock_0|slave_readdata[11]~feeder_combout\);

-- Location: LCFF_X42_Y16_N29
\DUT|the_nios_system_clock_0|slave_readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(11));

-- Location: LCCOMB_X42_Y16_N18
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[27]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[27]~19_combout\ = (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~36_combout\ & ((\DUT|the_nios_system_clock_0|slave_readdata\(11)) # 
-- ((!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~36_combout\ & (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- ((\DUT|the_nios_system_clock_0|slave_readdata\(11)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~36_combout\,
	datab => \DUT|the_nios_system_clock_0|slave_readdata\(11),
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[27]~19_combout\);

-- Location: LCFF_X42_Y16_N19
\DUT|the_cpu_0|i_readdata_d1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[27]~19_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(27));

-- Location: LCCOMB_X33_Y18_N22
\DUT|the_cpu_0|M_st_data[27]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2_reg\(11),
	datab => \DUT|the_cpu_0|E_src2_reg\(3),
	datad => \DUT|the_cpu_0|Equal276~0_combout\,
	combout => \DUT|the_cpu_0|M_st_data[27]~3_combout\);

-- Location: LCFF_X37_Y18_N29
\DUT|the_cpu_0|M_st_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data[27]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(11));

-- Location: LCCOMB_X36_Y18_N30
\DUT|the_cpu_0|d_writedata[11]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_data\(11),
	datab => \DUT|the_cpu_0|M_st_data\(11),
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_writedata[11]~3_combout\);

-- Location: LCCOMB_X32_Y19_N16
\DUT|the_cpu_0|A_dc_xfer_rd_data_offset[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(0),
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset[0]~feeder_combout\);

-- Location: LCFF_X32_Y19_N17
\DUT|the_cpu_0|A_dc_xfer_rd_data_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset\(0));

-- Location: LCFF_X40_Y23_N25
\DUT|the_cpu_0|A_dc_xfer_wr_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_offset\(0));

-- Location: LCCOMB_X20_Y19_N2
\DUT|the_cpu_0|A_dc_xfer_rd_data_offset[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(1),
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset[1]~feeder_combout\);

-- Location: LCFF_X20_Y19_N3
\DUT|the_cpu_0|A_dc_xfer_rd_data_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset\(1));

-- Location: LCCOMB_X20_Y19_N16
\DUT|the_cpu_0|A_dc_xfer_wr_offset[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset\(1),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_offset[1]~feeder_combout\);

-- Location: LCFF_X20_Y19_N17
\DUT|the_cpu_0|A_dc_xfer_wr_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_offset[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_offset\(1));

-- Location: LCCOMB_X32_Y19_N12
\DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_nxt[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~2_combout\,
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(1),
	datac => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(2),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(0),
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\);

-- Location: LCFF_X32_Y19_N13
\DUT|the_cpu_0|A_dc_xfer_rd_addr_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(2));

-- Location: LCCOMB_X30_Y19_N14
\DUT|the_cpu_0|A_dc_xfer_rd_data_offset[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(2),
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset[2]~feeder_combout\);

-- Location: LCFF_X30_Y19_N15
\DUT|the_cpu_0|A_dc_xfer_rd_data_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset\(2));

-- Location: LCCOMB_X30_Y19_N8
\DUT|the_cpu_0|A_dc_xfer_wr_offset[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset\(2),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_offset[2]~feeder_combout\);

-- Location: LCFF_X30_Y19_N9
\DUT|the_cpu_0|A_dc_xfer_wr_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_offset[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_offset\(2));

-- Location: LCCOMB_X27_Y15_N2
\DUT|the_cpu_0|A_dc_wb_rd_addr_offset_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset\(0),
	datad => \DUT|the_cpu_0|A_dc_wb_rd_addr_starting~regout\,
	combout => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\);

-- Location: LCFF_X27_Y15_N3
\DUT|the_cpu_0|A_dc_wb_rd_addr_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_wb_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset\(0));

-- Location: LCCOMB_X27_Y15_N12
\DUT|the_cpu_0|A_dc_wb_rd_addr_offset_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset\(0),
	datac => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset\(1),
	datad => \DUT|the_cpu_0|A_dc_wb_rd_addr_starting~regout\,
	combout => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\);

-- Location: LCFF_X27_Y15_N13
\DUT|the_cpu_0|A_dc_wb_rd_addr_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_wb_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset\(1));

-- Location: LCCOMB_X27_Y15_N6
\DUT|the_cpu_0|A_dc_wb_rd_addr_offset_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset\(1),
	datab => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset\(0),
	datac => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset\(2),
	datad => \DUT|the_cpu_0|A_dc_wb_rd_addr_starting~regout\,
	combout => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\);

-- Location: LCFF_X27_Y15_N7
\DUT|the_cpu_0|A_dc_wb_rd_addr_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_wb_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_rd_addr_offset\(2));

-- Location: LCFF_X32_Y18_N1
\DUT|the_cpu_0|A_st_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(0));

-- Location: LCFF_X35_Y20_N23
\DUT|the_cpu_0|A_en_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_stall~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_en_d1~regout\);

-- Location: LCCOMB_X32_Y18_N0
\DUT|the_cpu_0|dc_data_wr_port_data[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_st_data\(0),
	datac => \DUT|the_cpu_0|A_st_data\(0),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[0]~0_combout\);

-- Location: LCFF_X22_Y16_N7
\DUT|the_cpu_0|D_br_taken_waddr_partial[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_br_taken_waddr_partial[0]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_br_taken_waddr_partial\(0));

-- Location: LCCOMB_X25_Y20_N22
\DUT|the_cpu_0|D_extra_pc[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc_plus_one\(0),
	datab => \DUT|the_cpu_0|D_br_taken_waddr_partial\(0),
	datac => \DUT|the_cpu_0|D_bht_data\(1),
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \DUT|the_cpu_0|D_extra_pc[0]~0_combout\);

-- Location: LCFF_X25_Y20_N23
\DUT|the_cpu_0|E_extra_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(0));

-- Location: LCCOMB_X30_Y24_N0
\DUT|the_cpu_0|E_alu_result[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[3]~6_combout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(0),
	datac => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	combout => \DUT|the_cpu_0|E_alu_result[2]~1_combout\);

-- Location: LCCOMB_X30_Y24_N30
\DUT|the_cpu_0|D_src1_reg[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[2]~5_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(2),
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[2]~0_combout\);

-- Location: LCCOMB_X30_Y24_N16
\DUT|the_cpu_0|D_src1_reg[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|W_wr_data\(2),
	datad => \DUT|the_cpu_0|D_src1_reg[2]~0_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[2]~1_combout\);

-- Location: LCCOMB_X30_Y24_N22
\DUT|the_cpu_0|D_src1_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datab => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datac => \DUT|the_cpu_0|D_src1_reg[2]~1_combout\,
	datad => \DUT|the_cpu_0|E_alu_result\(2),
	combout => \DUT|the_cpu_0|D_src1_reg[2]~2_combout\);

-- Location: LCFF_X30_Y24_N23
\DUT|the_cpu_0|E_src1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[2]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(2));

-- Location: LCCOMB_X30_Y24_N18
\DUT|the_cpu_0|E_logic_result[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(1),
	datab => \DUT|the_cpu_0|E_src1\(2),
	datac => \DUT|the_cpu_0|E_src2\(2),
	datad => \DUT|the_cpu_0|E_logic_op\(0),
	combout => \DUT|the_cpu_0|E_logic_result[2]~0_combout\);

-- Location: LCCOMB_X30_Y24_N10
\DUT|the_cpu_0|E_alu_result[2]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datab => \DUT|the_cpu_0|E_alu_result[2]~1_combout\,
	datad => \DUT|the_cpu_0|E_logic_result[2]~0_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(2));

-- Location: LCFF_X30_Y24_N11
\DUT|the_cpu_0|M_alu_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(2));

-- Location: LCFF_X33_Y20_N25
\DUT|the_cpu_0|A_mem_baddr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(2));

-- Location: LCCOMB_X33_Y20_N24
\DUT|the_cpu_0|d_address_offset_field_nxt~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(2),
	datac => \DUT|the_cpu_0|A_mem_baddr\(2),
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_address_offset_field_nxt~4_combout\);

-- Location: LCCOMB_X32_Y15_N22
\DUT|the_cpu_0|d_address_offset_field_nxt~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field_nxt~4_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|A_dc_wb_wr_active~regout\,
	combout => \DUT|the_cpu_0|d_address_offset_field_nxt~5_combout\);

-- Location: LCCOMB_X32_Y15_N16
\DUT|the_cpu_0|d_address_offset_field_nxt[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|av_addr_accepted~combout\,
	datab => \DUT|the_cpu_0|d_address_offset_field_nxt~5_combout\,
	datac => \DUT|the_cpu_0|d_address_offset_field\(0),
	datad => \DUT|the_cpu_0|d_address_offset_field_nxt[0]~12_combout\,
	combout => \DUT|the_cpu_0|d_address_offset_field_nxt[0]~6_combout\);

-- Location: LCFF_X32_Y15_N17
\DUT|the_cpu_0|d_address_offset_field[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_offset_field_nxt[0]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_offset_field\(0));

-- Location: LCCOMB_X33_Y15_N18
\DUT|the_cpu_0|d_address_offset_field_nxt[1]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field_nxt[1]~10_combout\,
	datab => \DUT|the_cpu_0|av_addr_accepted~combout\,
	datac => \DUT|the_cpu_0|d_address_offset_field\(1),
	datad => \DUT|the_cpu_0|d_address_offset_field\(0),
	combout => \DUT|the_cpu_0|d_address_offset_field_nxt[1]~11_combout\);

-- Location: LCCOMB_X32_Y15_N30
\DUT|the_cpu_0|d_address_offset_field_nxt~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datac => \DUT|the_cpu_0|A_dc_wb_wr_active~regout\,
	combout => \DUT|the_cpu_0|d_address_offset_field_nxt~9_combout\);

-- Location: LCCOMB_X32_Y15_N8
\DUT|the_cpu_0|d_address_offset_field[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\,
	datab => \DUT|the_cpu_0|d_address_offset_field_nxt[0]~12_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	datad => \DUT|the_cpu_0|d_address_offset_field_nxt~9_combout\,
	combout => \DUT|the_cpu_0|d_address_offset_field[1]~0_combout\);

-- Location: LCFF_X33_Y15_N19
\DUT|the_cpu_0|d_address_offset_field[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_offset_field_nxt[1]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|d_address_offset_field[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_offset_field\(1));

-- Location: LCCOMB_X40_Y14_N16
\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ = (!\DUT|the_cpu_0|d_address_offset_field\(0) & !\DUT|the_cpu_0|d_address_offset_field\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\);

-- Location: LCCOMB_X27_Y23_N8
\DUT|the_cpu_0|E_alu_result[5]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[6]~12_combout\,
	datab => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datac => \DUT|the_cpu_0|E_extra_pc\(3),
	datad => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	combout => \DUT|the_cpu_0|E_alu_result[5]~21_combout\);

-- Location: LCCOMB_X25_Y23_N22
\DUT|the_cpu_0|E_src2_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2[4]~4_combout\,
	combout => \DUT|the_cpu_0|E_src2_reg[4]~feeder_combout\);

-- Location: LCFF_X25_Y23_N23
\DUT|the_cpu_0|E_src2_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2_reg[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(4));

-- Location: LCCOMB_X33_Y18_N16
\DUT|the_cpu_0|M_st_data[28]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2_reg\(12),
	datab => \DUT|the_cpu_0|E_src2_reg\(4),
	datad => \DUT|the_cpu_0|Equal276~0_combout\,
	combout => \DUT|the_cpu_0|M_st_data[28]~4_combout\);

-- Location: LCFF_X37_Y18_N23
\DUT|the_cpu_0|M_st_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data[28]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(12));

-- Location: LCCOMB_X34_Y17_N16
\DUT|the_cpu_0|d_writedata[12]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_data\(12),
	datab => \DUT|the_cpu_0|M_st_data\(12),
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_writedata[12]~4_combout\);

-- Location: LCCOMB_X31_Y20_N10
\DUT|the_cpu_0|M_dc_valid_st_bypass_hit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_st_bypass~regout\,
	datac => \DUT|the_cpu_0|M_valid_from_E~regout\,
	datad => \DUT|the_cpu_0|M_dc_hit~combout\,
	combout => \DUT|the_cpu_0|M_dc_valid_st_bypass_hit~0_combout\);

-- Location: LCFF_X31_Y20_N11
\DUT|the_cpu_0|A_dc_valid_st_bypass_hit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_dc_valid_st_bypass_hit~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\);

-- Location: LCCOMB_X35_Y19_N24
\DUT|the_cpu_0|dc_data_wr_port_addr[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_en_d1~regout\,
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_mem_baddr\(2),
	datad => \DUT|the_cpu_0|M_alu_result\(2),
	combout => \DUT|the_cpu_0|dc_data_wr_port_addr[0]~0_combout\);

-- Location: LCCOMB_X35_Y19_N10
\DUT|the_cpu_0|dc_data_wr_port_addr[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_dp_offset\(0),
	datac => \DUT|the_cpu_0|dc_data_wr_port_addr[0]~0_combout\,
	datad => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_addr[0]~1_combout\);

-- Location: LCCOMB_X34_Y19_N24
\DUT|the_cpu_0|A_dc_fill_dp_offset_nxt[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_dp_offset\(0),
	datac => \DUT|the_cpu_0|A_dc_fill_dp_offset\(1),
	datad => \DUT|the_cpu_0|A_dc_fill_starting~0_combout\,
	combout => \DUT|the_cpu_0|A_dc_fill_dp_offset_nxt[1]~0_combout\);

-- Location: LCCOMB_X36_Y15_N22
\DUT|the_cpu_0_data_master|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|Add1~0_combout\ = \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\ $ (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) $ 
-- (((\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0) & \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0),
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\,
	datac => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_cpu_0_data_master|Add1~0_combout\);

-- Location: LCCOMB_X36_Y14_N18
\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\ = (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\ & (\DUT|the_cpu_0|d_read~regout\ & 
-- ((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2_combout\) # (!\DUT|the_cpu_0|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\,
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2_combout\,
	combout => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\);

-- Location: LCCOMB_X41_Y15_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\ = (\DUT|the_cpu_0|d_read~regout\ & \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datad => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\);

-- Location: LCCOMB_X36_Y14_N26
\DUT|the_nios_system_clock_1|slave_FSM|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_FSM|Selector3~1_combout\ = (\DUT|the_nios_system_clock_1|slave_FSM|slave_state.100~regout\ & ((\DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|dreg\(0) $ 
-- (!\DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1~regout\)))) # (!\DUT|the_nios_system_clock_1|slave_FSM|slave_state.100~regout\ & (\DUT|the_nios_system_clock_1|slave_FSM|Selector3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|slave_FSM|Selector3~0_combout\,
	datab => \DUT|the_nios_system_clock_1|slave_FSM|slave_state.100~regout\,
	datac => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|dreg\(0),
	datad => \DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1~regout\,
	combout => \DUT|the_nios_system_clock_1|slave_FSM|Selector3~1_combout\);

-- Location: LCCOMB_X36_Y15_N24
\DUT|the_cpu_0_data_master|pre_dbs_count_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\ = (\DUT|the_nios_system_clock_2|slave_FSM|Selector3~3_combout\ & (((\DUT|the_nios_system_clock_1|slave_FSM|Selector3~1_combout\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\)))) # (!\DUT|the_nios_system_clock_2|slave_FSM|Selector3~3_combout\ & (!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\ & 
-- ((\DUT|the_nios_system_clock_1|slave_FSM|Selector3~1_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|slave_FSM|Selector3~3_combout\,
	datab => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datad => \DUT|the_nios_system_clock_1|slave_FSM|Selector3~1_combout\,
	combout => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\);

-- Location: LCCOMB_X36_Y15_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~1_combout\ = (!\DUT|the_cpu_0_data_master|Add1~0_combout\ & (!\DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_data_master|Add1~0_combout\,
	datac => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~1_combout\);

-- Location: LCCOMB_X36_Y13_N4
\DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\ = (!\DUT|the_cpu_0|d_address_line_field\(0) & \DUT|the_cpu_0|d_address_offset_field\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	combout => \DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\);

-- Location: LCCOMB_X36_Y13_N22
\DUT|the_keys_s1|keys_s1_waits_for_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_keys_s1|keys_s1_waits_for_read~0_combout\ = (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & (\DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\ & (!\DUT|the_keys_s1|d1_reasons_to_wait~regout\ 
-- & \DUT|the_cpu_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datab => \DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\,
	datac => \DUT|the_keys_s1|d1_reasons_to_wait~regout\,
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_keys_s1|keys_s1_waits_for_read~0_combout\);

-- Location: LCFF_X36_Y13_N23
\DUT|the_keys_s1|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_keys_s1|keys_s1_waits_for_read~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_keys_s1|d1_reasons_to_wait~regout\);

-- Location: LCCOMB_X27_Y23_N20
\DUT|the_cpu_0|Add17|auto_generated|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datac => \DUT|the_cpu_0|E_src2\(5),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~8_combout\);

-- Location: LCCOMB_X29_Y23_N22
\DUT|the_cpu_0|Add17|auto_generated|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datad => \DUT|the_cpu_0|E_src2\(3),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~10_combout\);

-- Location: LCCOMB_X31_Y23_N18
\DUT|the_cpu_0|Add17|auto_generated|result_int[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~1_combout\,
	datab => \DUT|the_cpu_0|E_src1\(1),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[1]~3\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[2]~4_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X31_Y23_N20
\DUT|the_cpu_0|Add17|auto_generated|result_int[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~0_combout\,
	datab => \DUT|the_cpu_0|E_src1\(2),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[2]~5\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[3]~6_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[3]~7\);

-- Location: LCCOMB_X31_Y23_N22
\DUT|the_cpu_0|Add17|auto_generated|result_int[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(3),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~10_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[3]~7\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[4]~8_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X31_Y23_N24
\DUT|the_cpu_0|Add17|auto_generated|result_int[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(4),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~9_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[4]~9\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[5]~10_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X31_Y23_N26
\DUT|the_cpu_0|Add17|auto_generated|result_int[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(5),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~8_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[5]~11\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[6]~12_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[6]~13\);

-- Location: LCCOMB_X31_Y23_N28
\DUT|the_cpu_0|Add17|auto_generated|result_int[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(6),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~7_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[6]~13\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[7]~14_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X27_Y21_N8
\DUT|the_cpu_0|E_alu_result[6]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_extra_pc\(4),
	datab => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[7]~14_combout\,
	combout => \DUT|the_cpu_0|E_alu_result[6]~15_combout\);

-- Location: LCCOMB_X27_Y21_N18
\DUT|the_cpu_0|E_alu_result[6]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[6]~14_combout\,
	datac => \DUT|the_cpu_0|E_alu_result[6]~15_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	combout => \DUT|the_cpu_0|E_alu_result\(6));

-- Location: LCFF_X27_Y21_N19
\DUT|the_cpu_0|M_alu_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(6));

-- Location: LCFF_X27_Y20_N5
\DUT|the_cpu_0|A_mem_baddr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(6));

-- Location: LCCOMB_X29_Y17_N26
\DUT|the_cpu_0|d_address_line_field[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	datab => \DUT|the_cpu_0|A_mem_baddr\(6),
	datad => \DUT|the_cpu_0|M_alu_result\(6),
	combout => \DUT|the_cpu_0|d_address_line_field[1]~4_combout\);

-- Location: LCCOMB_X29_Y17_N2
\DUT|the_cpu_0|A_dc_wb_line[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_mem_baddr\(6),
	combout => \DUT|the_cpu_0|A_dc_wb_line[1]~feeder_combout\);

-- Location: LCFF_X29_Y17_N3
\DUT|the_cpu_0|A_dc_wb_line[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_line[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_line\(1));

-- Location: LCFF_X29_Y17_N27
\DUT|the_cpu_0|d_address_line_field[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_line_field[1]~4_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_line\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_line_field\(1));

-- Location: LCCOMB_X35_Y15_N20
\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~1_combout\ = (!\DUT|the_cpu_0|d_address_line_field\(2) & (!\DUT|the_cpu_0|d_address_line_field\(1) & 
-- \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(2),
	datac => \DUT|the_cpu_0|d_address_line_field\(1),
	datad => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0_combout\,
	combout => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~1_combout\);

-- Location: LCCOMB_X35_Y15_N6
\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ = (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~2_combout\ & (\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\ & 
-- (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~1_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~2_combout\,
	datab => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\,
	datac => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~1_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\,
	combout => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\);

-- Location: LCCOMB_X40_Y13_N0
\DUT|the_cpu_0_data_master|r_2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_2~6_combout\ = (!\DUT|the_cpu_0|d_address_line_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(2) & (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & 
-- \DUT|the_cpu_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(2),
	datac => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0_data_master|r_2~6_combout\);

-- Location: LCCOMB_X36_Y13_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~2_combout\ = (\DUT|the_leds_s1|d1_reasons_to_wait~regout\ & ((\DUT|the_cpu_0_data_master|r_2~6_combout\) # ((\DUT|the_keys_s1|d1_reasons_to_wait~regout\ & 
-- \DUT|the_cpu_0_data_master|r_2~5_combout\)))) # (!\DUT|the_leds_s1|d1_reasons_to_wait~regout\ & (\DUT|the_keys_s1|d1_reasons_to_wait~regout\ & ((\DUT|the_cpu_0_data_master|r_2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_leds_s1|d1_reasons_to_wait~regout\,
	datab => \DUT|the_keys_s1|d1_reasons_to_wait~regout\,
	datac => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	datad => \DUT|the_cpu_0_data_master|r_2~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~2_combout\);

-- Location: LCCOMB_X36_Y16_N20
\DUT|the_cpu_0_data_master|r_1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_1~5_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1) & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0)) # (\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\)))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & 
-- (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0) $ (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	combout => \DUT|the_cpu_0_data_master|r_1~5_combout\);

-- Location: LCCOMB_X36_Y16_N30
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & (\DUT|the_cpu_0|d_read~regout\ & (!\DUT|the_cpu_0_data_master|r_1~5_combout\ 
-- & !\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_cpu_0_data_master|r_1~5_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~0_combout\);

-- Location: LCCOMB_X35_Y19_N30
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~12_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~11_combout\) # ((\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~1_combout\) # 
-- ((\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~2_combout\) # (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~11_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~1_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~2_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~0_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~12_combout\);

-- Location: LCFF_X35_Y19_N31
\DUT|the_cpu_0|d_readdatavalid_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdatavalid~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdatavalid_d1~regout\);

-- Location: LCCOMB_X35_Y19_N16
\DUT|the_cpu_0|A_dc_rd_data_cnt[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wb_active~regout\,
	datab => \DUT|the_cpu_0|A_dc_fill_has_started~regout\,
	datac => \DUT|the_cpu_0|A_dc_want_fill~regout\,
	datad => \DUT|the_cpu_0|d_readdatavalid_d1~regout\,
	combout => \DUT|the_cpu_0|A_dc_rd_data_cnt[1]~0_combout\);

-- Location: LCFF_X34_Y19_N25
\DUT|the_cpu_0|A_dc_fill_dp_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_fill_dp_offset_nxt[1]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_rd_data_cnt[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_fill_dp_offset\(1));

-- Location: LCCOMB_X33_Y17_N22
\DUT|the_cpu_0|dc_data_wr_port_addr[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_data_wr_port_addr[1]~2_combout\,
	datab => \DUT|the_cpu_0|A_dc_fill_dp_offset\(1),
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_addr[1]~3_combout\);

-- Location: LCCOMB_X33_Y19_N2
\DUT|the_cpu_0|dc_data_wr_port_addr[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|A_mem_baddr\(4),
	datac => \DUT|the_cpu_0|M_alu_result\(4),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_addr[2]~4_combout\);

-- Location: LCCOMB_X33_Y19_N20
\DUT|the_cpu_0|dc_data_wr_port_addr[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_dp_offset\(2),
	datab => \DUT|the_cpu_0|dc_data_wr_port_addr[2]~4_combout\,
	datad => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_addr[2]~5_combout\);

-- Location: LCCOMB_X35_Y19_N2
\DUT|the_cpu_0|A_dc_valid_st_bypass_hit_wr_en\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_en_d1~regout\,
	datad => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	combout => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit_wr_en~combout\);

-- Location: LCCOMB_X34_Y19_N6
\DUT|the_cpu_0|dc_data_wr_port_addr[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_baddr\(5),
	datab => \DUT|the_cpu_0|M_alu_result\(5),
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit_wr_en~combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_addr[3]~6_combout\);

-- Location: LCCOMB_X34_Y19_N0
\DUT|the_cpu_0|dc_data_wr_port_addr[4]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datab => \DUT|the_cpu_0|A_mem_baddr\(6),
	datac => \DUT|the_cpu_0|M_alu_result\(6),
	datad => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit_wr_en~combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_addr[4]~7_combout\);

-- Location: LCFF_X28_Y23_N11
\DUT|the_cpu_0|M_alu_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(7));

-- Location: LCFF_X27_Y20_N13
\DUT|the_cpu_0|A_mem_baddr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(7));

-- Location: LCCOMB_X27_Y19_N10
\DUT|the_cpu_0|dc_data_wr_port_addr[5]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datab => \DUT|the_cpu_0|M_alu_result\(7),
	datac => \DUT|the_cpu_0|A_mem_baddr\(7),
	datad => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit_wr_en~combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_addr[5]~8_combout\);

-- Location: LCFF_X24_Y21_N19
\DUT|the_cpu_0|M_alu_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(8));

-- Location: LCFF_X27_Y20_N11
\DUT|the_cpu_0|A_mem_baddr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(8));

-- Location: LCCOMB_X27_Y19_N28
\DUT|the_cpu_0|dc_data_wr_port_addr[6]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(8),
	datab => \DUT|the_cpu_0|A_mem_baddr\(8),
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit_wr_en~combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_addr[6]~9_combout\);

-- Location: LCFF_X27_Y20_N17
\DUT|the_cpu_0|A_mem_baddr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(9));

-- Location: LCCOMB_X27_Y19_N30
\DUT|the_cpu_0|dc_data_wr_port_addr[7]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datab => \DUT|the_cpu_0|M_alu_result\(9),
	datac => \DUT|the_cpu_0|A_mem_baddr\(9),
	datad => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit_wr_en~combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_addr[7]~10_combout\);

-- Location: LCCOMB_X27_Y19_N24
\DUT|the_cpu_0|dc_data_wr_port_addr[8]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datab => \DUT|the_cpu_0|A_mem_baddr\(10),
	datac => \DUT|the_cpu_0|M_alu_result\(10),
	datad => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit_wr_en~combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_addr[8]~11_combout\);

-- Location: LCFF_X33_Y19_N31
\DUT|the_cpu_0|A_mem_byte_en[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_mem_byte_en\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_byte_en\(0));

-- Location: LCCOMB_X33_Y19_N30
\DUT|the_cpu_0|dc_data_wr_port_byte_en[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_mem_byte_en\(0),
	datac => \DUT|the_cpu_0|A_mem_byte_en\(0),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_byte_en[0]~0_combout\);

-- Location: LCCOMB_X33_Y19_N24
\DUT|the_cpu_0|dc_data_wr_port_byte_en[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_byte_en~2_combout\,
	datab => \DUT|the_cpu_0|dc_data_wr_port_byte_en[0]~0_combout\,
	datac => \DUT|the_cpu_0|A_mem_byte_en\(0),
	datad => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_byte_en[0]~1_combout\);

-- Location: LCCOMB_X30_Y19_N0
\DUT|the_cpu_0|dc_data_rd_port_addr[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_data_rd_port_addr[0]~0_combout\,
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[3]~6_combout\,
	datad => \DUT|the_cpu_0|A_stall~0_combout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[0]~1_combout\);

-- Location: LCCOMB_X32_Y19_N14
\DUT|the_cpu_0|A_dc_xfer_rd_addr_done_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(1),
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\,
	datac => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(2),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(0),
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_done_nxt~0_combout\);

-- Location: LCFF_X32_Y19_N15
\DUT|the_cpu_0|A_dc_xfer_rd_addr_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_rd_addr_done_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_done~regout\);

-- Location: LCCOMB_X32_Y19_N18
\DUT|the_cpu_0|A_dc_xfer_rd_addr_active_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~2_combout\,
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_addr_done~regout\,
	datac => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active_nxt~0_combout\);

-- Location: LCFF_X32_Y19_N19
\DUT|the_cpu_0|A_dc_xfer_rd_addr_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\);

-- Location: LCCOMB_X32_Y19_N4
\DUT|the_cpu_0|dc_data_rd_port_addr[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\,
	datac => \DUT|the_cpu_0|M_alu_result\(3),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(1),
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[1]~2_combout\);

-- Location: LCCOMB_X30_Y19_N10
\DUT|the_cpu_0|dc_data_rd_port_addr[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[4]~8_combout\,
	datac => \DUT|the_cpu_0|dc_data_rd_port_addr[1]~2_combout\,
	datad => \DUT|the_cpu_0|A_stall~0_combout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[1]~3_combout\);

-- Location: LCCOMB_X30_Y19_N20
\DUT|the_cpu_0|dc_data_rd_port_addr[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(2),
	datac => \DUT|the_cpu_0|M_alu_result\(4),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[2]~4_combout\);

-- Location: LCCOMB_X30_Y19_N22
\DUT|the_cpu_0|dc_data_rd_port_addr[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[5]~10_combout\,
	datac => \DUT|the_cpu_0|dc_data_rd_port_addr[2]~4_combout\,
	datad => \DUT|the_cpu_0|A_stall~0_combout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[2]~5_combout\);

-- Location: LCCOMB_X34_Y19_N2
\DUT|the_cpu_0|dc_data_rd_port_addr[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_baddr\(5),
	datac => \DUT|the_cpu_0|M_alu_result\(5),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[3]~6_combout\);

-- Location: LCCOMB_X34_Y19_N20
\DUT|the_cpu_0|dc_data_rd_port_addr[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[6]~12_combout\,
	datac => \DUT|the_cpu_0|A_stall~0_combout\,
	datad => \DUT|the_cpu_0|dc_data_rd_port_addr[3]~6_combout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[3]~7_combout\);

-- Location: LCCOMB_X34_Y19_N14
\DUT|the_cpu_0|dc_data_rd_port_addr[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mem_baddr\(6),
	datac => \DUT|the_cpu_0|M_alu_result\(6),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[4]~8_combout\);

-- Location: LCCOMB_X27_Y21_N26
\DUT|the_cpu_0|dc_data_rd_port_addr[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_stall~0_combout\,
	datac => \DUT|the_cpu_0|dc_data_rd_port_addr[4]~8_combout\,
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[7]~14_combout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[4]~9_combout\);

-- Location: LCCOMB_X27_Y19_N26
\DUT|the_cpu_0|dc_data_rd_port_addr[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(7),
	datac => \DUT|the_cpu_0|A_mem_baddr\(7),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[5]~10_combout\);

-- Location: LCCOMB_X27_Y19_N12
\DUT|the_cpu_0|dc_data_rd_port_addr[5]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[8]~16_combout\,
	datab => \DUT|the_cpu_0|dc_data_rd_port_addr[5]~10_combout\,
	datac => \DUT|the_cpu_0|A_stall~0_combout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[5]~11_combout\);

-- Location: LCCOMB_X27_Y19_N14
\DUT|the_cpu_0|dc_data_rd_port_addr[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(8),
	datab => \DUT|the_cpu_0|A_mem_baddr\(8),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[6]~12_combout\);

-- Location: LCCOMB_X27_Y19_N16
\DUT|the_cpu_0|dc_data_rd_port_addr[6]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[9]~18_combout\,
	datab => \DUT|the_cpu_0|A_stall~0_combout\,
	datac => \DUT|the_cpu_0|dc_data_rd_port_addr[6]~12_combout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[6]~13_combout\);

-- Location: LCCOMB_X24_Y23_N12
\DUT|the_cpu_0|dc_data_rd_port_addr[7]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_data_rd_port_addr[7]~14_combout\,
	datab => \DUT|the_cpu_0|A_stall~0_combout\,
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[10]~20_combout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[7]~15_combout\);

-- Location: LCCOMB_X27_Y19_N4
\DUT|the_cpu_0|dc_data_rd_port_addr[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mem_baddr\(10),
	datac => \DUT|the_cpu_0|M_alu_result\(10),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[8]~16_combout\);

-- Location: LCCOMB_X27_Y19_N6
\DUT|the_cpu_0|dc_data_rd_port_addr[8]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|dc_data_rd_port_addr[8]~16_combout\,
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[11]~22_combout\,
	datad => \DUT|the_cpu_0|A_stall~0_combout\,
	combout => \DUT|the_cpu_0|dc_data_rd_port_addr[8]~17_combout\);

-- Location: LCCOMB_X34_Y12_N20
\DUT|the_nios_system_clock_1|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|always0~2_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_0~regout\ & (\DUT|the_sdram_0|za_valid~regout\ & 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n~regout\ & \DUT|the_nios_system_clock_1|master_FSM|master_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_0~regout\,
	datab => \DUT|the_sdram_0|za_valid~regout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n~regout\,
	datad => \DUT|the_nios_system_clock_1|master_FSM|master_read~regout\,
	combout => \DUT|the_nios_system_clock_1|always0~2_combout\);

-- Location: LCFF_X42_Y15_N29
\DUT|the_nios_system_clock_1|slave_readdata_p1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(1),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(1));

-- Location: LCFF_X42_Y17_N29
\DUT|the_nios_system_clock_1|slave_readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(1));

-- Location: LCCOMB_X36_Y15_N2
\DUT|the_cpu_0_data_master|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|always2~0_combout\ = (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & ((\DUT|the_cpu_0_data_master|pre_dbs_count_enable~3_combout\) # (!\DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~3_combout\,
	datac => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_cpu_0_data_master|always2~0_combout\);

-- Location: LCFF_X37_Y17_N11
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(1));

-- Location: LCCOMB_X35_Y15_N30
\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~1_combout\ = (!\DUT|the_cpu_0|d_address_line_field\(2) & (\DUT|the_cpu_0|d_address_line_field\(1) & !\DUT|the_cpu_0|d_address_tag_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(2),
	datab => \DUT|the_cpu_0|d_address_line_field\(1),
	datac => \DUT|the_cpu_0|d_address_tag_field\(1),
	combout => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~1_combout\);

-- Location: LCCOMB_X35_Y15_N0
\DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~0_combout\ = (!\DUT|the_cpu_0|d_address_tag_field\(13) & ((\DUT|the_cpu_0|d_write~regout\) # (\DUT|the_cpu_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_write~regout\,
	datac => \DUT|the_cpu_0|d_address_tag_field\(13),
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~0_combout\);

-- Location: LCCOMB_X35_Y15_N16
\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\ = (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0_combout\ & (\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~1_combout\ & 
-- (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\ & \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0_combout\,
	datab => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~1_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datad => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~0_combout\,
	combout => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\);

-- Location: LCCOMB_X35_Y13_N6
\DUT|the_cpu_0_data_master|r_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_1~8_combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_cpu_0|d_address_line_field\(0) & (\DUT|the_cpu_0|d_address_offset_field\(2) & \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	datad => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	combout => \DUT|the_cpu_0_data_master|r_1~8_combout\);

-- Location: LCCOMB_X35_Y13_N4
\DUT|the_HEX7|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX7|always0~2_combout\ = (\DUT|the_leds|always0~2_combout\ & (\DUT|the_cpu_0|d_address_line_field\(0) & (\DUT|the_cpu_0|d_address_offset_field\(2) & \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_leds|always0~2_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	datad => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	combout => \DUT|the_HEX7|always0~2_combout\);

-- Location: LCFF_X15_Y17_N17
\DUT|the_HEX7|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX7|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX7|data_out\(1));

-- Location: LCCOMB_X15_Y17_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~204_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX7|data_out\(1) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0_data_master|r_1~8_combout\,
	datac => \DUT|the_HEX7|data_out\(1),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~204_combout\);

-- Location: LCCOMB_X37_Y17_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~102_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~101_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~204_combout\ & 
-- ((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(1)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~101_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(1),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~204_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~102_combout\);

-- Location: LCCOMB_X35_Y15_N18
\DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~0_combout\ = (!\DUT|the_cpu_0|d_address_line_field\(2) & (!\DUT|the_cpu_0|d_address_line_field\(1) & !\DUT|the_cpu_0|d_address_tag_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(2),
	datab => \DUT|the_cpu_0|d_address_line_field\(1),
	datac => \DUT|the_cpu_0|d_address_tag_field\(1),
	combout => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~0_combout\);

-- Location: LCCOMB_X35_Y15_N12
\DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\ = (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0_combout\ & (\DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~0_combout\ & 
-- (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\ & \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0_combout\,
	datab => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datad => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~0_combout\,
	combout => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\);

-- Location: LCCOMB_X35_Y16_N30
\DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\ = (!\DUT|the_cpu_0|d_address_offset_field\(2) & (\DUT|the_cpu_0|d_read~regout\ & (!\DUT|the_cpu_0|d_address_line_field\(0) & \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(2),
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_cpu_0|d_address_line_field\(0),
	datad => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	combout => \DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\);

-- Location: LCCOMB_X41_Y13_N0
\DUT|the_leds|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_leds|always0~2_combout\ = (!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_cpu_0|d_write~regout\ & !\DUT|the_cpu_0|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_write~regout\,
	datac => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_leds|always0~2_combout\);

-- Location: LCCOMB_X41_Y13_N2
\DUT|the_HEX0|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX0|always0~2_combout\ = (!\DUT|the_cpu_0|d_address_offset_field\(2) & (!\DUT|the_cpu_0|d_address_line_field\(0) & (\DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\ & \DUT|the_leds|always0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(2),
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	datad => \DUT|the_leds|always0~2_combout\,
	combout => \DUT|the_HEX0|always0~2_combout\);

-- Location: LCFF_X35_Y16_N19
\DUT|the_HEX0|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX0|data_out\(1));

-- Location: LCCOMB_X35_Y13_N0
\DUT|the_cpu_0_data_master|r_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_3~0_combout\ = (!\DUT|the_cpu_0|d_address_line_field\(1) & (\DUT|the_cpu_0|d_address_line_field\(0) & (\DUT|the_cpu_0|d_address_offset_field\(2) & \DUT|the_cpu_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(1),
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0_data_master|r_3~0_combout\);

-- Location: LCCOMB_X35_Y15_N4
\DUT|the_jtag_uart_0|fifo_rd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|fifo_rd~0_combout\ = (!\DUT|the_jtag_uart_0|av_waitrequest~regout\ & (!\DUT|the_cpu_0|d_address_offset_field\(0) & \DUT|the_cpu_0|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|av_waitrequest~regout\,
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_jtag_uart_0|fifo_rd~0_combout\);

-- Location: LCCOMB_X35_Y15_N22
\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~4_combout\ = (!\DUT|the_cpu_0|d_address_line_field\(2) & (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\ & 
-- \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(2),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datad => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0_combout\,
	combout => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~4_combout\);

-- Location: LCCOMB_X35_Y15_N26
\DUT|the_jtag_uart_0|fifo_rd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|fifo_rd~1_combout\ = (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~2_combout\ & (\DUT|the_cpu_0_data_master|r_3~0_combout\ & (\DUT|the_jtag_uart_0|fifo_rd~0_combout\ & 
-- \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~2_combout\,
	datab => \DUT|the_cpu_0_data_master|r_3~0_combout\,
	datac => \DUT|the_jtag_uart_0|fifo_rd~0_combout\,
	datad => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~4_combout\,
	combout => \DUT|the_jtag_uart_0|fifo_rd~1_combout\);

-- Location: LCFF_X35_Y15_N27
\DUT|the_jtag_uart_0|read_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|fifo_rd~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|read_0~regout\);

-- Location: LCFF_X36_Y16_N5
\DUT|the_jtag_uart_0|av_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|av_waitrequest~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|av_waitrequest~regout\);

-- Location: LCCOMB_X35_Y13_N26
\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\ = (\DUT|the_cpu_0|d_address_line_field\(0) & \DUT|the_cpu_0|d_address_offset_field\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	combout => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\);

-- Location: LCCOMB_X36_Y16_N4
\DUT|the_jtag_uart_0|av_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|av_waitrequest~0_combout\ = (\DUT|the_cpu_0|d_address_offset_field\(1) & (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & (!\DUT|the_jtag_uart_0|av_waitrequest~regout\ & 
-- \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datac => \DUT|the_jtag_uart_0|av_waitrequest~regout\,
	datad => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\,
	combout => \DUT|the_jtag_uart_0|av_waitrequest~0_combout\);

-- Location: LCCOMB_X36_Y16_N28
\DUT|the_jtag_uart_0|ien_AE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|ien_AE~0_combout\ = (\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_jtag_uart_0|av_waitrequest~0_combout\ & \DUT|the_cpu_0|d_write~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_jtag_uart_0|av_waitrequest~0_combout\,
	datad => \DUT|the_cpu_0|d_write~regout\,
	combout => \DUT|the_jtag_uart_0|ien_AE~0_combout\);

-- Location: LCFF_X35_Y16_N17
\DUT|the_jtag_uart_0|ien_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|ien_AE~regout\);

-- Location: LCCOMB_X36_Y16_N0
\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_cpu_0|d_address_offset_field\(1) & 
-- (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datad => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\,
	combout => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\);

-- Location: LCCOMB_X35_Y16_N22
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~105_combout\ = ((\DUT|the_jtag_uart_0|read_0~regout\ & (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1))) # (!\DUT|the_jtag_uart_0|read_0~regout\ & 
-- ((\DUT|the_jtag_uart_0|ien_AE~regout\)))) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	datab => \DUT|the_jtag_uart_0|read_0~regout\,
	datac => \DUT|the_jtag_uart_0|ien_AE~regout\,
	datad => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~105_combout\);

-- Location: LCCOMB_X35_Y16_N18
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~106_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~105_combout\ & (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- \DUT|the_HEX0|data_out\(1))) # (!\DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datab => \DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\,
	datac => \DUT|the_HEX0|data_out\(1),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~105_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~106_combout\);

-- Location: LCFF_X15_Y13_N11
\DUT|the_HEX4|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX4|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX4|data_out\(1));

-- Location: LCCOMB_X41_Y13_N14
\DUT|the_HEX3|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX3|always0~2_combout\ = (\DUT|the_cpu_0|d_address_offset_field\(2) & (\DUT|the_cpu_0|d_address_line_field\(0) & (\DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\ & \DUT|the_leds|always0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(2),
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	datad => \DUT|the_leds|always0~2_combout\,
	combout => \DUT|the_HEX3|always0~2_combout\);

-- Location: LCFF_X42_Y13_N23
\DUT|the_HEX3|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX3|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX3|data_out\(1));

-- Location: LCCOMB_X42_Y13_N2
\DUT|the_cpu_0_data_master|r_0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_0~5_combout\ = (\DUT|the_cpu_0|d_address_offset_field\(2) & (\DUT|the_cpu_0|d_address_line_field\(0) & (\DUT|the_cpu_0|d_read~regout\ & \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(2),
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_cpu_0|d_read~regout\,
	datad => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	combout => \DUT|the_cpu_0_data_master|r_0~5_combout\);

-- Location: LCCOMB_X42_Y13_N22
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~207_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(1) & (!\DUT|the_cpu_0|d_address_offset_field\(0) & \DUT|the_HEX3|data_out\(1)))) # (!\DUT|the_cpu_0_data_master|r_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX3|data_out\(1),
	datad => \DUT|the_cpu_0_data_master|r_0~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~207_combout\);

-- Location: LCCOMB_X15_Y13_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~108_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~207_combout\ & (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- \DUT|the_HEX4|data_out\(1))) # (!\DUT|the_cpu_0_data_master|r_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_0~7_combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datac => \DUT|the_HEX4|data_out\(1),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~207_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~108_combout\);

-- Location: LCCOMB_X41_Y13_N4
\DUT|the_HEX2|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX2|always0~2_combout\ = (\DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\ & (\DUT|the_cpu_0|d_address_line_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(2) & \DUT|the_leds|always0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	datad => \DUT|the_leds|always0~2_combout\,
	combout => \DUT|the_HEX2|always0~2_combout\);

-- Location: LCFF_X42_Y13_N17
\DUT|the_HEX2|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX2|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX2|data_out\(1));

-- Location: LCCOMB_X41_Y13_N26
\DUT|the_HEX1|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX1|always0~0_combout\ = (\DUT|the_cpu_0|d_address_offset_field\(2) & (!\DUT|the_cpu_0|d_address_line_field\(0) & (\DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\ & \DUT|the_leds|always0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(2),
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	datad => \DUT|the_leds|always0~2_combout\,
	combout => \DUT|the_HEX1|always0~0_combout\);

-- Location: LCFF_X41_Y13_N19
\DUT|the_HEX1|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX1|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX1|data_out\(1));

-- Location: LCCOMB_X41_Y13_N6
\DUT|the_cpu_0_data_master|r_0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_0~4_combout\ = (\DUT|the_cpu_0|d_address_offset_field\(2) & (!\DUT|the_cpu_0|d_address_line_field\(0) & (\DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\ & \DUT|the_cpu_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(2),
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0_data_master|r_0~4_combout\);

-- Location: LCCOMB_X41_Y13_N18
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~206_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_HEX1|data_out\(1)))) # (!\DUT|the_cpu_0_data_master|r_0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_HEX1|data_out\(1),
	datad => \DUT|the_cpu_0_data_master|r_0~4_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~206_combout\);

-- Location: LCCOMB_X42_Y13_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~107_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~206_combout\ & (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- \DUT|the_HEX2|data_out\(1))) # (!\DUT|the_cpu_0_data_master|r_0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_0~6_combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datac => \DUT|the_HEX2|data_out\(1),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~206_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~107_combout\);

-- Location: LCCOMB_X43_Y16_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~109_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~104_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~106_combout\ & 
-- (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~108_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~104_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~106_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~108_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~107_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~109_combout\);

-- Location: LCCOMB_X43_Y16_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(1) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~102_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~109_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6_combout\) # (!\DUT|the_cpu_0_data_master|r_1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_1~7_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~102_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[1]~109_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(1));

-- Location: LCFF_X43_Y16_N27
\DUT|the_cpu_0|d_readdata_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(1));

-- Location: LCFF_X32_Y18_N29
\DUT|the_cpu_0|A_st_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(1));

-- Location: LCCOMB_X32_Y18_N28
\DUT|the_cpu_0|dc_data_wr_port_data[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_st_data\(1),
	datac => \DUT|the_cpu_0|A_st_data\(1),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[1]~2_combout\);

-- Location: LCCOMB_X38_Y19_N4
\DUT|the_cpu_0|dc_data_wr_port_data[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datac => \DUT|the_cpu_0|d_readdata_d1\(1),
	datad => \DUT|the_cpu_0|dc_data_wr_port_data[1]~2_combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[1]~3_combout\);

-- Location: LCCOMB_X32_Y18_N8
\DUT|the_cpu_0|dc_data_wr_port_data[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(2),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_st_data\(2),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[2]~4_combout\);

-- Location: LCFF_X15_Y17_N3
\DUT|the_HEX7|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX7|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX7|data_out\(2));

-- Location: LCCOMB_X15_Y17_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~198_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX7|data_out\(2) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0_data_master|r_1~8_combout\,
	datac => \DUT|the_HEX7|data_out\(2),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~198_combout\);

-- Location: LCCOMB_X42_Y15_N8
\DUT|the_nios_system_clock_1|slave_readdata_p1[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_readdata_p1[2]~feeder_combout\ = \DUT|the_sdram_0|za_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(2),
	combout => \DUT|the_nios_system_clock_1|slave_readdata_p1[2]~feeder_combout\);

-- Location: LCFF_X42_Y15_N9
\DUT|the_nios_system_clock_1|slave_readdata_p1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_readdata_p1[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(2));

-- Location: LCFF_X41_Y17_N1
\DUT|the_nios_system_clock_1|slave_readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(2));

-- Location: LCFF_X37_Y16_N13
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(2));

-- Location: LCCOMB_X37_Y16_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~83_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~82_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~198_combout\ & 
-- ((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(2)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~82_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~198_combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(2),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~83_combout\);

-- Location: LCFF_X15_Y13_N21
\DUT|the_HEX4|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX4|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX4|data_out\(2));

-- Location: LCFF_X42_Y13_N1
\DUT|the_HEX3|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX3|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX3|data_out\(2));

-- Location: LCCOMB_X42_Y13_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~202_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(1) & (!\DUT|the_cpu_0|d_address_offset_field\(0) & \DUT|the_HEX3|data_out\(2)))) # (!\DUT|the_cpu_0_data_master|r_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX3|data_out\(2),
	datad => \DUT|the_cpu_0_data_master|r_0~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~202_combout\);

-- Location: LCCOMB_X15_Y13_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~89_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~202_combout\ & (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- \DUT|the_HEX4|data_out\(2))) # (!\DUT|the_cpu_0_data_master|r_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_0~7_combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datac => \DUT|the_HEX4|data_out\(2),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~202_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~89_combout\);

-- Location: LCFF_X42_Y13_N19
\DUT|the_HEX2|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX2|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX2|data_out\(2));

-- Location: LCCOMB_X42_Y13_N30
\DUT|the_cpu_0_data_master|r_0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_0~6_combout\ = (!\DUT|the_cpu_0|d_address_offset_field\(2) & (\DUT|the_cpu_0|d_address_line_field\(0) & (\DUT|the_cpu_0|d_read~regout\ & \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(2),
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_cpu_0|d_read~regout\,
	datad => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	combout => \DUT|the_cpu_0_data_master|r_0~6_combout\);

-- Location: LCCOMB_X42_Y13_N18
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~88_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~201_combout\ & (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- \DUT|the_HEX2|data_out\(2))) # (!\DUT|the_cpu_0_data_master|r_0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~201_combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datac => \DUT|the_HEX2|data_out\(2),
	datad => \DUT|the_cpu_0_data_master|r_0~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~88_combout\);

-- Location: LCCOMB_X40_Y13_N4
\DUT|the_leds|always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_leds|always0~3_combout\ = (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & (\DUT|the_leds|always0~2_combout\ & (!\DUT|the_cpu_0|d_address_line_field\(0) & !\DUT|the_cpu_0|d_address_offset_field\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datab => \DUT|the_leds|always0~2_combout\,
	datac => \DUT|the_cpu_0|d_address_line_field\(0),
	datad => \DUT|the_cpu_0|d_address_offset_field\(2),
	combout => \DUT|the_leds|always0~3_combout\);

-- Location: LCFF_X41_Y14_N29
\DUT|the_leds|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(2));

-- Location: LCCOMB_X41_Y14_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~199_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(2)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(2),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~199_combout\);

-- Location: LCCOMB_X35_Y15_N8
\DUT|the_cpu_0_data_master|r_3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_3~1_combout\ = (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~2_combout\ & (\DUT|the_cpu_0_data_master|r_3~0_combout\ & (!\DUT|the_cpu_0|d_address_offset_field\(1) & 
-- \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~2_combout\,
	datab => \DUT|the_cpu_0_data_master|r_3~0_combout\,
	datac => \DUT|the_cpu_0|d_address_offset_field\(1),
	datad => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~4_combout\,
	combout => \DUT|the_cpu_0_data_master|r_3~1_combout\);

-- Location: LCCOMB_X40_Y14_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~84_combout\ = (\DUT|the_cpu_0|d_address_offset_field\(0)) # (!\DUT|the_cpu_0_data_master|r_3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_cpu_0_data_master|r_3~1_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~84_combout\);

-- Location: LCCOMB_X40_Y13_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\ = (\DUT|the_cpu_0|d_address_line_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(2) & (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & 
-- \DUT|the_cpu_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(2),
	datac => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\);

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(3),
	combout => \KEY~combout\(3));

-- Location: LCCOMB_X42_Y14_N28
\DUT|the_keys|d1_data_in[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_keys|d1_data_in[2]~feeder_combout\ = \KEY~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY~combout\(3),
	combout => \DUT|the_keys|d1_data_in[2]~feeder_combout\);

-- Location: LCFF_X42_Y14_N29
\DUT|the_keys|d1_data_in[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_keys|d1_data_in[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_keys|d1_data_in\(2));

-- Location: LCCOMB_X42_Y14_N6
\DUT|the_keys|d2_data_in[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_keys|d2_data_in[2]~feeder_combout\ = \DUT|the_keys|d1_data_in\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_keys|d1_data_in\(2),
	combout => \DUT|the_keys|d2_data_in[2]~feeder_combout\);

-- Location: LCFF_X42_Y14_N7
\DUT|the_keys|d2_data_in[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_keys|d2_data_in[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_keys|d2_data_in\(2));

-- Location: LCCOMB_X42_Y14_N22
\DUT|the_keys|edge_capture~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_keys|edge_capture~0_combout\ = (!\DUT|the_keys|edge_capture_wr_strobe~combout\ & ((\DUT|the_keys|edge_capture\(2)) # ((\DUT|the_keys|d1_data_in\(2) & !\DUT|the_keys|d2_data_in\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_keys|edge_capture_wr_strobe~combout\,
	datab => \DUT|the_keys|d1_data_in\(2),
	datac => \DUT|the_keys|edge_capture\(2),
	datad => \DUT|the_keys|d2_data_in\(2),
	combout => \DUT|the_keys|edge_capture~0_combout\);

-- Location: LCFF_X42_Y14_N23
\DUT|the_keys|edge_capture[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_keys|edge_capture~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_keys|edge_capture\(2));

-- Location: LCCOMB_X42_Y14_N0
\DUT|the_keys|read_mux_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_keys|read_mux_out\(2) = (\DUT|the_cpu_0|d_address_offset_field\(1) & (\DUT|the_keys|edge_capture\(2) & (\DUT|the_cpu_0|d_address_offset_field\(0)))) # (!\DUT|the_cpu_0|d_address_offset_field\(1) & (((!\DUT|the_cpu_0|d_address_offset_field\(0) & 
-- \KEY~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_keys|edge_capture\(2),
	datac => \DUT|the_cpu_0|d_address_offset_field\(0),
	datad => \KEY~combout\(3),
	combout => \DUT|the_keys|read_mux_out\(2));

-- Location: LCFF_X42_Y14_N1
\DUT|the_keys|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_keys|read_mux_out\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_keys|readdata\(2));

-- Location: LCCOMB_X42_Y14_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~85_combout\ = (\DUT|the_cpu_0_data_master|r_2~5_combout\ & (\DUT|the_keys|readdata\(2) & ((\LCD_DATA[2]~2\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\)))) # 
-- (!\DUT|the_cpu_0_data_master|r_2~5_combout\ & (((\LCD_DATA[2]~2\)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_2~5_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\,
	datac => \LCD_DATA[2]~2\,
	datad => \DUT|the_keys|readdata\(2),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~85_combout\);

-- Location: LCCOMB_X42_Y14_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~86_combout\ = (!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~199_combout\ & 
-- (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~84_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~199_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~84_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~85_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~86_combout\);

-- Location: LCCOMB_X43_Y16_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~90_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~87_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~89_combout\ & 
-- (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~88_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~87_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~89_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~88_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~86_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~90_combout\);

-- Location: LCCOMB_X50_Y19_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(23),
	datab => \auto_hub|shadow_jsm|state\(1),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~0_combout\);

-- Location: LCFF_X50_Y19_N13
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\);

-- Location: LCCOMB_X44_Y16_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable\(2),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~0_combout\);

-- Location: LCCOMB_X37_Y16_N30
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & (((\DUT|the_cpu_0|ic_fill_line\(5))))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & ((\DUT|the_cpu_0|d_address_line_field\(5)))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & (\DUT|the_cpu_0|ic_fill_line\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(5),
	datad => \DUT|the_cpu_0|d_address_line_field\(5),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1_combout\);

-- Location: LCCOMB_X44_Y16_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~1_combout\);

-- Location: LCCOMB_X43_Y16_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(2) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~83_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~90_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~1_combout\) # (!\DUT|the_cpu_0_data_master|r_1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_1~7_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~83_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[2]~90_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~1_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(2));

-- Location: LCFF_X43_Y16_N9
\DUT|the_cpu_0|d_readdata_d1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(2));

-- Location: LCCOMB_X35_Y19_N12
\DUT|the_cpu_0|dc_data_wr_port_data[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|dc_data_wr_port_data[2]~4_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(2),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[2]~5_combout\);

-- Location: LCCOMB_X45_Y16_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~4_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y15_N22
\DUT|the_cpu_0_data_master|r_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_1~4_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\ & (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\ & 
-- \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~regout\,
	combout => \DUT|the_cpu_0_data_master|r_1~4_combout\);

-- Location: LCCOMB_X37_Y16_N22
\DUT|the_cpu_0_data_master|r_1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_1~7_combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ & !\DUT|the_cpu_0_data_master|r_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datad => \DUT|the_cpu_0_data_master|r_1~4_combout\,
	combout => \DUT|the_cpu_0_data_master|r_1~7_combout\);

-- Location: LCCOMB_X44_Y16_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable\(2),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~17_combout\);

-- Location: LCCOMB_X27_Y21_N14
\DUT|the_cpu_0|D_src2_reg[6]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[6]~32_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(6),
	combout => \DUT|the_cpu_0|D_src2_reg[6]~46_combout\);

-- Location: LCFF_X40_Y22_N29
\DUT|the_cpu_0|M_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(1));

-- Location: LCCOMB_X32_Y22_N10
\DUT|the_cpu_0|A_mul_src2_nxt[17]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_src2\(17),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[17]~17_combout\);

-- Location: LCFF_X32_Y22_N11
\DUT|the_cpu_0|A_mul_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[17]~17_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(17));

-- Location: LCCOMB_X40_Y22_N28
\DUT|the_cpu_0|A_mul_src2_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src2\(1),
	datad => \DUT|the_cpu_0|A_mul_src2\(17),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[1]~1_combout\);

-- Location: LCFF_X40_Y22_N7
\DUT|the_cpu_0|M_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(2));

-- Location: LCCOMB_X40_Y22_N6
\DUT|the_cpu_0|A_mul_src2_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_src2\(18),
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src2\(2),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[2]~2_combout\);

-- Location: LCFF_X40_Y22_N9
\DUT|the_cpu_0|M_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(3));

-- Location: LCCOMB_X32_Y22_N30
\DUT|the_cpu_0|A_mul_src2_nxt[19]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_src2\(19),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[19]~19_combout\);

-- Location: LCFF_X32_Y22_N31
\DUT|the_cpu_0|A_mul_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[19]~19_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(19));

-- Location: LCCOMB_X40_Y22_N8
\DUT|the_cpu_0|A_mul_src2_nxt[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src2\(3),
	datad => \DUT|the_cpu_0|A_mul_src2\(19),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[3]~3_combout\);

-- Location: LCFF_X40_Y22_N19
\DUT|the_cpu_0|M_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(4));

-- Location: LCCOMB_X40_Y22_N18
\DUT|the_cpu_0|A_mul_src2_nxt[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_src2\(20),
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src2\(4),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[4]~4_combout\);

-- Location: LCFF_X38_Y21_N3
\DUT|the_cpu_0|M_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(5));

-- Location: LCCOMB_X38_Y21_N2
\DUT|the_cpu_0|A_mul_src2_nxt[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_src2\(21),
	datac => \DUT|the_cpu_0|M_src2\(5),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[5]~5_combout\);

-- Location: LCCOMB_X27_Y21_N2
\DUT|the_cpu_0|D_src2_imm[6]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datad => \DUT|the_cpu_0|D_iw\(12),
	combout => \DUT|the_cpu_0|D_src2_imm[6]~7_combout\);

-- Location: LCFF_X27_Y21_N25
\DUT|the_cpu_0|E_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[6]~6_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[6]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(6));

-- Location: LCFF_X38_Y21_N29
\DUT|the_cpu_0|M_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(6));

-- Location: LCFF_X40_Y22_N25
\DUT|the_cpu_0|M_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(16));

-- Location: LCFF_X40_Y22_N1
\DUT|the_cpu_0|A_mul_src1[0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[0]~_Duplicate_1_regout\);

-- Location: LCCOMB_X40_Y22_N24
\DUT|the_cpu_0|A_mul_src1_nxt[16]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(16),
	datad => \DUT|the_cpu_0|A_mul_src1[0]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[16]~16_combout\);

-- Location: LCCOMB_X37_Y20_N26
\DUT|the_cpu_0|A_wr_data_unfiltered[31]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_shift_rot~regout\,
	datad => \DUT|the_cpu_0|A_slow_inst_sel~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\);

-- Location: LCFF_X25_Y17_N27
\DUT|the_cpu_0|D_pc[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(15));

-- Location: LCCOMB_X25_Y16_N12
\DUT|the_cpu_0|F_pc[13]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_br_pred_taken~0_combout\,
	datab => \DUT|the_cpu_0|D_iw_valid~regout\,
	datac => \DUT|the_cpu_0|D_kill~regout\,
	datad => \DUT|the_cpu_0|D_issue~regout\,
	combout => \DUT|the_cpu_0|F_pc[13]~1_combout\);

-- Location: LCCOMB_X25_Y17_N2
\DUT|the_cpu_0|F_pc_nxt~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_plus_one[15]~30_combout\,
	datab => \DUT|the_cpu_0|Add1~12_combout\,
	datac => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datad => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~18_combout\);

-- Location: LCCOMB_X25_Y17_N26
\DUT|the_cpu_0|F_pc_nxt~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(21),
	datab => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datac => \DUT|the_cpu_0|D_pc\(15),
	datad => \DUT|the_cpu_0|F_pc_nxt~18_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~19_combout\);

-- Location: LCCOMB_X25_Y18_N18
\DUT|the_cpu_0|F_pc_nxt~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(17),
	datab => \DUT|the_cpu_0|F_pc_nxt~19_combout\,
	datad => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~20_combout\);

-- Location: LCCOMB_X25_Y20_N0
\DUT|the_cpu_0|M_pipe_flush_waddr[15]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[15]~13_combout\,
	datab => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|E_src1\(17),
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[15]~16_combout\);

-- Location: LCCOMB_X25_Y20_N8
\DUT|the_cpu_0|E_pc[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(15),
	combout => \DUT|the_cpu_0|E_pc[15]~feeder_combout\);

-- Location: LCFF_X25_Y20_N9
\DUT|the_cpu_0|E_pc[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[15]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(15));

-- Location: LCFF_X25_Y20_N1
\DUT|the_cpu_0|M_pipe_flush_waddr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[15]~16_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(15));

-- Location: LCFF_X25_Y18_N19
\DUT|the_cpu_0|F_pc[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_nxt~20_combout\,
	sdata => \DUT|the_cpu_0|M_pipe_flush_waddr\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(15));

-- Location: LCCOMB_X25_Y19_N10
\DUT|the_cpu_0|F_pc_nxt~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_nxt~13_combout\,
	datab => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|E_src1\(15),
	combout => \DUT|the_cpu_0|F_pc_nxt~14_combout\);

-- Location: LCCOMB_X23_Y20_N16
\DUT|the_cpu_0|M_pipe_flush_waddr[13]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[13]~11_combout\,
	datab => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|E_src1\(15),
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[13]~14_combout\);

-- Location: LCFF_X22_Y19_N9
\DUT|the_cpu_0|D_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(13));

-- Location: LCCOMB_X23_Y20_N4
\DUT|the_cpu_0|E_pc[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_pc\(13),
	combout => \DUT|the_cpu_0|E_pc[13]~feeder_combout\);

-- Location: LCFF_X23_Y20_N5
\DUT|the_cpu_0|E_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[13]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(13));

-- Location: LCFF_X23_Y20_N17
\DUT|the_cpu_0|M_pipe_flush_waddr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[13]~14_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(13));

-- Location: LCFF_X25_Y19_N11
\DUT|the_cpu_0|F_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_nxt~14_combout\,
	sdata => \DUT|the_cpu_0|M_pipe_flush_waddr\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(13));

-- Location: LCFF_X22_Y18_N21
\DUT|the_cpu_0|D_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(11));

-- Location: LCCOMB_X22_Y18_N20
\DUT|the_cpu_0|F_pc_nxt~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_nxt~6_combout\,
	datab => \DUT|the_cpu_0|D_iw\(17),
	datac => \DUT|the_cpu_0|D_pc\(11),
	datad => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~7_combout\);

-- Location: LCCOMB_X21_Y19_N2
\DUT|the_cpu_0|F_pc_nxt~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datab => \DUT|the_cpu_0|F_pc_nxt~7_combout\,
	datad => \DUT|the_cpu_0|E_src1\(13),
	combout => \DUT|the_cpu_0|F_pc_nxt~8_combout\);

-- Location: LCCOMB_X23_Y20_N28
\DUT|the_cpu_0|M_pipe_flush_waddr[11]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[11]~2_combout\,
	datab => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|E_src1\(13),
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[11]~12_combout\);

-- Location: LCCOMB_X23_Y20_N20
\DUT|the_cpu_0|E_pc[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_pc\(11),
	combout => \DUT|the_cpu_0|E_pc[11]~feeder_combout\);

-- Location: LCFF_X23_Y20_N21
\DUT|the_cpu_0|E_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(11));

-- Location: LCFF_X23_Y20_N29
\DUT|the_cpu_0|M_pipe_flush_waddr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[11]~12_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(11));

-- Location: LCFF_X21_Y19_N3
\DUT|the_cpu_0|F_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_nxt~8_combout\,
	sdata => \DUT|the_cpu_0|M_pipe_flush_waddr\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(11));

-- Location: LCCOMB_X21_Y19_N30
\DUT|the_cpu_0|F_pc_plus_one[10]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(10),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[9]~19\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[10]~20_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X21_Y18_N2
\DUT|the_cpu_0|F_pc_plus_one[12]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(12),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[11]~23\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[12]~24_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X21_Y18_N4
\DUT|the_cpu_0|F_pc_plus_one[13]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(13),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[12]~25\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[13]~26_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[13]~27\);

-- Location: LCCOMB_X21_Y18_N8
\DUT|the_cpu_0|F_pc_plus_one[15]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(15),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[14]~29\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[15]~30_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[15]~31\);

-- Location: LCFF_X21_Y18_N9
\DUT|the_cpu_0|D_pc_plus_one[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[15]~30_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(15));

-- Location: LCFF_X21_Y18_N5
\DUT|the_cpu_0|D_pc_plus_one[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[13]~26_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(13));

-- Location: LCFF_X21_Y18_N3
\DUT|the_cpu_0|D_pc_plus_one[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[12]~24_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(12));

-- Location: LCCOMB_X41_Y17_N14
\DUT|the_nios_system_clock_0|slave_readdata_p1[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata_p1[2]~feeder_combout\ = \DUT|the_sdram_0|za_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(2),
	combout => \DUT|the_nios_system_clock_0|slave_readdata_p1[2]~feeder_combout\);

-- Location: LCFF_X41_Y17_N15
\DUT|the_nios_system_clock_0|slave_readdata_p1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata_p1[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(2));

-- Location: LCFF_X41_Y17_N29
\DUT|the_nios_system_clock_0|slave_readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_readdata_p1\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(2));

-- Location: LCCOMB_X41_Y17_N2
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[18]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[18]~31_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~2_combout\ & 
-- ((\DUT|the_nios_system_clock_0|slave_readdata\(2)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- (((\DUT|the_nios_system_clock_0|slave_readdata\(2)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~2_combout\,
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(2),
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[18]~31_combout\);

-- Location: LCFF_X41_Y17_N3
\DUT|the_cpu_0|i_readdata_d1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[18]~31_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(18));

-- Location: LCFF_X28_Y23_N15
\DUT|the_cpu_0|W_wr_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[7]~28_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(7));

-- Location: LCCOMB_X28_Y23_N18
\DUT|the_cpu_0|D_src2_reg[7]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[7]~44_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(7),
	datac => \DUT|the_cpu_0|W_wr_data\(7),
	datad => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[7]~45_combout\);

-- Location: LCCOMB_X28_Y23_N16
\DUT|the_cpu_0|E_src2[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[7]~45_combout\,
	datad => \DUT|the_cpu_0|E_alu_result\(7),
	combout => \DUT|the_cpu_0|E_src2[7]~7_combout\);

-- Location: LCCOMB_X28_Y23_N20
\DUT|the_cpu_0|E_src2_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2[7]~7_combout\,
	combout => \DUT|the_cpu_0|E_src2_reg[7]~feeder_combout\);

-- Location: LCFF_X28_Y23_N21
\DUT|the_cpu_0|E_src2_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2_reg[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(7));

-- Location: LCCOMB_X30_Y21_N12
\DUT|the_cpu_0|M_st_data[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2_reg\(7),
	combout => \DUT|the_cpu_0|M_st_data[7]~feeder_combout\);

-- Location: LCFF_X30_Y21_N13
\DUT|the_cpu_0|M_st_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(7));

-- Location: LCCOMB_X27_Y23_N12
\DUT|the_cpu_0|E_src2_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2[5]~5_combout\,
	combout => \DUT|the_cpu_0|E_src2_reg[5]~feeder_combout\);

-- Location: LCFF_X27_Y23_N13
\DUT|the_cpu_0|E_src2_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2_reg[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(5));

-- Location: LCFF_X33_Y17_N5
\DUT|the_cpu_0|M_st_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2_reg\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(5));

-- Location: LCFF_X33_Y17_N11
\DUT|the_cpu_0|A_st_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(5));

-- Location: LCCOMB_X33_Y17_N10
\DUT|the_cpu_0|dc_data_wr_port_data[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_st_data\(5),
	datac => \DUT|the_cpu_0|A_st_data\(5),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[5]~10_combout\);

-- Location: LCCOMB_X51_Y14_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(4),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~10_combout\);

-- Location: LCFF_X51_Y14_N25
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~10_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X51_Y15_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X51_Y15_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[2]~1_combout\);

-- Location: LCCOMB_X51_Y15_N4
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(5),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: LCFF_X51_Y15_N5
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X50_Y16_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~1_combout\);

-- Location: LCFF_X50_Y16_N27
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\);

-- Location: LCFF_X50_Y16_N5
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\);

-- Location: LCCOMB_X50_Y16_N4
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\);

-- Location: LCFF_X51_Y15_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[2]~1_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(5),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X51_Y15_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout~0_combout\);

-- Location: LCCOMB_X53_Y16_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X53_Y16_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[5]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[5]~9_combout\);

-- Location: LCCOMB_X51_Y14_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(11),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~24_combout\);

-- Location: LCFF_X51_Y14_N13
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~24_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X33_Y18_N10
\DUT|the_cpu_0|M_st_data[29]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2_reg\(13),
	datab => \DUT|the_cpu_0|E_src2_reg\(5),
	datad => \DUT|the_cpu_0|Equal276~0_combout\,
	combout => \DUT|the_cpu_0|M_st_data[29]~5_combout\);

-- Location: LCFF_X35_Y17_N5
\DUT|the_cpu_0|M_st_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data[29]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(13));

-- Location: LCCOMB_X34_Y17_N26
\DUT|the_cpu_0|d_writedata[13]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_data\(13),
	datab => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datad => \DUT|the_cpu_0|M_st_data\(13),
	combout => \DUT|the_cpu_0|d_writedata[13]~5_combout\);

-- Location: LCFF_X33_Y17_N3
\DUT|the_cpu_0|A_st_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(6));

-- Location: LCCOMB_X33_Y17_N2
\DUT|the_cpu_0|dc_data_wr_port_data[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_st_data\(6),
	datac => \DUT|the_cpu_0|A_st_data\(6),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[6]~12_combout\);

-- Location: LCFF_X35_Y16_N29
\DUT|the_HEX0|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX0|data_out\(6));

-- Location: LCCOMB_X35_Y16_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~140_combout\ = (\DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\ & ((\DUT|the_cpu_0|d_address_offset_field\(1)) # ((\DUT|the_cpu_0|d_address_offset_field\(0)) # (!\DUT|the_HEX0|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX0|data_out\(6),
	datad => \DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~140_combout\);

-- Location: LCCOMB_X37_Y17_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~141_combout\ = (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~140_combout\ & (((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) & 
-- \DUT|the_jtag_uart_0|read_0~regout\)) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~140_combout\,
	datac => \DUT|the_jtag_uart_0|read_0~regout\,
	datad => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~141_combout\);

-- Location: LCFF_X41_Y14_N27
\DUT|the_leds|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(6));

-- Location: LCCOMB_X41_Y14_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~220_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(6)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(6),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~220_combout\);

-- Location: LCCOMB_X37_Y17_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~142_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~141_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~220_combout\ & ((\LCD_DATA[6]~6\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\,
	datab => \LCD_DATA[6]~6\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~141_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~220_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~142_combout\);

-- Location: LCCOMB_X40_Y14_N22
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~136_combout\ = (!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\ & (!\DUT|the_cpu_0_data_master|r_3~1_combout\ & !\DUT|the_cpu_0_data_master|r_2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datab => \DUT|the_cpu_0_data_master|r_3~1_combout\,
	datac => \DUT|the_cpu_0_data_master|r_2~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~136_combout\);

-- Location: LCFF_X41_Y13_N29
\DUT|the_HEX1|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX1|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX1|data_out\(6));

-- Location: LCCOMB_X41_Y13_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~143_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~136_combout\ & (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- \DUT|the_HEX1|data_out\(6))) # (!\DUT|the_cpu_0_data_master|r_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~136_combout\,
	datac => \DUT|the_HEX1|data_out\(6),
	datad => \DUT|the_cpu_0_data_master|r_0~4_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~143_combout\);

-- Location: LCCOMB_X35_Y13_N20
\DUT|the_HEX5|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX5|always0~0_combout\ = (\DUT|the_leds|always0~2_combout\ & (!\DUT|the_cpu_0|d_address_line_field\(0) & (\DUT|the_cpu_0|d_address_offset_field\(2) & \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_leds|always0~2_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	datad => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	combout => \DUT|the_HEX5|always0~0_combout\);

-- Location: LCFF_X15_Y13_N27
\DUT|the_HEX5|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX5|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX5|data_out\(6));

-- Location: LCCOMB_X15_Y13_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~221_combout\ = (\DUT|the_cpu_0_data_master|r_1~6_combout\ & ((\DUT|the_cpu_0|d_address_offset_field\(0)) # ((\DUT|the_cpu_0|d_address_offset_field\(1)) # (!\DUT|the_HEX5|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_1~6_combout\,
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX5|data_out\(6),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~221_combout\);

-- Location: LCFF_X15_Y13_N13
\DUT|the_HEX4|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX4|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX4|data_out\(6));

-- Location: LCCOMB_X15_Y13_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~144_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~221_combout\) # ((\DUT|the_cpu_0_data_master|r_0~7_combout\ & 
-- ((!\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\) # (!\DUT|the_HEX4|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_0~7_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~221_combout\,
	datac => \DUT|the_HEX4|data_out\(6),
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~144_combout\);

-- Location: LCFF_X42_Y13_N11
\DUT|the_HEX2|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX2|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX2|data_out\(6));

-- Location: LCCOMB_X42_Y13_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~146_combout\ = (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~144_combout\ & ((\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~145_combout\ & (\DUT|the_HEX2|data_out\(6) & 
-- \DUT|the_cpu_0_data_master|r_0~6_combout\)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~145_combout\ & ((!\DUT|the_cpu_0_data_master|r_0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~145_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~144_combout\,
	datac => \DUT|the_HEX2|data_out\(6),
	datad => \DUT|the_cpu_0_data_master|r_0~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~146_combout\);

-- Location: LCCOMB_X37_Y17_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~147_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~139_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~142_combout\ & 
-- (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~143_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~139_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~142_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~143_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~146_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~147_combout\);

-- Location: LCCOMB_X41_Y16_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(6) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~147_combout\ & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~20_combout\) # 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~17_combout\) # (!\DUT|the_cpu_0_data_master|r_1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~20_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[6]~147_combout\,
	datac => \DUT|the_cpu_0_data_master|r_1~7_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~17_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(6));

-- Location: LCFF_X41_Y16_N5
\DUT|the_cpu_0|d_readdata_d1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(6));

-- Location: LCCOMB_X33_Y17_N24
\DUT|the_cpu_0|dc_data_wr_port_data[6]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datac => \DUT|the_cpu_0|dc_data_wr_port_data[6]~12_combout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(6),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[6]~13_combout\);

-- Location: LCCOMB_X41_Y16_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(7) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~138_combout\ & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~18_combout\) # 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~17_combout\) # (!\DUT|the_cpu_0_data_master|r_1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[7]~138_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~18_combout\,
	datac => \DUT|the_cpu_0_data_master|r_1~7_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~17_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(7));

-- Location: LCFF_X41_Y16_N3
\DUT|the_cpu_0|d_readdata_d1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(7));

-- Location: LCCOMB_X37_Y18_N0
\DUT|the_cpu_0|dc_data_wr_port_data[7]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_data_wr_port_data[7]~14_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(7),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[7]~15_combout\);

-- Location: M4K_X26_Y23
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|dc_data_wr_port_en~combout\,
	portbrewe => VCC,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portabyteenamasks => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y20_N14
\DUT|the_cpu_0|A_dc_rd_data[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(5),
	combout => \DUT|the_cpu_0|A_dc_rd_data[5]~feeder_combout\);

-- Location: LCFF_X28_Y20_N15
\DUT|the_cpu_0|A_dc_rd_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(5));

-- Location: LCCOMB_X28_Y20_N28
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \DUT|the_cpu_0|A_dc_rd_data\(5),
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(5),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[5]~5_combout\);

-- Location: LCFF_X28_Y20_N29
\DUT|the_cpu_0|A_dc_xfer_wr_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[5]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(5));

-- Location: LCCOMB_X34_Y23_N26
\DUT|the_cpu_0|A_dc_rd_data[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(6),
	combout => \DUT|the_cpu_0|A_dc_rd_data[6]~feeder_combout\);

-- Location: LCFF_X34_Y23_N27
\DUT|the_cpu_0|A_dc_rd_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(6));

-- Location: LCCOMB_X34_Y23_N28
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(6),
	datad => \DUT|the_cpu_0|A_dc_rd_data\(6),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[6]~6_combout\);

-- Location: LCFF_X34_Y23_N29
\DUT|the_cpu_0|A_dc_xfer_wr_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[6]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(6));

-- Location: LCCOMB_X34_Y20_N6
\DUT|the_cpu_0|A_dc_rd_data[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \DUT|the_cpu_0|A_dc_rd_data[7]~feeder_combout\);

-- Location: LCFF_X34_Y20_N7
\DUT|the_cpu_0|A_dc_rd_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(7));

-- Location: LCCOMB_X34_Y20_N14
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(7),
	datad => \DUT|the_cpu_0|A_dc_rd_data\(7),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[7]~7_combout\);

-- Location: LCFF_X34_Y20_N15
\DUT|the_cpu_0|A_dc_xfer_wr_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[7]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(7));

-- Location: LCCOMB_X37_Y18_N30
\DUT|the_cpu_0|dc_data_wr_port_data[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|A_st_data\(8),
	datac => \DUT|the_cpu_0|M_st_data\(8),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[8]~16_combout\);

-- Location: LCCOMB_X38_Y15_N2
\DUT|the_cpu_0_data_master|dbs_8_reg_segment_1[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|dbs_8_reg_segment_1[0]~0_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0) & ((\DUT|the_cpu_0_data_master|always2~0_combout\ & (\DUT|the_nios_system_clock_2|slave_readdata\(0))) # 
-- (!\DUT|the_cpu_0_data_master|always2~0_combout\ & ((\DUT|the_cpu_0_data_master|dbs_8_reg_segment_1\(0)))))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0) & (((\DUT|the_cpu_0_data_master|dbs_8_reg_segment_1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|slave_readdata\(0),
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0),
	datac => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_1\(0),
	datad => \DUT|the_cpu_0_data_master|always2~0_combout\,
	combout => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_1[0]~0_combout\);

-- Location: LCFF_X38_Y15_N3
\DUT|the_cpu_0_data_master|dbs_8_reg_segment_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_1[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_1\(0));

-- Location: LCCOMB_X42_Y15_N18
\DUT|the_nios_system_clock_1|slave_readdata_p1[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_readdata_p1[8]~feeder_combout\ = \DUT|the_sdram_0|za_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(8),
	combout => \DUT|the_nios_system_clock_1|slave_readdata_p1[8]~feeder_combout\);

-- Location: LCFF_X42_Y15_N19
\DUT|the_nios_system_clock_1|slave_readdata_p1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_readdata_p1[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(8));

-- Location: LCFF_X38_Y15_N5
\DUT|the_nios_system_clock_1|slave_readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(8));

-- Location: LCFF_X38_Y15_N23
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(8));

-- Location: LCCOMB_X38_Y15_N22
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~128_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~81_combout\ & (((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(8)) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\)))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~81_combout\ & (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\ & 
-- ((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(8)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~81_combout\,
	datab => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(8),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~128_combout\);

-- Location: LCCOMB_X38_Y15_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~129_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~214_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~128_combout\ & 
-- ((\DUT|the_cpu_0_data_master|dbs_8_reg_segment_1\(0)) # (!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~214_combout\,
	datab => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_1\(0),
	datac => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~128_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~129_combout\);

-- Location: LCCOMB_X44_Y16_N4
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X44_Y16_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\ = (\DUT|the_cpu_0_data_master|r_1~7_combout\ & (((!\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable\(2)) # 
-- (!\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal1~0_combout\)) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable\(2),
	datad => \DUT|the_cpu_0_data_master|r_1~7_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\);

-- Location: LCCOMB_X44_Y15_N18
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(8) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~129_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~125_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~13_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~13_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~129_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~125_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(8));

-- Location: LCFF_X44_Y15_N19
\DUT|the_cpu_0|d_readdata_d1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(8));

-- Location: LCCOMB_X37_Y19_N22
\DUT|the_cpu_0|dc_data_wr_port_data[8]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datab => \DUT|the_cpu_0|dc_data_wr_port_data[8]~16_combout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(8),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[8]~17_combout\);

-- Location: LCFF_X33_Y19_N17
\DUT|the_cpu_0|A_mem_byte_en[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_mem_byte_en\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_byte_en\(1));

-- Location: LCCOMB_X33_Y19_N16
\DUT|the_cpu_0|dc_data_wr_port_byte_en[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_mem_byte_en\(1),
	datac => \DUT|the_cpu_0|A_mem_byte_en\(1),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_byte_en[1]~2_combout\);

-- Location: LCCOMB_X33_Y19_N12
\DUT|the_cpu_0|dc_data_wr_port_byte_en[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_byte_en~2_combout\,
	datab => \DUT|the_cpu_0|dc_data_wr_port_byte_en[1]~2_combout\,
	datac => \DUT|the_cpu_0|A_mem_byte_en\(1),
	datad => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_byte_en[1]~3_combout\);

-- Location: LCCOMB_X36_Y18_N14
\DUT|the_cpu_0|A_st_data[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_st_data\(9),
	combout => \DUT|the_cpu_0|A_st_data[9]~feeder_combout\);

-- Location: LCFF_X36_Y18_N15
\DUT|the_cpu_0|A_st_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_st_data[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(9));

-- Location: LCCOMB_X37_Y18_N24
\DUT|the_cpu_0|dc_data_wr_port_data[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|A_en_d1~regout\,
	datac => \DUT|the_cpu_0|M_st_data\(9),
	datad => \DUT|the_cpu_0|A_st_data\(9),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[9]~18_combout\);

-- Location: LCCOMB_X37_Y19_N24
\DUT|the_cpu_0|dc_data_wr_port_data[9]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(9),
	datab => \DUT|the_cpu_0|dc_data_wr_port_data[9]~18_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[9]~19_combout\);

-- Location: LCFF_X34_Y21_N31
\DUT|the_cpu_0|E_src2_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[14]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(14));

-- Location: LCCOMB_X34_Y21_N22
\DUT|the_cpu_0|M_st_data[30]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Equal276~0_combout\,
	datab => \DUT|the_cpu_0|E_src2_reg\(6),
	datad => \DUT|the_cpu_0|E_src2_reg\(14),
	combout => \DUT|the_cpu_0|M_st_data[30]~6_combout\);

-- Location: LCFF_X35_Y17_N23
\DUT|the_cpu_0|M_st_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data[30]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(14));

-- Location: LCCOMB_X35_Y17_N0
\DUT|the_cpu_0|A_st_data[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_st_data\(14),
	combout => \DUT|the_cpu_0|A_st_data[14]~feeder_combout\);

-- Location: LCFF_X35_Y17_N1
\DUT|the_cpu_0|A_st_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_st_data[14]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(14));

-- Location: LCCOMB_X34_Y17_N28
\DUT|the_cpu_0|d_writedata[14]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datab => \DUT|the_cpu_0|A_st_data\(14),
	datad => \DUT|the_cpu_0|M_st_data\(14),
	combout => \DUT|the_cpu_0|d_writedata[14]~6_combout\);

-- Location: LCCOMB_X36_Y18_N10
\DUT|the_cpu_0|A_st_data[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_st_data\(11),
	combout => \DUT|the_cpu_0|A_st_data[11]~feeder_combout\);

-- Location: LCFF_X36_Y18_N11
\DUT|the_cpu_0|A_st_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_st_data[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(11));

-- Location: LCCOMB_X37_Y18_N28
\DUT|the_cpu_0|dc_data_wr_port_data[11]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|A_en_d1~regout\,
	datac => \DUT|the_cpu_0|M_st_data\(11),
	datad => \DUT|the_cpu_0|A_st_data\(11),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[11]~22_combout\);

-- Location: LCFF_X36_Y17_N17
\DUT|the_leds|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(11));

-- Location: LCFF_X42_Y15_N23
\DUT|the_nios_system_clock_1|slave_readdata_p1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(11),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(11));

-- Location: LCFF_X41_Y15_N31
\DUT|the_nios_system_clock_1|slave_readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(11));

-- Location: LCFF_X41_Y15_N23
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(11));

-- Location: LCCOMB_X41_Y15_N22
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~192_combout\ = (\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\) # ((\DUT|the_cpu_0|d_read~regout\ & 
-- (!\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(11) & \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(11),
	datad => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~192_combout\);

-- Location: LCCOMB_X36_Y17_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~193_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~192_combout\) # ((\DUT|the_cpu_0_data_master|r_2~6_combout\ & ((!\DUT|the_leds|data_out\(11)) # 
-- (!\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datac => \DUT|the_leds|data_out\(11),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~192_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~193_combout\);

-- Location: LCCOMB_X38_Y16_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~194_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\ & (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~193_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[11]~35_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~193_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[11]~35_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~194_combout\);

-- Location: LCFF_X38_Y16_N29
\DUT|the_cpu_0|d_readdata_d1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~194_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(11));

-- Location: LCCOMB_X37_Y18_N18
\DUT|the_cpu_0|dc_data_wr_port_data[11]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|dc_data_wr_port_data[11]~22_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(11),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[11]~23_combout\);

-- Location: LCCOMB_X36_Y19_N16
\DUT|the_cpu_0|A_st_data[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_st_data\(12),
	combout => \DUT|the_cpu_0|A_st_data[12]~feeder_combout\);

-- Location: LCFF_X36_Y19_N17
\DUT|the_cpu_0|A_st_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_st_data[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(12));

-- Location: LCCOMB_X37_Y18_N22
\DUT|the_cpu_0|dc_data_wr_port_data[12]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|A_st_data\(12),
	datac => \DUT|the_cpu_0|M_st_data\(12),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[12]~24_combout\);

-- Location: LCCOMB_X37_Y15_N22
\DUT|the_cpu_0|dc_data_wr_port_data[12]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(12),
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|dc_data_wr_port_data[12]~24_combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[12]~25_combout\);

-- Location: LCFF_X35_Y17_N3
\DUT|the_cpu_0|A_st_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(13));

-- Location: LCCOMB_X35_Y17_N4
\DUT|the_cpu_0|dc_data_wr_port_data[13]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|A_st_data\(13),
	datac => \DUT|the_cpu_0|M_st_data\(13),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[13]~26_combout\);

-- Location: LCFF_X42_Y15_N31
\DUT|the_nios_system_clock_1|slave_readdata_p1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(13),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(13));

-- Location: LCFF_X41_Y15_N3
\DUT|the_nios_system_clock_1|slave_readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(13));

-- Location: LCFF_X41_Y15_N29
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(13));

-- Location: LCCOMB_X41_Y15_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~165_combout\ = ((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(13)) # (!\DUT|the_cpu_0|d_read~regout\)) # 
-- (!\DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(13),
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~165_combout\);

-- Location: LCCOMB_X36_Y16_N22
\DUT|the_jtag_uart_0|fifo_wr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|fifo_wr~0_combout\ = (!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_cpu_0|d_write~regout\ & (\DUT|the_jtag_uart_0|av_waitrequest~0_combout\ & 
-- !\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_write~regout\,
	datac => \DUT|the_jtag_uart_0|av_waitrequest~0_combout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \DUT|the_jtag_uart_0|fifo_wr~0_combout\);

-- Location: LCFF_X36_Y16_N23
\DUT|the_jtag_uart_0|fifo_wr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|fifo_wr~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|fifo_wr~regout\);

-- Location: LCCOMB_X49_Y19_N2
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) # 
-- (!\DUT|the_jtag_uart_0|fifo_wr~regout\)))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\DUT|the_jtag_uart_0|fifo_wr~regout\ $ 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X28_Y26_N18
\auto_hub|node_ena~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~4_combout\,
	datab => \auto_hub|node_ena_proc~1_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|node_ena~5_combout\);

-- Location: LCFF_X28_Y26_N19
\auto_hub|node_ena[2]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|node_ena~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|node_ena[2]~reg0_regout\);

-- Location: LCCOMB_X43_Y22_N2
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|node_ena[2]~reg0_regout\,
	datac => \auto_hub|irf_reg[2][0]~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X44_Y21_N12
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X44_Y22_N16
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: LCFF_X44_Y22_N17
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\);

-- Location: LCCOMB_X43_Y21_N30
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(0),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X43_Y21_N4
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|irf_reg[2][0]~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X44_Y21_N30
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: LCCOMB_X43_Y22_N30
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|node_ena[2]~reg0_regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: LCFF_X44_Y21_N31
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X44_Y21_N6
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: LCFF_X44_Y21_N7
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X44_Y21_N0
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: LCFF_X44_Y21_N1
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X49_Y19_N20
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X49_Y19_N21
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X49_Y19_N22
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X49_Y19_N23
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X49_Y19_N24
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X49_Y19_N25
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X49_Y19_N26
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X49_Y19_N27
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X49_Y19_N28
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X49_Y19_N29
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X49_Y19_N30
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X49_Y19_N31
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X53_Y19_N20
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X53_Y19_N21
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X53_Y19_N22
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X53_Y19_N23
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X53_Y19_N24
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X53_Y19_N25
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X53_Y19_N26
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X53_Y19_N27
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X53_Y19_N28
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X53_Y19_N29
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X53_Y19_N30
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X53_Y19_N31
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCCOMB_X44_Y21_N16
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout\);

-- Location: LCFF_X43_Y19_N31
\DUT|the_jtag_uart_0|r_val\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|r_val~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|r_val~regout\);

-- Location: LCCOMB_X43_Y19_N16
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datad => \DUT|the_jtag_uart_0|r_val~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: LCFF_X43_Y19_N17
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\);

-- Location: LCCOMB_X43_Y19_N14
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datad => \DUT|the_jtag_uart_0|r_val~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCFF_X44_Y21_N17
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(7));

-- Location: LCCOMB_X44_Y21_N10
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: LCFF_X44_Y21_N11
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X43_Y21_N14
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(1),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X43_Y19_N18
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|irf_reg[2][0]~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: LCFF_X43_Y19_N19
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCFF_X43_Y19_N3
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid~regout\);

-- Location: LCCOMB_X43_Y19_N2
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X43_Y21_N12
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|irf_reg[2][0]~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X44_Y21_N24
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\,
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: LCFF_X44_Y21_N25
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X42_Y21_N18
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: LCFF_X42_Y21_N19
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\);

-- Location: LCCOMB_X43_Y21_N0
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: LCCOMB_X43_Y21_N2
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(1),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: LCFF_X43_Y21_N1
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~regout\);

-- Location: LCCOMB_X43_Y21_N24
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: LCFF_X43_Y21_N25
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~regout\);

-- Location: LCFF_X43_Y21_N29
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read2~regout\);

-- Location: LCFF_X43_Y21_N7
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read_req\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read_req~regout\);

-- Location: LCCOMB_X43_Y21_N28
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~regout\,
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read2~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read_req~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LCCOMB_X43_Y19_N8
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCFF_X43_Y19_N9
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\);

-- Location: LCCOMB_X43_Y19_N26
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\DUT|the_jtag_uart_0|fifo_wr~regout\) # ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datab => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: LCFF_X43_Y19_N27
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X43_Y19_N30
\DUT|the_jtag_uart_0|r_val~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|r_val~0_combout\ = (!\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\ & (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- ((!\DUT|the_jtag_uart_0|r_val~regout\) # (!\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	datac => \DUT|the_jtag_uart_0|r_val~regout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \DUT|the_jtag_uart_0|r_val~0_combout\);

-- Location: LCCOMB_X43_Y19_N0
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \DUT|the_jtag_uart_0|fifo_wr~regout\ $ (\DUT|the_jtag_uart_0|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	datad => \DUT|the_jtag_uart_0|r_val~0_combout\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LCFF_X49_Y19_N3
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X49_Y19_N4
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ (((\DUT|the_jtag_uart_0|fifo_wr~regout\) # (VCC))))) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # (GND))))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\DUT|the_jtag_uart_0|fifo_wr~regout\ $ 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCFF_X49_Y19_N5
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCCOMB_X49_Y19_N6
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((VCC)))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # (!\DUT|the_jtag_uart_0|fifo_wr~regout\)))))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (!\DUT|the_jtag_uart_0|fifo_wr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X49_Y19_N8
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ (((\DUT|the_jtag_uart_0|fifo_wr~regout\) # (VCC))))) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # (GND))))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\DUT|the_jtag_uart_0|fifo_wr~regout\ $ 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCFF_X49_Y19_N9
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCFF_X49_Y19_N7
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X43_Y19_N4
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X43_Y19_N22
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\DUT|the_jtag_uart_0|r_val~0_combout\ & ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \DUT|the_jtag_uart_0|r_val~0_combout\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X43_Y19_N23
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X40_Y16_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~166_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~165_combout\ & 
-- ((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~165_combout\,
	datac => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~166_combout\);

-- Location: LCCOMB_X31_Y19_N28
\DUT|the_cpu_0|E_ctrl_ld_signed~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(0),
	datab => \DUT|the_cpu_0|E_iw\(2),
	datad => \DUT|the_cpu_0|E_iw\(1),
	combout => \DUT|the_cpu_0|E_ctrl_ld_signed~0_combout\);

-- Location: LCFF_X31_Y19_N29
\DUT|the_cpu_0|M_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_ctrl_ld_signed~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_ld_signed~regout\);

-- Location: LCFF_X37_Y20_N11
\DUT|the_cpu_0|A_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_ctrl_ld_signed~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\);

-- Location: LCCOMB_X28_Y23_N4
\DUT|the_cpu_0|D_src2_imm[7]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_iw\(13),
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2_imm[7]~6_combout\);

-- Location: LCFF_X28_Y23_N17
\DUT|the_cpu_0|E_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[7]~7_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[7]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(7));

-- Location: LCFF_X38_Y21_N23
\DUT|the_cpu_0|M_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(7));

-- Location: LCCOMB_X38_Y21_N22
\DUT|the_cpu_0|A_mul_src2_nxt[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_src2\(23),
	datac => \DUT|the_cpu_0|M_src2\(7),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[7]~7_combout\);

-- Location: LCCOMB_X24_Y21_N12
\DUT|the_cpu_0|D_src2_imm[8]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datad => \DUT|the_cpu_0|D_iw\(14),
	combout => \DUT|the_cpu_0|D_src2_imm[8]~5_combout\);

-- Location: LCFF_X24_Y21_N25
\DUT|the_cpu_0|E_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[8]~8_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[8]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(8));

-- Location: LCFF_X38_Y21_N1
\DUT|the_cpu_0|M_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(8));

-- Location: LCCOMB_X40_Y24_N20
\DUT|the_cpu_0|A_mul_src2_nxt[24]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_src2\(24),
	datac => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[24]~24_combout\);

-- Location: LCFF_X40_Y24_N21
\DUT|the_cpu_0|A_mul_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[24]~24_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(24));

-- Location: LCCOMB_X38_Y21_N0
\DUT|the_cpu_0|A_mul_src2_nxt[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src2\(8),
	datad => \DUT|the_cpu_0|A_mul_src2\(24),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[8]~8_combout\);

-- Location: LCCOMB_X24_Y23_N26
\DUT|the_cpu_0|D_src2_reg[9]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[9]~40_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(9),
	datac => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datad => \DUT|the_cpu_0|W_wr_data\(9),
	combout => \DUT|the_cpu_0|D_src2_reg[9]~41_combout\);

-- Location: LCCOMB_X24_Y23_N10
\DUT|the_cpu_0|E_src2[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_src2_reg[9]~41_combout\,
	datac => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datad => \DUT|the_cpu_0|E_alu_result\(9),
	combout => \DUT|the_cpu_0|E_src2[9]~9_combout\);

-- Location: LCCOMB_X24_Y23_N24
\DUT|the_cpu_0|E_src2[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2[9]~9_combout\,
	combout => \DUT|the_cpu_0|E_src2[9]~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N20
\DUT|the_cpu_0|D_src2_imm[9]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(15),
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2_imm[9]~4_combout\);

-- Location: LCFF_X24_Y23_N25
\DUT|the_cpu_0|E_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[9]~feeder_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[9]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(9));

-- Location: LCFF_X38_Y21_N19
\DUT|the_cpu_0|M_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(9));

-- Location: LCCOMB_X31_Y16_N30
\DUT|the_cpu_0|F_ctrl_unsigned_lo_imm16~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_iw[5]~10_combout\,
	datab => \DUT|the_cpu_0|F_iw[4]~12_combout\,
	datac => \DUT|the_cpu_0|F_iw[2]~9_combout\,
	datad => \DUT|the_cpu_0|F_iw[3]~11_combout\,
	combout => \DUT|the_cpu_0|F_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X31_Y16_N24
\DUT|the_cpu_0|F_ctrl_unsigned_lo_imm16~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_op_slli~0_combout\,
	datab => \DUT|the_cpu_0|F_iw[1]~8_combout\,
	datac => \DUT|the_cpu_0|F_ctrl_unsigned_lo_imm16~0_combout\,
	datad => \DUT|the_cpu_0|F_iw[0]~13_combout\,
	combout => \DUT|the_cpu_0|F_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCFF_X31_Y16_N25
\DUT|the_cpu_0|D_ctrl_unsigned_lo_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ctrl_unsigned_lo_imm16~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_ctrl_unsigned_lo_imm16~regout\);

-- Location: LCCOMB_X28_Y22_N18
\DUT|the_cpu_0|D_src2_imm[30]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(21),
	datad => \DUT|the_cpu_0|D_ctrl_unsigned_lo_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\);

-- Location: LCCOMB_X28_Y22_N28
\DUT|the_cpu_0|D_src2[30]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datac => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_unsigned_lo_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2[30]~0_combout\);

-- Location: LCCOMB_X29_Y22_N22
\DUT|the_cpu_0|D_src2[25]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datab => \DUT|the_cpu_0|D_iw\(15),
	datac => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	datad => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	combout => \DUT|the_cpu_0|D_src2[25]~11_combout\);

-- Location: LCCOMB_X29_Y24_N0
\DUT|the_cpu_0|D_src1_reg[25]~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src1_reg[25]~52_combout\,
	datab => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datac => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datad => \DUT|the_cpu_0|E_alu_result\(25),
	combout => \DUT|the_cpu_0|D_src1_reg[25]~53_combout\);

-- Location: LCFF_X29_Y24_N1
\DUT|the_cpu_0|E_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[25]~53_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(25));

-- Location: LCCOMB_X29_Y24_N30
\DUT|the_cpu_0|E_logic_result[25]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(0),
	datab => \DUT|the_cpu_0|E_src2\(25),
	datac => \DUT|the_cpu_0|E_src1\(25),
	datad => \DUT|the_cpu_0|E_logic_op\(1),
	combout => \DUT|the_cpu_0|E_logic_result[25]~31_combout\);

-- Location: LCCOMB_X28_Y24_N14
\DUT|the_cpu_0|Add17|auto_generated|_~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datad => \DUT|the_cpu_0|E_src2\(22),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~20_combout\);

-- Location: LCCOMB_X36_Y24_N30
\DUT|the_cpu_0|Add8~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datad => \DUT|the_cpu_0|E_src2\(0),
	combout => \DUT|the_cpu_0|Add8~2_combout\);

-- Location: LCCOMB_X36_Y24_N8
\DUT|the_cpu_0|Add8~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datab => \DUT|the_cpu_0|Add8~2_combout\,
	datad => VCC,
	combout => \DUT|the_cpu_0|Add8~3_combout\,
	cout => \DUT|the_cpu_0|Add8~4\);

-- Location: LCCOMB_X34_Y25_N16
\DUT|the_cpu_0|M_rot_step1[26]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(26),
	datab => \DUT|the_cpu_0|E_src1\(25),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[26]~2_combout\);

-- Location: LCCOMB_X37_Y21_N24
\DUT|the_cpu_0|M_rot_step1[24]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(23),
	datab => \DUT|the_cpu_0|Add8~3_combout\,
	datad => \DUT|the_cpu_0|E_src1\(24),
	combout => \DUT|the_cpu_0|M_rot_step1[24]~10_combout\);

-- Location: LCCOMB_X36_Y24_N10
\DUT|the_cpu_0|Add8~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datab => \DUT|the_cpu_0|E_src2\(1),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add8~4\,
	combout => \DUT|the_cpu_0|Add8~5_combout\,
	cout => \DUT|the_cpu_0|Add8~6\);

-- Location: LCFF_X34_Y25_N17
\DUT|the_cpu_0|M_rot_step1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[26]~2_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[24]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(26));

-- Location: LCCOMB_X37_Y21_N4
\DUT|the_cpu_0|M_rot_step1[22]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(22),
	datab => \DUT|the_cpu_0|Add8~3_combout\,
	datad => \DUT|the_cpu_0|E_src1\(21),
	combout => \DUT|the_cpu_0|M_rot_step1[22]~3_combout\);

-- Location: LCCOMB_X37_Y21_N2
\DUT|the_cpu_0|M_rot_step1[20]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(19),
	datab => \DUT|the_cpu_0|Add8~3_combout\,
	datad => \DUT|the_cpu_0|E_src1\(20),
	combout => \DUT|the_cpu_0|M_rot_step1[20]~11_combout\);

-- Location: LCFF_X37_Y21_N5
\DUT|the_cpu_0|M_rot_step1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[22]~3_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[20]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(22));

-- Location: LCCOMB_X35_Y25_N12
\DUT|the_cpu_0|Mn_rot_step2[26]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(2),
	datab => \DUT|the_cpu_0|M_rot_step1\(26),
	datad => \DUT|the_cpu_0|M_rot_step1\(22),
	combout => \DUT|the_cpu_0|Mn_rot_step2[26]~21_combout\);

-- Location: LCCOMB_X37_Y21_N8
\DUT|the_cpu_0|M_rot_step1[18]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(18),
	datab => \DUT|the_cpu_0|Add8~3_combout\,
	datad => \DUT|the_cpu_0|E_src1\(17),
	combout => \DUT|the_cpu_0|M_rot_step1[18]~4_combout\);

-- Location: LCCOMB_X37_Y21_N22
\DUT|the_cpu_0|M_rot_step1[16]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(15),
	datab => \DUT|the_cpu_0|Add8~3_combout\,
	datad => \DUT|the_cpu_0|E_src1\(16),
	combout => \DUT|the_cpu_0|M_rot_step1[16]~12_combout\);

-- Location: LCFF_X37_Y21_N9
\DUT|the_cpu_0|M_rot_step1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[18]~4_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[16]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(18));

-- Location: LCCOMB_X37_Y21_N10
\DUT|the_cpu_0|M_rot_step1[14]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(14),
	datab => \DUT|the_cpu_0|Add8~3_combout\,
	datad => \DUT|the_cpu_0|E_src1\(13),
	combout => \DUT|the_cpu_0|M_rot_step1[14]~5_combout\);

-- Location: LCCOMB_X34_Y25_N12
\DUT|the_cpu_0|M_rot_step1[12]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(12),
	datab => \DUT|the_cpu_0|E_src1\(11),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[12]~13_combout\);

-- Location: LCFF_X37_Y21_N11
\DUT|the_cpu_0|M_rot_step1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[14]~5_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[12]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(14));

-- Location: LCCOMB_X35_Y25_N8
\DUT|the_cpu_0|Mn_rot_step2[18]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(2),
	datab => \DUT|the_cpu_0|M_rot_step1\(18),
	datad => \DUT|the_cpu_0|M_rot_step1\(14),
	combout => \DUT|the_cpu_0|Mn_rot_step2[18]~1_combout\);

-- Location: LCCOMB_X36_Y24_N14
\DUT|the_cpu_0|Add8~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datab => \DUT|the_cpu_0|E_src2\(3),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add8~8\,
	combout => \DUT|the_cpu_0|Add8~9_combout\,
	cout => \DUT|the_cpu_0|Add8~10\);

-- Location: LCFF_X36_Y24_N15
\DUT|the_cpu_0|M_rot_rn[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Add8~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_rn\(3));

-- Location: LCFF_X35_Y25_N13
\DUT|the_cpu_0|Mn_rot_step2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[26]~21_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[18]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(26));

-- Location: LCCOMB_X34_Y25_N24
\DUT|the_cpu_0|M_rot_step1[10]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add8~3_combout\,
	datab => \DUT|the_cpu_0|E_src1\(9),
	datad => \DUT|the_cpu_0|E_src1\(10),
	combout => \DUT|the_cpu_0|M_rot_step1[10]~6_combout\);

-- Location: LCCOMB_X34_Y25_N14
\DUT|the_cpu_0|M_rot_step1[8]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(8),
	datab => \DUT|the_cpu_0|E_src1\(7),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[8]~14_combout\);

-- Location: LCFF_X34_Y25_N25
\DUT|the_cpu_0|M_rot_step1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[10]~6_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[8]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(10));

-- Location: LCCOMB_X27_Y21_N22
\DUT|the_cpu_0|D_src1_reg[6]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src1_reg[6]~22_combout\,
	datab => \DUT|the_cpu_0|E_alu_result\(6),
	datac => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[6]~23_combout\);

-- Location: LCFF_X27_Y21_N23
\DUT|the_cpu_0|E_src1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[6]~23_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(6));

-- Location: LCCOMB_X34_Y25_N18
\DUT|the_cpu_0|M_rot_step1[6]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(5),
	datab => \DUT|the_cpu_0|E_src1\(6),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[6]~7_combout\);

-- Location: LCCOMB_X34_Y25_N8
\DUT|the_cpu_0|M_rot_step1[4]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(3),
	datab => \DUT|the_cpu_0|E_src1\(4),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[4]~15_combout\);

-- Location: LCFF_X34_Y25_N19
\DUT|the_cpu_0|M_rot_step1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[6]~7_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[4]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(6));

-- Location: LCCOMB_X35_Y25_N14
\DUT|the_cpu_0|Mn_rot_step2[10]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(2),
	datab => \DUT|the_cpu_0|M_rot_step1\(10),
	datad => \DUT|the_cpu_0|M_rot_step1\(6),
	combout => \DUT|the_cpu_0|Mn_rot_step2[10]~20_combout\);

-- Location: LCCOMB_X34_Y25_N4
\DUT|the_cpu_0|M_rot_step1[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(1),
	datab => \DUT|the_cpu_0|E_src1\(2),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[2]~0_combout\);

-- Location: LCCOMB_X34_Y25_N10
\DUT|the_cpu_0|M_rot_step1[0]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(31),
	datab => \DUT|the_cpu_0|E_src1\(0),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[0]~8_combout\);

-- Location: LCFF_X34_Y25_N5
\DUT|the_cpu_0|M_rot_step1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[2]~0_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[0]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(2));

-- Location: LCCOMB_X36_Y24_N12
\DUT|the_cpu_0|Add8~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datab => \DUT|the_cpu_0|E_src2\(2),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add8~6\,
	combout => \DUT|the_cpu_0|Add8~7_combout\,
	cout => \DUT|the_cpu_0|Add8~8\);

-- Location: LCFF_X36_Y24_N13
\DUT|the_cpu_0|M_rot_rn[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Add8~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_rn\(2));

-- Location: LCCOMB_X35_Y25_N26
\DUT|the_cpu_0|Mn_rot_step2[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(30),
	datab => \DUT|the_cpu_0|M_rot_step1\(2),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[2]~0_combout\);

-- Location: LCFF_X35_Y25_N15
\DUT|the_cpu_0|Mn_rot_step2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[10]~20_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[2]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(10));

-- Location: LCCOMB_X34_Y24_N4
\DUT|the_cpu_0|A_rot~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Mn_rot_step2\(26),
	datac => \DUT|the_cpu_0|Mn_rot_step2\(10),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~16_combout\);

-- Location: LCFF_X34_Y24_N5
\DUT|the_cpu_0|A_rot[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~16_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(26));

-- Location: LCCOMB_X32_Y20_N18
\DUT|the_cpu_0|E_rot_pass3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_rot~regout\,
	datab => \DUT|the_cpu_0|E_src2\(4),
	datac => \DUT|the_cpu_0|E_ctrl_shift_rot_left~regout\,
	datad => \DUT|the_cpu_0|E_src2\(3),
	combout => \DUT|the_cpu_0|E_rot_pass3~0_combout\);

-- Location: LCFF_X32_Y20_N19
\DUT|the_cpu_0|M_rot_pass3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_pass3~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_pass3~regout\);

-- Location: LCFF_X33_Y20_N29
\DUT|the_cpu_0|A_rot_pass3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_pass3~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_pass3~regout\);

-- Location: LCCOMB_X32_Y20_N30
\DUT|the_cpu_0|D_ctrl_shift_rot_right~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(14),
	datab => \DUT|the_cpu_0|Equal171~1_combout\,
	datac => \DUT|the_cpu_0|Equal171~0_combout\,
	datad => \DUT|the_cpu_0|Equal154~4_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCFF_X32_Y20_N31
\DUT|the_cpu_0|E_ctrl_shift_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_shift_rot_right~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\);

-- Location: LCCOMB_X36_Y24_N28
\DUT|the_cpu_0|E_rot_sel_fill3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(3),
	datac => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datad => \DUT|the_cpu_0|E_src2\(4),
	combout => \DUT|the_cpu_0|E_rot_sel_fill3~0_combout\);

-- Location: LCFF_X36_Y24_N29
\DUT|the_cpu_0|M_rot_sel_fill3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_sel_fill3~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_sel_fill3~regout\);

-- Location: LCFF_X34_Y24_N23
\DUT|the_cpu_0|A_rot_sel_fill3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_sel_fill3~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_sel_fill3~regout\);

-- Location: LCCOMB_X34_Y24_N6
\DUT|the_cpu_0|A_shift_rot_result~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_mask\(2),
	datab => \DUT|the_cpu_0|A_rot_pass3~regout\,
	datad => \DUT|the_cpu_0|A_rot_sel_fill3~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~32_combout\);

-- Location: LCCOMB_X34_Y24_N28
\DUT|the_cpu_0|A_shift_rot_result~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_rot\(26),
	datad => \DUT|the_cpu_0|A_shift_rot_result~32_combout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~33_combout\);

-- Location: LCFF_X34_Y24_N29
\DUT|the_cpu_0|A_shift_rot_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~33_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(26));

-- Location: LCCOMB_X31_Y19_N10
\DUT|the_cpu_0|M_ctrl_mem_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(0),
	datab => \DUT|the_cpu_0|E_iw\(2),
	datad => \DUT|the_cpu_0|E_iw\(1),
	combout => \DUT|the_cpu_0|M_ctrl_mem_nxt~0_combout\);

-- Location: LCFF_X31_Y19_N11
\DUT|the_cpu_0|M_ctrl_mem\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_ctrl_mem_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_mem~regout\);

-- Location: LCCOMB_X34_Y19_N10
\DUT|the_cpu_0|A_dc_fill_dp_offset_nxt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_want_fill~regout\,
	datab => \DUT|the_cpu_0|A_dc_fill_has_started~regout\,
	datac => \DUT|the_cpu_0|A_dc_fill_dp_offset\(0),
	datad => \DUT|the_cpu_0|A_dc_wb_active~regout\,
	combout => \DUT|the_cpu_0|A_dc_fill_dp_offset_nxt[0]~1_combout\);

-- Location: LCFF_X34_Y19_N11
\DUT|the_cpu_0|A_dc_fill_dp_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_fill_dp_offset_nxt[0]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_rd_data_cnt[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_fill_dp_offset\(0));

-- Location: LCFF_X33_Y17_N7
\DUT|the_cpu_0|A_mem_baddr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(3));

-- Location: LCCOMB_X33_Y19_N4
\DUT|the_cpu_0|A_dc_fill_byte_en~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_dp_offset\(1),
	datab => \DUT|the_cpu_0|A_mem_baddr\(2),
	datac => \DUT|the_cpu_0|A_dc_fill_dp_offset\(0),
	datad => \DUT|the_cpu_0|A_mem_baddr\(3),
	combout => \DUT|the_cpu_0|A_dc_fill_byte_en~0_combout\);

-- Location: LCCOMB_X33_Y19_N22
\DUT|the_cpu_0|A_dc_fill_byte_en~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_dp_offset\(2),
	datab => \DUT|the_cpu_0|A_mem_baddr\(4),
	datac => \DUT|the_cpu_0|A_dc_fill_byte_en~0_combout\,
	datad => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	combout => \DUT|the_cpu_0|A_dc_fill_byte_en~1_combout\);

-- Location: LCCOMB_X33_Y19_N6
\DUT|the_cpu_0|A_dc_fill_byte_en~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_st~regout\,
	datad => \DUT|the_cpu_0|A_dc_fill_byte_en~1_combout\,
	combout => \DUT|the_cpu_0|A_dc_fill_byte_en~2_combout\);

-- Location: LCCOMB_X31_Y23_N2
\DUT|the_cpu_0|E_mem_byte_en[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(4),
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[2]~4_combout\,
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[1]~2_combout\,
	datad => \DUT|the_cpu_0|E_iw\(3),
	combout => \DUT|the_cpu_0|E_mem_byte_en[3]~4_combout\);

-- Location: LCFF_X31_Y23_N3
\DUT|the_cpu_0|M_mem_byte_en[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_mem_byte_en[3]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_mem_byte_en\(3));

-- Location: LCFF_X35_Y18_N13
\DUT|the_cpu_0|A_mem_byte_en[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_mem_byte_en\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_byte_en\(3));

-- Location: LCCOMB_X36_Y17_N14
\DUT|the_cpu_0|dc_data_wr_port_byte_en[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_data_wr_port_byte_en[3]~6_combout\,
	datab => \DUT|the_cpu_0|A_dc_fill_byte_en~2_combout\,
	datac => \DUT|the_cpu_0|A_mem_byte_en\(3),
	datad => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_byte_en[3]~7_combout\);

-- Location: LCFF_X29_Y24_N3
\DUT|the_cpu_0|E_src2_reg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[25]~101_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(25));

-- Location: LCFF_X33_Y18_N19
\DUT|the_cpu_0|M_st_data[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[25]~1_combout\,
	sdata => \DUT|the_cpu_0|E_src2_reg\(25),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_iw\(4),
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(25));

-- Location: LCFF_X35_Y18_N5
\DUT|the_cpu_0|A_st_data[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(25),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(25));

-- Location: LCCOMB_X35_Y18_N4
\DUT|the_cpu_0|dc_data_wr_port_data[25]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(25),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_st_data\(25),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[25]~50_combout\);

-- Location: LCCOMB_X35_Y18_N0
\DUT|the_cpu_0|dc_data_wr_port_data[25]~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(25),
	datab => \DUT|the_cpu_0|dc_data_wr_port_data[25]~50_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[25]~51_combout\);

-- Location: LCFF_X31_Y24_N19
\DUT|the_cpu_0|E_src2_reg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[26]~100_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(26));

-- Location: LCFF_X33_Y18_N13
\DUT|the_cpu_0|M_st_data[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[26]~2_combout\,
	sdata => \DUT|the_cpu_0|E_src2_reg\(26),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_iw\(4),
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(26));

-- Location: LCFF_X35_Y18_N3
\DUT|the_cpu_0|A_st_data[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(26),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(26));

-- Location: LCCOMB_X35_Y18_N2
\DUT|the_cpu_0|dc_data_wr_port_data[26]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_st_data\(26),
	datac => \DUT|the_cpu_0|A_st_data\(26),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[26]~52_combout\);

-- Location: LCCOMB_X35_Y18_N14
\DUT|the_cpu_0|dc_data_wr_port_data[26]~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(26),
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|dc_data_wr_port_data[26]~52_combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[26]~53_combout\);

-- Location: LCCOMB_X41_Y15_N30
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~195_combout\ = ((\DUT|the_nios_system_clock_1|slave_readdata\(11)) # (!\DUT|the_cpu_0|d_read~regout\)) # (!\DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(11),
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~195_combout\);

-- Location: LCCOMB_X49_Y16_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(13),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~31_combout\);

-- Location: LCFF_X49_Y16_N15
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~31_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(13));

-- Location: LCFF_X50_Y15_N9
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X49_Y16_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~9_combout\);

-- Location: LCFF_X49_Y16_N21
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~9_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X32_Y18_N26
\DUT|the_cpu_0|E_st_data[16]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2_reg\(16),
	datac => \DUT|the_cpu_0|E_iw\(4),
	datad => \DUT|the_cpu_0|E_src2_reg\(0),
	combout => \DUT|the_cpu_0|E_st_data[16]~0_combout\);

-- Location: LCFF_X32_Y18_N27
\DUT|the_cpu_0|M_st_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_st_data[16]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(16));

-- Location: LCFF_X32_Y18_N3
\DUT|the_cpu_0|A_st_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(16));

-- Location: LCCOMB_X34_Y18_N16
\DUT|the_cpu_0|d_writedata[16]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datab => \DUT|the_cpu_0|A_st_data\(16),
	datad => \DUT|the_cpu_0|M_st_data\(16),
	combout => \DUT|the_cpu_0|d_writedata[16]~8_combout\);

-- Location: LCCOMB_X50_Y15_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(18),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: LCFF_X50_Y15_N21
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X36_Y18_N18
\DUT|the_cpu_0|d_writedata[24]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_data\(24),
	datab => \DUT|the_cpu_0|M_st_data\(24),
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_writedata[24]~16_combout\);

-- Location: LCCOMB_X36_Y18_N20
\DUT|the_cpu_0|d_writedata[25]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(25),
	datab => \DUT|the_cpu_0|A_st_data\(25),
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_writedata[25]~17_combout\);

-- Location: M4K_X26_Y26
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|dc_data_wr_port_en~combout\,
	portbrewe => VCC,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\,
	portabyteenamasks => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y22_N10
\DUT|the_cpu_0|A_dc_rd_data[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(12),
	combout => \DUT|the_cpu_0|A_dc_rd_data[12]~feeder_combout\);

-- Location: LCFF_X34_Y22_N11
\DUT|the_cpu_0|A_dc_rd_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(12));

-- Location: LCCOMB_X27_Y18_N10
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_rd_data\(12),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(12),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[12]~12_combout\);

-- Location: LCFF_X27_Y18_N11
\DUT|the_cpu_0|A_dc_xfer_wr_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[12]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(12));

-- Location: LCCOMB_X28_Y20_N10
\DUT|the_cpu_0|A_dc_rd_data[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \DUT|the_cpu_0|A_dc_rd_data[13]~feeder_combout\);

-- Location: LCFF_X28_Y20_N11
\DUT|the_cpu_0|A_dc_rd_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[13]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(13));

-- Location: LCCOMB_X28_Y20_N16
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(13),
	datac => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datad => \DUT|the_cpu_0|A_dc_rd_data\(13),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[13]~13_combout\);

-- Location: LCFF_X28_Y20_N17
\DUT|the_cpu_0|A_dc_xfer_wr_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[13]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(13));

-- Location: LCCOMB_X35_Y21_N4
\DUT|the_cpu_0|A_dc_rd_data[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(14),
	combout => \DUT|the_cpu_0|A_dc_rd_data[14]~feeder_combout\);

-- Location: LCFF_X35_Y21_N5
\DUT|the_cpu_0|A_dc_rd_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[14]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(14));

-- Location: LCCOMB_X35_Y21_N28
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(14),
	datac => \DUT|the_cpu_0|A_dc_rd_data\(14),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[14]~14_combout\);

-- Location: LCFF_X35_Y21_N29
\DUT|the_cpu_0|A_dc_xfer_wr_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[14]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(14));

-- Location: LCCOMB_X34_Y20_N8
\DUT|the_cpu_0|A_dc_rd_data[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \DUT|the_cpu_0|A_dc_rd_data[15]~feeder_combout\);

-- Location: LCFF_X34_Y20_N9
\DUT|the_cpu_0|A_dc_rd_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[15]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(15));

-- Location: LCCOMB_X34_Y20_N16
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_rd_data\(15),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(15),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[15]~15_combout\);

-- Location: LCFF_X34_Y20_N17
\DUT|the_cpu_0|A_dc_xfer_wr_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[15]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(15));

-- Location: LCCOMB_X32_Y18_N2
\DUT|the_cpu_0|dc_data_wr_port_data[16]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_st_data\(16),
	datac => \DUT|the_cpu_0|A_st_data\(16),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[16]~32_combout\);

-- Location: LCCOMB_X36_Y17_N30
\DUT|the_cpu_0|dc_data_wr_port_data[16]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datac => \DUT|the_cpu_0|dc_data_wr_port_data[16]~32_combout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(16),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[16]~33_combout\);

-- Location: LCCOMB_X35_Y17_N20
\DUT|the_cpu_0|dc_data_wr_port_byte_en[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_mem_byte_en\(2),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_mem_byte_en\(2),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_byte_en[2]~4_combout\);

-- Location: LCCOMB_X36_Y17_N8
\DUT|the_cpu_0|dc_data_wr_port_byte_en[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_byte_en\(2),
	datab => \DUT|the_cpu_0|A_dc_fill_byte_en~2_combout\,
	datac => \DUT|the_cpu_0|dc_data_wr_port_byte_en[2]~4_combout\,
	datad => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_byte_en[2]~5_combout\);

-- Location: LCCOMB_X30_Y22_N22
\DUT|the_cpu_0|D_src2_reg[17]~83\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[17]~82_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(17),
	datad => \DUT|the_cpu_0|W_wr_data\(17),
	combout => \DUT|the_cpu_0|D_src2_reg[17]~83_combout\);

-- Location: LCCOMB_X30_Y22_N20
\DUT|the_cpu_0|D_src2_reg[17]~109\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(17),
	datab => \DUT|the_cpu_0|D_src2_reg[17]~83_combout\,
	datac => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	combout => \DUT|the_cpu_0|D_src2_reg[17]~109_combout\);

-- Location: LCFF_X30_Y22_N21
\DUT|the_cpu_0|E_src2_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[17]~109_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(17));

-- Location: LCCOMB_X36_Y18_N4
\DUT|the_cpu_0|E_st_data[17]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(4),
	datab => \DUT|the_cpu_0|E_src2_reg\(17),
	datad => \DUT|the_cpu_0|E_src2_reg\(1),
	combout => \DUT|the_cpu_0|E_st_data[17]~1_combout\);

-- Location: LCFF_X36_Y18_N5
\DUT|the_cpu_0|M_st_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_st_data[17]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(17));

-- Location: LCFF_X35_Y17_N29
\DUT|the_cpu_0|A_st_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(17),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(17));

-- Location: LCCOMB_X35_Y17_N28
\DUT|the_cpu_0|dc_data_wr_port_data[17]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(17),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_st_data\(17),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[17]~34_combout\);

-- Location: LCCOMB_X40_Y14_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~92_combout\ & (!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\ & 
-- (!\DUT|the_cpu_0_data_master|r_2~5_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~92_combout\,
	datab => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datac => \DUT|the_cpu_0_data_master|r_2~5_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~84_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\);

-- Location: LCCOMB_X41_Y19_N4
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) # 
-- (!\DUT|the_jtag_uart_0|wr_rfifo~combout\)))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (!\DUT|the_jtag_uart_0|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X41_Y19_N6
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ (((\DUT|the_jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((GND))))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (\DUT|the_jtag_uart_0|wr_rfifo~combout\)) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X41_Y19_N22
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (\DUT|the_jtag_uart_0|fifo_rd~1_combout\ $ 
-- (((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\))))) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & 
-- \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \DUT|the_jtag_uart_0|fifo_rd~1_combout\,
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: LCFF_X41_Y19_N7
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCCOMB_X42_Y17_N2
\DUT|the_jtag_uart_0|Add1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~7_combout\ = ((\DUT|the_jtag_uart_0|read_0~regout\ & ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)))) # (!\DUT|the_jtag_uart_0|read_0~regout\ & 
-- (\DUT|the_jtag_uart_0|Add1~2_combout\))) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|Add1~2_combout\,
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \DUT|the_jtag_uart_0|read_0~regout\,
	datad => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	combout => \DUT|the_jtag_uart_0|Add1~7_combout\);

-- Location: LCCOMB_X42_Y17_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~110_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\ & (\DUT|the_jtag_uart_0|Add1~7_combout\ & ((\DUT|the_nios_system_clock_1|slave_readdata\(1)) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(1),
	datad => \DUT|the_jtag_uart_0|Add1~7_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~110_combout\);

-- Location: LCCOMB_X36_Y18_N0
\DUT|the_cpu_0|d_writedata[17]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_data\(17),
	datab => \DUT|the_cpu_0|M_st_data\(17),
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_writedata[17]~9_combout\);

-- Location: LCCOMB_X30_Y20_N28
\DUT|the_cpu_0|E_logic_result[18]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(18),
	datab => \DUT|the_cpu_0|E_logic_op\(0),
	datac => \DUT|the_cpu_0|E_src1\(18),
	datad => \DUT|the_cpu_0|E_logic_op\(1),
	combout => \DUT|the_cpu_0|E_logic_result[18]~8_combout\);

-- Location: LCCOMB_X29_Y22_N20
\DUT|the_cpu_0|D_src2[17]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	datab => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	datac => \DUT|the_cpu_0|D_iw\(7),
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2[17]~27_combout\);

-- Location: LCCOMB_X30_Y22_N4
\DUT|the_cpu_0|D_src2[17]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[17]~109_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	datad => \DUT|the_cpu_0|D_src2[17]~27_combout\,
	combout => \DUT|the_cpu_0|D_src2[17]~28_combout\);

-- Location: LCFF_X30_Y22_N5
\DUT|the_cpu_0|E_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[17]~28_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(17));

-- Location: LCCOMB_X30_Y22_N28
\DUT|the_cpu_0|Add17|auto_generated|_~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2\(17),
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~25_combout\);

-- Location: LCCOMB_X31_Y22_N16
\DUT|the_cpu_0|Add17|auto_generated|result_int[17]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~26_combout\,
	datab => \DUT|the_cpu_0|E_src1\(16),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[16]~33\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[17]~34_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[17]~35\);

-- Location: LCCOMB_X31_Y22_N20
\DUT|the_cpu_0|Add17|auto_generated|result_int[19]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~24_combout\,
	datab => \DUT|the_cpu_0|E_src1\(18),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[18]~37\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[19]~38_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[19]~39\);

-- Location: LCCOMB_X30_Y20_N10
\DUT|the_cpu_0|E_alu_result[18]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_extra_pc\(16),
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[19]~38_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	datad => \DUT|the_cpu_0|E_alu_result~0_combout\,
	combout => \DUT|the_cpu_0|E_alu_result[18]~9_combout\);

-- Location: LCCOMB_X30_Y20_N16
\DUT|the_cpu_0|E_alu_result[18]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datab => \DUT|the_cpu_0|E_logic_result[18]~8_combout\,
	datad => \DUT|the_cpu_0|E_alu_result[18]~9_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(18));

-- Location: LCFF_X30_Y20_N17
\DUT|the_cpu_0|M_alu_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(18),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(18));

-- Location: LCCOMB_X30_Y20_N2
\DUT|the_cpu_0|D_src2_reg[18]~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[18]~87_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(18),
	combout => \DUT|the_cpu_0|D_src2_reg[18]~80_combout\);

-- Location: LCCOMB_X30_Y20_N4
\DUT|the_cpu_0|D_src2_reg[18]~81\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|W_wr_data\(18),
	datad => \DUT|the_cpu_0|D_src2_reg[18]~80_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[18]~81_combout\);

-- Location: LCCOMB_X30_Y20_N22
\DUT|the_cpu_0|D_src2_reg[18]~108\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(18),
	datab => \DUT|the_cpu_0|D_src2_reg[18]~81_combout\,
	datac => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	combout => \DUT|the_cpu_0|D_src2_reg[18]~108_combout\);

-- Location: LCFF_X30_Y20_N23
\DUT|the_cpu_0|E_src2_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[18]~108_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(18));

-- Location: LCCOMB_X35_Y17_N14
\DUT|the_cpu_0|E_st_data[18]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(4),
	datac => \DUT|the_cpu_0|E_src2_reg\(18),
	datad => \DUT|the_cpu_0|E_src2_reg\(2),
	combout => \DUT|the_cpu_0|E_st_data[18]~2_combout\);

-- Location: LCFF_X35_Y17_N15
\DUT|the_cpu_0|M_st_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_st_data[18]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(18));

-- Location: LCFF_X35_Y17_N25
\DUT|the_cpu_0|A_st_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(18),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(18));

-- Location: LCCOMB_X35_Y17_N24
\DUT|the_cpu_0|dc_data_wr_port_data[18]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_st_data\(18),
	datac => \DUT|the_cpu_0|A_st_data\(18),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[18]~36_combout\);

-- Location: LCCOMB_X36_Y17_N10
\DUT|the_cpu_0|dc_data_wr_port_data[18]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datac => \DUT|the_cpu_0|d_readdata_d1\(18),
	datad => \DUT|the_cpu_0|dc_data_wr_port_data[18]~36_combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[18]~37_combout\);

-- Location: LCFF_X42_Y15_N21
\DUT|the_nios_system_clock_1|slave_readdata_p1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(3),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(3));

-- Location: LCFF_X38_Y16_N15
\DUT|the_nios_system_clock_1|slave_readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(3));

-- Location: LCCOMB_X42_Y17_N10
\DUT|the_jtag_uart_0|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~1_cout\ = CARRY(!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	cout => \DUT|the_jtag_uart_0|Add1~1_cout\);

-- Location: LCCOMB_X42_Y17_N16
\DUT|the_jtag_uart_0|Add1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~9_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & ((\DUT|the_jtag_uart_0|Add1~5\) # (GND))) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (!\DUT|the_jtag_uart_0|Add1~5\))
-- \DUT|the_jtag_uart_0|Add1~10\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # (!\DUT|the_jtag_uart_0|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|Add1~5\,
	combout => \DUT|the_jtag_uart_0|Add1~9_combout\,
	cout => \DUT|the_jtag_uart_0|Add1~10\);

-- Location: LCCOMB_X41_Y19_N8
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((VCC)))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # (!\DUT|the_jtag_uart_0|wr_rfifo~combout\)))))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (!\DUT|the_jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X41_Y19_N10
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ (((\DUT|the_jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # ((GND))))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (\DUT|the_jtag_uart_0|wr_rfifo~combout\)) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCFF_X41_Y19_N11
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCCOMB_X42_Y17_N8
\DUT|the_jtag_uart_0|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~20_combout\ = ((\DUT|the_jtag_uart_0|read_0~regout\ & ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)))) # (!\DUT|the_jtag_uart_0|read_0~regout\ & 
-- (\DUT|the_jtag_uart_0|Add1~9_combout\))) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|read_0~regout\,
	datab => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datac => \DUT|the_jtag_uart_0|Add1~9_combout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	combout => \DUT|the_jtag_uart_0|Add1~20_combout\);

-- Location: LCCOMB_X38_Y16_N14
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~191_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\ & (\DUT|the_jtag_uart_0|Add1~20_combout\ & ((\DUT|the_nios_system_clock_1|slave_readdata\(3)) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(3),
	datad => \DUT|the_jtag_uart_0|Add1~20_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~191_combout\);

-- Location: LCCOMB_X38_Y16_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(19) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~190_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~191_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~34_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~190_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~191_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~34_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(19));

-- Location: LCFF_X38_Y16_N11
\DUT|the_cpu_0|d_readdata_d1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(19),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(19));

-- Location: LCCOMB_X36_Y17_N12
\DUT|the_cpu_0|dc_data_wr_port_data[19]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_data_wr_port_data[19]~38_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(19),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[19]~39_combout\);

-- Location: LCCOMB_X42_Y15_N0
\DUT|the_nios_system_clock_1|slave_readdata_p1[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_readdata_p1[4]~feeder_combout\ = \DUT|the_sdram_0|za_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(4),
	combout => \DUT|the_nios_system_clock_1|slave_readdata_p1[4]~feeder_combout\);

-- Location: LCFF_X42_Y15_N1
\DUT|the_nios_system_clock_1|slave_readdata_p1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_readdata_p1[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(4));

-- Location: LCFF_X38_Y16_N27
\DUT|the_nios_system_clock_1|slave_readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(4));

-- Location: LCCOMB_X40_Y14_N14
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~92_combout\ & (!\DUT|the_cpu_0_data_master|r_3~1_combout\ & (!\DUT|the_cpu_0_data_master|r_2~5_combout\ & 
-- !\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~92_combout\,
	datab => \DUT|the_cpu_0_data_master|r_3~1_combout\,
	datac => \DUT|the_cpu_0_data_master|r_2~5_combout\,
	datad => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\);

-- Location: LCCOMB_X38_Y16_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~178_combout\ = (\DUT|the_jtag_uart_0|Add1~19_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\ & ((\DUT|the_nios_system_clock_1|slave_readdata\(4)) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|Add1~19_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(4),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~99_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~178_combout\);

-- Location: LCCOMB_X25_Y22_N6
\DUT|the_cpu_0|D_src2_reg[20]~106\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[20]~77_combout\,
	datab => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datac => \DUT|the_cpu_0|E_alu_result\(20),
	datad => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	combout => \DUT|the_cpu_0|D_src2_reg[20]~106_combout\);

-- Location: LCFF_X25_Y22_N7
\DUT|the_cpu_0|E_src2_reg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[20]~106_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(20));

-- Location: LCCOMB_X33_Y20_N26
\DUT|the_cpu_0|E_st_data[20]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2_reg\(4),
	datac => \DUT|the_cpu_0|E_iw\(4),
	datad => \DUT|the_cpu_0|E_src2_reg\(20),
	combout => \DUT|the_cpu_0|E_st_data[20]~4_combout\);

-- Location: LCFF_X33_Y20_N27
\DUT|the_cpu_0|M_st_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_st_data[20]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(20));

-- Location: LCFF_X35_Y17_N7
\DUT|the_cpu_0|A_st_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(20),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(20));

-- Location: LCCOMB_X34_Y18_N20
\DUT|the_cpu_0|d_writedata[20]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datab => \DUT|the_cpu_0|M_st_data\(20),
	datad => \DUT|the_cpu_0|A_st_data\(20),
	combout => \DUT|the_cpu_0|d_writedata[20]~12_combout\);

-- Location: LCCOMB_X32_Y22_N2
\DUT|the_cpu_0|D_src2_reg[21]~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[21]~78_combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[21]~74_combout\);

-- Location: LCCOMB_X23_Y16_N30
\DUT|the_cpu_0|F_iw[10]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_iw[10]~22_combout\);

-- Location: LCFF_X23_Y16_N31
\DUT|the_cpu_0|D_iw[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[10]~22_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(10));

-- Location: LCCOMB_X29_Y22_N30
\DUT|the_cpu_0|D_src2[20]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datab => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	datac => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	datad => \DUT|the_cpu_0|D_iw\(10),
	combout => \DUT|the_cpu_0|D_src2[20]~21_combout\);

-- Location: LCCOMB_X25_Y22_N4
\DUT|the_cpu_0|D_src2[20]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[20]~106_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	datac => \DUT|the_cpu_0|D_src2[20]~21_combout\,
	combout => \DUT|the_cpu_0|D_src2[20]~22_combout\);

-- Location: LCFF_X25_Y22_N5
\DUT|the_cpu_0|E_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[20]~22_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(20));

-- Location: LCCOMB_X25_Y22_N22
\DUT|the_cpu_0|Add17|auto_generated|_~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2\(20),
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~22_combout\);

-- Location: LCCOMB_X24_Y22_N22
\DUT|the_cpu_0|Add17|auto_generated|_~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(19),
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~23_combout\);

-- Location: LCCOMB_X31_Y22_N22
\DUT|the_cpu_0|Add17|auto_generated|result_int[20]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(19),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~23_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[19]~39\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[20]~40_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[20]~41\);

-- Location: LCCOMB_X31_Y22_N26
\DUT|the_cpu_0|Add17|auto_generated|result_int[22]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~21_combout\,
	datab => \DUT|the_cpu_0|E_src1\(21),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[21]~43\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[22]~44_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[22]~45\);

-- Location: LCCOMB_X23_Y18_N20
\DUT|the_cpu_0|D_extra_pc[19]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_bht_data\(1),
	datab => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	datac => \DUT|the_cpu_0|Add1~20_combout\,
	datad => \DUT|the_cpu_0|D_pc_plus_one\(19),
	combout => \DUT|the_cpu_0|D_extra_pc[19]~5_combout\);

-- Location: LCFF_X23_Y18_N21
\DUT|the_cpu_0|E_extra_pc[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[19]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(19));

-- Location: LCCOMB_X32_Y22_N20
\DUT|the_cpu_0|E_alu_result[21]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[22]~44_combout\,
	datac => \DUT|the_cpu_0|E_extra_pc\(19),
	datad => \DUT|the_cpu_0|E_alu_result~0_combout\,
	combout => \DUT|the_cpu_0|E_alu_result[21]~6_combout\);

-- Location: LCCOMB_X32_Y22_N8
\DUT|the_cpu_0|E_alu_result[21]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[21]~5_combout\,
	datab => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datac => \DUT|the_cpu_0|E_alu_result[21]~6_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(21));

-- Location: LCFF_X32_Y22_N9
\DUT|the_cpu_0|M_alu_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(21),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(21));

-- Location: LCCOMB_X32_Y22_N4
\DUT|the_cpu_0|D_src2_reg[21]~75\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~74_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(21),
	datad => \DUT|the_cpu_0|W_wr_data\(21),
	combout => \DUT|the_cpu_0|D_src2_reg[21]~75_combout\);

-- Location: LCCOMB_X28_Y22_N0
\DUT|the_cpu_0|D_src2_reg[21]~105\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(21),
	datab => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~75_combout\,
	datad => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	combout => \DUT|the_cpu_0|D_src2_reg[21]~105_combout\);

-- Location: LCFF_X28_Y22_N1
\DUT|the_cpu_0|E_src2_reg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[21]~105_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(21));

-- Location: LCCOMB_X35_Y18_N20
\DUT|the_cpu_0|E_st_data[21]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2_reg\(5),
	datab => \DUT|the_cpu_0|E_src2_reg\(21),
	datad => \DUT|the_cpu_0|E_iw\(4),
	combout => \DUT|the_cpu_0|E_st_data[21]~5_combout\);

-- Location: LCFF_X35_Y18_N21
\DUT|the_cpu_0|M_st_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_st_data[21]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(21));

-- Location: LCFF_X35_Y18_N25
\DUT|the_cpu_0|A_st_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(21),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(21));

-- Location: LCCOMB_X35_Y18_N24
\DUT|the_cpu_0|dc_data_wr_port_data[21]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(21),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_st_data\(21),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[21]~42_combout\);

-- Location: LCCOMB_X34_Y18_N22
\DUT|the_cpu_0|d_writedata[21]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datab => \DUT|the_cpu_0|A_st_data\(21),
	datad => \DUT|the_cpu_0|M_st_data\(21),
	combout => \DUT|the_cpu_0|d_writedata[21]~13_combout\);

-- Location: LCCOMB_X42_Y15_N16
\DUT|the_nios_system_clock_1|slave_readdata_p1[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_readdata_p1[6]~feeder_combout\ = \DUT|the_sdram_0|za_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(6),
	combout => \DUT|the_nios_system_clock_1|slave_readdata_p1[6]~feeder_combout\);

-- Location: LCFF_X42_Y15_N17
\DUT|the_nios_system_clock_1|slave_readdata_p1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_readdata_p1[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(6));

-- Location: LCFF_X41_Y17_N27
\DUT|the_nios_system_clock_1|slave_readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(6));

-- Location: LCCOMB_X41_Y17_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~149_combout\ = (\DUT|the_jtag_uart_0|Add1~17_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\ & ((\DUT|the_nios_system_clock_1|slave_readdata\(6)) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|Add1~17_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(6),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~149_combout\);

-- Location: LCFF_X28_Y24_N31
\DUT|the_cpu_0|E_src2_reg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[22]~104_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(22));

-- Location: LCCOMB_X34_Y21_N10
\DUT|the_cpu_0|E_st_data[22]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(4),
	datac => \DUT|the_cpu_0|E_src2_reg\(22),
	datad => \DUT|the_cpu_0|E_src2_reg\(6),
	combout => \DUT|the_cpu_0|E_st_data[22]~6_combout\);

-- Location: LCFF_X34_Y21_N11
\DUT|the_cpu_0|M_st_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_st_data[22]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(22));

-- Location: LCFF_X35_Y18_N7
\DUT|the_cpu_0|A_st_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(22),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(22));

-- Location: LCCOMB_X34_Y18_N8
\DUT|the_cpu_0|d_writedata[22]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datab => \DUT|the_cpu_0|M_st_data\(22),
	datad => \DUT|the_cpu_0|A_st_data\(22),
	combout => \DUT|the_cpu_0|d_writedata[22]~14_combout\);

-- Location: LCCOMB_X30_Y21_N20
\DUT|the_cpu_0|E_st_data[23]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2_reg\(23),
	datac => \DUT|the_cpu_0|E_iw\(4),
	datad => \DUT|the_cpu_0|E_src2_reg\(7),
	combout => \DUT|the_cpu_0|E_st_data[23]~7_combout\);

-- Location: LCFF_X30_Y21_N21
\DUT|the_cpu_0|M_st_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_st_data[23]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(23));

-- Location: LCFF_X35_Y18_N19
\DUT|the_cpu_0|A_st_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(23),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(23));

-- Location: LCCOMB_X35_Y18_N18
\DUT|the_cpu_0|dc_data_wr_port_data[23]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(23),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_st_data\(23),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[23]~46_combout\);

-- Location: LCCOMB_X34_Y18_N10
\DUT|the_cpu_0|d_writedata[23]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datab => \DUT|the_cpu_0|M_st_data\(23),
	datad => \DUT|the_cpu_0|A_st_data\(23),
	combout => \DUT|the_cpu_0|d_writedata[23]~15_combout\);

-- Location: M4K_X26_Y25
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|dc_data_wr_port_en~combout\,
	portbrewe => VCC,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBADDR_bus\,
	portabyteenamasks => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y20_N30
\DUT|the_cpu_0|A_dc_rd_data[21]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(21),
	combout => \DUT|the_cpu_0|A_dc_rd_data[21]~feeder_combout\);

-- Location: LCFF_X28_Y20_N31
\DUT|the_cpu_0|A_dc_rd_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[21]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(21));

-- Location: LCCOMB_X28_Y20_N20
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[21]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(21),
	datac => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datad => \DUT|the_cpu_0|A_dc_rd_data\(21),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[21]~21_combout\);

-- Location: LCFF_X28_Y20_N21
\DUT|the_cpu_0|A_dc_xfer_wr_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[21]~21_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(21));

-- Location: LCCOMB_X34_Y23_N4
\DUT|the_cpu_0|A_dc_rd_data[22]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \DUT|the_cpu_0|A_dc_rd_data[22]~feeder_combout\);

-- Location: LCFF_X34_Y23_N5
\DUT|the_cpu_0|A_dc_rd_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[22]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(22));

-- Location: LCCOMB_X34_Y23_N22
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[22]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(22),
	datac => \DUT|the_cpu_0|A_dc_rd_data\(22),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[22]~22_combout\);

-- Location: LCFF_X34_Y23_N23
\DUT|the_cpu_0|A_dc_xfer_wr_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[22]~22_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(22));

-- Location: LCCOMB_X34_Y20_N18
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[23]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_rd_data\(23),
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[23]~23_combout\);

-- Location: LCFF_X34_Y20_N19
\DUT|the_cpu_0|A_dc_xfer_wr_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[23]~23_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(23));

-- Location: LCCOMB_X40_Y14_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~113_combout\ = (!\DUT|the_cpu_0_data_master|r_2~5_combout\ & !\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_data_master|r_2~5_combout\,
	datac => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~113_combout\);

-- Location: LCCOMB_X40_Y14_N18
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~114_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~92_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~84_combout\ & 
-- (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~113_combout\ & !\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~92_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~84_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~113_combout\,
	datad => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~114_combout\);

-- Location: LCCOMB_X42_Y15_N2
\DUT|the_nios_system_clock_1|slave_readdata_p1[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_readdata_p1[12]~feeder_combout\ = \DUT|the_sdram_0|za_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(12),
	combout => \DUT|the_nios_system_clock_1|slave_readdata_p1[12]~feeder_combout\);

-- Location: LCFF_X42_Y15_N3
\DUT|the_nios_system_clock_1|slave_readdata_p1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_readdata_p1[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(12));

-- Location: LCFF_X43_Y15_N5
\DUT|the_nios_system_clock_1|slave_readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(12),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(12));

-- Location: LCCOMB_X43_Y15_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[28]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[28]~181_combout\ = (!\DUT|the_cpu_0_data_master|r_2~6_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~114_combout\ & ((\DUT|the_nios_system_clock_1|slave_readdata\(12)) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~114_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(12),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[28]~181_combout\);

-- Location: LCCOMB_X43_Y15_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(28) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[28]~181_combout\ & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~31_combout\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[28]~181_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~31_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(28));

-- Location: LCFF_X43_Y15_N21
\DUT|the_cpu_0|d_readdata_d1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(28),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(28));

-- Location: LCCOMB_X34_Y22_N12
\DUT|the_cpu_0|D_src1_reg[28]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src1_reg[28]~43_combout\,
	datab => \DUT|the_cpu_0|E_alu_result\(28),
	datac => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datad => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[28]~44_combout\);

-- Location: LCFF_X34_Y22_N13
\DUT|the_cpu_0|E_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[28]~44_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(28));

-- Location: LCFF_X38_Y16_N5
\DUT|the_nios_system_clock_0|slave_readdata_p1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(4),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(4));

-- Location: LCFF_X38_Y16_N9
\DUT|the_nios_system_clock_0|slave_readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_readdata_p1\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(4));

-- Location: LCCOMB_X38_Y16_N20
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[20]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[20]~29_combout\ = (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~29_combout\ & ((\DUT|the_nios_system_clock_0|slave_readdata\(4)) # 
-- ((!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~29_combout\ & (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- ((\DUT|the_nios_system_clock_0|slave_readdata\(4)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~29_combout\,
	datab => \DUT|the_nios_system_clock_0|slave_readdata\(4),
	datac => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[20]~29_combout\);

-- Location: LCFF_X38_Y16_N21
\DUT|the_cpu_0|i_readdata_d1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[20]~29_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(20));

-- Location: M4K_X26_Y14
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|i_readdatavalid_d1~regout\,
	portbrewe => \DUT|the_cpu_0|F_stall~combout\,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N0
\DUT|the_cpu_0|E_valid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datad => \DUT|the_cpu_0|E_valid_from_D~regout\,
	combout => \DUT|the_cpu_0|E_valid~0_combout\);

-- Location: LCCOMB_X34_Y17_N8
\DUT|the_cpu_0|d_writedata[18]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datab => \DUT|the_cpu_0|M_st_data\(18),
	datad => \DUT|the_cpu_0|A_st_data\(18),
	combout => \DUT|the_cpu_0|d_writedata[18]~10_combout\);

-- Location: LCCOMB_X32_Y21_N28
\DUT|the_cpu_0|D_src1_reg[29]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src1_reg[29]~40_combout\,
	datab => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datac => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datad => \DUT|the_cpu_0|E_alu_result\(29),
	combout => \DUT|the_cpu_0|D_src1_reg[29]~41_combout\);

-- Location: LCFF_X32_Y21_N29
\DUT|the_cpu_0|E_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[29]~41_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(29));

-- Location: LCCOMB_X29_Y22_N14
\DUT|the_cpu_0|D_src2[29]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	datab => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	datac => \DUT|the_cpu_0|D_iw\(19),
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2[29]~3_combout\);

-- Location: LCCOMB_X33_Y20_N30
\DUT|the_cpu_0|D_src2[29]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	datab => \DUT|the_cpu_0|D_src2_reg[29]~97_combout\,
	datac => \DUT|the_cpu_0|D_src2[29]~3_combout\,
	combout => \DUT|the_cpu_0|D_src2[29]~4_combout\);

-- Location: LCFF_X33_Y20_N31
\DUT|the_cpu_0|E_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[29]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(29));

-- Location: LCCOMB_X32_Y21_N24
\DUT|the_cpu_0|E_logic_result[29]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(0),
	datab => \DUT|the_cpu_0|E_src1\(29),
	datac => \DUT|the_cpu_0|E_src2\(29),
	datad => \DUT|the_cpu_0|E_logic_op\(1),
	combout => \DUT|the_cpu_0|E_logic_result[29]~27_combout\);

-- Location: LCCOMB_X32_Y21_N10
\DUT|the_cpu_0|Add17|auto_generated|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datac => \DUT|the_cpu_0|E_src2\(29),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~13_combout\);

-- Location: LCCOMB_X31_Y21_N24
\DUT|the_cpu_0|Add17|auto_generated|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_src2\(28),
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~14_combout\);

-- Location: LCCOMB_X31_Y21_N2
\DUT|the_cpu_0|Add17|auto_generated|result_int[26]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~17_combout\,
	datab => \DUT|the_cpu_0|E_src1\(25),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[25]~51\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[26]~52_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[26]~53\);

-- Location: LCCOMB_X31_Y21_N4
\DUT|the_cpu_0|Add17|auto_generated|result_int[27]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~16_combout\,
	datab => \DUT|the_cpu_0|E_src1\(26),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[26]~53\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[27]~54_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[27]~55\);

-- Location: LCCOMB_X31_Y21_N6
\DUT|the_cpu_0|Add17|auto_generated|result_int[28]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(27),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~15_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[27]~55\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[28]~56_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[28]~57\);

-- Location: M4K_X26_Y15
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|i_readdatavalid_d1~regout\,
	portbrewe => \DUT|the_cpu_0|F_stall~combout\,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y20_N22
\DUT|the_cpu_0|F_iw_a_rf[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(28),
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datac => \DUT|the_cpu_0|F_stall~combout\,
	combout => \DUT|the_cpu_0|F_iw_a_rf[1]~1_combout\);

-- Location: LCCOMB_X36_Y18_N22
\DUT|the_cpu_0|d_writedata[26]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(26),
	datab => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datad => \DUT|the_cpu_0|A_st_data\(26),
	combout => \DUT|the_cpu_0|d_writedata[26]~18_combout\);

-- Location: LCCOMB_X31_Y24_N4
\DUT|the_cpu_0|A_dc_rd_data[26]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \DUT|the_cpu_0|A_dc_rd_data[26]~feeder_combout\);

-- Location: LCFF_X31_Y24_N5
\DUT|the_cpu_0|A_dc_rd_data[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[26]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(26));

-- Location: LCCOMB_X35_Y23_N22
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[26]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_rd_data\(26),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[26]~26_combout\);

-- Location: LCFF_X35_Y23_N23
\DUT|the_cpu_0|A_dc_xfer_wr_data[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[26]~26_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(26));

-- Location: LCCOMB_X42_Y15_N26
\DUT|the_nios_system_clock_1|slave_readdata_p1[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_readdata_p1[14]~feeder_combout\ = \DUT|the_sdram_0|za_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(14),
	combout => \DUT|the_nios_system_clock_1|slave_readdata_p1[14]~feeder_combout\);

-- Location: LCFF_X42_Y15_N27
\DUT|the_nios_system_clock_1|slave_readdata_p1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_readdata_p1[14]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(14));

-- Location: LCFF_X43_Y15_N9
\DUT|the_nios_system_clock_1|slave_readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(14));

-- Location: LCCOMB_X43_Y15_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[30]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[30]~152_combout\ = (!\DUT|the_cpu_0_data_master|r_2~6_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~114_combout\ & ((\DUT|the_nios_system_clock_1|slave_readdata\(14)) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~114_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(14),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[30]~152_combout\);

-- Location: LCCOMB_X43_Y15_N18
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[30]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(30) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[30]~152_combout\ & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~23_combout\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~23_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[30]~152_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(30));

-- Location: LCFF_X43_Y15_N19
\DUT|the_cpu_0|d_readdata_d1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(30),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(30));

-- Location: LCCOMB_X35_Y17_N26
\DUT|the_cpu_0|dc_data_wr_port_data[30]~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_data_wr_port_data[30]~56_combout\,
	datab => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(30),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[30]~57_combout\);

-- Location: LCFF_X32_Y24_N27
\DUT|the_cpu_0|E_src2_reg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[27]~99_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(27));

-- Location: LCFF_X33_Y18_N23
\DUT|the_cpu_0|M_st_data[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[27]~3_combout\,
	sdata => \DUT|the_cpu_0|E_src2_reg\(27),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_iw\(4),
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(27));

-- Location: LCCOMB_X36_Y18_N8
\DUT|the_cpu_0|d_writedata[27]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_data\(27),
	datab => \DUT|the_cpu_0|M_st_data\(27),
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_writedata[27]~19_combout\);

-- Location: M4K_X26_Y19
\DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|dc_data_wr_port_en~combout\,
	portbrewe => VCC,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBADDR_bus\,
	portabyteenamasks => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y22_N6
\DUT|the_cpu_0|A_dc_rd_data[28]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \DUT|the_cpu_0|A_dc_rd_data[28]~feeder_combout\);

-- Location: LCFF_X34_Y22_N7
\DUT|the_cpu_0|A_dc_rd_data[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[28]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(28));

-- Location: LCCOMB_X33_Y23_N22
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[28]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \DUT|the_cpu_0|A_dc_rd_data\(28),
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[28]~30_combout\);

-- Location: LCFF_X33_Y23_N23
\DUT|the_cpu_0|A_dc_xfer_wr_data[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[28]~30_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(28));

-- Location: LCCOMB_X35_Y22_N14
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[29]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_rd_data\(29),
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[29]~29_combout\);

-- Location: LCFF_X35_Y22_N15
\DUT|the_cpu_0|A_dc_xfer_wr_data[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[29]~29_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(29));

-- Location: LCCOMB_X35_Y21_N30
\DUT|the_cpu_0|A_dc_rd_data[30]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \DUT|the_cpu_0|A_dc_rd_data[30]~feeder_combout\);

-- Location: LCFF_X35_Y21_N31
\DUT|the_cpu_0|A_dc_rd_data[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[30]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(30));

-- Location: LCCOMB_X35_Y21_N20
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[30]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(30),
	datad => \DUT|the_cpu_0|A_dc_rd_data\(30),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[30]~28_combout\);

-- Location: LCFF_X35_Y21_N21
\DUT|the_cpu_0|A_dc_xfer_wr_data[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[30]~28_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(30));

-- Location: LCCOMB_X34_Y20_N22
\DUT|the_cpu_0|A_dc_rd_data[31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \DUT|the_cpu_0|A_dc_rd_data[31]~feeder_combout\);

-- Location: LCFF_X34_Y20_N23
\DUT|the_cpu_0|A_dc_rd_data[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[31]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(31));

-- Location: LCCOMB_X34_Y20_N20
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[31]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \DUT|the_cpu_0|A_dc_rd_data\(31),
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[31]~27_combout\);

-- Location: LCFF_X34_Y20_N21
\DUT|the_cpu_0|A_dc_xfer_wr_data[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[31]~27_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(31));

-- Location: LCCOMB_X31_Y15_N28
\DUT|the_cpu_0|A_dc_wb_update_av_writedata\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wr_data_cnt\(3),
	datab => \DUT|the_cpu_0|A_dc_wb_wr_starting~combout\,
	datac => \DUT|the_cpu_0|A_dc_wb_wr_active~regout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	combout => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\);

-- Location: LCCOMB_X31_Y15_N22
\DUT|the_cpu_0|d_writedata[27]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wr_data_cnt\(3),
	datab => \DUT|the_cpu_0|A_dc_wb_wr_starting~combout\,
	datac => \DUT|the_cpu_0|A_dc_wb_wr_active~regout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	combout => \DUT|the_cpu_0|d_writedata[27]~26_combout\);

-- Location: LCFF_X36_Y18_N9
\DUT|the_cpu_0|d_writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[27]~19_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(27),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(27));

-- Location: LCCOMB_X34_Y17_N24
\DUT|the_cpu_0|d_writedata[28]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_data\(28),
	datab => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datad => \DUT|the_cpu_0|M_st_data\(28),
	combout => \DUT|the_cpu_0|d_writedata[28]~20_combout\);

-- Location: LCFF_X34_Y17_N25
\DUT|the_cpu_0|d_writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[28]~20_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(28),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(28));

-- Location: LCCOMB_X34_Y17_N6
\DUT|the_cpu_0|d_writedata[29]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_data\(29),
	datab => \DUT|the_cpu_0|M_st_data\(29),
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_writedata[29]~21_combout\);

-- Location: LCFF_X34_Y17_N7
\DUT|the_cpu_0|d_writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[29]~21_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(29),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(29));

-- Location: LCCOMB_X27_Y22_N22
\DUT|the_cpu_0|D_src1_reg[30]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[30]~51_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(30),
	datad => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[30]~36_combout\);

-- Location: LCCOMB_X27_Y22_N24
\DUT|the_cpu_0|D_src1_reg[30]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|W_wr_data\(30),
	datad => \DUT|the_cpu_0|D_src1_reg[30]~36_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[30]~37_combout\);

-- Location: LCCOMB_X34_Y21_N12
\DUT|the_cpu_0|D_src1_reg[30]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(30),
	datab => \DUT|the_cpu_0|D_src1_reg[30]~37_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datad => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[30]~38_combout\);

-- Location: LCFF_X34_Y21_N13
\DUT|the_cpu_0|E_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[30]~38_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(30));

-- Location: LCCOMB_X25_Y18_N6
\DUT|the_cpu_0|F_iw[20]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \DUT|the_cpu_0|F_iw[20]~25_combout\);

-- Location: LCFF_X25_Y18_N7
\DUT|the_cpu_0|D_iw[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[20]~25_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(20));

-- Location: LCCOMB_X29_Y22_N12
\DUT|the_cpu_0|D_src2[30]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	datab => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	datac => \DUT|the_cpu_0|D_iw\(20),
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2[30]~1_combout\);

-- Location: LCCOMB_X34_Y21_N6
\DUT|the_cpu_0|D_src2[30]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_src2_reg[30]~96_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	datad => \DUT|the_cpu_0|D_src2[30]~1_combout\,
	combout => \DUT|the_cpu_0|D_src2[30]~2_combout\);

-- Location: LCFF_X34_Y21_N7
\DUT|the_cpu_0|E_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[30]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(30));

-- Location: LCCOMB_X31_Y21_N28
\DUT|the_cpu_0|E_logic_result[30]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(0),
	datab => \DUT|the_cpu_0|E_logic_op\(1),
	datac => \DUT|the_cpu_0|E_src1\(30),
	datad => \DUT|the_cpu_0|E_src2\(30),
	combout => \DUT|the_cpu_0|E_logic_result[30]~26_combout\);

-- Location: LCCOMB_X31_Y21_N10
\DUT|the_cpu_0|Add17|auto_generated|result_int[30]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(29),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~13_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[29]~59\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[30]~60_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[30]~61\);

-- Location: LCCOMB_X31_Y21_N12
\DUT|the_cpu_0|Add17|auto_generated|result_int[31]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|_~12_combout\,
	datab => \DUT|the_cpu_0|E_src1\(30),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[30]~61\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[31]~62_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[31]~63\);

-- Location: LCCOMB_X32_Y21_N20
\DUT|the_cpu_0|E_alu_result[30]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datab => \DUT|the_cpu_0|E_logic_result[30]~26_combout\,
	datac => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[31]~62_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(30));

-- Location: LCFF_X32_Y21_N21
\DUT|the_cpu_0|M_alu_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(30),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(30));

-- Location: LCCOMB_X35_Y21_N0
\DUT|the_cpu_0|M_inst_result[30]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(30),
	datad => \DUT|the_cpu_0|M_alu_result\(30),
	combout => \DUT|the_cpu_0|M_inst_result[30]~16_combout\);

-- Location: LCFF_X29_Y18_N11
\DUT|the_cpu_0|E_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_iw\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(13));

-- Location: LCFF_X29_Y18_N5
\DUT|the_cpu_0|E_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_iw\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(16));

-- Location: LCCOMB_X29_Y18_N26
\DUT|the_cpu_0|E_op_rdctl~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(15),
	datab => \DUT|the_cpu_0|E_iw\(13),
	datac => \DUT|the_cpu_0|E_iw\(16),
	datad => \DUT|the_cpu_0|E_iw\(11),
	combout => \DUT|the_cpu_0|E_op_rdctl~0_combout\);

-- Location: LCCOMB_X29_Y18_N20
\DUT|the_cpu_0|E_iw[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_iw\(14),
	combout => \DUT|the_cpu_0|E_iw[14]~feeder_combout\);

-- Location: LCFF_X29_Y18_N21
\DUT|the_cpu_0|E_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_iw[14]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(14));

-- Location: LCFF_X31_Y19_N13
\DUT|the_cpu_0|E_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_iw\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(0));

-- Location: LCCOMB_X31_Y19_N12
\DUT|the_cpu_0|Equal209~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(1),
	datab => \DUT|the_cpu_0|E_iw\(2),
	datac => \DUT|the_cpu_0|E_iw\(0),
	datad => \DUT|the_cpu_0|E_iw\(4),
	combout => \DUT|the_cpu_0|Equal209~0_combout\);

-- Location: LCCOMB_X31_Y18_N30
\DUT|the_cpu_0|Equal209~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Equal209~0_combout\,
	datac => \DUT|the_cpu_0|E_iw\(5),
	datad => \DUT|the_cpu_0|E_iw\(3),
	combout => \DUT|the_cpu_0|Equal209~1_combout\);

-- Location: LCCOMB_X30_Y18_N10
\DUT|the_cpu_0|E_op_rdctl\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(12),
	datab => \DUT|the_cpu_0|E_op_rdctl~0_combout\,
	datac => \DUT|the_cpu_0|E_iw\(14),
	datad => \DUT|the_cpu_0|Equal209~1_combout\,
	combout => \DUT|the_cpu_0|E_op_rdctl~combout\);

-- Location: LCFF_X30_Y18_N11
\DUT|the_cpu_0|M_ctrl_rdctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_op_rdctl~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\);

-- Location: LCFF_X35_Y21_N1
\DUT|the_cpu_0|A_inst_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[30]~16_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(30));

-- Location: LCCOMB_X37_Y20_N8
\DUT|the_cpu_0|E_ctrl_ld8_ld16~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_iw\(0),
	datac => \DUT|the_cpu_0|E_iw\(1),
	datad => \DUT|the_cpu_0|E_iw\(4),
	combout => \DUT|the_cpu_0|E_ctrl_ld8_ld16~0_combout\);

-- Location: LCFF_X37_Y20_N9
\DUT|the_cpu_0|M_ctrl_ld8_ld16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_ctrl_ld8_ld16~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_ld8_ld16~regout\);

-- Location: LCFF_X37_Y20_N13
\DUT|the_cpu_0|A_ld_align_byte2_byte3_fill\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_ctrl_ld8_ld16~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\);

-- Location: LCCOMB_X38_Y19_N20
\DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[6]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datac => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(30),
	combout => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout\);

-- Location: LCCOMB_X33_Y19_N0
\DUT|the_cpu_0|A_slow_inst_result_en~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_ld_bypass~regout\,
	datab => \DUT|the_cpu_0|A_dc_fill_byte_en~1_combout\,
	datad => \DUT|the_cpu_0|d_readdatavalid_d1~regout\,
	combout => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\);

-- Location: LCFF_X38_Y19_N21
\DUT|the_cpu_0|A_slow_inst_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(30));

-- Location: LCCOMB_X35_Y21_N8
\DUT|the_cpu_0|A_wr_data_unfiltered[30]~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_inst_result\(30),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datad => \DUT|the_cpu_0|A_slow_inst_result\(30),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[30]~49_combout\);

-- Location: LCCOMB_X35_Y25_N28
\DUT|the_cpu_0|Mn_rot_step2[14]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(2),
	datab => \DUT|the_cpu_0|M_rot_step1\(10),
	datad => \DUT|the_cpu_0|M_rot_step1\(14),
	combout => \DUT|the_cpu_0|Mn_rot_step2[14]~28_combout\);

-- Location: LCCOMB_X35_Y25_N10
\DUT|the_cpu_0|Mn_rot_step2[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(2),
	datab => \DUT|the_cpu_0|M_rot_step1\(2),
	datad => \DUT|the_cpu_0|M_rot_step1\(6),
	combout => \DUT|the_cpu_0|Mn_rot_step2[6]~12_combout\);

-- Location: LCFF_X35_Y25_N29
\DUT|the_cpu_0|Mn_rot_step2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[14]~28_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[6]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(14));

-- Location: LCCOMB_X35_Y21_N22
\DUT|the_cpu_0|A_rot~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(30),
	datab => \DUT|the_cpu_0|Mn_rot_step2\(14),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~12_combout\);

-- Location: LCFF_X35_Y21_N23
\DUT|the_cpu_0|A_rot[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(30));

-- Location: LCCOMB_X36_Y24_N22
\DUT|the_cpu_0|E_rot_mask[6]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(1),
	datab => \DUT|the_cpu_0|E_src2\(2),
	datac => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datad => \DUT|the_cpu_0|E_src2\(0),
	combout => \DUT|the_cpu_0|E_rot_mask[6]~4_combout\);

-- Location: LCFF_X36_Y24_N23
\DUT|the_cpu_0|M_rot_mask[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_mask[6]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_mask\(6));

-- Location: LCFF_X35_Y24_N23
\DUT|the_cpu_0|A_rot_mask[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_mask\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_mask\(6));

-- Location: LCCOMB_X33_Y20_N28
\DUT|the_cpu_0|A_shift_rot_result~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_sel_fill3~regout\,
	datac => \DUT|the_cpu_0|A_rot_pass3~regout\,
	datad => \DUT|the_cpu_0|A_rot_mask\(6),
	combout => \DUT|the_cpu_0|A_shift_rot_result~24_combout\);

-- Location: LCCOMB_X35_Y21_N26
\DUT|the_cpu_0|A_shift_rot_result~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot\(30),
	datac => \DUT|the_cpu_0|A_shift_rot_result~24_combout\,
	datad => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~25_combout\);

-- Location: LCFF_X35_Y21_N27
\DUT|the_cpu_0|A_shift_rot_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~25_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(30));

-- Location: LCCOMB_X35_Y21_N12
\DUT|the_cpu_0|A_wr_data_unfiltered[30]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[30]~49_combout\,
	datad => \DUT|the_cpu_0|A_shift_rot_result\(30),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[30]~50_combout\);

-- Location: LCFF_X40_Y21_N1
\DUT|the_cpu_0|M_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(11));

-- Location: LCCOMB_X37_Y21_N30
\DUT|the_cpu_0|A_mul_src2_nxt[27]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_src2\(27),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[27]~27_combout\);

-- Location: LCFF_X37_Y21_N31
\DUT|the_cpu_0|A_mul_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[27]~27_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(27));

-- Location: LCCOMB_X40_Y21_N0
\DUT|the_cpu_0|A_mul_src2_nxt[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src2\(11),
	datad => \DUT|the_cpu_0|A_mul_src2\(27),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[11]~11_combout\);

-- Location: LCFF_X36_Y23_N1
\DUT|the_cpu_0|M_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(28),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(28));

-- Location: LCCOMB_X36_Y23_N10
\DUT|the_cpu_0|A_mul_src2_nxt[28]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_mul_stall~regout\,
	datad => \DUT|the_cpu_0|M_src2\(28),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[28]~28_combout\);

-- Location: LCFF_X36_Y23_N11
\DUT|the_cpu_0|A_mul_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[28]~28_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(28));

-- Location: LCFF_X40_Y21_N3
\DUT|the_cpu_0|M_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(12),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(12));

-- Location: LCCOMB_X40_Y21_N2
\DUT|the_cpu_0|A_mul_src2_nxt[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_src2\(28),
	datac => \DUT|the_cpu_0|M_src2\(12),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[12]~12_combout\);

-- Location: LCFF_X40_Y21_N15
\DUT|the_cpu_0|M_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(13));

-- Location: LCCOMB_X40_Y21_N14
\DUT|the_cpu_0|A_mul_src2_nxt[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_src2\(29),
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src2\(13),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[13]~13_combout\);

-- Location: LCFF_X38_Y21_N31
\DUT|the_cpu_0|M_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(14));

-- Location: LCCOMB_X34_Y21_N18
\DUT|the_cpu_0|M_src2[30]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2\(30),
	combout => \DUT|the_cpu_0|M_src2[30]~feeder_combout\);

-- Location: LCFF_X34_Y21_N19
\DUT|the_cpu_0|M_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src2[30]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(30));

-- Location: LCCOMB_X38_Y21_N12
\DUT|the_cpu_0|A_mul_src2_nxt[30]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|M_src2\(30),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[30]~30_combout\);

-- Location: LCFF_X38_Y21_N13
\DUT|the_cpu_0|A_mul_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[30]~30_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(30));

-- Location: LCCOMB_X38_Y21_N30
\DUT|the_cpu_0|A_mul_src2_nxt[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src2\(14),
	datad => \DUT|the_cpu_0|A_mul_src2\(30),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[14]~14_combout\);

-- Location: LCCOMB_X33_Y21_N0
\DUT|the_cpu_0|E_src2[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_src2[15]~15_combout\,
	combout => \DUT|the_cpu_0|E_src2[15]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N8
\DUT|the_cpu_0|D_src2_imm[15]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(21),
	datac => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2_imm[15]~12_combout\);

-- Location: LCFF_X33_Y21_N1
\DUT|the_cpu_0|E_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[15]~feeder_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[15]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(15));

-- Location: LCFF_X40_Y22_N15
\DUT|the_cpu_0|M_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(15));

-- Location: LCCOMB_X40_Y22_N14
\DUT|the_cpu_0|A_mul_src2_nxt[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_src2\(31),
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src2\(15),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[15]~15_combout\);

-- Location: DSPMULT_X39_Y21_N0
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAA_bus\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y22_N0
\DUT|the_cpu_0|A_mul_partial_prod[16]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~dataout\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT16\,
	datad => VCC,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[16]~16_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[16]~17\);

-- Location: LCCOMB_X38_Y22_N2
\DUT|the_cpu_0|A_mul_partial_prod[17]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT1\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT17\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[16]~17\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[17]~18_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[17]~19\);

-- Location: LCCOMB_X38_Y22_N4
\DUT|the_cpu_0|A_mul_partial_prod[18]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT2\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT18\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[17]~19\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[18]~20_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[18]~21\);

-- Location: LCCOMB_X38_Y22_N6
\DUT|the_cpu_0|A_mul_partial_prod[19]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT3\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT19\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[18]~21\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[19]~22_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[19]~23\);

-- Location: LCFF_X38_Y22_N7
\DUT|the_cpu_0|A_mul_partial_prod[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[19]~22_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(19));

-- Location: LCFF_X38_Y22_N3
\DUT|the_cpu_0|A_mul_partial_prod[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[17]~18_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(17));

-- Location: LCFF_X38_Y22_N1
\DUT|the_cpu_0|A_mul_partial_prod[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[16]~16_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(16));

-- Location: LCCOMB_X37_Y23_N28
\DUT|the_cpu_0|A_mul_result[14]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(14),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(14),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[13]~59\,
	combout => \DUT|the_cpu_0|A_mul_result[14]~60_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[14]~61\);

-- Location: LCCOMB_X37_Y23_N30
\DUT|the_cpu_0|A_mul_result[15]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(15),
	datab => \DUT|the_cpu_0|A_mul_result\(15),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[14]~61\,
	combout => \DUT|the_cpu_0|A_mul_result[15]~62_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[15]~63\);

-- Location: LCCOMB_X38_Y23_N6
\DUT|the_cpu_0|A_mul_partial_prod[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT15\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[15]~feeder_combout\);

-- Location: LCFF_X38_Y23_N7
\DUT|the_cpu_0|A_mul_partial_prod[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[15]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(15));

-- Location: LCCOMB_X37_Y21_N16
\DUT|the_cpu_0|A_mul_stall_d1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_stall_d1~feeder_combout\);

-- Location: LCFF_X37_Y21_N17
\DUT|the_cpu_0|A_mul_stall_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_stall_d1~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_stall_d1~regout\);

-- Location: LCCOMB_X37_Y21_N6
\DUT|the_cpu_0|A_mul_stall_d2~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_mul_stall_d1~regout\,
	combout => \DUT|the_cpu_0|A_mul_stall_d2~feeder_combout\);

-- Location: LCFF_X37_Y21_N7
\DUT|the_cpu_0|A_mul_stall_d2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_stall_d2~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_stall_d2~regout\);

-- Location: LCCOMB_X37_Y21_N12
\DUT|the_cpu_0|A_mul_stall_d3~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_mul_stall_d2~regout\,
	combout => \DUT|the_cpu_0|A_mul_stall_d3~feeder_combout\);

-- Location: LCFF_X37_Y21_N13
\DUT|the_cpu_0|A_mul_stall_d3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_stall_d3~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_stall_d3~regout\);

-- Location: LCFF_X37_Y23_N31
\DUT|the_cpu_0|A_mul_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[15]~62_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(15));

-- Location: LCCOMB_X37_Y22_N0
\DUT|the_cpu_0|A_mul_result[16]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(16),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(16),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[15]~63\,
	combout => \DUT|the_cpu_0|A_mul_result[16]~64_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[16]~65\);

-- Location: LCCOMB_X37_Y22_N2
\DUT|the_cpu_0|A_mul_result[17]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(17),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(17),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[16]~65\,
	combout => \DUT|the_cpu_0|A_mul_result[17]~66_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[17]~67\);

-- Location: LCCOMB_X37_Y22_N4
\DUT|the_cpu_0|A_mul_result[18]~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(18),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(18),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[17]~67\,
	combout => \DUT|the_cpu_0|A_mul_result[18]~68_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[18]~69\);

-- Location: LCCOMB_X37_Y22_N6
\DUT|the_cpu_0|A_mul_result[19]~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(19),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(19),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[18]~69\,
	combout => \DUT|the_cpu_0|A_mul_result[19]~70_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[19]~71\);

-- Location: LCFF_X37_Y22_N7
\DUT|the_cpu_0|A_mul_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[19]~70_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(19),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(19));

-- Location: LCCOMB_X31_Y23_N10
\DUT|the_cpu_0|Equal187~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(4),
	datab => \DUT|the_cpu_0|E_iw\(1),
	datac => \DUT|the_cpu_0|E_iw\(0),
	datad => \DUT|the_cpu_0|E_iw\(3),
	combout => \DUT|the_cpu_0|Equal187~0_combout\);

-- Location: LCFF_X31_Y23_N11
\DUT|the_cpu_0|M_ctrl_ld16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Equal187~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_ld16~regout\);

-- Location: LCCOMB_X30_Y23_N12
\DUT|the_cpu_0|A_ctrl_ld16~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|M_ctrl_ld16~regout\,
	combout => \DUT|the_cpu_0|A_ctrl_ld16~feeder_combout\);

-- Location: LCFF_X30_Y23_N13
\DUT|the_cpu_0|A_ctrl_ld16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_ctrl_ld16~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ctrl_ld16~regout\);

-- Location: LCFF_X29_Y19_N31
\DUT|the_cpu_0|A_mem_baddr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(0));

-- Location: LCCOMB_X29_Y19_N30
\DUT|the_cpu_0|A_slow_ld_data_sign_bit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_ctrl_ld16~regout\,
	datac => \DUT|the_cpu_0|A_mem_baddr\(0),
	combout => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~0_combout\);

-- Location: LCCOMB_X30_Y23_N22
\DUT|the_cpu_0|E_alu_result[1]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[1]~23_combout\,
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[2]~4_combout\,
	datac => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	combout => \DUT|the_cpu_0|E_alu_result\(1));

-- Location: LCFF_X30_Y23_N23
\DUT|the_cpu_0|M_alu_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(1));

-- Location: LCFF_X29_Y19_N19
\DUT|the_cpu_0|A_mem_baddr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(1));

-- Location: LCCOMB_X29_Y19_N18
\DUT|the_cpu_0|A_slow_ld_data_sign_bit~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(23),
	datab => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~0_combout\,
	datac => \DUT|the_cpu_0|A_mem_baddr\(1),
	datad => \DUT|the_cpu_0|d_readdata_d1\(7),
	combout => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~1_combout\);

-- Location: LCCOMB_X37_Y19_N18
\DUT|the_cpu_0|A_slow_ld_data_sign_bit~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(31),
	datab => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~0_combout\,
	datac => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~1_combout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(15),
	combout => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\);

-- Location: LCCOMB_X37_Y20_N20
\DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datab => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datac => \DUT|the_cpu_0|d_readdata_d1\(19),
	datad => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	combout => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[3]~4_combout\);

-- Location: LCFF_X37_Y20_N21
\DUT|the_cpu_0|A_slow_inst_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[3]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(19));

-- Location: LCCOMB_X22_Y18_N10
\DUT|the_cpu_0|D_extra_pc[17]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add1~16_combout\,
	datab => \DUT|the_cpu_0|D_bht_data\(1),
	datac => \DUT|the_cpu_0|D_pc_plus_one\(17),
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \DUT|the_cpu_0|D_extra_pc[17]~7_combout\);

-- Location: LCFF_X22_Y18_N11
\DUT|the_cpu_0|E_extra_pc[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[17]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(17));

-- Location: LCCOMB_X24_Y22_N2
\DUT|the_cpu_0|E_alu_result[19]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(17),
	datac => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[20]~40_combout\,
	combout => \DUT|the_cpu_0|E_alu_result[19]~8_combout\);

-- Location: LCCOMB_X24_Y22_N8
\DUT|the_cpu_0|E_alu_result[19]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[19]~7_combout\,
	datab => \DUT|the_cpu_0|E_alu_result[19]~8_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	combout => \DUT|the_cpu_0|E_alu_result\(19));

-- Location: LCFF_X24_Y22_N9
\DUT|the_cpu_0|M_alu_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(19),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(19));

-- Location: LCCOMB_X27_Y18_N8
\DUT|the_cpu_0|M_inst_result[19]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(19),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(19),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[19]~28_combout\);

-- Location: LCFF_X27_Y18_N9
\DUT|the_cpu_0|A_inst_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[19]~28_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(19));

-- Location: LCCOMB_X37_Y20_N12
\DUT|the_cpu_0|A_wr_data_unfiltered[31]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_shift_rot~regout\,
	datac => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datad => \DUT|the_cpu_0|A_slow_inst_sel~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\);

-- Location: LCCOMB_X37_Y20_N22
\DUT|the_cpu_0|A_wr_data_unfiltered[19]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datab => \DUT|the_cpu_0|A_slow_inst_result\(19),
	datac => \DUT|the_cpu_0|A_inst_result\(19),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[19]~82_combout\);

-- Location: LCCOMB_X32_Y20_N6
\DUT|the_cpu_0|E_rot_pass2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datab => \DUT|the_cpu_0|E_ctrl_shift_rot_left~regout\,
	datac => \DUT|the_cpu_0|E_src2\(4),
	datad => \DUT|the_cpu_0|E_src2\(3),
	combout => \DUT|the_cpu_0|E_rot_pass2~0_combout\);

-- Location: LCCOMB_X35_Y24_N12
\DUT|the_cpu_0|E_rot_pass2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_ctrl_rot~regout\,
	datad => \DUT|the_cpu_0|E_rot_pass2~0_combout\,
	combout => \DUT|the_cpu_0|E_rot_pass2~1_combout\);

-- Location: LCFF_X35_Y24_N13
\DUT|the_cpu_0|M_rot_pass2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_pass2~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_pass2~regout\);

-- Location: LCFF_X35_Y24_N9
\DUT|the_cpu_0|A_rot_pass2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_pass2~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_pass2~regout\);

-- Location: LCCOMB_X32_Y19_N22
\DUT|the_cpu_0|E_rot_mask[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(1),
	datab => \DUT|the_cpu_0|E_src2\(0),
	datac => \DUT|the_cpu_0|E_src2\(2),
	datad => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	combout => \DUT|the_cpu_0|E_rot_mask[3]~7_combout\);

-- Location: LCFF_X32_Y19_N23
\DUT|the_cpu_0|M_rot_mask[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_mask[3]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_mask\(3));

-- Location: LCFF_X35_Y24_N15
\DUT|the_cpu_0|A_rot_mask[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_mask\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_mask\(3));

-- Location: LCCOMB_X35_Y24_N28
\DUT|the_cpu_0|A_shift_rot_result~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_sel_fill2~regout\,
	datab => \DUT|the_cpu_0|A_rot_pass2~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(3),
	combout => \DUT|the_cpu_0|A_shift_rot_result~46_combout\);

-- Location: LCCOMB_X36_Y22_N8
\DUT|the_cpu_0|M_rot_step1[31]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(30),
	datab => \DUT|the_cpu_0|E_src1\(31),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[31]~25_combout\);

-- Location: LCCOMB_X36_Y22_N20
\DUT|the_cpu_0|M_rot_step1[29]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(28),
	datab => \DUT|the_cpu_0|E_src1\(29),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[29]~17_combout\);

-- Location: LCFF_X36_Y22_N9
\DUT|the_cpu_0|M_rot_step1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[31]~25_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[29]~17_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(31));

-- Location: LCCOMB_X37_Y24_N30
\DUT|the_cpu_0|Mn_rot_step2[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(3),
	datab => \DUT|the_cpu_0|M_rot_step1\(31),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[3]~6_combout\);

-- Location: LCCOMB_X36_Y22_N2
\DUT|the_cpu_0|M_rot_step1[27]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(27),
	datab => \DUT|the_cpu_0|E_src1\(26),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[27]~26_combout\);

-- Location: LCCOMB_X36_Y22_N22
\DUT|the_cpu_0|M_rot_step1[25]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(25),
	datab => \DUT|the_cpu_0|E_src1\(24),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[25]~18_combout\);

-- Location: LCFF_X36_Y22_N3
\DUT|the_cpu_0|M_rot_step1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[27]~26_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[25]~18_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(27));

-- Location: LCCOMB_X37_Y24_N6
\DUT|the_cpu_0|Mn_rot_step2[27]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(23),
	datab => \DUT|the_cpu_0|M_rot_step1\(27),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[27]~23_combout\);

-- Location: LCFF_X37_Y24_N31
\DUT|the_cpu_0|Mn_rot_step2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[3]~6_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[27]~23_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(3));

-- Location: LCCOMB_X37_Y24_N26
\DUT|the_cpu_0|A_rot~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(19),
	datab => \DUT|the_cpu_0|M_rot_rn\(4),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(3),
	combout => \DUT|the_cpu_0|A_rot~23_combout\);

-- Location: LCFF_X37_Y24_N27
\DUT|the_cpu_0|A_rot[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~23_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(19));

-- Location: LCCOMB_X38_Y24_N0
\DUT|the_cpu_0|A_shift_rot_result~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result~46_combout\,
	datad => \DUT|the_cpu_0|A_rot\(19),
	combout => \DUT|the_cpu_0|A_shift_rot_result~47_combout\);

-- Location: LCFF_X38_Y24_N1
\DUT|the_cpu_0|A_shift_rot_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~47_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(19));

-- Location: LCCOMB_X38_Y24_N2
\DUT|the_cpu_0|A_wr_data_unfiltered[19]~83\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[19]~82_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datad => \DUT|the_cpu_0|A_shift_rot_result\(19),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[19]~83_combout\);

-- Location: LCCOMB_X24_Y22_N24
\DUT|the_cpu_0|A_wr_data_unfiltered[19]~84\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_result\(19),
	datac => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[19]~83_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[19]~84_combout\);

-- Location: LCCOMB_X44_Y15_N14
\DUT|the_nios_system_clock_0|slave_readdata_p1[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata_p1[15]~feeder_combout\ = \DUT|the_sdram_0|za_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(15),
	combout => \DUT|the_nios_system_clock_0|slave_readdata_p1[15]~feeder_combout\);

-- Location: LCFF_X44_Y15_N15
\DUT|the_nios_system_clock_0|slave_readdata_p1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata_p1[15]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(15));

-- Location: LCFF_X44_Y15_N3
\DUT|the_nios_system_clock_0|slave_readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_readdata_p1\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(15));

-- Location: LCCOMB_X44_Y15_N22
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[31]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[31]~23_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~19_combout\ & 
-- ((\DUT|the_nios_system_clock_0|slave_readdata\(15)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- ((\DUT|the_nios_system_clock_0|slave_readdata\(15)) # ((!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datab => \DUT|the_nios_system_clock_0|slave_readdata\(15),
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~19_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[31]~23_combout\);

-- Location: LCFF_X44_Y15_N23
\DUT|the_cpu_0|i_readdata_d1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[31]~23_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(31));

-- Location: M4K_X52_Y17
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|i_readdatavalid_d1~regout\,
	portbrewe => \DUT|the_cpu_0|F_stall~combout\,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y18_N24
\DUT|the_cpu_0|F_iw[30]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \DUT|the_cpu_0|F_iw[30]~35_combout\);

-- Location: LCFF_X23_Y18_N25
\DUT|the_cpu_0|D_iw[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[30]~35_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(30));

-- Location: LCCOMB_X23_Y18_N10
\DUT|the_cpu_0|F_iw_a_rf[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_stall~combout\,
	datac => \DUT|the_cpu_0|D_iw\(30),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \DUT|the_cpu_0|F_iw_a_rf[3]~3_combout\);

-- Location: LCCOMB_X23_Y16_N16
\DUT|the_cpu_0|F_iw[31]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \DUT|the_cpu_0|F_iw[31]~36_combout\);

-- Location: LCFF_X23_Y16_N17
\DUT|the_cpu_0|D_iw[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[31]~36_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(31));

-- Location: LCCOMB_X23_Y16_N10
\DUT|the_cpu_0|F_iw_a_rf[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_stall~combout\,
	datac => \DUT|the_cpu_0|D_iw\(31),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \DUT|the_cpu_0|F_iw_a_rf[4]~4_combout\);

-- Location: LCCOMB_X38_Y19_N24
\DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[4]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datac => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(20),
	combout => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[4]~3_combout\);

-- Location: LCFF_X38_Y19_N25
\DUT|the_cpu_0|A_slow_inst_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[4]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(20));

-- Location: LCCOMB_X28_Y20_N6
\DUT|the_cpu_0|M_inst_result[20]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	datac => \DUT|the_cpu_0|M_alu_result\(20),
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \DUT|the_cpu_0|M_inst_result[20]~26_combout\);

-- Location: LCFF_X28_Y20_N7
\DUT|the_cpu_0|A_inst_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[20]~26_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(20));

-- Location: LCCOMB_X37_Y20_N0
\DUT|the_cpu_0|A_wr_data_unfiltered[20]~79\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_slow_inst_result\(20),
	datac => \DUT|the_cpu_0|A_inst_result\(20),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[20]~79_combout\);

-- Location: LCCOMB_X33_Y24_N18
\DUT|the_cpu_0|A_wr_data_unfiltered[20]~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_result\(20),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[20]~79_combout\,
	datac => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[20]~80_combout\);

-- Location: LCCOMB_X38_Y22_N8
\DUT|the_cpu_0|A_mul_partial_prod[20]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT4\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT20\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[19]~23\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[20]~24_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[20]~25\);

-- Location: LCFF_X38_Y22_N9
\DUT|the_cpu_0|A_mul_partial_prod[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[20]~24_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(20));

-- Location: LCCOMB_X37_Y22_N8
\DUT|the_cpu_0|A_mul_result[20]~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(20),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(20),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[19]~71\,
	combout => \DUT|the_cpu_0|A_mul_result[20]~72_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[20]~73\);

-- Location: LCFF_X37_Y22_N9
\DUT|the_cpu_0|A_mul_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[20]~72_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(20),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(20));

-- Location: LCCOMB_X25_Y22_N24
\DUT|the_cpu_0|A_wr_data_unfiltered[20]~81\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[20]~80_combout\,
	datad => \DUT|the_cpu_0|A_mul_result\(20),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[20]~81_combout\);

-- Location: LCCOMB_X32_Y20_N4
\DUT|the_cpu_0|E_rot_sel_fill2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datab => \DUT|the_cpu_0|E_ctrl_shift_rot_left~regout\,
	datac => \DUT|the_cpu_0|E_src2\(4),
	datad => \DUT|the_cpu_0|E_src2\(3),
	combout => \DUT|the_cpu_0|E_rot_sel_fill2~0_combout\);

-- Location: LCFF_X32_Y20_N5
\DUT|the_cpu_0|M_rot_sel_fill2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_sel_fill2~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_sel_fill2~regout\);

-- Location: LCFF_X35_Y24_N17
\DUT|the_cpu_0|A_rot_sel_fill2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_sel_fill2~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_sel_fill2~regout\);

-- Location: LCCOMB_X36_Y24_N20
\DUT|the_cpu_0|E_rot_mask[7]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(1),
	datab => \DUT|the_cpu_0|E_src2\(2),
	datac => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datad => \DUT|the_cpu_0|E_src2\(0),
	combout => \DUT|the_cpu_0|E_rot_mask[7]~3_combout\);

-- Location: LCFF_X36_Y24_N21
\DUT|the_cpu_0|M_rot_mask[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_mask[7]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_mask\(7));

-- Location: LCFF_X35_Y24_N31
\DUT|the_cpu_0|A_rot_mask[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_mask\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_mask\(7));

-- Location: LCCOMB_X35_Y24_N16
\DUT|the_cpu_0|A_shift_rot_result~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_pass2~regout\,
	datac => \DUT|the_cpu_0|A_rot_sel_fill2~regout\,
	datad => \DUT|the_cpu_0|A_rot_mask\(7),
	combout => \DUT|the_cpu_0|A_shift_rot_result~38_combout\);

-- Location: LCCOMB_X36_Y22_N4
\DUT|the_cpu_0|M_rot_step1[19]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(18),
	datab => \DUT|the_cpu_0|E_src1\(19),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[19]~28_combout\);

-- Location: LCCOMB_X36_Y22_N16
\DUT|the_cpu_0|M_rot_step1[17]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(16),
	datab => \DUT|the_cpu_0|E_src1\(17),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[17]~20_combout\);

-- Location: LCFF_X36_Y22_N5
\DUT|the_cpu_0|M_rot_step1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[19]~28_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[17]~20_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(19));

-- Location: LCCOMB_X37_Y24_N16
\DUT|the_cpu_0|Mn_rot_step2[23]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(23),
	datab => \DUT|the_cpu_0|M_rot_step1\(19),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[23]~15_combout\);

-- Location: LCCOMB_X33_Y25_N12
\DUT|the_cpu_0|M_rot_step1[11]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(11),
	datab => \DUT|the_cpu_0|E_src1\(10),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[11]~30_combout\);

-- Location: LCCOMB_X33_Y25_N8
\DUT|the_cpu_0|M_rot_step1[9]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add8~3_combout\,
	datab => \DUT|the_cpu_0|E_src1\(9),
	datad => \DUT|the_cpu_0|E_src1\(8),
	combout => \DUT|the_cpu_0|M_rot_step1[9]~22_combout\);

-- Location: LCFF_X33_Y25_N13
\DUT|the_cpu_0|M_rot_step1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[11]~30_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[9]~22_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(11));

-- Location: LCCOMB_X37_Y24_N24
\DUT|the_cpu_0|Mn_rot_step2[15]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(15),
	datab => \DUT|the_cpu_0|M_rot_step1\(11),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[15]~30_combout\);

-- Location: LCFF_X37_Y24_N17
\DUT|the_cpu_0|Mn_rot_step2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[23]~15_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[15]~30_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(23));

-- Location: LCCOMB_X37_Y24_N8
\DUT|the_cpu_0|A_rot~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(7),
	datab => \DUT|the_cpu_0|Mn_rot_step2\(23),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~19_combout\);

-- Location: LCFF_X37_Y24_N9
\DUT|the_cpu_0|A_rot[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~19_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(23));

-- Location: LCCOMB_X33_Y24_N28
\DUT|the_cpu_0|A_shift_rot_result~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_shift_rot_result~38_combout\,
	datac => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datad => \DUT|the_cpu_0|A_rot\(23),
	combout => \DUT|the_cpu_0|A_shift_rot_result~39_combout\);

-- Location: LCFF_X33_Y24_N29
\DUT|the_cpu_0|A_shift_rot_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~39_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(23));

-- Location: LCCOMB_X23_Y22_N22
\DUT|the_cpu_0|D_src2_reg[23]~103\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[23]~71_combout\,
	datab => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datac => \DUT|the_cpu_0|E_alu_result\(23),
	datad => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	combout => \DUT|the_cpu_0|D_src2_reg[23]~103_combout\);

-- Location: LCCOMB_X29_Y22_N2
\DUT|the_cpu_0|D_src2[23]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	datab => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	datac => \DUT|the_cpu_0|D_iw\(13),
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2[23]~15_combout\);

-- Location: LCCOMB_X23_Y22_N20
\DUT|the_cpu_0|D_src2[23]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_src2_reg[23]~103_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	datad => \DUT|the_cpu_0|D_src2[23]~15_combout\,
	combout => \DUT|the_cpu_0|D_src2[23]~16_combout\);

-- Location: LCFF_X23_Y22_N21
\DUT|the_cpu_0|E_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[23]~16_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(23));

-- Location: LCCOMB_X23_Y22_N28
\DUT|the_cpu_0|E_logic_result[23]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(0),
	datab => \DUT|the_cpu_0|E_src1\(23),
	datac => \DUT|the_cpu_0|E_src2\(23),
	datad => \DUT|the_cpu_0|E_logic_op\(1),
	combout => \DUT|the_cpu_0|E_logic_result[23]~3_combout\);

-- Location: LCCOMB_X23_Y22_N16
\DUT|the_cpu_0|E_alu_result[23]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result[23]~4_combout\,
	datab => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_logic_result[23]~3_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(23));

-- Location: LCFF_X23_Y22_N17
\DUT|the_cpu_0|M_alu_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(23),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(23));

-- Location: LCCOMB_X29_Y20_N14
\DUT|the_cpu_0|M_inst_result[23]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(23),
	datac => \DUT|the_cpu_0|M_alu_result\(23),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[23]~12_combout\);

-- Location: LCFF_X29_Y20_N15
\DUT|the_cpu_0|A_inst_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[23]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(23));

-- Location: LCCOMB_X38_Y19_N18
\DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[7]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datac => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(23),
	combout => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[7]~0_combout\);

-- Location: LCFF_X38_Y19_N19
\DUT|the_cpu_0|A_slow_inst_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[7]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(23));

-- Location: LCCOMB_X37_Y20_N18
\DUT|the_cpu_0|A_wr_data_unfiltered[23]~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_inst_result\(23),
	datac => \DUT|the_cpu_0|A_slow_inst_result\(23),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[23]~70_combout\);

-- Location: LCCOMB_X33_Y24_N22
\DUT|the_cpu_0|A_wr_data_unfiltered[23]~71\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_shift_rot_result\(23),
	datac => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[23]~70_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[23]~71_combout\);

-- Location: LCCOMB_X37_Y22_N10
\DUT|the_cpu_0|A_mul_result[21]~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(21),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(21),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[20]~73\,
	combout => \DUT|the_cpu_0|A_mul_result[21]~74_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[21]~75\);

-- Location: LCCOMB_X37_Y22_N12
\DUT|the_cpu_0|A_mul_result[22]~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(22),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(22),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[21]~75\,
	combout => \DUT|the_cpu_0|A_mul_result[22]~76_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[22]~77\);

-- Location: LCCOMB_X37_Y22_N14
\DUT|the_cpu_0|A_mul_result[23]~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(23),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(23),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[22]~77\,
	combout => \DUT|the_cpu_0|A_mul_result[23]~78_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[23]~79\);

-- Location: LCFF_X37_Y22_N15
\DUT|the_cpu_0|A_mul_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[23]~78_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(23),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(23));

-- Location: LCCOMB_X23_Y22_N8
\DUT|the_cpu_0|A_wr_data_unfiltered[23]~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[23]~71_combout\,
	datad => \DUT|the_cpu_0|A_mul_result\(23),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[23]~72_combout\);

-- Location: LCCOMB_X37_Y22_N16
\DUT|the_cpu_0|A_mul_result[24]~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(24),
	datab => \DUT|the_cpu_0|A_mul_result\(24),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[23]~79\,
	combout => \DUT|the_cpu_0|A_mul_result[24]~80_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[24]~81\);

-- Location: LCCOMB_X37_Y22_N18
\DUT|the_cpu_0|A_mul_result[25]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(25),
	datab => \DUT|the_cpu_0|A_mul_result\(25),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[24]~81\,
	combout => \DUT|the_cpu_0|A_mul_result[25]~82_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[25]~83\);

-- Location: LCFF_X40_Y22_N17
\DUT|the_cpu_0|M_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(20),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(20));

-- Location: LCFF_X40_Y21_N7
\DUT|the_cpu_0|A_mul_src1[4]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[4]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[4]~_Duplicate_1_regout\);

-- Location: LCCOMB_X40_Y22_N16
\DUT|the_cpu_0|A_mul_src1_nxt[20]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(20),
	datad => \DUT|the_cpu_0|A_mul_src1[4]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[20]~20_combout\);

-- Location: LCFF_X40_Y22_N27
\DUT|the_cpu_0|M_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(21),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(21));

-- Location: LCFF_X40_Y21_N17
\DUT|the_cpu_0|A_mul_src1[5]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[5]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[5]~_Duplicate_1_regout\);

-- Location: LCCOMB_X40_Y22_N26
\DUT|the_cpu_0|A_mul_src1_nxt[21]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(21),
	datad => \DUT|the_cpu_0|A_mul_src1[5]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[21]~21_combout\);

-- Location: LCCOMB_X28_Y24_N6
\DUT|the_cpu_0|D_src1_reg[22]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[22]~75_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(22),
	datad => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[22]~60_combout\);

-- Location: LCCOMB_X28_Y24_N8
\DUT|the_cpu_0|D_src1_reg[22]~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datab => \DUT|the_cpu_0|W_wr_data\(22),
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|D_src1_reg[22]~60_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[22]~61_combout\);

-- Location: LCCOMB_X28_Y24_N0
\DUT|the_cpu_0|D_src1_reg[22]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datab => \DUT|the_cpu_0|D_src1_reg[22]~61_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datad => \DUT|the_cpu_0|E_alu_result\(22),
	combout => \DUT|the_cpu_0|D_src1_reg[22]~62_combout\);

-- Location: LCFF_X28_Y24_N1
\DUT|the_cpu_0|E_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[22]~62_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(22));

-- Location: LCFF_X40_Y22_N13
\DUT|the_cpu_0|M_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(22),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(22));

-- Location: LCFF_X40_Y21_N11
\DUT|the_cpu_0|A_mul_src1[6]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[6]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[6]~_Duplicate_1_regout\);

-- Location: LCCOMB_X40_Y22_N12
\DUT|the_cpu_0|A_mul_src1_nxt[22]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(22),
	datad => \DUT|the_cpu_0|A_mul_src1[6]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[22]~22_combout\);

-- Location: LCFF_X40_Y22_N31
\DUT|the_cpu_0|M_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(23),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(23));

-- Location: LCFF_X40_Y21_N13
\DUT|the_cpu_0|A_mul_src1[7]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[7]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[7]~_Duplicate_1_regout\);

-- Location: LCCOMB_X40_Y22_N30
\DUT|the_cpu_0|A_mul_src1_nxt[23]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(23),
	datad => \DUT|the_cpu_0|A_mul_src1[7]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[23]~23_combout\);

-- Location: LCFF_X38_Y21_N17
\DUT|the_cpu_0|M_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(24),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(24));

-- Location: LCCOMB_X38_Y21_N16
\DUT|the_cpu_0|A_mul_src1_nxt[24]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_src1[8]~_Duplicate_1_regout\,
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(24),
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[24]~24_combout\);

-- Location: LCFF_X38_Y21_N11
\DUT|the_cpu_0|M_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(25),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(25));

-- Location: LCFF_X40_Y21_N31
\DUT|the_cpu_0|A_mul_src1[9]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[9]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[9]~_Duplicate_1_regout\);

-- Location: LCCOMB_X38_Y21_N10
\DUT|the_cpu_0|A_mul_src1_nxt[25]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(25),
	datad => \DUT|the_cpu_0|A_mul_src1[9]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[25]~25_combout\);

-- Location: LCFF_X38_Y21_N21
\DUT|the_cpu_0|M_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(26),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(26));

-- Location: LCFF_X40_Y21_N25
\DUT|the_cpu_0|A_mul_src1[10]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[10]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[10]~_Duplicate_1_regout\);

-- Location: LCCOMB_X38_Y21_N20
\DUT|the_cpu_0|A_mul_src1_nxt[26]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(26),
	datad => \DUT|the_cpu_0|A_mul_src1[10]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[26]~26_combout\);

-- Location: LCFF_X38_Y21_N15
\DUT|the_cpu_0|M_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(27),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(27));

-- Location: LCFF_X40_Y21_N27
\DUT|the_cpu_0|A_mul_src1[11]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[11]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[11]~_Duplicate_1_regout\);

-- Location: LCCOMB_X38_Y21_N14
\DUT|the_cpu_0|A_mul_src1_nxt[27]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(27),
	datad => \DUT|the_cpu_0|A_mul_src1[11]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[27]~27_combout\);

-- Location: LCFF_X38_Y21_N9
\DUT|the_cpu_0|M_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(28),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(28));

-- Location: LCFF_X40_Y21_N29
\DUT|the_cpu_0|A_mul_src1[12]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[12]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[12]~_Duplicate_1_regout\);

-- Location: LCCOMB_X38_Y21_N8
\DUT|the_cpu_0|A_mul_src1_nxt[28]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(28),
	datad => \DUT|the_cpu_0|A_mul_src1[12]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[28]~28_combout\);

-- Location: LCFF_X38_Y21_N27
\DUT|the_cpu_0|M_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(29),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(29));

-- Location: LCFF_X37_Y21_N19
\DUT|the_cpu_0|A_mul_src1[13]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[13]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[13]~_Duplicate_1_regout\);

-- Location: LCCOMB_X38_Y21_N26
\DUT|the_cpu_0|A_mul_src1_nxt[29]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(29),
	datad => \DUT|the_cpu_0|A_mul_src1[13]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[29]~29_combout\);

-- Location: LCFF_X38_Y21_N5
\DUT|the_cpu_0|M_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(30),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(30));

-- Location: LCFF_X37_Y21_N21
\DUT|the_cpu_0|A_mul_src1[14]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[14]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[14]~_Duplicate_1_regout\);

-- Location: LCCOMB_X38_Y21_N4
\DUT|the_cpu_0|A_mul_src1_nxt[30]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(30),
	datad => \DUT|the_cpu_0|A_mul_src1[14]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[30]~30_combout\);

-- Location: LCFF_X38_Y21_N7
\DUT|the_cpu_0|M_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(31),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(31));

-- Location: LCFF_X37_Y21_N15
\DUT|the_cpu_0|A_mul_src1[15]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[15]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[15]~_Duplicate_1_regout\);

-- Location: LCCOMB_X38_Y21_N6
\DUT|the_cpu_0|A_mul_src1_nxt[31]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(31),
	datad => \DUT|the_cpu_0|A_mul_src1[15]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[31]~31_combout\);

-- Location: DSPMULT_X39_Y22_N0
\DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAA_bus\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y22_N10
\DUT|the_cpu_0|A_mul_partial_prod[21]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT5\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT21\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[20]~25\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[21]~26_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[21]~27\);

-- Location: LCCOMB_X38_Y22_N12
\DUT|the_cpu_0|A_mul_partial_prod[22]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT22\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT6\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[21]~27\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[22]~28_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[22]~29\);

-- Location: LCCOMB_X38_Y22_N14
\DUT|the_cpu_0|A_mul_partial_prod[23]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT23\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT7\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[22]~29\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[23]~30_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[23]~31\);

-- Location: LCCOMB_X38_Y22_N16
\DUT|the_cpu_0|A_mul_partial_prod[24]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT8\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT24\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[23]~31\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[24]~32_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[24]~33\);

-- Location: LCCOMB_X38_Y22_N18
\DUT|the_cpu_0|A_mul_partial_prod[25]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT25\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT9\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[24]~33\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[25]~34_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[25]~35\);

-- Location: LCFF_X38_Y22_N19
\DUT|the_cpu_0|A_mul_partial_prod[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[25]~34_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(25));

-- Location: LCFF_X37_Y22_N19
\DUT|the_cpu_0|A_mul_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[25]~82_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(25),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(25));

-- Location: LCCOMB_X29_Y24_N26
\DUT|the_cpu_0|A_wr_data_unfiltered[25]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[25]~65_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(25),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[25]~66_combout\);

-- Location: LCCOMB_X33_Y20_N2
\DUT|the_cpu_0|A_shift_rot_result~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_pass3~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(3),
	datad => \DUT|the_cpu_0|A_rot_sel_fill3~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~30_combout\);

-- Location: LCCOMB_X36_Y21_N24
\DUT|the_cpu_0|A_shift_rot_result~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot\(27),
	datab => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result~30_combout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~31_combout\);

-- Location: LCFF_X36_Y21_N25
\DUT|the_cpu_0|A_shift_rot_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~31_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(27));

-- Location: LCCOMB_X38_Y19_N10
\DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datac => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(27),
	combout => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout\);

-- Location: LCFF_X38_Y19_N11
\DUT|the_cpu_0|A_slow_inst_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(27));

-- Location: LCFF_X32_Y24_N31
\DUT|the_cpu_0|M_alu_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(27),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(27));

-- Location: LCCOMB_X32_Y24_N24
\DUT|the_cpu_0|M_inst_result[27]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(27),
	datad => \DUT|the_cpu_0|M_alu_result\(27),
	combout => \DUT|the_cpu_0|M_inst_result[27]~29_combout\);

-- Location: LCFF_X32_Y24_N25
\DUT|the_cpu_0|A_inst_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[27]~29_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(27));

-- Location: LCCOMB_X37_Y20_N14
\DUT|the_cpu_0|A_wr_data_unfiltered[27]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_slow_inst_result\(27),
	datac => \DUT|the_cpu_0|A_inst_result\(27),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[27]~58_combout\);

-- Location: LCCOMB_X33_Y24_N24
\DUT|the_cpu_0|A_wr_data_unfiltered[27]~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_shift_rot_result\(27),
	datac => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[27]~58_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[27]~59_combout\);

-- Location: LCCOMB_X37_Y22_N20
\DUT|the_cpu_0|A_mul_result[26]~84\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(26),
	datab => \DUT|the_cpu_0|A_mul_result\(26),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[25]~83\,
	combout => \DUT|the_cpu_0|A_mul_result[26]~84_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[26]~85\);

-- Location: LCCOMB_X38_Y22_N20
\DUT|the_cpu_0|A_mul_partial_prod[26]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT10\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT26\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[25]~35\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[26]~36_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[26]~37\);

-- Location: LCFF_X38_Y22_N21
\DUT|the_cpu_0|A_mul_partial_prod[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[26]~36_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(26));

-- Location: LCFF_X37_Y22_N21
\DUT|the_cpu_0|A_mul_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[26]~84_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(26),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(26));

-- Location: LCCOMB_X37_Y22_N22
\DUT|the_cpu_0|A_mul_result[27]~86\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(27),
	datab => \DUT|the_cpu_0|A_mul_result\(27),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[26]~85\,
	combout => \DUT|the_cpu_0|A_mul_result[27]~86_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[27]~87\);

-- Location: LCCOMB_X38_Y22_N22
\DUT|the_cpu_0|A_mul_partial_prod[27]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT11\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT27\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[26]~37\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[27]~38_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[27]~39\);

-- Location: LCFF_X38_Y22_N23
\DUT|the_cpu_0|A_mul_partial_prod[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[27]~38_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(27));

-- Location: LCFF_X37_Y22_N23
\DUT|the_cpu_0|A_mul_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[27]~86_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(27),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(27));

-- Location: LCCOMB_X32_Y24_N16
\DUT|the_cpu_0|A_wr_data_unfiltered[27]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[27]~59_combout\,
	datac => \DUT|the_cpu_0|A_mul_result\(27),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[27]~60_combout\);

-- Location: LCCOMB_X34_Y22_N0
\DUT|the_cpu_0|M_inst_result[28]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(28),
	datab => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \DUT|the_cpu_0|M_inst_result[28]~24_combout\);

-- Location: LCFF_X34_Y22_N1
\DUT|the_cpu_0|A_inst_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[28]~24_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(28));

-- Location: LCCOMB_X38_Y19_N16
\DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[4]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datab => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datac => \DUT|the_cpu_0|d_readdata_d1\(28),
	datad => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	combout => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout\);

-- Location: LCFF_X38_Y19_N17
\DUT|the_cpu_0|A_slow_inst_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(28));

-- Location: LCCOMB_X34_Y22_N26
\DUT|the_cpu_0|A_wr_data_unfiltered[28]~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datac => \DUT|the_cpu_0|A_inst_result\(28),
	datad => \DUT|the_cpu_0|A_slow_inst_result\(28),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[28]~55_combout\);

-- Location: LCCOMB_X36_Y24_N26
\DUT|the_cpu_0|E_rot_mask[4]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(1),
	datab => \DUT|the_cpu_0|E_src2\(2),
	datac => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datad => \DUT|the_cpu_0|E_src2\(0),
	combout => \DUT|the_cpu_0|E_rot_mask[4]~6_combout\);

-- Location: LCFF_X36_Y24_N27
\DUT|the_cpu_0|M_rot_mask[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_mask[4]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_mask\(4));

-- Location: LCFF_X35_Y24_N21
\DUT|the_cpu_0|A_rot_mask[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_mask\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_mask\(4));

-- Location: LCCOMB_X33_Y20_N0
\DUT|the_cpu_0|A_shift_rot_result~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_sel_fill3~regout\,
	datac => \DUT|the_cpu_0|A_rot_pass3~regout\,
	datad => \DUT|the_cpu_0|A_rot_mask\(4),
	combout => \DUT|the_cpu_0|A_shift_rot_result~28_combout\);

-- Location: LCFF_X37_Y21_N25
\DUT|the_cpu_0|M_rot_step1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[24]~10_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[22]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(24));

-- Location: LCCOMB_X37_Y25_N14
\DUT|the_cpu_0|Mn_rot_step2[28]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(28),
	datab => \DUT|the_cpu_0|M_rot_step1\(24),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[28]~25_combout\);

-- Location: LCFF_X37_Y21_N23
\DUT|the_cpu_0|M_rot_step1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[16]~12_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[14]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(16));

-- Location: LCFF_X37_Y21_N3
\DUT|the_cpu_0|M_rot_step1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[20]~11_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[18]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(20));

-- Location: LCCOMB_X37_Y25_N8
\DUT|the_cpu_0|Mn_rot_step2[20]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(2),
	datab => \DUT|the_cpu_0|M_rot_step1\(16),
	datad => \DUT|the_cpu_0|M_rot_step1\(20),
	combout => \DUT|the_cpu_0|Mn_rot_step2[20]~9_combout\);

-- Location: LCFF_X37_Y25_N15
\DUT|the_cpu_0|Mn_rot_step2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[28]~25_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[20]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(28));

-- Location: LCFF_X34_Y25_N13
\DUT|the_cpu_0|M_rot_step1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[12]~13_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[10]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(12));

-- Location: LCCOMB_X37_Y25_N12
\DUT|the_cpu_0|Mn_rot_step2[12]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(8),
	datab => \DUT|the_cpu_0|M_rot_step1\(12),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[12]~24_combout\);

-- Location: LCCOMB_X34_Y25_N30
\DUT|the_cpu_0|M_rot_step1[30]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(30),
	datab => \DUT|the_cpu_0|E_src1\(29),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[30]~1_combout\);

-- Location: LCFF_X34_Y25_N11
\DUT|the_cpu_0|M_rot_step1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[0]~8_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[30]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(0));

-- Location: LCCOMB_X37_Y25_N18
\DUT|the_cpu_0|Mn_rot_step2[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(4),
	datab => \DUT|the_cpu_0|M_rot_step1\(0),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[4]~8_combout\);

-- Location: LCFF_X37_Y25_N13
\DUT|the_cpu_0|Mn_rot_step2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[12]~24_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[4]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(12));

-- Location: LCCOMB_X37_Y25_N6
\DUT|the_cpu_0|A_rot~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(4),
	datac => \DUT|the_cpu_0|Mn_rot_step2\(28),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(12),
	combout => \DUT|the_cpu_0|A_rot~14_combout\);

-- Location: LCFF_X37_Y25_N7
\DUT|the_cpu_0|A_rot[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(28));

-- Location: LCCOMB_X34_Y22_N20
\DUT|the_cpu_0|A_shift_rot_result~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result~28_combout\,
	datad => \DUT|the_cpu_0|A_rot\(28),
	combout => \DUT|the_cpu_0|A_shift_rot_result~29_combout\);

-- Location: LCFF_X34_Y22_N21
\DUT|the_cpu_0|A_shift_rot_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~29_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(28));

-- Location: LCCOMB_X34_Y22_N30
\DUT|the_cpu_0|A_wr_data_unfiltered[28]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[28]~55_combout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result\(28),
	datad => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[28]~56_combout\);

-- Location: LCCOMB_X37_Y22_N24
\DUT|the_cpu_0|A_mul_result[28]~88\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(28),
	datab => \DUT|the_cpu_0|A_mul_result\(28),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[27]~87\,
	combout => \DUT|the_cpu_0|A_mul_result[28]~88_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[28]~89\);

-- Location: LCCOMB_X38_Y22_N24
\DUT|the_cpu_0|A_mul_partial_prod[28]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT28\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT12\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[27]~39\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[28]~40_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[28]~41\);

-- Location: LCFF_X38_Y22_N25
\DUT|the_cpu_0|A_mul_partial_prod[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[28]~40_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(28));

-- Location: LCFF_X37_Y22_N25
\DUT|the_cpu_0|A_mul_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[28]~88_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(28),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(28));

-- Location: LCCOMB_X34_Y22_N8
\DUT|the_cpu_0|A_wr_data_unfiltered[28]~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[28]~56_combout\,
	datac => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(28),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[28]~57_combout\);

-- Location: LCCOMB_X41_Y15_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~167_combout\ = ((\DUT|the_nios_system_clock_1|slave_readdata\(13)) # (!\DUT|the_cpu_0|d_read~regout\)) # (!\DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(13),
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~167_combout\);

-- Location: LCCOMB_X41_Y15_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[29]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(29) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[29]~100_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~167_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~27_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[29]~100_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~167_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~27_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(29));

-- Location: LCFF_X41_Y15_N9
\DUT|the_cpu_0|d_readdata_d1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(29),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(29));

-- Location: LCCOMB_X38_Y19_N30
\DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[5]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datac => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(29),
	combout => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout\);

-- Location: LCFF_X38_Y19_N31
\DUT|the_cpu_0|A_slow_inst_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(29));

-- Location: LCFF_X32_Y21_N31
\DUT|the_cpu_0|M_alu_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(29),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(29));

-- Location: LCCOMB_X32_Y21_N16
\DUT|the_cpu_0|M_inst_result[29]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(29),
	datac => \DUT|the_cpu_0|M_alu_result\(29),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[29]~21_combout\);

-- Location: LCFF_X32_Y21_N17
\DUT|the_cpu_0|A_inst_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[29]~21_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(29));

-- Location: LCCOMB_X34_Y23_N14
\DUT|the_cpu_0|A_wr_data_unfiltered[29]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datac => \DUT|the_cpu_0|A_slow_inst_result\(29),
	datad => \DUT|the_cpu_0|A_inst_result\(29),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[29]~52_combout\);

-- Location: LCCOMB_X36_Y22_N18
\DUT|the_cpu_0|M_rot_step1[23]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(22),
	datab => \DUT|the_cpu_0|E_src1\(23),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[23]~27_combout\);

-- Location: LCFF_X36_Y22_N23
\DUT|the_cpu_0|M_rot_step1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[25]~18_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[23]~27_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(25));

-- Location: LCCOMB_X36_Y25_N22
\DUT|the_cpu_0|Mn_rot_step2[29]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(29),
	datab => \DUT|the_cpu_0|M_rot_step1\(25),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[29]~27_combout\);

-- Location: LCCOMB_X36_Y22_N24
\DUT|the_cpu_0|M_rot_step1[21]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(20),
	datab => \DUT|the_cpu_0|E_src1\(21),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[21]~19_combout\);

-- Location: LCFF_X36_Y22_N25
\DUT|the_cpu_0|M_rot_step1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[21]~19_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[19]~28_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(21));

-- Location: LCCOMB_X36_Y25_N8
\DUT|the_cpu_0|Mn_rot_step2[21]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(17),
	datab => \DUT|the_cpu_0|M_rot_step1\(21),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[21]~11_combout\);

-- Location: LCFF_X36_Y25_N23
\DUT|the_cpu_0|Mn_rot_step2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[29]~27_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[21]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(29));

-- Location: LCCOMB_X36_Y22_N26
\DUT|the_cpu_0|M_rot_step1[13]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(12),
	datab => \DUT|the_cpu_0|Add8~3_combout\,
	datad => \DUT|the_cpu_0|E_src1\(13),
	combout => \DUT|the_cpu_0|M_rot_step1[13]~21_combout\);

-- Location: LCFF_X36_Y22_N27
\DUT|the_cpu_0|M_rot_step1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[13]~21_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[11]~30_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(13));

-- Location: LCCOMB_X36_Y25_N20
\DUT|the_cpu_0|Mn_rot_step2[13]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(9),
	datab => \DUT|the_cpu_0|M_rot_step1\(13),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[13]~26_combout\);

-- Location: LCCOMB_X33_Y25_N10
\DUT|the_cpu_0|M_rot_step1[5]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add8~3_combout\,
	datab => \DUT|the_cpu_0|E_src1\(4),
	datad => \DUT|the_cpu_0|E_src1\(5),
	combout => \DUT|the_cpu_0|M_rot_step1[5]~23_combout\);

-- Location: LCCOMB_X33_Y25_N16
\DUT|the_cpu_0|M_rot_step1[3]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(2),
	datab => \DUT|the_cpu_0|E_src1\(3),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[3]~24_combout\);

-- Location: LCFF_X33_Y25_N11
\DUT|the_cpu_0|M_rot_step1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[5]~23_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[3]~24_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(5));

-- Location: LCCOMB_X36_Y25_N10
\DUT|the_cpu_0|Mn_rot_step2[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(1),
	datab => \DUT|the_cpu_0|M_rot_step1\(5),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[5]~10_combout\);

-- Location: LCFF_X36_Y25_N21
\DUT|the_cpu_0|Mn_rot_step2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[13]~26_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[5]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(13));

-- Location: LCCOMB_X36_Y25_N0
\DUT|the_cpu_0|A_rot~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Mn_rot_step2\(29),
	datac => \DUT|the_cpu_0|M_rot_rn\(4),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(13),
	combout => \DUT|the_cpu_0|A_rot~13_combout\);

-- Location: LCFF_X36_Y25_N1
\DUT|the_cpu_0|A_rot[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(29));

-- Location: LCCOMB_X34_Y23_N24
\DUT|the_cpu_0|A_shift_rot_result~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_result~26_combout\,
	datac => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datad => \DUT|the_cpu_0|A_rot\(29),
	combout => \DUT|the_cpu_0|A_shift_rot_result~27_combout\);

-- Location: LCFF_X34_Y23_N25
\DUT|the_cpu_0|A_shift_rot_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~27_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(29));

-- Location: LCCOMB_X34_Y23_N18
\DUT|the_cpu_0|A_wr_data_unfiltered[29]~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[29]~52_combout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result\(29),
	datad => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[29]~53_combout\);

-- Location: LCCOMB_X37_Y22_N26
\DUT|the_cpu_0|A_mul_result[29]~90\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(29),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(29),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[28]~89\,
	combout => \DUT|the_cpu_0|A_mul_result[29]~90_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[29]~91\);

-- Location: LCFF_X37_Y22_N27
\DUT|the_cpu_0|A_mul_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[29]~90_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(29),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(29));

-- Location: LCCOMB_X32_Y21_N0
\DUT|the_cpu_0|A_wr_data_unfiltered[29]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[29]~53_combout\,
	datac => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(29),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[29]~54_combout\);

-- Location: LCCOMB_X37_Y24_N2
\DUT|the_cpu_0|Mn_rot_step2[31]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(2),
	datab => \DUT|the_cpu_0|M_rot_step1\(31),
	datad => \DUT|the_cpu_0|M_rot_step1\(27),
	combout => \DUT|the_cpu_0|Mn_rot_step2[31]~31_combout\);

-- Location: LCFF_X37_Y24_N3
\DUT|the_cpu_0|Mn_rot_step2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[31]~31_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[23]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(31));

-- Location: LCCOMB_X33_Y25_N22
\DUT|the_cpu_0|M_rot_step1[7]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(7),
	datab => \DUT|the_cpu_0|E_src1\(6),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[7]~31_combout\);

-- Location: LCFF_X33_Y25_N23
\DUT|the_cpu_0|M_rot_step1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[7]~31_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[5]~23_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(7));

-- Location: LCCOMB_X37_Y24_N10
\DUT|the_cpu_0|Mn_rot_step2[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(3),
	datab => \DUT|the_cpu_0|M_rot_step1\(7),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[7]~14_combout\);

-- Location: LCFF_X37_Y24_N25
\DUT|the_cpu_0|Mn_rot_step2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[15]~30_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[7]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(15));

-- Location: LCCOMB_X37_Y24_N12
\DUT|the_cpu_0|A_rot~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Mn_rot_step2\(31),
	datac => \DUT|the_cpu_0|Mn_rot_step2\(15),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~11_combout\);

-- Location: LCFF_X37_Y24_N13
\DUT|the_cpu_0|A_rot[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(31));

-- Location: LCCOMB_X34_Y24_N22
\DUT|the_cpu_0|A_shift_rot_result~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_pass3~regout\,
	datac => \DUT|the_cpu_0|A_rot_sel_fill3~regout\,
	datad => \DUT|the_cpu_0|A_rot_mask\(7),
	combout => \DUT|the_cpu_0|A_shift_rot_result~22_combout\);

-- Location: LCCOMB_X34_Y23_N8
\DUT|the_cpu_0|A_shift_rot_result~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datab => \DUT|the_cpu_0|A_rot\(31),
	datac => \DUT|the_cpu_0|A_shift_rot_result~22_combout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~23_combout\);

-- Location: LCFF_X34_Y23_N9
\DUT|the_cpu_0|A_shift_rot_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~23_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(31));

-- Location: LCCOMB_X34_Y23_N2
\DUT|the_cpu_0|A_wr_data_unfiltered[31]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~46_combout\,
	datab => \DUT|the_cpu_0|A_shift_rot_result\(31),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datad => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~47_combout\);

-- Location: LCCOMB_X34_Y23_N12
\DUT|the_cpu_0|A_wr_data_unfiltered[31]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(31),
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~47_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~48_combout\);

-- Location: LCCOMB_X24_Y22_N30
\DUT|the_cpu_0|D_src1_reg[19]~69\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[19]~84_combout\,
	datac => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datad => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[19]~69_combout\);

-- Location: LCCOMB_X24_Y22_N0
\DUT|the_cpu_0|D_src1_reg[19]~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(19),
	datab => \DUT|the_cpu_0|D_src1_reg[19]~69_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(19),
	datad => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[19]~70_combout\);

-- Location: LCCOMB_X24_Y22_N16
\DUT|the_cpu_0|D_src1_reg[19]~71\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datab => \DUT|the_cpu_0|D_src1_reg[19]~70_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datad => \DUT|the_cpu_0|E_alu_result\(19),
	combout => \DUT|the_cpu_0|D_src1_reg[19]~71_combout\);

-- Location: LCFF_X24_Y22_N17
\DUT|the_cpu_0|E_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[19]~71_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(19));

-- Location: LCFF_X40_Y22_N23
\DUT|the_cpu_0|M_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(19),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(19));

-- Location: LCFF_X40_Y21_N5
\DUT|the_cpu_0|A_mul_src1[3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[3]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[3]~_Duplicate_1_regout\);

-- Location: LCCOMB_X40_Y22_N22
\DUT|the_cpu_0|A_mul_src1_nxt[19]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(19),
	datad => \DUT|the_cpu_0|A_mul_src1[3]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[19]~19_combout\);

-- Location: LCCOMB_X38_Y22_N26
\DUT|the_cpu_0|A_mul_partial_prod[29]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT29\,
	datab => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT13\,
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_partial_prod[28]~41\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[29]~42_combout\,
	cout => \DUT|the_cpu_0|A_mul_partial_prod[29]~43\);

-- Location: LCFF_X38_Y22_N27
\DUT|the_cpu_0|A_mul_partial_prod[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[29]~42_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(29));

-- Location: LCFF_X38_Y22_N29
\DUT|the_cpu_0|A_mul_partial_prod[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[30]~44_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(30));

-- Location: LCFF_X37_Y22_N29
\DUT|the_cpu_0|A_mul_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[30]~92_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(30),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(30));

-- Location: LCCOMB_X27_Y22_N16
\DUT|the_cpu_0|A_wr_data_unfiltered[30]~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[30]~50_combout\,
	datad => \DUT|the_cpu_0|A_mul_result\(30),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[30]~51_combout\);

-- Location: LCFF_X27_Y22_N17
\DUT|the_cpu_0|W_wr_data[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[30]~51_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(30));

-- Location: LCCOMB_X27_Y22_N18
\DUT|the_cpu_0|D_src2_reg[30]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[30]~51_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(30),
	datad => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[30]~56_combout\);

-- Location: LCCOMB_X27_Y22_N12
\DUT|the_cpu_0|D_src2_reg[30]~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|W_wr_data\(30),
	datad => \DUT|the_cpu_0|D_src2_reg[30]~56_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[30]~57_combout\);

-- Location: LCCOMB_X34_Y21_N24
\DUT|the_cpu_0|D_src2_reg[30]~96\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datab => \DUT|the_cpu_0|D_src2_reg[30]~57_combout\,
	datac => \DUT|the_cpu_0|E_alu_result\(30),
	datad => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	combout => \DUT|the_cpu_0|D_src2_reg[30]~96_combout\);

-- Location: LCFF_X34_Y21_N25
\DUT|the_cpu_0|E_src2_reg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[30]~96_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(30));

-- Location: LCFF_X34_Y21_N23
\DUT|the_cpu_0|M_st_data[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[30]~6_combout\,
	sdata => \DUT|the_cpu_0|E_src2_reg\(30),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_iw\(4),
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(30));

-- Location: LCCOMB_X34_Y17_N12
\DUT|the_cpu_0|d_writedata[30]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_data\(30),
	datab => \DUT|the_cpu_0|M_st_data\(30),
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_writedata[30]~22_combout\);

-- Location: LCFF_X34_Y17_N13
\DUT|the_cpu_0|d_writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[30]~22_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(30),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(30));

-- Location: LCCOMB_X30_Y21_N0
\DUT|the_cpu_0|E_src2_reg[31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2[31]~16_combout\,
	combout => \DUT|the_cpu_0|E_src2_reg[31]~feeder_combout\);

-- Location: LCFF_X30_Y21_N1
\DUT|the_cpu_0|E_src2_reg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2_reg[31]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(31));

-- Location: LCFF_X30_Y21_N27
\DUT|the_cpu_0|M_st_data[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[31]~7_combout\,
	sdata => \DUT|the_cpu_0|E_src2_reg\(31),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_iw\(4),
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(31));

-- Location: LCFF_X35_Y18_N17
\DUT|the_cpu_0|A_st_data[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(31),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(31));

-- Location: LCCOMB_X34_Y17_N2
\DUT|the_cpu_0|d_writedata[31]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(31),
	datab => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datad => \DUT|the_cpu_0|A_st_data\(31),
	combout => \DUT|the_cpu_0|d_writedata[31]~23_combout\);

-- Location: LCFF_X34_Y17_N3
\DUT|the_cpu_0|d_writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[31]~23_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(31),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(31));

-- Location: LCCOMB_X49_Y15_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(31),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: LCFF_X49_Y15_N21
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X49_Y15_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(31),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~32_combout\);

-- Location: LCFF_X49_Y15_N29
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~32_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X36_Y17_N28
\DUT|the_cpu_0|d_byteenable_nxt[3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_byte_en\(3),
	datab => \DUT|the_cpu_0|M_mem_byte_en\(3),
	datac => \DUT|the_cpu_0|d_address_byte_field_nxt~0_combout\,
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_byteenable_nxt[3]~1_combout\);

-- Location: LCFF_X36_Y17_N29
\DUT|the_cpu_0|d_byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_byteenable_nxt[3]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_byteenable\(3));

-- Location: LCCOMB_X36_Y17_N6
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~3_combout\ = (\DUT|the_cpu_0|d_byteenable\(3)) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datad => \DUT|the_cpu_0|d_byteenable\(3),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~3_combout\);

-- Location: LCCOMB_X51_Y15_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[29]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[29]~10_combout\);

-- Location: LCFF_X51_Y15_N29
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[29]~10_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X51_Y15_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(28),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~21_combout\);

-- Location: LCFF_X51_Y15_N23
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~21_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X51_Y15_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(27),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~23_combout\);

-- Location: LCFF_X51_Y15_N27
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~23_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X44_Y15_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(5),
	datab => \DUT|the_cpu_0|ic_fill_line\(5),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~19_combout\);

-- Location: LCCOMB_X44_Y15_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(31) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[31]~217_combout\ & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~19_combout\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[31]~217_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~19_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(31));

-- Location: LCFF_X44_Y15_N7
\DUT|the_cpu_0|d_readdata_d1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(31),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(31));

-- Location: LCCOMB_X35_Y18_N28
\DUT|the_cpu_0|dc_data_wr_port_data[31]~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_data_wr_port_data[31]~54_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(31),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[31]~55_combout\);

-- Location: LCCOMB_X32_Y24_N6
\DUT|the_cpu_0|A_dc_rd_data[27]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \DUT|the_cpu_0|A_dc_rd_data[27]~feeder_combout\);

-- Location: LCFF_X32_Y24_N7
\DUT|the_cpu_0|A_dc_rd_data[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[27]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(27));

-- Location: LCCOMB_X33_Y19_N14
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[27]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_rd_data\(27),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(27),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[27]~31_combout\);

-- Location: LCFF_X33_Y19_N15
\DUT|the_cpu_0|A_dc_xfer_wr_data[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[27]~31_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(27));

-- Location: LCFF_X36_Y18_N23
\DUT|the_cpu_0|d_writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[26]~18_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(26),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(26));

-- Location: LCCOMB_X43_Y15_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_line\(5),
	datab => \DUT|the_cpu_0|d_address_line_field\(5),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~23_combout\);

-- Location: LCFF_X43_Y15_N31
\DUT|the_nios_system_clock_0|slave_readdata_p1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(14),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(14));

-- Location: LCCOMB_X43_Y15_N26
\DUT|the_nios_system_clock_0|slave_readdata[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata[14]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata_p1\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata_p1\(14),
	combout => \DUT|the_nios_system_clock_0|slave_readdata[14]~feeder_combout\);

-- Location: LCFF_X43_Y15_N27
\DUT|the_nios_system_clock_0|slave_readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata[14]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(14));

-- Location: LCCOMB_X43_Y15_N10
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[30]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[30]~22_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~23_combout\ & 
-- ((\DUT|the_nios_system_clock_0|slave_readdata\(14)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- (((\DUT|the_nios_system_clock_0|slave_readdata\(14)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~23_combout\,
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(14),
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[30]~22_combout\);

-- Location: LCFF_X43_Y15_N11
\DUT|the_cpu_0|i_readdata_d1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[30]~22_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(30));

-- Location: LCCOMB_X23_Y18_N14
\DUT|the_cpu_0|F_iw_a_rf[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(29),
	datac => \DUT|the_cpu_0|F_stall~combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \DUT|the_cpu_0|F_iw_a_rf[2]~2_combout\);

-- Location: LCCOMB_X32_Y24_N14
\DUT|the_cpu_0|D_src1_reg[27]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[27]~60_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[27]~45_combout\);

-- Location: LCCOMB_X32_Y24_N8
\DUT|the_cpu_0|D_src1_reg[27]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(27),
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|D_src1_reg[27]~45_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(27),
	combout => \DUT|the_cpu_0|D_src1_reg[27]~46_combout\);

-- Location: LCCOMB_X32_Y24_N0
\DUT|the_cpu_0|D_src1_reg[27]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datab => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datac => \DUT|the_cpu_0|D_src1_reg[27]~46_combout\,
	datad => \DUT|the_cpu_0|E_alu_result\(27),
	combout => \DUT|the_cpu_0|D_src1_reg[27]~47_combout\);

-- Location: LCFF_X32_Y24_N1
\DUT|the_cpu_0|E_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[27]~47_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(27));

-- Location: LCCOMB_X32_Y24_N10
\DUT|the_cpu_0|E_logic_result[27]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(0),
	datab => \DUT|the_cpu_0|E_src1\(27),
	datac => \DUT|the_cpu_0|E_src2\(27),
	datad => \DUT|the_cpu_0|E_logic_op\(1),
	combout => \DUT|the_cpu_0|E_logic_result[27]~29_combout\);

-- Location: LCCOMB_X32_Y24_N30
\DUT|the_cpu_0|E_alu_result[27]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[28]~56_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_logic_result[27]~29_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(27));

-- Location: LCCOMB_X32_Y24_N26
\DUT|the_cpu_0|D_src2_reg[27]~99\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[27]~63_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	datac => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datad => \DUT|the_cpu_0|E_alu_result\(27),
	combout => \DUT|the_cpu_0|D_src2_reg[27]~99_combout\);

-- Location: LCCOMB_X32_Y24_N4
\DUT|the_cpu_0|D_src2[27]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2[27]~7_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	datad => \DUT|the_cpu_0|D_src2_reg[27]~99_combout\,
	combout => \DUT|the_cpu_0|D_src2[27]~8_combout\);

-- Location: LCFF_X32_Y24_N5
\DUT|the_cpu_0|E_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[27]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(27));

-- Location: LCCOMB_X32_Y24_N22
\DUT|the_cpu_0|Add17|auto_generated|_~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2\(27),
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~15_combout\);

-- Location: LCCOMB_X31_Y21_N8
\DUT|the_cpu_0|Add17|auto_generated|result_int[29]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(28),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~14_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[28]~57\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[29]~58_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[29]~59\);

-- Location: LCCOMB_X32_Y21_N30
\DUT|the_cpu_0|E_alu_result[29]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datab => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datac => \DUT|the_cpu_0|E_logic_result[29]~27_combout\,
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[30]~60_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(29));

-- Location: LCCOMB_X32_Y21_N18
\DUT|the_cpu_0|D_src2_reg[29]~97\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[29]~59_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	datac => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datad => \DUT|the_cpu_0|E_alu_result\(29),
	combout => \DUT|the_cpu_0|D_src2_reg[29]~97_combout\);

-- Location: LCFF_X32_Y21_N19
\DUT|the_cpu_0|E_src2_reg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[29]~97_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(29));

-- Location: LCFF_X33_Y18_N11
\DUT|the_cpu_0|M_st_data[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[29]~5_combout\,
	sdata => \DUT|the_cpu_0|E_src2_reg\(29),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_iw\(4),
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(29));

-- Location: LCFF_X37_Y18_N5
\DUT|the_cpu_0|A_st_data[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(29),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(29));

-- Location: LCCOMB_X37_Y18_N4
\DUT|the_cpu_0|dc_data_wr_port_data[29]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_st_data\(29),
	datac => \DUT|the_cpu_0|A_st_data\(29),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[29]~58_combout\);

-- Location: LCCOMB_X37_Y18_N6
\DUT|the_cpu_0|dc_data_wr_port_data[29]~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datab => \DUT|the_cpu_0|dc_data_wr_port_data[29]~58_combout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(29),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[29]~59_combout\);

-- Location: LCCOMB_X29_Y24_N4
\DUT|the_cpu_0|A_dc_rd_data[25]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \DUT|the_cpu_0|A_dc_rd_data[25]~feeder_combout\);

-- Location: LCFF_X29_Y24_N5
\DUT|the_cpu_0|A_dc_rd_data[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[25]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(25));

-- Location: LCCOMB_X27_Y18_N22
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[25]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \DUT|the_cpu_0|A_dc_rd_data\(25),
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[25]~25_combout\);

-- Location: LCFF_X27_Y18_N23
\DUT|the_cpu_0|A_dc_xfer_wr_data[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[25]~25_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(25));

-- Location: LCFF_X34_Y17_N9
\DUT|the_cpu_0|d_writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[18]~10_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(18),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(18));

-- Location: LCCOMB_X24_Y22_N10
\DUT|the_cpu_0|D_src2_reg[19]~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[19]~84_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[19]~78_combout\);

-- Location: LCCOMB_X24_Y22_N4
\DUT|the_cpu_0|D_src2_reg[19]~79\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(19),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(19),
	datad => \DUT|the_cpu_0|D_src2_reg[19]~78_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[19]~79_combout\);

-- Location: LCCOMB_X24_Y22_N6
\DUT|the_cpu_0|D_src2_reg[19]~107\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datab => \DUT|the_cpu_0|D_src2_reg[19]~79_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	datad => \DUT|the_cpu_0|E_alu_result\(19),
	combout => \DUT|the_cpu_0|D_src2_reg[19]~107_combout\);

-- Location: LCFF_X24_Y22_N7
\DUT|the_cpu_0|E_src2_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[19]~107_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(19));

-- Location: LCCOMB_X35_Y17_N16
\DUT|the_cpu_0|E_st_data[19]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2_reg\(3),
	datab => \DUT|the_cpu_0|E_src2_reg\(19),
	datad => \DUT|the_cpu_0|E_iw\(4),
	combout => \DUT|the_cpu_0|E_st_data[19]~3_combout\);

-- Location: LCFF_X35_Y17_N17
\DUT|the_cpu_0|M_st_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_st_data[19]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(19));

-- Location: LCFF_X35_Y17_N11
\DUT|the_cpu_0|A_st_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(19),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(19));

-- Location: LCCOMB_X34_Y18_N26
\DUT|the_cpu_0|d_writedata[19]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(19),
	datab => \DUT|the_cpu_0|A_st_data\(19),
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_writedata[19]~11_combout\);

-- Location: LCFF_X34_Y18_N27
\DUT|the_cpu_0|d_writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[19]~11_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(19),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(19));

-- Location: LCCOMB_X36_Y17_N18
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~1_combout\ = (\DUT|the_cpu_0|d_byteenable\(2)) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datad => \DUT|the_cpu_0|d_byteenable\(2),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~1_combout\);

-- Location: LCCOMB_X53_Y16_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[23]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[23]~1_combout\);

-- Location: LCCOMB_X53_Y16_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[23]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[23]~1_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[23]~11_combout\);

-- Location: LCCOMB_X50_Y16_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[23]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[23]~25_combout\);

-- Location: LCFF_X53_Y16_N9
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[23]~11_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(26),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[23]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X51_Y16_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(25),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~17_combout\);

-- Location: LCFF_X51_Y16_N9
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~17_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X51_Y16_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(24),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCFF_X51_Y16_N3
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~14_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X51_Y16_N4
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(23),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~15_combout\);

-- Location: LCFF_X51_Y16_N5
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~15_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X53_Y16_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X49_Y16_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[18]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[18]~3_combout\);

-- Location: LCCOMB_X48_Y16_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(20),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(20),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X48_Y16_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(22),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~26_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCCOMB_X48_Y15_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\);

-- Location: LCFF_X48_Y16_N31
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(21));

-- Location: LCFF_X50_Y16_N15
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(21),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(21));

-- Location: LCFF_X49_Y16_N27
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[18]~3_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(21),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X51_Y15_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(19),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~22_combout\);

-- Location: LCFF_X51_Y15_N13
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~22_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X51_Y16_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(22),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~16_combout\);

-- Location: LCFF_X51_Y16_N31
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~16_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X48_Y16_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(19),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(19),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCCOMB_X48_Y16_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(21),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~28_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~29_combout\);

-- Location: LCFF_X48_Y16_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~29_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(20));

-- Location: LCCOMB_X50_Y15_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[20]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(20),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout\);

-- Location: LCFF_X50_Y15_N25
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X50_Y16_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(20),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(21),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X49_Y16_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~8_combout\);

-- Location: LCFF_X49_Y16_N9
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~8_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X49_Y16_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(18),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(18),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X50_Y15_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(20),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~37_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~38_combout\);

-- Location: LCFF_X50_Y15_N27
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~38_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X50_Y15_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(19),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: LCFF_X50_Y15_N3
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X50_Y19_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~0_combout\);

-- Location: LCFF_X50_Y19_N19
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~0_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\);

-- Location: LCCOMB_X50_Y16_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \DUT|nios_system_reset_sys_clk_domain_synch|data_out~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~1_combout\);

-- Location: LCFF_X50_Y16_N7
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\);

-- Location: LCCOMB_X30_Y17_N22
\DUT|the_cpu_0|hbreak_req~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|wait_for_one_post_bret_inst~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\,
	datac => \DUT|the_cpu_0|hbreak_enabled~regout\,
	datad => \DUT|the_cpu_0|latched_oci_tb_hbreak_req~regout\,
	combout => \DUT|the_cpu_0|hbreak_req~0_combout\);

-- Location: LCCOMB_X30_Y17_N26
\DUT|the_cpu_0|latched_oci_tb_hbreak_req_next~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|hbreak_enabled~regout\,
	datab => \DUT|the_cpu_0|E_valid~0_combout\,
	datac => \DUT|the_cpu_0|latched_oci_tb_hbreak_req~regout\,
	datad => \DUT|the_cpu_0|hbreak_req~0_combout\,
	combout => \DUT|the_cpu_0|latched_oci_tb_hbreak_req_next~2_combout\);

-- Location: LCFF_X30_Y17_N27
\DUT|the_cpu_0|latched_oci_tb_hbreak_req\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|latched_oci_tb_hbreak_req_next~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|latched_oci_tb_hbreak_req~regout\);

-- Location: LCCOMB_X30_Y17_N8
\DUT|the_cpu_0|F_iw[18]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(18),
	datac => \DUT|the_cpu_0|hbreak_enabled~regout\,
	datad => \DUT|the_cpu_0|latched_oci_tb_hbreak_req~regout\,
	combout => \DUT|the_cpu_0|F_iw[18]~38_combout\);

-- Location: LCFF_X30_Y17_N9
\DUT|the_cpu_0|D_iw[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[18]~38_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(18));

-- Location: LCCOMB_X29_Y22_N0
\DUT|the_cpu_0|D_src2[28]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datab => \DUT|the_cpu_0|D_iw\(18),
	datac => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	datad => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	combout => \DUT|the_cpu_0|D_src2[28]~5_combout\);

-- Location: LCCOMB_X29_Y22_N18
\DUT|the_cpu_0|D_src2[28]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	datab => \DUT|the_cpu_0|D_src2[28]~5_combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[28]~98_combout\,
	combout => \DUT|the_cpu_0|D_src2[28]~6_combout\);

-- Location: LCFF_X29_Y22_N19
\DUT|the_cpu_0|E_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[28]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(28));

-- Location: LCCOMB_X31_Y21_N30
\DUT|the_cpu_0|E_logic_result[28]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(0),
	datab => \DUT|the_cpu_0|E_logic_op\(1),
	datac => \DUT|the_cpu_0|E_src1\(28),
	datad => \DUT|the_cpu_0|E_src2\(28),
	combout => \DUT|the_cpu_0|E_logic_result[28]~28_combout\);

-- Location: LCCOMB_X34_Y22_N24
\DUT|the_cpu_0|E_alu_result[28]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datab => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datac => \DUT|the_cpu_0|E_logic_result[28]~28_combout\,
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[29]~58_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(28));

-- Location: LCFF_X34_Y22_N9
\DUT|the_cpu_0|W_wr_data[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[28]~57_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(28));

-- Location: LCFF_X34_Y22_N25
\DUT|the_cpu_0|M_alu_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(28),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(28));

-- Location: LCCOMB_X34_Y22_N2
\DUT|the_cpu_0|D_src2_reg[28]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[28]~57_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(28),
	datad => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[28]~60_combout\);

-- Location: LCCOMB_X34_Y22_N4
\DUT|the_cpu_0|D_src2_reg[28]~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|W_wr_data\(28),
	datad => \DUT|the_cpu_0|D_src2_reg[28]~60_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[28]~61_combout\);

-- Location: LCCOMB_X29_Y22_N6
\DUT|the_cpu_0|D_src2_reg[28]~98\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	datab => \DUT|the_cpu_0|E_alu_result\(28),
	datac => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_src2_reg[28]~61_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[28]~98_combout\);

-- Location: LCFF_X29_Y22_N7
\DUT|the_cpu_0|E_src2_reg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[28]~98_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(28));

-- Location: LCFF_X33_Y18_N17
\DUT|the_cpu_0|M_st_data[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[28]~4_combout\,
	sdata => \DUT|the_cpu_0|E_src2_reg\(28),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_iw\(4),
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(28));

-- Location: LCFF_X33_Y17_N13
\DUT|the_cpu_0|A_st_data[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(28),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(28));

-- Location: LCCOMB_X33_Y17_N12
\DUT|the_cpu_0|dc_data_wr_port_data[28]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(28),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_st_data\(28),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[28]~60_combout\);

-- Location: LCCOMB_X33_Y17_N8
\DUT|the_cpu_0|dc_data_wr_port_data[28]~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datab => \DUT|the_cpu_0|d_readdata_d1\(28),
	datad => \DUT|the_cpu_0|dc_data_wr_port_data[28]~60_combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[28]~61_combout\);

-- Location: LCCOMB_X29_Y20_N22
\DUT|the_cpu_0|A_dc_rd_data[24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \DUT|the_cpu_0|A_dc_rd_data[24]~feeder_combout\);

-- Location: LCFF_X29_Y20_N23
\DUT|the_cpu_0|A_dc_rd_data[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[24]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(24));

-- Location: LCCOMB_X29_Y20_N30
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[24]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \DUT|the_cpu_0|A_dc_rd_data\(24),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[24]~24_combout\);

-- Location: LCFF_X29_Y20_N31
\DUT|the_cpu_0|A_dc_xfer_wr_data[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[24]~24_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(24));

-- Location: LCFF_X34_Y18_N11
\DUT|the_cpu_0|d_writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[23]~15_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(23),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(23));

-- Location: LCFF_X41_Y14_N1
\DUT|the_leds|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(23),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(23));

-- Location: LCCOMB_X41_Y14_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~215_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(23)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(23),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~215_combout\);

-- Location: LCFF_X42_Y15_N5
\DUT|the_nios_system_clock_1|slave_readdata_p1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(7),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(7));

-- Location: LCFF_X41_Y15_N17
\DUT|the_nios_system_clock_1|slave_readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(7));

-- Location: LCCOMB_X41_Y15_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~134_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~215_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~114_combout\ & 
-- ((\DUT|the_nios_system_clock_1|slave_readdata\(7)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~215_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(7),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~114_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~134_combout\);

-- Location: LCCOMB_X41_Y16_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(23) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~134_combout\ & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~16_combout\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~16_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~134_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(23));

-- Location: LCFF_X41_Y16_N9
\DUT|the_cpu_0|d_readdata_d1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(23),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(23));

-- Location: LCCOMB_X35_Y18_N8
\DUT|the_cpu_0|dc_data_wr_port_data[23]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|dc_data_wr_port_data[23]~46_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(23),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[23]~47_combout\);

-- Location: LCCOMB_X28_Y20_N4
\DUT|the_cpu_0|A_dc_rd_data[20]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \DUT|the_cpu_0|A_dc_rd_data[20]~feeder_combout\);

-- Location: LCFF_X28_Y20_N5
\DUT|the_cpu_0|A_dc_rd_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[20]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(20));

-- Location: LCCOMB_X28_Y20_N26
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[20]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \DUT|the_cpu_0|A_dc_rd_data\(20),
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[20]~20_combout\);

-- Location: LCFF_X28_Y20_N27
\DUT|the_cpu_0|A_dc_xfer_wr_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[20]~20_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(20));

-- Location: LCFF_X34_Y18_N9
\DUT|the_cpu_0|d_writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[22]~14_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(22),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(22));

-- Location: LCFF_X41_Y14_N31
\DUT|the_leds|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(22),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(22));

-- Location: LCCOMB_X41_Y14_N30
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~148_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(22)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(22),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~148_combout\);

-- Location: LCCOMB_X41_Y17_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(22) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~149_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~148_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~21_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~21_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~149_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~148_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(22));

-- Location: LCFF_X41_Y17_N11
\DUT|the_cpu_0|d_readdata_d1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(22),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(22));

-- Location: LCCOMB_X35_Y18_N6
\DUT|the_cpu_0|dc_data_wr_port_data[22]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_st_data\(22),
	datac => \DUT|the_cpu_0|A_st_data\(22),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[22]~44_combout\);

-- Location: LCCOMB_X35_Y18_N26
\DUT|the_cpu_0|dc_data_wr_port_data[22]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datac => \DUT|the_cpu_0|d_readdata_d1\(22),
	datad => \DUT|the_cpu_0|dc_data_wr_port_data[22]~44_combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[22]~45_combout\);

-- Location: LCCOMB_X27_Y18_N30
\DUT|the_cpu_0|A_dc_rd_data[19]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \DUT|the_cpu_0|A_dc_rd_data[19]~feeder_combout\);

-- Location: LCFF_X27_Y18_N31
\DUT|the_cpu_0|A_dc_rd_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[19]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(19));

-- Location: LCCOMB_X27_Y18_N4
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[19]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_rd_data\(19),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(19),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[19]~19_combout\);

-- Location: LCFF_X27_Y18_N5
\DUT|the_cpu_0|A_dc_xfer_wr_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[19]~19_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(19));

-- Location: LCFF_X34_Y18_N23
\DUT|the_cpu_0|d_writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[21]~13_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(21),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(21));

-- Location: LCFF_X40_Y14_N7
\DUT|the_leds|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(21),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(21));

-- Location: LCCOMB_X40_Y13_N2
\DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~combout\ = (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & (!\DUT|the_cpu_0|d_address_offset_field\(2) & !\DUT|the_cpu_0|d_address_line_field\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datab => \DUT|the_cpu_0|d_address_offset_field\(2),
	datac => \DUT|the_cpu_0|d_address_line_field\(0),
	combout => \DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~combout\);

-- Location: LCCOMB_X40_Y14_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~163_combout\ = (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & \DUT|the_leds|data_out\(21))) # 
-- (!\DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~combout\)) # (!\DUT|the_cpu_0|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_leds|data_out\(21),
	datad => \DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~163_combout\);

-- Location: LCCOMB_X49_Y19_N10
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & VCC)))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (((VCC) # (!\DUT|the_jtag_uart_0|fifo_wr~regout\)))))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\DUT|the_jtag_uart_0|fifo_wr~regout\ $ (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|fifo_wr~regout\,
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCFF_X49_Y19_N11
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCCOMB_X42_Y17_N24
\DUT|the_jtag_uart_0|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add1~18_combout\ = ((\DUT|the_jtag_uart_0|read_0~regout\ & (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))) # (!\DUT|the_jtag_uart_0|read_0~regout\ & 
-- ((\DUT|the_jtag_uart_0|Add1~13_combout\)))) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \DUT|the_jtag_uart_0|read_0~regout\,
	datac => \DUT|the_jtag_uart_0|Add1~13_combout\,
	datad => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	combout => \DUT|the_jtag_uart_0|Add1~18_combout\);

-- Location: LCFF_X42_Y15_N13
\DUT|the_nios_system_clock_1|slave_readdata_p1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(5),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(5));

-- Location: LCFF_X41_Y17_N7
\DUT|the_nios_system_clock_1|slave_readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(5));

-- Location: LCCOMB_X41_Y17_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~164_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\ & (\DUT|the_jtag_uart_0|Add1~18_combout\ & ((\DUT|the_nios_system_clock_1|slave_readdata\(5)) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\,
	datab => \DUT|the_jtag_uart_0|Add1~18_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(5),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~164_combout\);

-- Location: LCCOMB_X40_Y15_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(21) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~163_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~164_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~25_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~25_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~163_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~164_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(21));

-- Location: LCFF_X40_Y15_N13
\DUT|the_cpu_0|d_readdata_d1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(21),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(21));

-- Location: LCCOMB_X35_Y18_N10
\DUT|the_cpu_0|dc_data_wr_port_data[21]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datac => \DUT|the_cpu_0|dc_data_wr_port_data[21]~42_combout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(21),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[21]~43_combout\);

-- Location: LCCOMB_X35_Y23_N30
\DUT|the_cpu_0|A_dc_rd_data[18]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(18),
	combout => \DUT|the_cpu_0|A_dc_rd_data[18]~feeder_combout\);

-- Location: LCFF_X35_Y23_N31
\DUT|the_cpu_0|A_dc_rd_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[18]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(18));

-- Location: LCCOMB_X35_Y23_N14
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[18]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(18),
	datad => \DUT|the_cpu_0|A_dc_rd_data\(18),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[18]~18_combout\);

-- Location: LCFF_X35_Y23_N15
\DUT|the_cpu_0|A_dc_xfer_wr_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[18]~18_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(18));

-- Location: LCFF_X34_Y18_N21
\DUT|the_cpu_0|d_writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[20]~12_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(20),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(20));

-- Location: LCFF_X40_Y14_N29
\DUT|the_leds|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(20),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(20));

-- Location: LCCOMB_X40_Y14_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~177_combout\ = (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & \DUT|the_leds|data_out\(20))) # 
-- (!\DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~combout\)) # (!\DUT|the_cpu_0|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_leds|data_out\(20),
	datad => \DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~177_combout\);

-- Location: LCCOMB_X38_Y16_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(20) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~178_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~177_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~29_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~29_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~178_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~177_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(20));

-- Location: LCFF_X38_Y16_N1
\DUT|the_cpu_0|d_readdata_d1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(20),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(20));

-- Location: LCCOMB_X35_Y17_N8
\DUT|the_cpu_0|dc_data_wr_port_data[20]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_data_wr_port_data[20]~40_combout\,
	datab => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(20),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[20]~41_combout\);

-- Location: LCCOMB_X35_Y22_N10
\DUT|the_cpu_0|A_dc_rd_data[17]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(17),
	combout => \DUT|the_cpu_0|A_dc_rd_data[17]~feeder_combout\);

-- Location: LCFF_X35_Y22_N11
\DUT|the_cpu_0|A_dc_rd_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[17]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(17));

-- Location: LCCOMB_X35_Y22_N6
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[17]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(17),
	datad => \DUT|the_cpu_0|A_dc_rd_data\(17),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[17]~17_combout\);

-- Location: LCFF_X35_Y22_N7
\DUT|the_cpu_0|A_dc_xfer_wr_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[17]~17_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(17));

-- Location: LCFF_X36_Y18_N1
\DUT|the_cpu_0|d_writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[17]~9_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(17),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(17));

-- Location: LCFF_X41_Y14_N25
\DUT|the_leds|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(17),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(17));

-- Location: LCCOMB_X41_Y14_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~208_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(17)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(17),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~208_combout\);

-- Location: LCCOMB_X42_Y17_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(17) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~110_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~208_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~7_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~110_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~208_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~7_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(17));

-- Location: LCFF_X42_Y17_N1
\DUT|the_cpu_0|d_readdata_d1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(17),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(17));

-- Location: LCCOMB_X38_Y19_N6
\DUT|the_cpu_0|dc_data_wr_port_data[17]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datac => \DUT|the_cpu_0|dc_data_wr_port_data[17]~34_combout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(17),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[17]~35_combout\);

-- Location: LCCOMB_X29_Y20_N28
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[16]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_rd_data\(16),
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(16),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[16]~16_combout\);

-- Location: LCFF_X29_Y20_N29
\DUT|the_cpu_0|A_dc_xfer_wr_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[16]~16_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(16));

-- Location: LCFF_X36_Y18_N21
\DUT|the_cpu_0|d_writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[25]~17_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(25),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(25));

-- Location: LCCOMB_X43_Y15_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_line\(5),
	datab => \DUT|the_cpu_0|d_address_line_field\(5),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[15]~15_combout\);

-- Location: LCFF_X36_Y16_N19
\DUT|the_leds|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(15));

-- Location: LCCOMB_X36_Y16_N18
\DUT|the_leds|readdata[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_leds|readdata\(15) = (!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_leds|data_out\(15) & !\DUT|the_cpu_0|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_leds|data_out\(15),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_leds|readdata\(15));

-- Location: LCFF_X42_Y15_N15
\DUT|the_nios_system_clock_1|slave_readdata_p1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(15),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(15));

-- Location: LCFF_X41_Y15_N5
\DUT|the_nios_system_clock_1|slave_readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(15));

-- Location: LCFF_X41_Y15_N25
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(15));

-- Location: LCFF_X41_Y19_N9
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCFF_X41_Y19_N5
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X41_Y19_N2
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X41_Y19_N12
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & ((VCC)))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (((VCC) # (!\DUT|the_jtag_uart_0|wr_rfifo~combout\)))))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (!\DUT|the_jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X41_Y19_N14
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) $ 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: LCFF_X41_Y19_N15
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCCOMB_X41_Y19_N20
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # 
-- (\DUT|the_jtag_uart_0|wr_rfifo~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X41_Y19_N0
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # 
-- (!\DUT|the_jtag_uart_0|fifo_rd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \DUT|the_jtag_uart_0|fifo_rd~1_combout\,
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCFF_X41_Y19_N1
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X41_Y19_N26
\DUT|the_jtag_uart_0|rvalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|rvalid~0_combout\ = (\DUT|the_jtag_uart_0|fifo_rd~1_combout\ & ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\))) # (!\DUT|the_jtag_uart_0|fifo_rd~1_combout\ & 
-- (\DUT|the_jtag_uart_0|rvalid~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|fifo_rd~1_combout\,
	datac => \DUT|the_jtag_uart_0|rvalid~regout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \DUT|the_jtag_uart_0|rvalid~0_combout\);

-- Location: LCFF_X41_Y19_N27
\DUT|the_jtag_uart_0|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|rvalid~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|rvalid~regout\);

-- Location: LCCOMB_X41_Y15_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~132_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\ & (\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(15) & ((\DUT|the_jtag_uart_0|rvalid~regout\) # 
-- (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\ & (((\DUT|the_jtag_uart_0|rvalid~regout\)) # 
-- (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datab => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(15),
	datad => \DUT|the_jtag_uart_0|rvalid~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~132_combout\);

-- Location: LCCOMB_X43_Y15_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~133_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~132_combout\ & ((\DUT|the_leds|readdata\(15)) # 
-- (!\DUT|the_cpu_0_data_master|r_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	datab => \DUT|the_leds|readdata\(15),
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~132_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~133_combout\);

-- Location: LCCOMB_X43_Y15_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(15) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~133_combout\ & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[15]~15_combout\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[15]~15_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~133_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(15));

-- Location: LCFF_X43_Y15_N17
\DUT|the_cpu_0|d_readdata_d1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(15));

-- Location: LCCOMB_X37_Y19_N30
\DUT|the_cpu_0|dc_data_wr_port_data[15]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_data_wr_port_data[15]~30_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(15),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[15]~31_combout\);

-- Location: LCCOMB_X28_Y20_N8
\DUT|the_cpu_0|A_dc_rd_data[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \DUT|the_cpu_0|A_dc_rd_data[11]~feeder_combout\);

-- Location: LCFF_X28_Y20_N9
\DUT|the_cpu_0|A_dc_rd_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(11));

-- Location: LCCOMB_X28_Y20_N22
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(11),
	datad => \DUT|the_cpu_0|A_dc_rd_data\(11),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[11]~11_combout\);

-- Location: LCFF_X28_Y20_N23
\DUT|the_cpu_0|A_dc_xfer_wr_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[11]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(11));

-- Location: LCFF_X36_Y18_N19
\DUT|the_cpu_0|d_writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[24]~16_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(24),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(24));

-- Location: LCCOMB_X53_Y15_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~24_combout\);

-- Location: LCFF_X53_Y15_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~24_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X51_Y15_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~29_combout\);

-- Location: LCFF_X51_Y15_N7
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~29_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X53_Y16_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X53_Y15_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]~8_combout\);

-- Location: LCCOMB_X48_Y16_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~82_combout\);

-- Location: LCFF_X48_Y16_N23
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~82_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.010~regout\);

-- Location: LCCOMB_X48_Y15_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[15]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.010~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(16),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X51_Y15_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(14),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: LCFF_X51_Y15_N9
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X51_Y14_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(14),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~30_combout\);

-- Location: LCFF_X51_Y14_N23
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~30_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X48_Y15_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(14),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(14),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~78_combout\);

-- Location: LCCOMB_X48_Y15_N4
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~79\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~78_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(15),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCFF_X48_Y15_N3
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[15]~9_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~79_combout\,
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X49_Y15_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(15),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: LCFF_X49_Y15_N7
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCFF_X53_Y15_N7
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]~8_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(15),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X42_Y16_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[14]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_line\(5),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14),
	datad => \DUT|the_cpu_0|d_address_line_field\(5),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[14]~22_combout\);

-- Location: LCFF_X37_Y15_N29
\DUT|the_leds|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(14));

-- Location: LCCOMB_X37_Y15_N28
\DUT|the_leds|readdata[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_leds|readdata\(14) = (!\DUT|the_cpu_0|d_address_offset_field\(1) & (!\DUT|the_cpu_0|d_address_offset_field\(0) & \DUT|the_leds|data_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_leds|data_out\(14),
	combout => \DUT|the_leds|readdata\(14));

-- Location: LCFF_X37_Y17_N23
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(14));

-- Location: LCCOMB_X37_Y17_N22
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~150_combout\ = (\DUT|the_jtag_uart_0|woverflow~regout\ & (((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(14))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))) # 
-- (!\DUT|the_jtag_uart_0|woverflow~regout\ & (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\ & ((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(14)) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|woverflow~regout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(14),
	datad => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~150_combout\);

-- Location: LCCOMB_X42_Y16_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~151_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~150_combout\ & ((\DUT|the_leds|readdata\(14)) # 
-- (!\DUT|the_cpu_0_data_master|r_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	datab => \DUT|the_leds|readdata\(14),
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~150_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~151_combout\);

-- Location: LCCOMB_X42_Y16_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(14) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~151_combout\ & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[14]~22_combout\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[14]~22_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~151_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(14));

-- Location: LCFF_X42_Y16_N27
\DUT|the_cpu_0|d_readdata_d1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(14));

-- Location: LCCOMB_X37_Y19_N20
\DUT|the_cpu_0|dc_data_wr_port_data[14]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_data_wr_port_data[14]~28_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(14),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[14]~29_combout\);

-- Location: LCCOMB_X27_Y18_N16
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_rd_data\(10),
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(10),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[10]~10_combout\);

-- Location: LCFF_X27_Y18_N17
\DUT|the_cpu_0|A_dc_xfer_wr_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[10]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(10));

-- Location: LCFF_X34_Y18_N17
\DUT|the_cpu_0|d_writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[16]~8_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(16));

-- Location: LCCOMB_X53_Y14_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(10),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: LCFF_X53_Y14_N13
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X53_Y15_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(10),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~26_combout\);

-- Location: LCFF_X53_Y15_N11
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~26_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X53_Y14_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(9),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: LCFF_X53_Y14_N7
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X53_Y15_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(9),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~28_combout\);

-- Location: LCFF_X53_Y15_N21
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~28_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X51_Y15_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(20),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~20_combout\);

-- Location: LCFF_X51_Y15_N31
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~20_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X50_Y15_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(17),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(17),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X50_Y15_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~39_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(19),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~40_combout\);

-- Location: LCFF_X50_Y15_N29
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~40_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X50_Y15_N4
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~49_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(18),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~50_combout\);

-- Location: LCFF_X50_Y15_N5
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~50_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(17));

-- Location: LCCOMB_X50_Y15_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~77\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~76_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(17),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCFF_X50_Y15_N31
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~77_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X49_Y15_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(16),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: LCFF_X49_Y15_N27
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X49_Y15_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(16),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~31_combout\);

-- Location: LCFF_X49_Y15_N3
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~31_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X48_Y15_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(13),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(13),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~80_combout\);

-- Location: LCCOMB_X48_Y15_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~81\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~80_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(15),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCCOMB_X43_Y22_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\);

-- Location: LCFF_X48_Y15_N11
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~81_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X48_Y15_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~65\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~64_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(14),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCFF_X48_Y15_N13
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~65_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X49_Y15_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(13),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: LCFF_X49_Y15_N31
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X49_Y16_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(13),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~18_combout\);

-- Location: LCFF_X49_Y16_N23
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~18_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X53_Y15_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[9]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[9]~5_combout\);

-- Location: LCFF_X49_Y15_N9
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(12),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCFF_X53_Y15_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[9]~5_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(12),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X42_Y16_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_line\(5),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datac => \DUT|the_cpu_0|d_address_line_field\(5),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~36_combout\);

-- Location: LCCOMB_X41_Y15_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[27]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(27) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[29]~100_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~195_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~36_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[29]~100_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~195_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~36_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(27));

-- Location: LCFF_X41_Y15_N21
\DUT|the_cpu_0|d_readdata_d1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(27),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(27));

-- Location: LCCOMB_X32_Y18_N18
\DUT|the_cpu_0|dc_data_wr_port_data[27]~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_data_wr_port_data[27]~62_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(27),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[27]~63_combout\);

-- Location: LCFF_X31_Y24_N31
\DUT|the_cpu_0|M_alu_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(26),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(26));

-- Location: LCCOMB_X31_Y24_N24
\DUT|the_cpu_0|M_inst_result[26]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \DUT|the_cpu_0|M_alu_result\(26),
	combout => \DUT|the_cpu_0|M_inst_result[26]~0_combout\);

-- Location: LCFF_X31_Y24_N25
\DUT|the_cpu_0|A_inst_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[26]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(26));

-- Location: LCCOMB_X42_Y15_N10
\DUT|the_nios_system_clock_1|slave_readdata_p1[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_readdata_p1[10]~feeder_combout\ = \DUT|the_sdram_0|za_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(10),
	combout => \DUT|the_nios_system_clock_1|slave_readdata_p1[10]~feeder_combout\);

-- Location: LCFF_X42_Y15_N11
\DUT|the_nios_system_clock_1|slave_readdata_p1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_readdata_p1[10]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(10));

-- Location: LCFF_X41_Y15_N15
\DUT|the_nios_system_clock_1|slave_readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(10));

-- Location: LCCOMB_X41_Y15_N14
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~98_combout\ = ((\DUT|the_nios_system_clock_1|slave_readdata\(10)) # (!\DUT|the_cpu_0|d_read~regout\)) # (!\DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(10),
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~98_combout\);

-- Location: LCCOMB_X41_Y15_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(26) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[29]~100_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~98_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~4_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[29]~100_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~98_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~4_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(26));

-- Location: LCFF_X41_Y15_N11
\DUT|the_cpu_0|d_readdata_d1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(26),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(26));

-- Location: LCCOMB_X38_Y19_N28
\DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datac => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(26),
	combout => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout\);

-- Location: LCFF_X38_Y19_N29
\DUT|the_cpu_0|A_slow_inst_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(26));

-- Location: LCCOMB_X37_Y20_N2
\DUT|the_cpu_0|A_wr_data_unfiltered[26]~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_inst_result\(26),
	datac => \DUT|the_cpu_0|A_slow_inst_result\(26),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[26]~61_combout\);

-- Location: LCCOMB_X33_Y24_N26
\DUT|the_cpu_0|A_wr_data_unfiltered[26]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_shift_rot_result\(26),
	datac => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[26]~61_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[26]~62_combout\);

-- Location: LCCOMB_X31_Y24_N8
\DUT|the_cpu_0|A_wr_data_unfiltered[26]~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[26]~62_combout\,
	datac => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(26),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[26]~63_combout\);

-- Location: LCFF_X31_Y24_N9
\DUT|the_cpu_0|W_wr_data[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[26]~63_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(26));

-- Location: LCCOMB_X31_Y24_N6
\DUT|the_cpu_0|D_src1_reg[26]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(26),
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[26]~63_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[26]~48_combout\);

-- Location: LCCOMB_X31_Y24_N16
\DUT|the_cpu_0|D_src1_reg[26]~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datab => \DUT|the_cpu_0|W_wr_data\(26),
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|D_src1_reg[26]~48_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[26]~49_combout\);

-- Location: LCCOMB_X31_Y24_N0
\DUT|the_cpu_0|D_src1_reg[26]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datab => \DUT|the_cpu_0|E_alu_result\(26),
	datac => \DUT|the_cpu_0|D_src1_reg[26]~49_combout\,
	datad => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[26]~50_combout\);

-- Location: LCFF_X31_Y24_N1
\DUT|the_cpu_0|E_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[26]~50_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(26));

-- Location: LCCOMB_X31_Y24_N12
\DUT|the_cpu_0|E_logic_result[26]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(1),
	datab => \DUT|the_cpu_0|E_src1\(26),
	datac => \DUT|the_cpu_0|E_logic_op\(0),
	datad => \DUT|the_cpu_0|E_src2\(26),
	combout => \DUT|the_cpu_0|E_logic_result[26]~30_combout\);

-- Location: LCCOMB_X31_Y24_N30
\DUT|the_cpu_0|E_alu_result[26]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[27]~54_combout\,
	datac => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datad => \DUT|the_cpu_0|E_logic_result[26]~30_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(26));

-- Location: LCCOMB_X31_Y24_N18
\DUT|the_cpu_0|D_src2_reg[26]~100\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[26]~65_combout\,
	datab => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datac => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	datad => \DUT|the_cpu_0|E_alu_result\(26),
	combout => \DUT|the_cpu_0|D_src2_reg[26]~100_combout\);

-- Location: LCCOMB_X31_Y24_N28
\DUT|the_cpu_0|D_src2[26]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2[26]~9_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	datad => \DUT|the_cpu_0|D_src2_reg[26]~100_combout\,
	combout => \DUT|the_cpu_0|D_src2[26]~10_combout\);

-- Location: LCFF_X31_Y24_N29
\DUT|the_cpu_0|E_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[26]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(26));

-- Location: LCCOMB_X31_Y24_N14
\DUT|the_cpu_0|M_src2[26]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2\(26),
	combout => \DUT|the_cpu_0|M_src2[26]~feeder_combout\);

-- Location: LCFF_X31_Y24_N15
\DUT|the_cpu_0|M_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src2[26]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(26));

-- Location: LCCOMB_X32_Y22_N12
\DUT|the_cpu_0|A_mul_src2_nxt[26]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_src2\(26),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[26]~26_combout\);

-- Location: LCFF_X32_Y22_N13
\DUT|the_cpu_0|A_mul_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[26]~26_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(26));

-- Location: LCCOMB_X28_Y21_N4
\DUT|the_cpu_0|D_src2_imm[10]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datac => \DUT|the_cpu_0|D_iw\(16),
	combout => \DUT|the_cpu_0|D_src2_imm[10]~3_combout\);

-- Location: LCFF_X28_Y21_N25
\DUT|the_cpu_0|E_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[10]~10_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[10]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(10));

-- Location: LCFF_X40_Y21_N23
\DUT|the_cpu_0|M_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(10));

-- Location: LCCOMB_X40_Y21_N22
\DUT|the_cpu_0|A_mul_src2_nxt[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_src2\(26),
	datac => \DUT|the_cpu_0|M_src2\(10),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[10]~10_combout\);

-- Location: LCFF_X38_Y22_N11
\DUT|the_cpu_0|A_mul_partial_prod[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[21]~26_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(21));

-- Location: LCFF_X37_Y22_N11
\DUT|the_cpu_0|A_mul_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[21]~74_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(21),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(21));

-- Location: LCCOMB_X38_Y19_N22
\DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[5]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datac => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(21),
	combout => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[5]~2_combout\);

-- Location: LCFF_X38_Y19_N23
\DUT|the_cpu_0|A_slow_inst_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[5]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(21));

-- Location: LCCOMB_X28_Y20_N0
\DUT|the_cpu_0|M_inst_result[21]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(21),
	datac => \DUT|the_cpu_0|M_alu_result\(21),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[21]~20_combout\);

-- Location: LCFF_X28_Y20_N1
\DUT|the_cpu_0|A_inst_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[21]~20_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(21));

-- Location: LCCOMB_X37_Y20_N4
\DUT|the_cpu_0|A_wr_data_unfiltered[21]~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_slow_inst_result\(21),
	datac => \DUT|the_cpu_0|A_inst_result\(21),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[21]~76_combout\);

-- Location: LCCOMB_X36_Y24_N24
\DUT|the_cpu_0|E_rot_mask[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(1),
	datab => \DUT|the_cpu_0|E_src2\(2),
	datac => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datad => \DUT|the_cpu_0|E_src2\(0),
	combout => \DUT|the_cpu_0|E_rot_mask[5]~5_combout\);

-- Location: LCFF_X36_Y24_N25
\DUT|the_cpu_0|M_rot_mask[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_mask[5]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_mask\(5));

-- Location: LCFF_X35_Y24_N27
\DUT|the_cpu_0|A_rot_mask[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_mask\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_mask\(5));

-- Location: LCCOMB_X35_Y24_N2
\DUT|the_cpu_0|A_shift_rot_result~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_sel_fill2~regout\,
	datab => \DUT|the_cpu_0|A_rot_mask\(5),
	datac => \DUT|the_cpu_0|A_rot_pass2~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~42_combout\);

-- Location: LCFF_X36_Y25_N9
\DUT|the_cpu_0|Mn_rot_step2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[21]~11_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[13]~26_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(21));

-- Location: LCCOMB_X36_Y25_N4
\DUT|the_cpu_0|A_rot~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(5),
	datab => \DUT|the_cpu_0|Mn_rot_step2\(21),
	datac => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~21_combout\);

-- Location: LCFF_X36_Y25_N5
\DUT|the_cpu_0|A_rot[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~21_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(21));

-- Location: LCCOMB_X33_Y24_N8
\DUT|the_cpu_0|A_shift_rot_result~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_shift_rot_result~42_combout\,
	datac => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datad => \DUT|the_cpu_0|A_rot\(21),
	combout => \DUT|the_cpu_0|A_shift_rot_result~43_combout\);

-- Location: LCFF_X33_Y24_N9
\DUT|the_cpu_0|A_shift_rot_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~43_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(21));

-- Location: LCCOMB_X33_Y24_N2
\DUT|the_cpu_0|A_wr_data_unfiltered[21]~77\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[21]~76_combout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result\(21),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[21]~77_combout\);

-- Location: LCCOMB_X33_Y24_N20
\DUT|the_cpu_0|A_wr_data_unfiltered[21]~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_result\(21),
	datac => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[21]~77_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[21]~78_combout\);

-- Location: LCFF_X33_Y24_N21
\DUT|the_cpu_0|W_wr_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[21]~78_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(21));

-- Location: LCCOMB_X33_Y24_N14
\DUT|the_cpu_0|D_src1_reg[21]~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[21]~78_combout\,
	datad => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[21]~63_combout\);

-- Location: LCCOMB_X32_Y22_N14
\DUT|the_cpu_0|D_src1_reg[21]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(21),
	datac => \DUT|the_cpu_0|M_alu_result\(21),
	datad => \DUT|the_cpu_0|D_src1_reg[21]~63_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[21]~64_combout\);

-- Location: LCCOMB_X33_Y22_N4
\DUT|the_cpu_0|D_src1_reg[21]~65\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(21),
	datab => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datac => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_src1_reg[21]~64_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[21]~65_combout\);

-- Location: LCFF_X33_Y22_N5
\DUT|the_cpu_0|E_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[21]~65_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(21));

-- Location: LCCOMB_X31_Y22_N28
\DUT|the_cpu_0|Add17|auto_generated|result_int[23]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(22),
	datab => \DUT|the_cpu_0|Add17|auto_generated|_~20_combout\,
	datad => VCC,
	cin => \DUT|the_cpu_0|Add17|auto_generated|result_int[22]~45\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|result_int[23]~46_combout\,
	cout => \DUT|the_cpu_0|Add17|auto_generated|result_int[23]~47\);

-- Location: LCCOMB_X29_Y24_N24
\DUT|the_cpu_0|E_alu_result[25]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datab => \DUT|the_cpu_0|E_logic_result[25]~31_combout\,
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[26]~52_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	combout => \DUT|the_cpu_0|E_alu_result\(25));

-- Location: LCCOMB_X29_Y24_N2
\DUT|the_cpu_0|D_src2_reg[25]~101\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[25]~67_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	datac => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datad => \DUT|the_cpu_0|E_alu_result\(25),
	combout => \DUT|the_cpu_0|D_src2_reg[25]~101_combout\);

-- Location: LCCOMB_X29_Y24_N28
\DUT|the_cpu_0|D_src2[25]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_src2[25]~11_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	datad => \DUT|the_cpu_0|D_src2_reg[25]~101_combout\,
	combout => \DUT|the_cpu_0|D_src2[25]~12_combout\);

-- Location: LCFF_X29_Y24_N29
\DUT|the_cpu_0|E_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[25]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(25));

-- Location: LCCOMB_X29_Y24_N14
\DUT|the_cpu_0|M_src2[25]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2\(25),
	combout => \DUT|the_cpu_0|M_src2[25]~feeder_combout\);

-- Location: LCFF_X29_Y24_N15
\DUT|the_cpu_0|M_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src2[25]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(25));

-- Location: LCCOMB_X40_Y24_N6
\DUT|the_cpu_0|A_mul_src2_nxt[25]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_mul_stall~regout\,
	datad => \DUT|the_cpu_0|M_src2\(25),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[25]~25_combout\);

-- Location: LCFF_X40_Y24_N7
\DUT|the_cpu_0|A_mul_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[25]~25_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(25));

-- Location: LCCOMB_X38_Y21_N18
\DUT|the_cpu_0|A_mul_src2_nxt[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src2\(9),
	datad => \DUT|the_cpu_0|A_mul_src2\(25),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[9]~9_combout\);

-- Location: LCFF_X38_Y22_N5
\DUT|the_cpu_0|A_mul_partial_prod[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[18]~20_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(18));

-- Location: LCFF_X37_Y22_N5
\DUT|the_cpu_0|A_mul_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[18]~68_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(18),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(18));

-- Location: LCCOMB_X37_Y20_N6
\DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datab => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datac => \DUT|the_cpu_0|d_readdata_d1\(18),
	datad => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	combout => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[2]~5_combout\);

-- Location: LCFF_X37_Y20_N7
\DUT|the_cpu_0|A_slow_inst_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[2]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(18));

-- Location: LCCOMB_X35_Y23_N6
\DUT|the_cpu_0|A_wr_data_unfiltered[18]~85\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_inst_result\(18),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datad => \DUT|the_cpu_0|A_slow_inst_result\(18),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[18]~85_combout\);

-- Location: LCCOMB_X35_Y23_N18
\DUT|the_cpu_0|A_wr_data_unfiltered[18]~86\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_result\(18),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datac => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[18]~85_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[18]~86_combout\);

-- Location: LCCOMB_X30_Y20_N8
\DUT|the_cpu_0|A_wr_data_unfiltered[18]~87\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datac => \DUT|the_cpu_0|A_mul_result\(18),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[18]~86_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[18]~87_combout\);

-- Location: LCFF_X30_Y20_N9
\DUT|the_cpu_0|W_wr_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[18]~87_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(18));

-- Location: LCCOMB_X30_Y20_N0
\DUT|the_cpu_0|D_src1_reg[18]~73\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src1_reg[18]~72_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|W_wr_data\(18),
	datad => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	combout => \DUT|the_cpu_0|D_src1_reg[18]~73_combout\);

-- Location: LCCOMB_X30_Y20_N24
\DUT|the_cpu_0|D_src1_reg[18]~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(18),
	datab => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datac => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_src1_reg[18]~73_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[18]~74_combout\);

-- Location: LCFF_X30_Y20_N25
\DUT|the_cpu_0|E_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[18]~74_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(18));

-- Location: LCFF_X40_Y22_N5
\DUT|the_cpu_0|M_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(18),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(18));

-- Location: LCCOMB_X40_Y22_N4
\DUT|the_cpu_0|A_mul_src1_nxt[18]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_src1[2]~_Duplicate_1_regout\,
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(18),
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[18]~18_combout\);

-- Location: LCFF_X38_Y22_N15
\DUT|the_cpu_0|A_mul_partial_prod[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[23]~30_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(23));

-- Location: LCFF_X38_Y22_N17
\DUT|the_cpu_0|A_mul_partial_prod[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[24]~32_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(24));

-- Location: LCFF_X37_Y22_N17
\DUT|the_cpu_0|A_mul_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[24]~80_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(24),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(24));

-- Location: LCCOMB_X25_Y21_N10
\DUT|the_cpu_0|A_wr_data_unfiltered[24]~69\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[24]~68_combout\,
	datac => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(24),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[24]~69_combout\);

-- Location: LCCOMB_X25_Y21_N8
\DUT|the_cpu_0|D_src2_reg[24]~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(24),
	datac => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[24]~69_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[24]~68_combout\);

-- Location: LCFF_X25_Y21_N11
\DUT|the_cpu_0|W_wr_data[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[24]~69_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(24));

-- Location: LCCOMB_X25_Y21_N6
\DUT|the_cpu_0|D_src2_reg[24]~69\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[24]~68_combout\,
	datac => \DUT|the_cpu_0|W_wr_data\(24),
	datad => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \DUT|the_cpu_0|D_src2_reg[24]~69_combout\);

-- Location: LCCOMB_X25_Y21_N14
\DUT|the_cpu_0|D_src2_reg[24]~102\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(24),
	datab => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datac => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	datad => \DUT|the_cpu_0|D_src2_reg[24]~69_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[24]~102_combout\);

-- Location: LCFF_X25_Y21_N15
\DUT|the_cpu_0|E_src2_reg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2_reg[24]~102_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(24));

-- Location: LCFF_X33_Y18_N25
\DUT|the_cpu_0|M_st_data[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[24]~0_combout\,
	sdata => \DUT|the_cpu_0|E_src2_reg\(24),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_iw\(4),
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(24));

-- Location: LCFF_X35_Y18_N31
\DUT|the_cpu_0|A_st_data[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(24),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(24));

-- Location: LCCOMB_X35_Y18_N30
\DUT|the_cpu_0|dc_data_wr_port_data[24]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_st_data\(24),
	datab => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datac => \DUT|the_cpu_0|A_st_data\(24),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[24]~48_combout\);

-- Location: LCCOMB_X44_Y15_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(24) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~131_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~125_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~14_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~131_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~14_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~125_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(24));

-- Location: LCFF_X44_Y15_N5
\DUT|the_cpu_0|d_readdata_d1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(24),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(24));

-- Location: LCCOMB_X35_Y18_N22
\DUT|the_cpu_0|dc_data_wr_port_data[24]~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|dc_data_wr_port_data[24]~48_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(24),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[24]~49_combout\);

-- Location: LCCOMB_X34_Y20_N10
\DUT|the_cpu_0|M_data_ram_ld_align_sign_bit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_data_ram_ld_align_sign_bit_16_hi~regout\,
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(7),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \DUT|the_cpu_0|M_alu_result\(1),
	combout => \DUT|the_cpu_0|M_data_ram_ld_align_sign_bit~0_combout\);

-- Location: LCCOMB_X34_Y20_N28
\DUT|the_cpu_0|M_data_ram_ld_align_sign_bit~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_data_ram_ld_align_sign_bit_16_hi~regout\,
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(15),
	datad => \DUT|the_cpu_0|M_data_ram_ld_align_sign_bit~0_combout\,
	combout => \DUT|the_cpu_0|M_data_ram_ld_align_sign_bit~1_combout\);

-- Location: LCFF_X34_Y20_N29
\DUT|the_cpu_0|A_data_ram_ld_align_sign_bit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_data_ram_ld_align_sign_bit~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_data_ram_ld_align_sign_bit~regout\);

-- Location: LCCOMB_X37_Y20_N10
\DUT|the_cpu_0|A_data_ram_ld_align_fill_bit\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datad => \DUT|the_cpu_0|A_data_ram_ld_align_sign_bit~regout\,
	combout => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\);

-- Location: LCCOMB_X32_Y20_N24
\DUT|the_cpu_0|E_rot_sel_fill1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datab => \DUT|the_cpu_0|E_ctrl_shift_rot_left~regout\,
	datac => \DUT|the_cpu_0|E_src2\(4),
	datad => \DUT|the_cpu_0|E_src2\(3),
	combout => \DUT|the_cpu_0|E_rot_sel_fill1~0_combout\);

-- Location: LCFF_X32_Y20_N25
\DUT|the_cpu_0|M_rot_sel_fill1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_sel_fill1~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_sel_fill1~regout\);

-- Location: LCFF_X34_Y24_N1
\DUT|the_cpu_0|A_rot_sel_fill1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_sel_fill1~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_sel_fill1~regout\);

-- Location: LCCOMB_X34_Y24_N8
\DUT|the_cpu_0|A_shift_rot_result~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_sel_fill1~regout\,
	datac => \DUT|the_cpu_0|A_rot_pass1~regout\,
	datad => \DUT|the_cpu_0|A_rot_mask\(7),
	combout => \DUT|the_cpu_0|A_shift_rot_result~54_combout\);

-- Location: LCCOMB_X37_Y24_N20
\DUT|the_cpu_0|A_rot~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Mn_rot_step2\(31),
	datac => \DUT|the_cpu_0|Mn_rot_step2\(15),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~27_combout\);

-- Location: LCFF_X37_Y24_N21
\DUT|the_cpu_0|A_rot[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~27_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(15));

-- Location: LCCOMB_X36_Y21_N26
\DUT|the_cpu_0|A_shift_rot_result~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result~54_combout\,
	datad => \DUT|the_cpu_0|A_rot\(15),
	combout => \DUT|the_cpu_0|A_shift_rot_result~55_combout\);

-- Location: LCFF_X36_Y21_N27
\DUT|the_cpu_0|A_shift_rot_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~55_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(15));

-- Location: LCCOMB_X36_Y21_N12
\DUT|the_cpu_0|A_wr_data_unfiltered[15]~95\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[15]~94_combout\,
	datab => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	datad => \DUT|the_cpu_0|A_shift_rot_result\(15),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[15]~95_combout\);

-- Location: LCCOMB_X30_Y21_N24
\DUT|the_cpu_0|A_wr_data_unfiltered[15]~96\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[15]~95_combout\,
	datad => \DUT|the_cpu_0|A_mul_result\(15),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[15]~96_combout\);

-- Location: LCFF_X30_Y21_N25
\DUT|the_cpu_0|W_wr_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[15]~96_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(15));

-- Location: LCCOMB_X30_Y21_N16
\DUT|the_cpu_0|D_src2_reg[15]~86\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[15]~96_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[15]~86_combout\);

-- Location: LCFF_X30_Y21_N31
\DUT|the_cpu_0|M_alu_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(15));

-- Location: LCCOMB_X30_Y21_N18
\DUT|the_cpu_0|D_src2_reg[15]~87\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(15),
	datac => \DUT|the_cpu_0|D_src2_reg[15]~86_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(15),
	combout => \DUT|the_cpu_0|D_src2_reg[15]~87_combout\);

-- Location: LCCOMB_X30_Y21_N2
\DUT|the_cpu_0|E_src2[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_src2_reg[15]~87_combout\,
	datac => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datad => \DUT|the_cpu_0|E_alu_result\(15),
	combout => \DUT|the_cpu_0|E_src2[15]~15_combout\);

-- Location: LCFF_X30_Y21_N3
\DUT|the_cpu_0|E_src2_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[15]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(15));

-- Location: LCCOMB_X30_Y21_N26
\DUT|the_cpu_0|M_st_data[31]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Equal276~0_combout\,
	datab => \DUT|the_cpu_0|E_src2_reg\(7),
	datad => \DUT|the_cpu_0|E_src2_reg\(15),
	combout => \DUT|the_cpu_0|M_st_data[31]~7_combout\);

-- Location: LCFF_X35_Y17_N19
\DUT|the_cpu_0|M_st_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data[31]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(15));

-- Location: LCCOMB_X35_Y17_N30
\DUT|the_cpu_0|A_st_data[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_st_data\(15),
	combout => \DUT|the_cpu_0|A_st_data[15]~feeder_combout\);

-- Location: LCFF_X35_Y17_N31
\DUT|the_cpu_0|A_st_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_st_data[15]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(15));

-- Location: LCCOMB_X34_Y17_N30
\DUT|the_cpu_0|d_writedata[15]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datab => \DUT|the_cpu_0|A_st_data\(15),
	datad => \DUT|the_cpu_0|M_st_data\(15),
	combout => \DUT|the_cpu_0|d_writedata[15]~7_combout\);

-- Location: LCFF_X34_Y17_N31
\DUT|the_cpu_0|d_writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[15]~7_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(15));

-- Location: LCCOMB_X42_Y16_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[13]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_line\(5),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datac => \DUT|the_cpu_0|d_address_line_field\(5),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[13]~26_combout\);

-- Location: LCCOMB_X40_Y16_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(13) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~226_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~166_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[13]~26_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~226_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~166_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[13]~26_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(13));

-- Location: LCFF_X40_Y16_N11
\DUT|the_cpu_0|d_readdata_d1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(13));

-- Location: LCCOMB_X40_Y16_N12
\DUT|the_cpu_0|dc_data_wr_port_data[13]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|dc_data_wr_port_data[13]~26_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(13),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[13]~27_combout\);

-- Location: LCCOMB_X27_Y18_N26
\DUT|the_cpu_0|A_dc_rd_data[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(9),
	combout => \DUT|the_cpu_0|A_dc_rd_data[9]~feeder_combout\);

-- Location: LCFF_X27_Y18_N27
\DUT|the_cpu_0|A_dc_rd_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(9));

-- Location: LCCOMB_X27_Y18_N14
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(9),
	datad => \DUT|the_cpu_0|A_dc_rd_data\(9),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[9]~9_combout\);

-- Location: LCFF_X27_Y18_N15
\DUT|the_cpu_0|A_dc_xfer_wr_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[9]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(9));

-- Location: LCFF_X34_Y17_N29
\DUT|the_cpu_0|d_writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[14]~6_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(14));

-- Location: LCCOMB_X41_Y17_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[10]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(5),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10),
	datad => \DUT|the_cpu_0|ic_fill_line\(5),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[10]~3_combout\);

-- Location: LCFF_X36_Y16_N25
\DUT|the_leds|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(10));

-- Location: LCCOMB_X36_Y16_N24
\DUT|the_leds|readdata[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_leds|readdata\(10) = (!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_leds|data_out\(10) & !\DUT|the_cpu_0|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_leds|data_out\(10),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_leds|readdata\(10));

-- Location: LCCOMB_X31_Y18_N18
\DUT|the_cpu_0|clr_break_line~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_cpu_0|clr_break_line~feeder_combout\);

-- Location: LCFF_X31_Y18_N19
\DUT|the_cpu_0|clr_break_line\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|clr_break_line~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|clr_break_line~regout\);

-- Location: LCCOMB_X43_Y19_N12
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|clr_break_line~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: LCFF_X43_Y19_N13
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~regout\);

-- Location: LCCOMB_X41_Y20_N0
\DUT|the_jtag_uart_0|t_dav~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|t_dav~feeder_combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \DUT|the_jtag_uart_0|t_dav~feeder_combout\);

-- Location: LCFF_X41_Y20_N1
\DUT|the_jtag_uart_0|t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|t_dav~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|t_dav~regout\);

-- Location: LCFF_X44_Y21_N13
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCFF_X43_Y21_N19
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_valid~regout\);

-- Location: LCCOMB_X43_Y20_N0
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|t_dav~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: LCFF_X43_Y20_N1
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\);

-- Location: LCCOMB_X43_Y21_N22
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCFF_X43_Y21_N23
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\);

-- Location: LCCOMB_X43_Y21_N18
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|t_dav~regout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_valid~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\);

-- Location: LCCOMB_X41_Y21_N8
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~1_combout\,
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCFF_X41_Y21_N9
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\);

-- Location: LCCOMB_X41_Y21_N16
\DUT|the_jtag_uart_0|ac~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|ac~0_combout\ = (\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\) # (\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\,
	combout => \DUT|the_jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X36_Y16_N26
\DUT|the_jtag_uart_0|ac~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|ac~1_combout\ = (\DUT|the_jtag_uart_0|ac~0_combout\) # ((\DUT|the_jtag_uart_0|ac~regout\ & ((!\DUT|the_jtag_uart_0|ien_AE~0_combout\) # (!\DUT|the_cpu_0|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata\(10),
	datab => \DUT|the_jtag_uart_0|ac~0_combout\,
	datac => \DUT|the_jtag_uart_0|ac~regout\,
	datad => \DUT|the_jtag_uart_0|ien_AE~0_combout\,
	combout => \DUT|the_jtag_uart_0|ac~1_combout\);

-- Location: LCFF_X36_Y16_N27
\DUT|the_jtag_uart_0|ac\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|ac~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|ac~regout\);

-- Location: LCFF_X41_Y15_N1
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(10));

-- Location: LCCOMB_X41_Y15_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~96_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\ & (\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(10) & ((\DUT|the_jtag_uart_0|ac~regout\) # 
-- (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\ & ((\DUT|the_jtag_uart_0|ac~regout\) # 
-- ((!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datab => \DUT|the_jtag_uart_0|ac~regout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(10),
	datad => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~96_combout\);

-- Location: LCCOMB_X41_Y17_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~97_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~96_combout\ & ((\DUT|the_leds|readdata\(10)) # 
-- (!\DUT|the_cpu_0_data_master|r_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~93_combout\,
	datab => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	datac => \DUT|the_leds|readdata\(10),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~96_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~97_combout\);

-- Location: LCCOMB_X37_Y19_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(10) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~97_combout\ & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[10]~3_combout\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[10]~3_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~97_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(10));

-- Location: LCFF_X37_Y19_N9
\DUT|the_cpu_0|d_readdata_d1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(10));

-- Location: LCCOMB_X36_Y18_N16
\DUT|the_cpu_0|A_st_data[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_st_data\(10),
	combout => \DUT|the_cpu_0|A_st_data[10]~feeder_combout\);

-- Location: LCFF_X36_Y18_N17
\DUT|the_cpu_0|A_st_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_st_data[10]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(10));

-- Location: LCCOMB_X37_Y18_N2
\DUT|the_cpu_0|dc_data_wr_port_data[10]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|A_st_data\(10),
	datac => \DUT|the_cpu_0|M_st_data\(10),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[10]~20_combout\);

-- Location: LCCOMB_X37_Y19_N2
\DUT|the_cpu_0|dc_data_wr_port_data[10]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_readdata_d1\(10),
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|dc_data_wr_port_data[10]~20_combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[10]~21_combout\);

-- Location: LCCOMB_X29_Y20_N26
\DUT|the_cpu_0|A_dc_rd_data[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(8),
	combout => \DUT|the_cpu_0|A_dc_rd_data[8]~feeder_combout\);

-- Location: LCFF_X29_Y20_N27
\DUT|the_cpu_0|A_dc_rd_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(8));

-- Location: LCCOMB_X29_Y20_N18
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_rd_data\(8),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(8),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[8]~8_combout\);

-- Location: LCFF_X29_Y20_N19
\DUT|the_cpu_0|A_dc_xfer_wr_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[8]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(8));

-- Location: LCFF_X34_Y17_N27
\DUT|the_cpu_0|d_writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[13]~5_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(13));

-- Location: LCCOMB_X51_Y15_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[11]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[11]~6_combout\);

-- Location: LCFF_X51_Y15_N19
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[11]~6_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(14),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X48_Y15_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(11),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(11),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~66_combout\);

-- Location: LCCOMB_X48_Y15_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~67\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(13),
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~66_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCFF_X48_Y15_N7
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~67_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X48_Y15_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~69\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~68_combout\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(12),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCFF_X48_Y15_N25
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~69_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X53_Y15_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(9),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~26_combout\);

-- Location: LCFF_X53_Y15_N9
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~26_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X53_Y15_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(9),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(9),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~70_combout\);

-- Location: LCCOMB_X53_Y14_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~71\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(11),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~70_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCFF_X53_Y14_N3
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~71_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X53_Y14_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~73\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~72_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(10),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCFF_X53_Y14_N29
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~73_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X53_Y14_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~75\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~74_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(9),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCFF_X53_Y14_N23
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~75_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(8));

-- Location: LCCOMB_X53_Y14_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(8),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: LCFF_X53_Y14_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCFF_X53_Y16_N27
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[5]~9_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(8),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[23]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X51_Y15_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[3]~2_combout\);

-- Location: LCCOMB_X51_Y14_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(5),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~17_combout\);

-- Location: LCFF_X51_Y14_N15
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~17_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X50_Y14_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(5),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(5),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X51_Y14_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(6),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~22_combout\);

-- Location: LCFF_X51_Y14_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~22_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X50_Y14_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux30~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(6),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(6),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X50_Y14_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[7]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(7),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux30~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: LCFF_X50_Y14_N11
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[7]~8_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(8),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X50_Y14_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~55_combout\,
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(7),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~56_combout\);

-- Location: LCFF_X50_Y14_N25
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~56_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X51_Y15_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(6),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: LCFF_X51_Y15_N21
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCFF_X51_Y15_N25
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[3]~2_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(6),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X53_Y15_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[4]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[4]~7_combout\);

-- Location: LCFF_X49_Y15_N13
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(7),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCFF_X53_Y15_N13
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[4]~7_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(7),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X50_Y14_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(4),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(4),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X50_Y14_N4
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~41_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(6),
	datad => \auto_hub|irf_reg[1][0]~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~42_combout\);

-- Location: LCFF_X50_Y14_N5
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~42_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X50_Y14_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(3),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(3),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~30_combout\);

-- Location: LCCOMB_X53_Y14_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(5),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~30_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCFF_X53_Y14_N27
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~31_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X53_Y14_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(4),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: LCFF_X53_Y14_N15
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X51_Y16_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(4),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~13_combout\);

-- Location: LCFF_X51_Y16_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~13_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X42_Y16_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_line\(5),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datac => \DUT|the_cpu_0|d_address_line_field\(5),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~24_combout\);

-- Location: LCCOMB_X42_Y16_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(5) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~162_combout\ & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~24_combout\) # 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~17_combout\) # (!\DUT|the_cpu_0_data_master|r_1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[5]~162_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~24_combout\,
	datac => \DUT|the_cpu_0_data_master|r_1~7_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~17_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(5));

-- Location: LCFF_X42_Y16_N21
\DUT|the_cpu_0|d_readdata_d1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(5));

-- Location: LCCOMB_X33_Y17_N20
\DUT|the_cpu_0|dc_data_wr_port_data[5]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datac => \DUT|the_cpu_0|dc_data_wr_port_data[5]~10_combout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(5),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[5]~11_combout\);

-- Location: LCCOMB_X27_Y18_N24
\DUT|the_cpu_0|A_dc_rd_data[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \DUT|the_cpu_0|A_dc_rd_data[4]~feeder_combout\);

-- Location: LCFF_X27_Y18_N25
\DUT|the_cpu_0|A_dc_rd_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(4));

-- Location: LCCOMB_X27_Y18_N28
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \DUT|the_cpu_0|A_dc_rd_data\(4),
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[4]~4_combout\);

-- Location: LCFF_X27_Y18_N29
\DUT|the_cpu_0|A_dc_xfer_wr_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[4]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(4));

-- Location: LCCOMB_X37_Y18_N20
\DUT|the_cpu_0|d_writedata_nxt[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datab => \DUT|the_cpu_0|d_writedata\(7),
	datac => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(7),
	datad => \DUT|the_cpu_0|d_writedata[0]~25_combout\,
	combout => \DUT|the_cpu_0|d_writedata_nxt[7]~14_combout\);

-- Location: LCFF_X37_Y18_N11
\DUT|the_cpu_0|A_st_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(7));

-- Location: LCCOMB_X37_Y18_N26
\DUT|the_cpu_0|d_writedata_nxt[7]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datab => \DUT|the_cpu_0|M_st_data\(7),
	datac => \DUT|the_cpu_0|d_writedata_nxt[7]~14_combout\,
	datad => \DUT|the_cpu_0|A_st_data\(7),
	combout => \DUT|the_cpu_0|d_writedata_nxt[7]~15_combout\);

-- Location: LCFF_X37_Y18_N27
\DUT|the_cpu_0|d_writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata_nxt[7]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(7));

-- Location: LCCOMB_X38_Y16_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(5),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19),
	datad => \DUT|the_cpu_0|ic_fill_line\(5),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~34_combout\);

-- Location: LCFF_X38_Y16_N31
\DUT|the_nios_system_clock_0|slave_readdata_p1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(3),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(3));

-- Location: LCCOMB_X38_Y16_N2
\DUT|the_nios_system_clock_0|slave_readdata[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata[3]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata_p1\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata_p1\(3),
	combout => \DUT|the_nios_system_clock_0|slave_readdata[3]~feeder_combout\);

-- Location: LCFF_X38_Y16_N3
\DUT|the_nios_system_clock_0|slave_readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(3));

-- Location: LCCOMB_X38_Y16_N22
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[19]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[19]~30_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~34_combout\ & 
-- ((\DUT|the_nios_system_clock_0|slave_readdata\(3)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- (((\DUT|the_nios_system_clock_0|slave_readdata\(3))) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datab => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~34_combout\,
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(3),
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[19]~30_combout\);

-- Location: LCFF_X38_Y16_N23
\DUT|the_cpu_0|i_readdata_d1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[19]~30_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(19));

-- Location: LCCOMB_X23_Y18_N0
\DUT|the_cpu_0|F_iw[19]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(19),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_iw[19]~26_combout\);

-- Location: LCFF_X23_Y18_N1
\DUT|the_cpu_0|D_iw[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[19]~26_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(19));

-- Location: LCFF_X21_Y19_N31
\DUT|the_cpu_0|D_pc_plus_one[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[10]~20_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(10));

-- Location: LCCOMB_X21_Y19_N26
\DUT|the_cpu_0|F_pc_plus_one[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(8),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[7]~15\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[8]~16_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X21_Y19_N28
\DUT|the_cpu_0|F_pc_plus_one[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(9),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[8]~17\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[9]~18_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X22_Y16_N22
\DUT|the_cpu_0|D_br_taken_waddr_partial[8]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_plus_one[8]~16_combout\,
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datad => VCC,
	cin => \DUT|the_cpu_0|D_br_taken_waddr_partial[7]~26\,
	combout => \DUT|the_cpu_0|D_br_taken_waddr_partial[8]~27_combout\,
	cout => \DUT|the_cpu_0|D_br_taken_waddr_partial[8]~28\);

-- Location: LCCOMB_X22_Y16_N26
\DUT|the_cpu_0|D_br_taken_waddr_partial[10]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DUT|the_cpu_0|D_br_taken_waddr_partial[9]~30\,
	combout => \DUT|the_cpu_0|D_br_taken_waddr_partial[10]~31_combout\);

-- Location: LCFF_X22_Y16_N27
\DUT|the_cpu_0|D_br_taken_waddr_partial[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_br_taken_waddr_partial[10]~31_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_br_taken_waddr_partial\(10));

-- Location: LCCOMB_X19_Y18_N2
\DUT|the_cpu_0|Add1~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_br_taken_waddr_partial\(10),
	datad => VCC,
	cout => \DUT|the_cpu_0|Add1~1_cout\);

-- Location: LCCOMB_X19_Y18_N4
\DUT|the_cpu_0|Add1~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(18),
	datab => \DUT|the_cpu_0|D_pc_plus_one\(10),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add1~1_cout\,
	combout => \DUT|the_cpu_0|Add1~2_combout\,
	cout => \DUT|the_cpu_0|Add1~3\);

-- Location: LCCOMB_X19_Y18_N8
\DUT|the_cpu_0|Add1~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(20),
	datab => \DUT|the_cpu_0|D_pc_plus_one\(12),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add1~5\,
	combout => \DUT|the_cpu_0|Add1~6_combout\,
	cout => \DUT|the_cpu_0|Add1~7\);

-- Location: LCCOMB_X19_Y18_N12
\DUT|the_cpu_0|Add1~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc_plus_one\(14),
	datab => \DUT|the_cpu_0|D_iw\(21),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add1~9\,
	combout => \DUT|the_cpu_0|Add1~10_combout\,
	cout => \DUT|the_cpu_0|Add1~11\);

-- Location: LCCOMB_X19_Y18_N14
\DUT|the_cpu_0|Add1~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(21),
	datab => \DUT|the_cpu_0|D_pc_plus_one\(15),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add1~11\,
	combout => \DUT|the_cpu_0|Add1~12_combout\,
	cout => \DUT|the_cpu_0|Add1~13\);

-- Location: LCCOMB_X29_Y19_N14
\DUT|the_cpu_0|D_extra_pc[15]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc_plus_one\(15),
	datab => \DUT|the_cpu_0|Add1~12_combout\,
	datac => \DUT|the_cpu_0|D_bht_data\(1),
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \DUT|the_cpu_0|D_extra_pc[15]~9_combout\);

-- Location: LCFF_X29_Y19_N15
\DUT|the_cpu_0|E_extra_pc[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[15]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(15));

-- Location: LCCOMB_X30_Y22_N2
\DUT|the_cpu_0|E_alu_result[17]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[18]~36_combout\,
	datab => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	datad => \DUT|the_cpu_0|E_extra_pc\(15),
	combout => \DUT|the_cpu_0|E_alu_result[17]~10_combout\);

-- Location: LCCOMB_X30_Y22_N14
\DUT|the_cpu_0|E_logic_result[17]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(17),
	datab => \DUT|the_cpu_0|E_src2\(17),
	datac => \DUT|the_cpu_0|E_logic_op\(0),
	datad => \DUT|the_cpu_0|E_logic_op\(1),
	combout => \DUT|the_cpu_0|E_logic_result[17]~9_combout\);

-- Location: LCCOMB_X30_Y22_N24
\DUT|the_cpu_0|E_alu_result[17]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_alu_result[17]~10_combout\,
	datac => \DUT|the_cpu_0|E_logic_result[17]~9_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	combout => \DUT|the_cpu_0|E_alu_result\(17));

-- Location: LCFF_X30_Y22_N25
\DUT|the_cpu_0|M_alu_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(17),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(17));

-- Location: LCCOMB_X35_Y22_N8
\DUT|the_cpu_0|M_inst_result[17]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(17),
	datab => \DUT|the_cpu_0|M_alu_result\(17),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[17]~6_combout\);

-- Location: LCFF_X35_Y22_N9
\DUT|the_cpu_0|A_inst_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[17]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(17));

-- Location: LCCOMB_X38_Y19_N2
\DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datac => \DUT|the_cpu_0|A_ld_align_byte2_byte3_fill~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(17),
	combout => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[1]~6_combout\);

-- Location: LCFF_X38_Y19_N3
\DUT|the_cpu_0|A_slow_inst_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_ld_byte2_data_aligned_nxt[1]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(17));

-- Location: LCCOMB_X35_Y22_N26
\DUT|the_cpu_0|A_wr_data_unfiltered[17]~88\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datac => \DUT|the_cpu_0|A_inst_result\(17),
	datad => \DUT|the_cpu_0|A_slow_inst_result\(17),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[17]~88_combout\);

-- Location: LCCOMB_X36_Y25_N16
\DUT|the_cpu_0|Mn_rot_step2[17]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(17),
	datab => \DUT|the_cpu_0|M_rot_step1\(13),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[17]~5_combout\);

-- Location: LCCOMB_X36_Y25_N14
\DUT|the_cpu_0|Mn_rot_step2[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(9),
	datab => \DUT|the_cpu_0|M_rot_step1\(5),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[9]~18_combout\);

-- Location: LCFF_X36_Y25_N17
\DUT|the_cpu_0|Mn_rot_step2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[17]~5_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[9]~18_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(17));

-- Location: LCCOMB_X34_Y25_N26
\DUT|the_cpu_0|M_rot_step1[1]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(1),
	datab => \DUT|the_cpu_0|E_src1\(0),
	datad => \DUT|the_cpu_0|Add8~3_combout\,
	combout => \DUT|the_cpu_0|M_rot_step1[1]~16_combout\);

-- Location: LCFF_X34_Y25_N27
\DUT|the_cpu_0|M_rot_step1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[1]~16_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[31]~25_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(1));

-- Location: LCCOMB_X36_Y25_N2
\DUT|the_cpu_0|Mn_rot_step2[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(29),
	datab => \DUT|the_cpu_0|M_rot_step1\(1),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[1]~4_combout\);

-- Location: LCCOMB_X36_Y25_N28
\DUT|the_cpu_0|Mn_rot_step2[25]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(2),
	datab => \DUT|the_cpu_0|M_rot_step1\(21),
	datad => \DUT|the_cpu_0|M_rot_step1\(25),
	combout => \DUT|the_cpu_0|Mn_rot_step2[25]~19_combout\);

-- Location: LCFF_X36_Y25_N3
\DUT|the_cpu_0|Mn_rot_step2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[1]~4_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[25]~19_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(1));

-- Location: LCCOMB_X35_Y22_N28
\DUT|the_cpu_0|A_rot~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Mn_rot_step2\(17),
	datac => \DUT|the_cpu_0|M_rot_rn\(4),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(1),
	combout => \DUT|the_cpu_0|A_rot~25_combout\);

-- Location: LCFF_X35_Y22_N29
\DUT|the_cpu_0|A_rot[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~25_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(17));

-- Location: LCCOMB_X35_Y24_N4
\DUT|the_cpu_0|A_shift_rot_result~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_rot_mask\(1),
	datac => \DUT|the_cpu_0|A_rot_pass2~regout\,
	datad => \DUT|the_cpu_0|A_rot_sel_fill2~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~50_combout\);

-- Location: LCCOMB_X35_Y22_N4
\DUT|the_cpu_0|A_shift_rot_result~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot\(17),
	datac => \DUT|the_cpu_0|A_shift_rot_result~50_combout\,
	datad => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~51_combout\);

-- Location: LCFF_X35_Y22_N5
\DUT|the_cpu_0|A_shift_rot_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~51_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(17));

-- Location: LCCOMB_X35_Y22_N22
\DUT|the_cpu_0|A_wr_data_unfiltered[17]~89\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~45_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[17]~88_combout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result\(17),
	datad => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[17]~89_combout\);

-- Location: LCFF_X37_Y22_N3
\DUT|the_cpu_0|A_mul_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[17]~66_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(17),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(17));

-- Location: LCCOMB_X30_Y22_N0
\DUT|the_cpu_0|A_wr_data_unfiltered[17]~90\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[17]~89_combout\,
	datac => \DUT|the_cpu_0|A_mul_result\(17),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[17]~90_combout\);

-- Location: LCFF_X30_Y22_N1
\DUT|the_cpu_0|W_wr_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[17]~90_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(17));

-- Location: LCCOMB_X30_Y22_N16
\DUT|the_cpu_0|D_src1_reg[17]~75\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[17]~90_combout\,
	datad => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[17]~75_combout\);

-- Location: LCCOMB_X30_Y22_N18
\DUT|the_cpu_0|D_src1_reg[17]~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(17),
	datac => \DUT|the_cpu_0|D_src1_reg[17]~75_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(17),
	combout => \DUT|the_cpu_0|D_src1_reg[17]~76_combout\);

-- Location: LCCOMB_X30_Y22_N10
\DUT|the_cpu_0|D_src1_reg[17]~77\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(17),
	datab => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datac => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_src1_reg[17]~76_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[17]~77_combout\);

-- Location: LCFF_X30_Y22_N11
\DUT|the_cpu_0|E_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[17]~77_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(17));

-- Location: LCFF_X40_Y22_N11
\DUT|the_cpu_0|M_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src1\(17),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(17));

-- Location: LCFF_X40_Y21_N9
\DUT|the_cpu_0|A_mul_src1[1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src1_nxt[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src1[1]~_Duplicate_1_regout\);

-- Location: LCCOMB_X40_Y22_N10
\DUT|the_cpu_0|A_mul_src1_nxt[17]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src1\(17),
	datad => \DUT|the_cpu_0|A_mul_src1[1]~_Duplicate_1_regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[17]~17_combout\);

-- Location: LCFF_X38_Y22_N13
\DUT|the_cpu_0|A_mul_partial_prod[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[22]~28_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(22));

-- Location: LCFF_X37_Y22_N13
\DUT|the_cpu_0|A_mul_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[22]~76_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(22),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(22));

-- Location: LCCOMB_X28_Y24_N24
\DUT|the_cpu_0|A_wr_data_unfiltered[22]~75\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[22]~74_combout\,
	datac => \DUT|the_cpu_0|A_mul_result\(22),
	datad => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[22]~75_combout\);

-- Location: LCFF_X28_Y24_N25
\DUT|the_cpu_0|W_wr_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[22]~75_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(22));

-- Location: LCCOMB_X28_Y24_N2
\DUT|the_cpu_0|D_src2_reg[22]~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[22]~75_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(22),
	datad => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[22]~72_combout\);

-- Location: LCCOMB_X28_Y24_N4
\DUT|the_cpu_0|D_src2_reg[22]~73\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \DUT|the_cpu_0|W_wr_data\(22),
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[22]~72_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[22]~73_combout\);

-- Location: LCCOMB_X28_Y24_N30
\DUT|the_cpu_0|D_src2_reg[22]~104\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(22),
	datab => \DUT|the_cpu_0|D_src2_reg[22]~73_combout\,
	datac => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	combout => \DUT|the_cpu_0|D_src2_reg[22]~104_combout\);

-- Location: LCCOMB_X28_Y24_N12
\DUT|the_cpu_0|D_src2[22]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2[22]~17_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[22]~104_combout\,
	datad => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	combout => \DUT|the_cpu_0|D_src2[22]~18_combout\);

-- Location: LCFF_X28_Y24_N13
\DUT|the_cpu_0|E_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[22]~18_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(22));

-- Location: LCCOMB_X28_Y24_N20
\DUT|the_cpu_0|M_src2[22]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2\(22),
	combout => \DUT|the_cpu_0|M_src2[22]~feeder_combout\);

-- Location: LCFF_X28_Y24_N21
\DUT|the_cpu_0|M_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src2[22]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(22));

-- Location: LCCOMB_X40_Y24_N0
\DUT|the_cpu_0|A_mul_src2_nxt[22]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_src2\(22),
	datac => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[22]~22_combout\);

-- Location: LCFF_X40_Y24_N1
\DUT|the_cpu_0|A_mul_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[22]~22_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(22));

-- Location: LCCOMB_X38_Y21_N28
\DUT|the_cpu_0|A_mul_src2_nxt[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src2\(6),
	datad => \DUT|the_cpu_0|A_mul_src2\(22),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[6]~6_combout\);

-- Location: LCCOMB_X38_Y23_N28
\DUT|the_cpu_0|A_mul_partial_prod[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT7\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[7]~feeder_combout\);

-- Location: LCFF_X38_Y23_N29
\DUT|the_cpu_0|A_mul_partial_prod[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(7));

-- Location: LCCOMB_X38_Y23_N14
\DUT|the_cpu_0|A_mul_partial_prod[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT6\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[6]~feeder_combout\);

-- Location: LCFF_X38_Y23_N15
\DUT|the_cpu_0|A_mul_partial_prod[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(6));

-- Location: LCCOMB_X37_Y23_N8
\DUT|the_cpu_0|A_mul_result[4]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(4),
	datab => \DUT|the_cpu_0|A_mul_result\(4),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[3]~39\,
	combout => \DUT|the_cpu_0|A_mul_result[4]~40_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[4]~41\);

-- Location: LCCOMB_X37_Y23_N10
\DUT|the_cpu_0|A_mul_result[5]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(5),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(5),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[4]~41\,
	combout => \DUT|the_cpu_0|A_mul_result[5]~42_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[5]~43\);

-- Location: LCCOMB_X37_Y23_N12
\DUT|the_cpu_0|A_mul_result[6]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(6),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(6),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[5]~43\,
	combout => \DUT|the_cpu_0|A_mul_result[6]~44_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[6]~45\);

-- Location: LCCOMB_X37_Y23_N14
\DUT|the_cpu_0|A_mul_result[7]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(7),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(7),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[6]~45\,
	combout => \DUT|the_cpu_0|A_mul_result[7]~46_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[7]~47\);

-- Location: LCFF_X37_Y23_N15
\DUT|the_cpu_0|A_mul_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[7]~46_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(7));

-- Location: LCCOMB_X28_Y23_N14
\DUT|the_cpu_0|A_wr_data_unfiltered[7]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[7]~27_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(7),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[7]~28_combout\);

-- Location: LCCOMB_X27_Y21_N0
\DUT|the_cpu_0|D_src2_reg[6]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(6),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[6]~46_combout\,
	datad => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \DUT|the_cpu_0|D_src2_reg[6]~47_combout\);

-- Location: LCCOMB_X27_Y21_N24
\DUT|the_cpu_0|E_src2[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[6]~47_combout\,
	datad => \DUT|the_cpu_0|E_alu_result\(6),
	combout => \DUT|the_cpu_0|E_src2[6]~6_combout\);

-- Location: LCCOMB_X34_Y21_N2
\DUT|the_cpu_0|E_src2_reg[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src2[6]~6_combout\,
	combout => \DUT|the_cpu_0|E_src2_reg[6]~feeder_combout\);

-- Location: LCFF_X34_Y21_N3
\DUT|the_cpu_0|E_src2_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2_reg[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(6));

-- Location: LCCOMB_X34_Y21_N8
\DUT|the_cpu_0|M_st_data[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2_reg\(6),
	combout => \DUT|the_cpu_0|M_st_data[6]~feeder_combout\);

-- Location: LCFF_X34_Y21_N9
\DUT|the_cpu_0|M_st_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(6));

-- Location: LCCOMB_X33_Y17_N30
\DUT|the_cpu_0|d_writedata_nxt[6]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata_nxt[6]~12_combout\,
	datab => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datac => \DUT|the_cpu_0|M_st_data\(6),
	datad => \DUT|the_cpu_0|A_st_data\(6),
	combout => \DUT|the_cpu_0|d_writedata_nxt[6]~13_combout\);

-- Location: LCFF_X33_Y17_N31
\DUT|the_cpu_0|d_writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata_nxt[6]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(6));

-- Location: LCCOMB_X37_Y16_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(5),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(5),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~28_combout\);

-- Location: LCCOMB_X37_Y16_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(4) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~176_combout\ & (((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~17_combout\) # 
-- (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~28_combout\)) # (!\DUT|the_cpu_0_data_master|r_1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[4]~176_combout\,
	datab => \DUT|the_cpu_0_data_master|r_1~7_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~17_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~28_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(4));

-- Location: LCFF_X37_Y16_N29
\DUT|the_cpu_0|d_readdata_d1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(4));

-- Location: LCCOMB_X25_Y23_N4
\DUT|the_cpu_0|M_st_data[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2_reg\(4),
	combout => \DUT|the_cpu_0|M_st_data[4]~feeder_combout\);

-- Location: LCFF_X25_Y23_N5
\DUT|the_cpu_0|M_st_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(4));

-- Location: LCFF_X37_Y18_N13
\DUT|the_cpu_0|A_st_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(4));

-- Location: LCCOMB_X37_Y18_N12
\DUT|the_cpu_0|dc_data_wr_port_data[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_valid_st_bypass_hit~regout\,
	datab => \DUT|the_cpu_0|M_st_data\(4),
	datac => \DUT|the_cpu_0|A_st_data\(4),
	datad => \DUT|the_cpu_0|A_en_d1~regout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[4]~8_combout\);

-- Location: LCCOMB_X37_Y16_N16
\DUT|the_cpu_0|dc_data_wr_port_data[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_readdata_d1\(4),
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|dc_data_wr_port_data[4]~8_combout\,
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[4]~9_combout\);

-- Location: LCCOMB_X29_Y20_N0
\DUT|the_cpu_0|A_dc_rd_data[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \DUT|the_cpu_0|A_dc_rd_data[3]~feeder_combout\);

-- Location: LCFF_X29_Y20_N1
\DUT|the_cpu_0|A_dc_rd_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(3));

-- Location: LCCOMB_X29_Y20_N16
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_rd_data\(3),
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(3),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[3]~3_combout\);

-- Location: LCFF_X29_Y20_N17
\DUT|the_cpu_0|A_dc_xfer_wr_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[3]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(3));

-- Location: LCCOMB_X33_Y17_N26
\DUT|the_cpu_0|d_writedata_nxt[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata[0]~25_combout\,
	datab => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datac => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(5),
	datad => \DUT|the_cpu_0|d_writedata\(5),
	combout => \DUT|the_cpu_0|d_writedata_nxt[5]~10_combout\);

-- Location: LCCOMB_X33_Y17_N18
\DUT|the_cpu_0|d_writedata_nxt[5]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_data\(5),
	datab => \DUT|the_cpu_0|d_writedata_nxt[5]~10_combout\,
	datac => \DUT|the_cpu_0|M_st_data\(5),
	datad => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	combout => \DUT|the_cpu_0|d_writedata_nxt[5]~11_combout\);

-- Location: LCFF_X33_Y17_N19
\DUT|the_cpu_0|d_writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata_nxt[5]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(5));

-- Location: LCCOMB_X44_Y16_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~32_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~33_combout\);

-- Location: LCFF_X37_Y17_N29
\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_data_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(3));

-- Location: LCCOMB_X15_Y17_N30
\DUT|the_cpu_0_data_master|r_1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_1~9_combout\ = (\DUT|the_cpu_0|d_address_line_field\(0) & (\DUT|the_cpu_0|d_read~regout\ & (!\DUT|the_cpu_0|d_address_offset_field\(2) & \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(0),
	datab => \DUT|the_cpu_0|d_read~regout\,
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	datad => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	combout => \DUT|the_cpu_0_data_master|r_1~9_combout\);

-- Location: LCCOMB_X35_Y13_N18
\DUT|the_HEX6|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX6|always0~2_combout\ = (\DUT|the_leds|always0~2_combout\ & (\DUT|the_cpu_0|d_address_line_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(2) & \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_leds|always0~2_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	datad => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	combout => \DUT|the_HEX6|always0~2_combout\);

-- Location: LCFF_X15_Y17_N7
\DUT|the_HEX6|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX6|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX6|data_out\(3));

-- Location: LCCOMB_X15_Y17_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~231_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX6|data_out\(3) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0_data_master|r_1~9_combout\,
	datac => \DUT|the_HEX6|data_out\(3),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~231_combout\);

-- Location: LCCOMB_X37_Y17_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~182_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~232_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~231_combout\ & 
-- ((\DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(3)) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~232_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_16_reg_segment_0\(3),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~231_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~182_combout\);

-- Location: LCFF_X15_Y13_N23
\DUT|the_HEX4|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX4|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX4|data_out\(3));

-- Location: LCCOMB_X15_Y13_N22
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~235_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX4|data_out\(3) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_0~7_combout\,
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX4|data_out\(3),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~235_combout\);

-- Location: LCFF_X15_Y13_N29
\DUT|the_HEX5|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX5|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX5|data_out\(3));

-- Location: LCCOMB_X15_Y13_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~188_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~235_combout\ & (((\DUT|the_HEX5|data_out\(3) & 
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\)) # (!\DUT|the_cpu_0_data_master|r_1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_1~6_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~235_combout\,
	datac => \DUT|the_HEX5|data_out\(3),
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~188_combout\);

-- Location: LCFF_X35_Y16_N15
\DUT|the_HEX0|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX0|data_out\(3));

-- Location: LCCOMB_X35_Y16_N14
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~183_combout\ = (\DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\ & ((\DUT|the_cpu_0|d_address_offset_field\(1)) # ((\DUT|the_cpu_0|d_address_offset_field\(0)) # (!\DUT|the_HEX0|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX0|data_out\(3),
	datad => \DUT|the_HEX0_s1|HEX0_s1_in_a_read_cycle~2_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~183_combout\);

-- Location: LCCOMB_X41_Y19_N28
\DUT|the_jtag_uart_0|fifo_rd~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|fifo_rd~2_combout\ = (\DUT|the_jtag_uart_0|fifo_rd~1_combout\ & \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|fifo_rd~1_combout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \DUT|the_jtag_uart_0|fifo_rd~2_combout\);

-- Location: LCFF_X43_Y21_N9
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X25_Y24_N10
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X25_Y24_N11
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X25_Y24_N12
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X25_Y24_N13
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X25_Y24_N14
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X25_Y24_N15
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X25_Y24_N16
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X25_Y24_N17
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X25_Y24_N18
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X25_Y24_N19
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X25_Y24_N20
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) $ 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X25_Y24_N21
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X27_Y24_N8
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X27_Y24_N9
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X27_Y24_N10
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X27_Y24_N11
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X27_Y24_N12
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X27_Y24_N13
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X27_Y24_N14
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X27_Y24_N15
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X27_Y24_N16
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X27_Y24_N17
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X27_Y24_N18
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X27_Y24_N19
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCCOMB_X43_Y21_N16
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][0]~regout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X44_Y21_N26
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\);

-- Location: LCFF_X44_Y21_N27
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(6));

-- Location: LCCOMB_X44_Y21_N28
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCFF_X44_Y21_N29
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X44_Y19_N0
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCFF_X44_Y19_N1
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCFF_X44_Y19_N29
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(4));

-- Location: LCCOMB_X44_Y19_N28
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: LCCOMB_X44_Y19_N22
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|irf_reg[2][0]~regout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCFF_X44_Y19_N23
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCFF_X44_Y19_N19
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(3));

-- Location: LCCOMB_X44_Y19_N18
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: LCCOMB_X44_Y19_N10
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|irf_reg[2][0]~regout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCFF_X44_Y19_N11
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X41_Y21_N2
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: LCCOMB_X43_Y21_N20
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\);

-- Location: LCFF_X41_Y21_N3
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCFF_X41_Y21_N23
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X41_Y21_N0
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: LCFF_X41_Y21_N1
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X41_Y21_N6
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: LCFF_X41_Y21_N7
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X41_Y21_N4
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: LCFF_X41_Y21_N5
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCFF_X41_Y21_N21
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: LCFF_X41_Y21_N19
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: LCCOMB_X35_Y16_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~184_combout\ = (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~183_combout\ & (((\DUT|the_jtag_uart_0|read_0~regout\ & 
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3))) # (!\DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0_avalon_jtag_slave|jtag_uart_0_avalon_jtag_slave_in_a_read_cycle~combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~183_combout\,
	datac => \DUT|the_jtag_uart_0|read_0~regout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~184_combout\);

-- Location: LCFF_X41_Y14_N7
\DUT|the_leds|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(3));

-- Location: LCCOMB_X41_Y14_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~233_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(3)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(3),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~233_combout\);

-- Location: LCCOMB_X41_Y12_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~185_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~184_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~233_combout\ & ((\LCD_DATA[3]~3\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_DATA[3]~3\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~184_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~233_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~185_combout\);

-- Location: LCFF_X42_Y13_N5
\DUT|the_HEX2|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX2|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX2|data_out\(3));

-- Location: LCCOMB_X42_Y13_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~234_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX2|data_out\(3) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0_data_master|r_0~6_combout\,
	datac => \DUT|the_HEX2|data_out\(3),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~234_combout\);

-- Location: LCFF_X42_Y13_N27
\DUT|the_HEX3|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX3|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX3|data_out\(3));

-- Location: LCCOMB_X42_Y13_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~187_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~234_combout\ & (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- \DUT|the_HEX3|data_out\(3))) # (!\DUT|the_cpu_0_data_master|r_0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~234_combout\,
	datac => \DUT|the_HEX3|data_out\(3),
	datad => \DUT|the_cpu_0_data_master|r_0~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~187_combout\);

-- Location: LCCOMB_X41_Y12_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~189_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~186_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~188_combout\ & 
-- (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~185_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~186_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~188_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~185_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~187_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~189_combout\);

-- Location: LCCOMB_X43_Y16_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(3) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~182_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~189_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~33_combout\) # (!\DUT|the_cpu_0_data_master|r_1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_1~7_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~33_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~182_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[3]~189_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(3));

-- Location: LCFF_X43_Y16_N5
\DUT|the_cpu_0|d_readdata_d1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(3));

-- Location: LCCOMB_X33_Y17_N0
\DUT|the_cpu_0|dc_data_wr_port_data[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_data_wr_port_data[3]~6_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(3),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[3]~7_combout\);

-- Location: LCCOMB_X35_Y23_N28
\DUT|the_cpu_0|A_dc_rd_data[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \DUT|the_cpu_0|A_dc_rd_data[2]~feeder_combout\);

-- Location: LCFF_X35_Y23_N29
\DUT|the_cpu_0|A_dc_rd_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(2));

-- Location: LCCOMB_X35_Y23_N4
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(2),
	datad => \DUT|the_cpu_0|A_dc_rd_data\(2),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[2]~2_combout\);

-- Location: LCFF_X35_Y23_N5
\DUT|the_cpu_0|A_dc_xfer_wr_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[2]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(2));

-- Location: LCFF_X34_Y17_N17
\DUT|the_cpu_0|d_writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[12]~4_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(12),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(12));

-- Location: LCCOMB_X41_Y16_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(5),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29),
	datad => \DUT|the_cpu_0|ic_fill_line\(5),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~27_combout\);

-- Location: LCFF_X41_Y16_N7
\DUT|the_nios_system_clock_0|slave_readdata_p1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(13),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(13));

-- Location: LCCOMB_X41_Y16_N26
\DUT|the_nios_system_clock_0|slave_readdata[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata[13]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata_p1\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata_p1\(13),
	combout => \DUT|the_nios_system_clock_0|slave_readdata[13]~feeder_combout\);

-- Location: LCFF_X41_Y16_N27
\DUT|the_nios_system_clock_0|slave_readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata[13]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(13));

-- Location: LCCOMB_X41_Y16_N0
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[29]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[29]~21_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~27_combout\ & 
-- ((\DUT|the_nios_system_clock_0|slave_readdata\(13)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- (((\DUT|the_nios_system_clock_0|slave_readdata\(13)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~27_combout\,
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(13),
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[29]~21_combout\);

-- Location: LCFF_X41_Y16_N1
\DUT|the_cpu_0|i_readdata_d1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[29]~21_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(29));

-- Location: LCCOMB_X30_Y17_N10
\DUT|the_cpu_0|F_iw[7]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \DUT|the_cpu_0|F_iw[7]~20_combout\);

-- Location: LCFF_X30_Y17_N11
\DUT|the_cpu_0|D_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[7]~20_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(7));

-- Location: LCCOMB_X30_Y23_N10
\DUT|the_cpu_0|D_src2_imm[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datac => \DUT|the_cpu_0|D_iw\(7),
	combout => \DUT|the_cpu_0|D_src2_imm[1]~1_combout\);

-- Location: LCFF_X30_Y23_N1
\DUT|the_cpu_0|E_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[1]~2_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(1));

-- Location: LCCOMB_X36_Y24_N16
\DUT|the_cpu_0|Add8~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datad => \DUT|the_cpu_0|E_src2\(4),
	cin => \DUT|the_cpu_0|Add8~10\,
	combout => \DUT|the_cpu_0|Add8~11_combout\);

-- Location: LCFF_X36_Y24_N17
\DUT|the_cpu_0|M_rot_rn[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Add8~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_rn\(4));

-- Location: LCCOMB_X35_Y25_N24
\DUT|the_cpu_0|Mn_rot_step2[22]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_rn\(2),
	datab => \DUT|the_cpu_0|M_rot_step1\(18),
	datad => \DUT|the_cpu_0|M_rot_step1\(22),
	combout => \DUT|the_cpu_0|Mn_rot_step2[22]~13_combout\);

-- Location: LCFF_X35_Y25_N25
\DUT|the_cpu_0|Mn_rot_step2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[22]~13_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[14]~28_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(22));

-- Location: LCCOMB_X36_Y25_N12
\DUT|the_cpu_0|A_rot~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(6),
	datac => \DUT|the_cpu_0|M_rot_rn\(4),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(22),
	combout => \DUT|the_cpu_0|A_rot~7_combout\);

-- Location: LCFF_X36_Y25_N13
\DUT|the_cpu_0|A_rot[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(6));

-- Location: LCCOMB_X36_Y24_N2
\DUT|the_cpu_0|E_rot_sel_fill0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_src2\(4),
	datac => \DUT|the_cpu_0|E_src2\(3),
	datad => \DUT|the_cpu_0|E_ctrl_shift_rot_left~regout\,
	combout => \DUT|the_cpu_0|E_rot_sel_fill0~0_combout\);

-- Location: LCFF_X36_Y24_N3
\DUT|the_cpu_0|M_rot_sel_fill0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_sel_fill0~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_sel_fill0~regout\);

-- Location: LCFF_X35_Y24_N1
\DUT|the_cpu_0|A_rot_sel_fill0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_sel_fill0~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_sel_fill0~regout\);

-- Location: LCCOMB_X36_Y24_N4
\DUT|the_cpu_0|E_rot_pass0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_rot~regout\,
	datab => \DUT|the_cpu_0|E_src2\(4),
	datac => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datad => \DUT|the_cpu_0|E_src2\(3),
	combout => \DUT|the_cpu_0|E_rot_pass0~0_combout\);

-- Location: LCFF_X36_Y24_N5
\DUT|the_cpu_0|M_rot_pass0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_pass0~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_pass0~regout\);

-- Location: LCFF_X35_Y24_N19
\DUT|the_cpu_0|A_rot_pass0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_pass0~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_pass0~regout\);

-- Location: LCCOMB_X35_Y24_N22
\DUT|the_cpu_0|A_shift_rot_result~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_sel_fill0~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(6),
	datad => \DUT|the_cpu_0|A_rot_pass0~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~14_combout\);

-- Location: LCCOMB_X36_Y21_N2
\DUT|the_cpu_0|A_shift_rot_result~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_rot\(6),
	datad => \DUT|the_cpu_0|A_shift_rot_result~14_combout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~15_combout\);

-- Location: LCFF_X36_Y21_N3
\DUT|the_cpu_0|A_shift_rot_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(6));

-- Location: LCFF_X35_Y20_N13
\DUT|the_cpu_0|A_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_ctrl_shift_rot~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ctrl_shift_rot~regout\);

-- Location: LCCOMB_X36_Y23_N24
\DUT|the_cpu_0|A_wr_data_unfiltered[6]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[6]~30_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result\(6),
	datad => \DUT|the_cpu_0|A_ctrl_shift_rot~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[6]~31_combout\);

-- Location: LCFF_X37_Y23_N13
\DUT|the_cpu_0|A_mul_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[6]~44_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(6));

-- Location: LCCOMB_X27_Y21_N20
\DUT|the_cpu_0|A_wr_data_unfiltered[6]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[6]~31_combout\,
	datad => \DUT|the_cpu_0|A_mul_result\(6),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[6]~32_combout\);

-- Location: LCCOMB_X27_Y23_N24
\DUT|the_cpu_0|D_src2_reg[5]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[5]~36_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[5]~48_combout\);

-- Location: LCCOMB_X27_Y23_N26
\DUT|the_cpu_0|D_src2_reg[5]~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(5),
	datac => \DUT|the_cpu_0|D_src2_reg[5]~48_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(5),
	combout => \DUT|the_cpu_0|D_src2_reg[5]~49_combout\);

-- Location: LCCOMB_X27_Y23_N16
\DUT|the_cpu_0|E_src2[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(5),
	datab => \DUT|the_cpu_0|D_src2_reg[5]~49_combout\,
	datad => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	combout => \DUT|the_cpu_0|E_src2[5]~5_combout\);

-- Location: LCCOMB_X27_Y23_N4
\DUT|the_cpu_0|D_src2_imm[5]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_iw\(11),
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2_imm[5]~8_combout\);

-- Location: LCFF_X27_Y23_N17
\DUT|the_cpu_0|E_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[5]~5_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[5]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(5));

-- Location: LCCOMB_X27_Y23_N10
\DUT|the_cpu_0|E_logic_result[5]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(0),
	datab => \DUT|the_cpu_0|E_src1\(5),
	datac => \DUT|the_cpu_0|E_src2\(5),
	datad => \DUT|the_cpu_0|E_logic_op\(1),
	combout => \DUT|the_cpu_0|E_logic_result[5]~20_combout\);

-- Location: LCCOMB_X27_Y23_N18
\DUT|the_cpu_0|E_alu_result[5]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_alu_result[5]~21_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_logic_result[5]~20_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(5));

-- Location: LCFF_X27_Y23_N19
\DUT|the_cpu_0|M_alu_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(5));

-- Location: LCFF_X27_Y20_N23
\DUT|the_cpu_0|A_mem_baddr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(5));

-- Location: LCCOMB_X29_Y17_N16
\DUT|the_cpu_0|d_address_line_field[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(5),
	datad => \DUT|the_cpu_0|A_mem_baddr\(5),
	combout => \DUT|the_cpu_0|d_address_line_field[0]~5_combout\);

-- Location: LCCOMB_X29_Y17_N8
\DUT|the_cpu_0|A_dc_wb_line[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_mem_baddr\(5),
	combout => \DUT|the_cpu_0|A_dc_wb_line[0]~feeder_combout\);

-- Location: LCFF_X29_Y17_N9
\DUT|the_cpu_0|A_dc_wb_line[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_line[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_line\(0));

-- Location: LCFF_X29_Y17_N17
\DUT|the_cpu_0|d_address_line_field[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_line_field[0]~5_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_line\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_line_field\(0));

-- Location: LCCOMB_X35_Y13_N24
\DUT|the_HEX4|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX4|always0~2_combout\ = (\DUT|the_leds|always0~2_combout\ & (!\DUT|the_cpu_0|d_address_line_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(2) & \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_leds|always0~2_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	datad => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	combout => \DUT|the_HEX4|always0~2_combout\);

-- Location: LCFF_X15_Y13_N17
\DUT|the_HEX4|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX4|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX4|data_out\(0));

-- Location: LCFF_X42_Y13_N29
\DUT|the_HEX3|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX3|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX3|data_out\(0));

-- Location: LCCOMB_X42_Y13_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~213_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(1) & (!\DUT|the_cpu_0|d_address_offset_field\(0) & \DUT|the_HEX3|data_out\(0)))) # (!\DUT|the_cpu_0_data_master|r_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX3|data_out\(0),
	datad => \DUT|the_cpu_0_data_master|r_0~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~213_combout\);

-- Location: LCCOMB_X15_Y13_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~123_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~213_combout\ & (((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\ & 
-- \DUT|the_HEX4|data_out\(0))) # (!\DUT|the_cpu_0_data_master|r_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_0~7_combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	datac => \DUT|the_HEX4|data_out\(0),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~213_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~123_combout\);

-- Location: LCCOMB_X38_Y15_N18
\DUT|the_cpu_0_data_master|dbs_8_reg_segment_0[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|dbs_8_reg_segment_0[0]~0_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0) & (((\DUT|the_cpu_0_data_master|dbs_8_reg_segment_0\(0))))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0) & 
-- ((\DUT|the_cpu_0_data_master|always2~0_combout\ & (\DUT|the_nios_system_clock_2|slave_readdata\(0))) # (!\DUT|the_cpu_0_data_master|always2~0_combout\ & ((\DUT|the_cpu_0_data_master|dbs_8_reg_segment_0\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|slave_readdata\(0),
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0),
	datac => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_0\(0),
	datad => \DUT|the_cpu_0_data_master|always2~0_combout\,
	combout => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_0[0]~0_combout\);

-- Location: LCFF_X38_Y15_N19
\DUT|the_cpu_0_data_master|dbs_8_reg_segment_0[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_0[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_0\(0));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(1),
	combout => \KEY~combout\(1));

-- Location: LCFF_X42_Y14_N13
\DUT|the_keys|d1_data_in[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \KEY~combout\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_keys|d1_data_in\(0));

-- Location: LCCOMB_X42_Y14_N14
\DUT|the_keys|d2_data_in[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_keys|d2_data_in[0]~feeder_combout\ = \DUT|the_keys|d1_data_in\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_keys|d1_data_in\(0),
	combout => \DUT|the_keys|d2_data_in[0]~feeder_combout\);

-- Location: LCFF_X42_Y14_N15
\DUT|the_keys|d2_data_in[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_keys|d2_data_in[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_keys|d2_data_in\(0));

-- Location: LCCOMB_X42_Y14_N10
\DUT|the_keys|edge_capture~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_keys|edge_capture~2_combout\ = (!\DUT|the_keys|edge_capture_wr_strobe~combout\ & ((\DUT|the_keys|edge_capture\(0)) # ((!\DUT|the_keys|d2_data_in\(0) & \DUT|the_keys|d1_data_in\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_keys|edge_capture_wr_strobe~combout\,
	datab => \DUT|the_keys|d2_data_in\(0),
	datac => \DUT|the_keys|edge_capture\(0),
	datad => \DUT|the_keys|d1_data_in\(0),
	combout => \DUT|the_keys|edge_capture~2_combout\);

-- Location: LCFF_X42_Y14_N11
\DUT|the_keys|edge_capture[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_keys|edge_capture~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_keys|edge_capture\(0));

-- Location: LCCOMB_X42_Y14_N20
\DUT|the_keys|read_mux_out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_keys|read_mux_out\(0) = (\DUT|the_cpu_0|d_address_offset_field\(1) & (\DUT|the_cpu_0|d_address_offset_field\(0) & ((\DUT|the_keys|edge_capture\(0))))) # (!\DUT|the_cpu_0|d_address_offset_field\(1) & (!\DUT|the_cpu_0|d_address_offset_field\(0) & 
-- (\KEY~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(1),
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \KEY~combout\(1),
	datad => \DUT|the_keys|edge_capture\(0),
	combout => \DUT|the_keys|read_mux_out\(0));

-- Location: LCFF_X42_Y14_N21
\DUT|the_keys|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_keys|read_mux_out\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_keys|readdata\(0));

-- Location: LCCOMB_X38_Y15_N30
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~118_combout\ = (\LCD_DATA[0]~0\ & (((\DUT|the_keys|readdata\(0))) # (!\DUT|the_cpu_0_data_master|r_2~5_combout\))) # (!\LCD_DATA[0]~0\ & 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\ & ((\DUT|the_keys|readdata\(0)) # (!\DUT|the_cpu_0_data_master|r_2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_DATA[0]~0\,
	datab => \DUT|the_cpu_0_data_master|r_2~5_combout\,
	datac => \DUT|the_keys|readdata\(0),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~118_combout\);

-- Location: LCCOMB_X38_Y15_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~119_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~211_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~118_combout\ & 
-- ((\DUT|the_cpu_0_data_master|dbs_8_reg_segment_0\(0)) # (!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~211_combout\,
	datab => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_0\(0),
	datac => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~118_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~119_combout\);

-- Location: LCFF_X41_Y13_N31
\DUT|the_HEX2|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX2|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX2|data_out\(0));

-- Location: LCCOMB_X41_Y13_N30
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~122_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~212_combout\ & (((\DUT|the_HEX2|data_out\(0) & 
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\)) # (!\DUT|the_cpu_0_data_master|r_0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~212_combout\,
	datab => \DUT|the_cpu_0_data_master|r_0~6_combout\,
	datac => \DUT|the_HEX2|data_out\(0),
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~122_combout\);

-- Location: LCCOMB_X40_Y16_N26
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~124_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~121_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~123_combout\ & 
-- (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~119_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~121_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~123_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~119_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~122_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~124_combout\);

-- Location: LCFF_X15_Y13_N31
\DUT|the_HEX5|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX5|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX5|data_out\(0));

-- Location: LCCOMB_X15_Y13_N30
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~209_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (\DUT|the_HEX5|data_out\(0) & !\DUT|the_cpu_0|d_address_offset_field\(1)))) # (!\DUT|the_cpu_0_data_master|r_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_1~6_combout\,
	datab => \DUT|the_cpu_0|d_address_offset_field\(0),
	datac => \DUT|the_HEX5|data_out\(0),
	datad => \DUT|the_cpu_0|d_address_offset_field\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~209_combout\);

-- Location: LCFF_X15_Y17_N15
\DUT|the_HEX7|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX7|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX7|data_out\(0));

-- Location: LCCOMB_X15_Y17_N14
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~116_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~210_combout\ & (((\DUT|the_HEX7|data_out\(0) & 
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\)) # (!\DUT|the_cpu_0_data_master|r_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~210_combout\,
	datab => \DUT|the_cpu_0_data_master|r_1~8_combout\,
	datac => \DUT|the_HEX7|data_out\(0),
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~5_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~116_combout\);

-- Location: LCCOMB_X15_Y17_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~117_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~209_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~116_combout\ & ((\DUT|the_HEX6|readdata\(0)) # 
-- (!\DUT|the_cpu_0_data_master|r_1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_HEX6|readdata\(0),
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~209_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~116_combout\,
	datad => \DUT|the_cpu_0_data_master|r_1~9_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~117_combout\);

-- Location: LCCOMB_X44_Y16_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|d_writedata\(0),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: LCFF_X44_Y16_N27
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X44_Y16_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable\(0),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~10_combout\);

-- Location: LCCOMB_X44_Y16_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~10_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~11_combout\);

-- Location: LCCOMB_X40_Y16_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(0) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~124_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~117_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~11_combout\) # (!\DUT|the_cpu_0_data_master|r_1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_1~7_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~124_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[0]~117_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~11_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(0));

-- Location: LCFF_X40_Y16_N25
\DUT|the_cpu_0|d_readdata_d1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(0));

-- Location: LCCOMB_X35_Y19_N22
\DUT|the_cpu_0|dc_data_wr_port_data[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datac => \DUT|the_cpu_0|dc_data_wr_port_data[0]~0_combout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(0),
	combout => \DUT|the_cpu_0|dc_data_wr_port_data[0]~1_combout\);

-- Location: LCCOMB_X35_Y22_N16
\DUT|the_cpu_0|A_dc_rd_data[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \DUT|the_cpu_0|A_dc_rd_data[1]~feeder_combout\);

-- Location: LCFF_X35_Y22_N17
\DUT|the_cpu_0|A_dc_rd_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(1));

-- Location: LCCOMB_X35_Y22_N12
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \DUT|the_cpu_0|A_dc_rd_data\(1),
	datad => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[1]~1_combout\);

-- Location: LCFF_X35_Y22_N13
\DUT|the_cpu_0|A_dc_xfer_wr_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(1));

-- Location: LCFF_X36_Y18_N31
\DUT|the_cpu_0|d_writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[11]~3_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(11));

-- Location: LCCOMB_X43_Y15_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_line\(5),
	datab => \DUT|the_cpu_0|d_address_line_field\(5),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~31_combout\);

-- Location: LCCOMB_X43_Y15_N12
\DUT|the_nios_system_clock_0|slave_readdata_p1[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata_p1[12]~feeder_combout\ = \DUT|the_sdram_0|za_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(12),
	combout => \DUT|the_nios_system_clock_0|slave_readdata_p1[12]~feeder_combout\);

-- Location: LCFF_X43_Y15_N13
\DUT|the_nios_system_clock_0|slave_readdata_p1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata_p1[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(12));

-- Location: LCCOMB_X43_Y15_N0
\DUT|the_nios_system_clock_0|slave_readdata[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata[12]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata_p1\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata_p1\(12),
	combout => \DUT|the_nios_system_clock_0|slave_readdata[12]~feeder_combout\);

-- Location: LCFF_X43_Y15_N1
\DUT|the_nios_system_clock_0|slave_readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(12));

-- Location: LCCOMB_X43_Y15_N24
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[28]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[28]~20_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~31_combout\ & 
-- ((\DUT|the_nios_system_clock_0|slave_readdata\(12)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- (((\DUT|the_nios_system_clock_0|slave_readdata\(12)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~31_combout\,
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(12),
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[28]~20_combout\);

-- Location: LCFF_X43_Y15_N25
\DUT|the_cpu_0|i_readdata_d1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[28]~20_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(28));

-- Location: LCCOMB_X20_Y18_N30
\DUT|the_cpu_0|F_iw[27]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_iw[27]~32_combout\);

-- Location: LCFF_X20_Y18_N31
\DUT|the_cpu_0|D_iw[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[27]~32_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(27));

-- Location: LCCOMB_X20_Y18_N8
\DUT|the_cpu_0|F_iw_a_rf[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \DUT|the_cpu_0|F_stall~combout\,
	datad => \DUT|the_cpu_0|D_iw\(27),
	combout => \DUT|the_cpu_0|F_iw_a_rf[0]~0_combout\);

-- Location: LCCOMB_X25_Y21_N30
\DUT|the_cpu_0|D_src1_reg[24]~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(24),
	datab => \DUT|the_cpu_0|D_src1_reg[24]~54_combout\,
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	combout => \DUT|the_cpu_0|D_src1_reg[24]~55_combout\);

-- Location: LCCOMB_X25_Y21_N22
\DUT|the_cpu_0|D_src1_reg[24]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datab => \DUT|the_cpu_0|D_src1_reg[24]~55_combout\,
	datac => \DUT|the_cpu_0|E_alu_result\(24),
	datad => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[24]~56_combout\);

-- Location: LCFF_X25_Y21_N23
\DUT|the_cpu_0|E_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[24]~56_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(24));

-- Location: LCCOMB_X29_Y22_N24
\DUT|the_cpu_0|D_src2[24]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	datab => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	datac => \DUT|the_cpu_0|D_iw\(14),
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2[24]~13_combout\);

-- Location: LCCOMB_X25_Y21_N18
\DUT|the_cpu_0|D_src2[24]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_src2_reg[24]~102_combout\,
	datac => \DUT|the_cpu_0|D_src2[24]~13_combout\,
	datad => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	combout => \DUT|the_cpu_0|D_src2[24]~14_combout\);

-- Location: LCFF_X25_Y21_N19
\DUT|the_cpu_0|E_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[24]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(24));

-- Location: LCCOMB_X25_Y21_N4
\DUT|the_cpu_0|E_logic_result[24]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(1),
	datab => \DUT|the_cpu_0|E_src1\(24),
	datac => \DUT|the_cpu_0|E_logic_op\(0),
	datad => \DUT|the_cpu_0|E_src2\(24),
	combout => \DUT|the_cpu_0|E_logic_result[24]~1_combout\);

-- Location: LCCOMB_X22_Y20_N24
\DUT|the_cpu_0|F_pc_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_nxt~1_combout\,
	datab => \DUT|the_cpu_0|E_src1\(24),
	datad => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~2_combout\);

-- Location: LCCOMB_X24_Y19_N12
\DUT|the_cpu_0|M_pipe_flush_waddr[22]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[22]~0_combout\,
	datab => \DUT|the_cpu_0|E_src1\(24),
	datad => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[22]~0_combout\);

-- Location: LCFF_X20_Y18_N25
\DUT|the_cpu_0|D_pc[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(22),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(22));

-- Location: LCCOMB_X24_Y19_N6
\DUT|the_cpu_0|E_pc[22]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(22),
	combout => \DUT|the_cpu_0|E_pc[22]~feeder_combout\);

-- Location: LCFF_X24_Y19_N7
\DUT|the_cpu_0|E_pc[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[22]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(22));

-- Location: LCFF_X24_Y19_N13
\DUT|the_cpu_0|M_pipe_flush_waddr[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[22]~0_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(22),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(22));

-- Location: LCFF_X22_Y20_N25
\DUT|the_cpu_0|F_pc[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_nxt~2_combout\,
	sdata => \DUT|the_cpu_0|M_pipe_flush_waddr\(22),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(22));

-- Location: LCCOMB_X21_Y18_N20
\DUT|the_cpu_0|F_pc_plus_one[21]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(21),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[20]~41\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[21]~42_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[21]~43\);

-- Location: LCCOMB_X21_Y18_N22
\DUT|the_cpu_0|F_pc_plus_one[22]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|F_pc\(22),
	cin => \DUT|the_cpu_0|F_pc_plus_one[21]~43\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[22]~44_combout\);

-- Location: LCFF_X21_Y18_N23
\DUT|the_cpu_0|D_pc_plus_one[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[22]~44_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(22));

-- Location: LCCOMB_X19_Y18_N24
\DUT|the_cpu_0|Add1~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(21),
	datab => \DUT|the_cpu_0|D_pc_plus_one\(20),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add1~21\,
	combout => \DUT|the_cpu_0|Add1~22_combout\,
	cout => \DUT|the_cpu_0|Add1~23\);

-- Location: LCCOMB_X19_Y18_N26
\DUT|the_cpu_0|Add1~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc_plus_one\(21),
	datab => \DUT|the_cpu_0|D_iw\(21),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add1~23\,
	combout => \DUT|the_cpu_0|Add1~24_combout\,
	cout => \DUT|the_cpu_0|Add1~25\);

-- Location: LCCOMB_X19_Y18_N28
\DUT|the_cpu_0|Add1~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(21),
	datab => \DUT|the_cpu_0|D_pc_plus_one\(22),
	cin => \DUT|the_cpu_0|Add1~25\,
	combout => \DUT|the_cpu_0|Add1~26_combout\);

-- Location: LCCOMB_X27_Y18_N18
\DUT|the_cpu_0|D_extra_pc[22]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	datab => \DUT|the_cpu_0|D_bht_data\(1),
	datac => \DUT|the_cpu_0|Add1~26_combout\,
	datad => \DUT|the_cpu_0|D_pc_plus_one\(22),
	combout => \DUT|the_cpu_0|D_extra_pc[22]~1_combout\);

-- Location: LCFF_X27_Y18_N19
\DUT|the_cpu_0|E_extra_pc[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[22]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(22));

-- Location: LCCOMB_X25_Y21_N0
\DUT|the_cpu_0|E_alu_result[24]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[25]~50_combout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(22),
	datac => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	combout => \DUT|the_cpu_0|E_alu_result[24]~2_combout\);

-- Location: LCCOMB_X25_Y21_N16
\DUT|the_cpu_0|E_alu_result[24]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_logic_result[24]~1_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_alu_result[24]~2_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(24));

-- Location: LCFF_X25_Y21_N17
\DUT|the_cpu_0|M_alu_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(24),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(24));

-- Location: LCCOMB_X29_Y15_N16
\DUT|the_cpu_0|d_address_tag_field[13]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_baddr\(24),
	datab => \DUT|the_cpu_0|M_alu_result\(24),
	datad => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_address_tag_field[13]~0_combout\);

-- Location: LCFF_X35_Y19_N29
\DUT|the_cpu_0|A_dc_fill_starting_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_fill_starting~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\);

-- Location: LCCOMB_X27_Y20_N0
\DUT|the_cpu_0|dc_tag_wr_port_addr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_dcache_management_wr_en~0_combout\,
	datab => \DUT|the_cpu_0|A_valid~regout\,
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_addr~0_combout\);

-- Location: LCCOMB_X27_Y20_N22
\DUT|the_cpu_0|dc_tag_wr_port_addr[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(5),
	datac => \DUT|the_cpu_0|A_mem_baddr\(5),
	datad => \DUT|the_cpu_0|dc_tag_wr_port_addr~0_combout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_addr[0]~1_combout\);

-- Location: LCCOMB_X27_Y20_N4
\DUT|the_cpu_0|dc_tag_wr_port_addr[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(6),
	datac => \DUT|the_cpu_0|A_mem_baddr\(6),
	datad => \DUT|the_cpu_0|dc_tag_wr_port_addr~0_combout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_addr[1]~2_combout\);

-- Location: LCCOMB_X27_Y20_N12
\DUT|the_cpu_0|dc_tag_wr_port_addr[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(7),
	datac => \DUT|the_cpu_0|A_mem_baddr\(7),
	datad => \DUT|the_cpu_0|dc_tag_wr_port_addr~0_combout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_addr[2]~3_combout\);

-- Location: LCCOMB_X27_Y20_N10
\DUT|the_cpu_0|dc_tag_wr_port_addr[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(8),
	datac => \DUT|the_cpu_0|A_mem_baddr\(8),
	datad => \DUT|the_cpu_0|dc_tag_wr_port_addr~0_combout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_addr[3]~4_combout\);

-- Location: LCCOMB_X27_Y20_N16
\DUT|the_cpu_0|dc_tag_wr_port_addr[4]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(9),
	datac => \DUT|the_cpu_0|A_mem_baddr\(9),
	datad => \DUT|the_cpu_0|dc_tag_wr_port_addr~0_combout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_addr[4]~5_combout\);

-- Location: LCCOMB_X27_Y19_N0
\DUT|the_cpu_0|dc_tag_wr_port_addr[5]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|dc_tag_wr_port_addr~0_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(10),
	datac => \DUT|the_cpu_0|A_mem_baddr\(10),
	combout => \DUT|the_cpu_0|dc_tag_wr_port_addr[5]~6_combout\);

-- Location: LCCOMB_X27_Y23_N2
\DUT|the_cpu_0|dc_tag_rd_port_addr[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[6]~12_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(5),
	datac => \DUT|the_cpu_0|A_stall~0_combout\,
	combout => \DUT|the_cpu_0|dc_tag_rd_port_addr[0]~0_combout\);

-- Location: LCCOMB_X27_Y21_N16
\DUT|the_cpu_0|dc_tag_rd_port_addr[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[7]~14_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(6),
	datad => \DUT|the_cpu_0|A_stall~0_combout\,
	combout => \DUT|the_cpu_0|dc_tag_rd_port_addr[1]~1_combout\);

-- Location: LCCOMB_X28_Y23_N2
\DUT|the_cpu_0|dc_tag_rd_port_addr[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(7),
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[8]~16_combout\,
	datac => \DUT|the_cpu_0|A_stall~0_combout\,
	combout => \DUT|the_cpu_0|dc_tag_rd_port_addr[2]~2_combout\);

-- Location: LCCOMB_X24_Y21_N2
\DUT|the_cpu_0|dc_tag_rd_port_addr[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(8),
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[9]~18_combout\,
	datad => \DUT|the_cpu_0|A_stall~0_combout\,
	combout => \DUT|the_cpu_0|dc_tag_rd_port_addr[3]~3_combout\);

-- Location: LCCOMB_X24_Y23_N18
\DUT|the_cpu_0|dc_tag_rd_port_addr[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_stall~0_combout\,
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[10]~20_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(9),
	combout => \DUT|the_cpu_0|dc_tag_rd_port_addr[4]~4_combout\);

-- Location: LCCOMB_X28_Y21_N2
\DUT|the_cpu_0|dc_tag_rd_port_addr[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[11]~22_combout\,
	datab => \DUT|the_cpu_0|A_stall~0_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(10),
	combout => \DUT|the_cpu_0|dc_tag_rd_port_addr[5]~5_combout\);

-- Location: LCCOMB_X27_Y20_N8
\DUT|the_cpu_0|dc_tag_wr_port_data[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(12),
	datac => \DUT|the_cpu_0|A_mem_baddr\(12),
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[1]~0_combout\);

-- Location: LCFF_X27_Y20_N3
\DUT|the_cpu_0|A_mem_baddr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(13));

-- Location: LCCOMB_X27_Y20_N2
\DUT|the_cpu_0|dc_tag_wr_port_data[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(13),
	datac => \DUT|the_cpu_0|A_mem_baddr\(13),
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[2]~2_combout\);

-- Location: LCFF_X34_Y21_N17
\DUT|the_cpu_0|M_alu_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(14));

-- Location: LCFF_X27_Y20_N25
\DUT|the_cpu_0|A_mem_baddr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(14));

-- Location: LCCOMB_X27_Y20_N24
\DUT|the_cpu_0|dc_tag_wr_port_data[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(14),
	datac => \DUT|the_cpu_0|A_mem_baddr\(14),
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[3]~3_combout\);

-- Location: LCFF_X27_Y20_N31
\DUT|the_cpu_0|A_mem_baddr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(15));

-- Location: LCCOMB_X27_Y20_N30
\DUT|the_cpu_0|dc_tag_wr_port_data[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(15),
	datac => \DUT|the_cpu_0|A_mem_baddr\(15),
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[4]~4_combout\);

-- Location: LCFF_X27_Y20_N21
\DUT|the_cpu_0|A_mem_baddr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(16));

-- Location: LCCOMB_X27_Y20_N20
\DUT|the_cpu_0|dc_tag_wr_port_data[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(16),
	datac => \DUT|the_cpu_0|A_mem_baddr\(16),
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[5]~5_combout\);

-- Location: LCFF_X30_Y22_N31
\DUT|the_cpu_0|A_mem_baddr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(17),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(17));

-- Location: LCCOMB_X30_Y22_N30
\DUT|the_cpu_0|dc_tag_wr_port_data[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(17),
	datac => \DUT|the_cpu_0|A_mem_baddr\(17),
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[6]~6_combout\);

-- Location: LCFF_X30_Y20_N27
\DUT|the_cpu_0|A_mem_baddr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(18),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(18));

-- Location: LCCOMB_X30_Y20_N26
\DUT|the_cpu_0|dc_tag_wr_port_data[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(18),
	datac => \DUT|the_cpu_0|A_mem_baddr\(18),
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[7]~7_combout\);

-- Location: LCFF_X24_Y22_N19
\DUT|the_cpu_0|A_mem_baddr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(19),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(19));

-- Location: LCCOMB_X24_Y22_N18
\DUT|the_cpu_0|dc_tag_wr_port_data[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(19),
	datac => \DUT|the_cpu_0|A_mem_baddr\(19),
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[8]~8_combout\);

-- Location: LCFF_X25_Y22_N3
\DUT|the_cpu_0|A_mem_baddr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(20),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(20));

-- Location: LCCOMB_X25_Y22_N2
\DUT|the_cpu_0|dc_tag_wr_port_data[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(20),
	datac => \DUT|the_cpu_0|A_mem_baddr\(20),
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[9]~9_combout\);

-- Location: LCFF_X27_Y20_N19
\DUT|the_cpu_0|A_mem_baddr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(21),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(21));

-- Location: LCCOMB_X27_Y20_N18
\DUT|the_cpu_0|dc_tag_wr_port_data[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(21),
	datac => \DUT|the_cpu_0|A_mem_baddr\(21),
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[10]~10_combout\);

-- Location: LCFF_X28_Y24_N19
\DUT|the_cpu_0|A_mem_baddr[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(22),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(22));

-- Location: LCCOMB_X28_Y24_N18
\DUT|the_cpu_0|dc_tag_wr_port_data[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(22),
	datac => \DUT|the_cpu_0|A_mem_baddr\(22),
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[11]~11_combout\);

-- Location: LCFF_X23_Y22_N19
\DUT|the_cpu_0|A_mem_baddr[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(23),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(23));

-- Location: LCCOMB_X23_Y22_N18
\DUT|the_cpu_0|dc_tag_wr_port_data[12]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	datab => \DUT|the_cpu_0|M_alu_result\(23),
	datac => \DUT|the_cpu_0|A_mem_baddr\(23),
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[12]~14_combout\);

-- Location: LCFF_X25_Y21_N13
\DUT|the_cpu_0|A_mem_baddr[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(24),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(24));

-- Location: LCCOMB_X25_Y21_N12
\DUT|the_cpu_0|dc_tag_wr_port_data[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(24),
	datac => \DUT|the_cpu_0|A_mem_baddr\(24),
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[13]~13_combout\);

-- Location: LCCOMB_X27_Y20_N26
\DUT|the_cpu_0|dc_tag_wr_port_data[14]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_dcache_management_wr_en~0_combout\,
	datab => \DUT|the_cpu_0|A_valid~regout\,
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[14]~12_combout\);

-- Location: LCCOMB_X31_Y19_N22
\DUT|the_cpu_0|M_ctrl_st_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(0),
	datab => \DUT|the_cpu_0|E_iw\(2),
	datad => \DUT|the_cpu_0|E_iw\(1),
	combout => \DUT|the_cpu_0|M_ctrl_st_nxt~0_combout\);

-- Location: LCFF_X31_Y19_N23
\DUT|the_cpu_0|M_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_ctrl_st_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_st~regout\);

-- Location: LCFF_X27_Y20_N29
\DUT|the_cpu_0|A_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_ctrl_st~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ctrl_st~regout\);

-- Location: LCCOMB_X27_Y20_N28
\DUT|the_cpu_0|dc_tag_wr_port_data[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_dcache_management_wr_en~0_combout\,
	datab => \DUT|the_cpu_0|A_valid~regout\,
	datac => \DUT|the_cpu_0|A_ctrl_st~regout\,
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[15]~15_combout\);

-- Location: M4K_X26_Y20
\DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"190D23D27B1B767F81E6E95B0C2FDAE8E3E1BE8FCD2B436F7E34B65997AA9AAB7CF02807DFA3B81B9A230C6E88CA937DEA93A42CB1D5DD063146D8060B4E7DAD8CD05FA40386603C78447DF03F5FF897C72DD8D484421E5986ABD524CACFF357F4FA18951826B69A1E755D6B254A8A8AEC71E01991699E5C13827037DE2DE459",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_dc_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_2ef1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|dc_tag_wr_port_en~combout\,
	portbrewe => VCC,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X33_Y22_N26
\DUT|the_cpu_0|A_dc_actual_tag[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(13),
	combout => \DUT|the_cpu_0|A_dc_actual_tag[13]~feeder_combout\);

-- Location: LCFF_X33_Y22_N27
\DUT|the_cpu_0|A_dc_actual_tag[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_actual_tag[13]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(13));

-- Location: LCCOMB_X29_Y15_N8
\DUT|the_cpu_0|A_dc_wb_tag[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_actual_tag\(13),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[13]~feeder_combout\);

-- Location: LCFF_X29_Y15_N9
\DUT|the_cpu_0|A_dc_wb_tag[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[13]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(13));

-- Location: LCFF_X29_Y15_N17
\DUT|the_cpu_0|d_address_tag_field[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[13]~0_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(13));

-- Location: LCCOMB_X34_Y15_N2
\DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\ = (\DUT|the_cpu_0|d_address_tag_field\(12) & (!\DUT|the_cpu_0|d_address_tag_field\(13) & ((\DUT|the_cpu_0|d_write~regout\) # (\DUT|the_cpu_0|d_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field\(12),
	datab => \DUT|the_cpu_0|d_address_tag_field\(13),
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\);

-- Location: LCCOMB_X36_Y14_N10
\DUT|the_cpu_0_data_master|pre_dbs_count_enable~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|pre_dbs_count_enable~2_combout\ = (\DUT|the_cpu_0_data_master|pre_dbs_count_enable~1_combout\) # ((!\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\ & 
-- (\DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\ & !\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~1_combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\,
	datac => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\,
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\,
	combout => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~2_combout\);

-- Location: LCCOMB_X36_Y14_N28
\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_write~0_combout\ = (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\ & (\DUT|the_cpu_0|d_write~regout\ & 
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\,
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~2_combout\,
	combout => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_write~0_combout\);

-- Location: LCCOMB_X37_Y14_N28
\DUT|the_nios_system_clock_2|slave_FSM|slave_write_request~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|slave_FSM|slave_write_request~0_combout\ = \DUT|the_nios_system_clock_2|slave_FSM|slave_write_request~regout\ $ (((!\DUT|the_nios_system_clock_2|slave_FSM|slave_state.001~regout\ & 
-- (\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_write~0_combout\ & !\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|slave_FSM|slave_state.001~regout\,
	datab => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_write~0_combout\,
	datac => \DUT|the_nios_system_clock_2|slave_FSM|slave_write_request~regout\,
	datad => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	combout => \DUT|the_nios_system_clock_2|slave_FSM|slave_write_request~0_combout\);

-- Location: LCFF_X37_Y14_N29
\DUT|the_nios_system_clock_2|slave_FSM|slave_write_request\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|slave_FSM|slave_write_request~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|slave_FSM|slave_write_request~regout\);

-- Location: LCCOMB_X38_Y18_N22
\DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|din_s1~feeder_combout\ = \DUT|the_nios_system_clock_2|slave_FSM|slave_write_request~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_2|slave_FSM|slave_write_request~regout\,
	combout => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|din_s1~feeder_combout\);

-- Location: LCCOMB_X33_Y1_N2
\DUT|nios_system_reset_clk_0_domain_synch|data_in_d1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|nios_system_reset_clk_0_domain_synch|data_in_d1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|nios_system_reset_clk_0_domain_synch|data_in_d1~feeder_combout\);

-- Location: LCFF_X33_Y1_N3
\DUT|nios_system_reset_clk_0_domain_synch|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|nios_system_reset_clk_0_domain_synch|data_in_d1~feeder_combout\,
	aclr => \DUT|reset_n_sources~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|nios_system_reset_clk_0_domain_synch|data_in_d1~regout\);

-- Location: LCCOMB_X33_Y1_N16
\DUT|nios_system_reset_clk_0_domain_synch|data_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|nios_system_reset_clk_0_domain_synch|data_out~feeder_combout\ = \DUT|nios_system_reset_clk_0_domain_synch|data_in_d1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|nios_system_reset_clk_0_domain_synch|data_in_d1~regout\,
	combout => \DUT|nios_system_reset_clk_0_domain_synch|data_out~feeder_combout\);

-- Location: LCFF_X33_Y1_N17
\DUT|nios_system_reset_clk_0_domain_synch|data_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|nios_system_reset_clk_0_domain_synch|data_out~feeder_combout\,
	aclr => \DUT|reset_n_sources~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|nios_system_reset_clk_0_domain_synch|data_out~regout\);

-- Location: CLKCTRL_G12
\DUT|nios_system_reset_clk_0_domain_synch|data_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DUT|nios_system_reset_clk_0_domain_synch|data_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DUT|nios_system_reset_clk_0_domain_synch|data_out~clkctrl_outclk\);

-- Location: LCFF_X38_Y18_N23
\DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|din_s1~feeder_combout\,
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|din_s1~regout\);

-- Location: LCCOMB_X38_Y18_N4
\DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|din_s1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|din_s1~regout\,
	combout => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: LCFF_X38_Y18_N5
\DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCFF_X38_Y18_N31
\DUT|the_nios_system_clock_2|write_request_edge_to_pulse|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|dreg\(0),
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|write_request_edge_to_pulse|data_in_d1~regout\);

-- Location: LCCOMB_X38_Y18_N30
\DUT|the_nios_system_clock_2|write_request_edge_to_pulse|data_out\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|write_request_edge_to_pulse|data_out~combout\ = \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|dreg\(0) $ (\DUT|the_nios_system_clock_2|write_request_edge_to_pulse|data_in_d1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer3|dreg\(0),
	datac => \DUT|the_nios_system_clock_2|write_request_edge_to_pulse|data_in_d1~regout\,
	combout => \DUT|the_nios_system_clock_2|write_request_edge_to_pulse|data_out~combout\);

-- Location: LCCOMB_X37_Y14_N22
\DUT|the_nios_system_clock_2|slave_FSM|slave_read_request~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|slave_FSM|slave_read_request~0_combout\ = \DUT|the_nios_system_clock_2|slave_FSM|slave_read_request~regout\ $ (((!\DUT|the_nios_system_clock_2|slave_FSM|slave_state.001~regout\ & 
-- \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|slave_FSM|slave_state.001~regout\,
	datab => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datac => \DUT|the_nios_system_clock_2|slave_FSM|slave_read_request~regout\,
	combout => \DUT|the_nios_system_clock_2|slave_FSM|slave_read_request~0_combout\);

-- Location: LCFF_X37_Y14_N23
\DUT|the_nios_system_clock_2|slave_FSM|slave_read_request\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|slave_FSM|slave_read_request~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|slave_FSM|slave_read_request~regout\);

-- Location: LCCOMB_X38_Y18_N16
\DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|din_s1~feeder_combout\ = \DUT|the_nios_system_clock_2|slave_FSM|slave_read_request~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_2|slave_FSM|slave_read_request~regout\,
	combout => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: LCFF_X38_Y18_N17
\DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|din_s1~regout\);

-- Location: LCFF_X38_Y18_N25
\DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|din_s1~regout\,
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCFF_X38_Y18_N19
\DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|dreg\(0),
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_in_d1~regout\);

-- Location: LCCOMB_X38_Y18_N18
\DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_out\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_out~combout\ = \DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|dreg\(0) $ (\DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_in_d1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer2|dreg\(0),
	datac => \DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_in_d1~regout\,
	combout => \DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_out~combout\);

-- Location: LCCOMB_X38_Y18_N26
\DUT|the_nios_system_clock_2|master_FSM|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|master_FSM|Selector0~1_combout\ = (\DUT|the_nios_system_clock_2|master_FSM|master_state.001~regout\ & (\DUT|the_nios_system_clock_2|master_FSM|Selector0~0_combout\)) # 
-- (!\DUT|the_nios_system_clock_2|master_FSM|master_state.001~regout\ & (((\DUT|the_nios_system_clock_2|write_request_edge_to_pulse|data_out~combout\) # (\DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_out~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|master_FSM|Selector0~0_combout\,
	datab => \DUT|the_nios_system_clock_2|write_request_edge_to_pulse|data_out~combout\,
	datac => \DUT|the_nios_system_clock_2|master_FSM|master_state.001~regout\,
	datad => \DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_out~combout\,
	combout => \DUT|the_nios_system_clock_2|master_FSM|Selector0~1_combout\);

-- Location: LCFF_X38_Y18_N27
\DUT|the_nios_system_clock_2|master_FSM|master_state.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|master_FSM|Selector0~1_combout\,
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|master_FSM|master_state.001~regout\);

-- Location: LCCOMB_X38_Y18_N0
\DUT|the_nios_system_clock_2|master_FSM|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|master_FSM|Selector3~2_combout\ = (\DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_out~combout\ & 
-- (((!\DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\ & \DUT|the_nios_system_clock_2|master_FSM|master_read~regout\)) # 
-- (!\DUT|the_nios_system_clock_2|master_FSM|master_state.001~regout\))) # (!\DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_out~combout\ & 
-- (!\DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\ & (\DUT|the_nios_system_clock_2|master_FSM|master_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|read_request_edge_to_pulse|data_out~combout\,
	datab => \DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\,
	datac => \DUT|the_nios_system_clock_2|master_FSM|master_read~regout\,
	datad => \DUT|the_nios_system_clock_2|master_FSM|master_state.001~regout\,
	combout => \DUT|the_nios_system_clock_2|master_FSM|Selector3~2_combout\);

-- Location: LCFF_X38_Y18_N1
\DUT|the_nios_system_clock_2|master_FSM|master_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|master_FSM|Selector3~2_combout\,
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|master_FSM|master_read~regout\);

-- Location: LCCOMB_X38_Y18_N6
\DUT|the_nios_system_clock_2|master_FSM|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|master_FSM|Selector0~0_combout\ = (!\DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\ & 
-- \DUT|the_nios_system_clock_2|master_FSM|master_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\,
	datad => \DUT|the_nios_system_clock_2|master_FSM|master_read~regout\,
	combout => \DUT|the_nios_system_clock_2|master_FSM|Selector0~0_combout\);

-- Location: LCFF_X38_Y18_N7
\DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|master_FSM|Selector0~0_combout\,
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\);

-- Location: LCCOMB_X38_Y18_N12
\DUT|the_nios_system_clock_2|master_FSM|master_write_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|master_FSM|master_write_done~0_combout\ = \DUT|the_nios_system_clock_2|master_FSM|master_write_done~regout\ $ (((\DUT|the_nios_system_clock_2|master_FSM|master_state.100~regout\ & 
-- ((\DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\) # (!\DUT|the_nios_system_clock_2|master_FSM|master_read~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|master_FSM|master_state.100~regout\,
	datab => \DUT|the_clocks_0_avalon_clocks_slave|nios_system_clock_2_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register~regout\,
	datac => \DUT|the_nios_system_clock_2|master_FSM|master_write_done~regout\,
	datad => \DUT|the_nios_system_clock_2|master_FSM|master_read~regout\,
	combout => \DUT|the_nios_system_clock_2|master_FSM|master_write_done~0_combout\);

-- Location: LCFF_X38_Y18_N13
\DUT|the_nios_system_clock_2|master_FSM|master_write_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|master_FSM|master_write_done~0_combout\,
	aclr => \DUT|nios_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|master_FSM|master_write_done~regout\);

-- Location: LCFF_X37_Y14_N9
\DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_2|master_FSM|master_write_done~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|din_s1~regout\);

-- Location: LCFF_X37_Y14_N11
\DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|din_s1~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCFF_X37_Y14_N5
\DUT|the_nios_system_clock_2|write_done_edge_to_pulse|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|dreg\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|write_done_edge_to_pulse|data_in_d1~regout\);

-- Location: LCCOMB_X37_Y14_N16
\DUT|the_nios_system_clock_2|slave_FSM|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|slave_FSM|Selector0~1_combout\ = (\DUT|the_nios_system_clock_2|slave_FSM|slave_state.100~regout\ & ((\DUT|the_nios_system_clock_2|write_done_edge_to_pulse|data_in_d1~regout\ $ 
-- (!\DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|dreg\(0))))) # (!\DUT|the_nios_system_clock_2|slave_FSM|slave_state.100~regout\ & (!\DUT|the_nios_system_clock_2|slave_FSM|Selector0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|slave_FSM|Selector0~0_combout\,
	datab => \DUT|the_nios_system_clock_2|write_done_edge_to_pulse|data_in_d1~regout\,
	datac => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|dreg\(0),
	datad => \DUT|the_nios_system_clock_2|slave_FSM|slave_state.100~regout\,
	combout => \DUT|the_nios_system_clock_2|slave_FSM|Selector0~1_combout\);

-- Location: LCFF_X37_Y14_N17
\DUT|the_nios_system_clock_2|slave_FSM|slave_state.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|slave_FSM|Selector0~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|slave_FSM|slave_state.001~regout\);

-- Location: LCCOMB_X37_Y14_N18
\DUT|the_nios_system_clock_2|slave_FSM|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|slave_FSM|Selector2~1_combout\ = (\DUT|the_nios_system_clock_2|slave_FSM|Selector2~0_combout\) # ((!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\ & 
-- (!\DUT|the_nios_system_clock_2|slave_FSM|slave_state.001~regout\ & \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|slave_FSM|Selector2~0_combout\,
	datab => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datac => \DUT|the_nios_system_clock_2|slave_FSM|slave_state.001~regout\,
	datad => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_write~0_combout\,
	combout => \DUT|the_nios_system_clock_2|slave_FSM|Selector2~1_combout\);

-- Location: LCFF_X37_Y14_N19
\DUT|the_nios_system_clock_2|slave_FSM|slave_state.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_2|slave_FSM|Selector2~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_2|slave_FSM|slave_state.100~regout\);

-- Location: LCCOMB_X37_Y14_N4
\DUT|the_nios_system_clock_2|slave_FSM|Selector3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2|slave_FSM|Selector3~3_combout\ = (\DUT|the_nios_system_clock_2|slave_FSM|slave_state.100~regout\ & ((\DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|dreg\(0) $ 
-- (!\DUT|the_nios_system_clock_2|write_done_edge_to_pulse|data_in_d1~regout\)))) # (!\DUT|the_nios_system_clock_2|slave_FSM|slave_state.100~regout\ & (\DUT|the_nios_system_clock_2|slave_FSM|Selector3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|slave_FSM|Selector3~2_combout\,
	datab => \DUT|the_nios_system_clock_2|the_altera_std_synchronizer1|dreg\(0),
	datac => \DUT|the_nios_system_clock_2|write_done_edge_to_pulse|data_in_d1~regout\,
	datad => \DUT|the_nios_system_clock_2|slave_FSM|slave_state.100~regout\,
	combout => \DUT|the_nios_system_clock_2|slave_FSM|Selector3~3_combout\);

-- Location: LCCOMB_X36_Y15_N26
\DUT|the_cpu_0_data_master|pre_dbs_count_enable~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|pre_dbs_count_enable~3_combout\ = (\DUT|the_cpu_0|d_write~regout\ & ((\DUT|the_cpu_0_data_master|pre_dbs_count_enable~2_combout\) # ((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_granted_nios_system_clock_2_in~0_combout\ & 
-- !\DUT|the_nios_system_clock_2|slave_FSM|Selector3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_write~regout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_granted_nios_system_clock_2_in~0_combout\,
	datac => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~2_combout\,
	datad => \DUT|the_nios_system_clock_2|slave_FSM|Selector3~3_combout\,
	combout => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~3_combout\);

-- Location: LCCOMB_X36_Y15_N0
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]~0_combout\ = (\DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\ & ((\DUT|the_cpu_0_data_master|pre_dbs_count_enable~3_combout\ & ((\DUT|the_cpu_0_data_master|Add1~0_combout\))) # 
-- (!\DUT|the_cpu_0_data_master|pre_dbs_count_enable~3_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1))))) # (!\DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\ & (((\DUT|the_cpu_0_data_master|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\,
	datab => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~3_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datad => \DUT|the_cpu_0_data_master|Add1~0_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]~0_combout\);

-- Location: LCFF_X36_Y15_N1
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1));

-- Location: LCCOMB_X36_Y17_N22
\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & ((\DUT|the_cpu_0|d_byteenable\(3)))) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & (\DUT|the_cpu_0|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datac => \DUT|the_cpu_0|d_byteenable\(1),
	datad => \DUT|the_cpu_0|d_byteenable\(3),
	combout => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\);

-- Location: LCCOMB_X36_Y14_N30
\DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\ = (\DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\ & 
-- ((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\) # ((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\) # (!\DUT|the_cpu_0|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\,
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\,
	combout => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\);

-- Location: LCCOMB_X34_Y12_N24
\DUT|the_nios_system_clock_1|slave_FSM|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_FSM|Selector1~0_combout\ = (\DUT|the_nios_system_clock_1|slave_FSM|slave_state.010~regout\ & (\DUT|the_nios_system_clock_1|read_done_edge_to_pulse|data_in_d1~regout\ $ 
-- (!\DUT|the_nios_system_clock_1|the_altera_std_synchronizer|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1|read_done_edge_to_pulse|data_in_d1~regout\,
	datac => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer|dreg\(0),
	datad => \DUT|the_nios_system_clock_1|slave_FSM|slave_state.010~regout\,
	combout => \DUT|the_nios_system_clock_1|slave_FSM|Selector1~0_combout\);

-- Location: LCCOMB_X38_Y15_N16
\DUT|the_nios_system_clock_1|slave_FSM|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_FSM|Selector1~1_combout\ = (\DUT|the_nios_system_clock_1|slave_FSM|Selector1~0_combout\) # ((\DUT|the_cpu_0|d_read~regout\ & (!\DUT|the_nios_system_clock_1|slave_FSM|slave_state.001~regout\ & 
-- \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_nios_system_clock_1|slave_FSM|slave_state.001~regout\,
	datac => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	datad => \DUT|the_nios_system_clock_1|slave_FSM|Selector1~0_combout\,
	combout => \DUT|the_nios_system_clock_1|slave_FSM|Selector1~1_combout\);

-- Location: LCFF_X38_Y15_N17
\DUT|the_nios_system_clock_1|slave_FSM|slave_state.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_FSM|Selector1~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_FSM|slave_state.010~regout\);

-- Location: LCCOMB_X34_Y12_N28
\DUT|the_nios_system_clock_1|slave_FSM|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_FSM|Selector0~0_combout\ = (\DUT|the_nios_system_clock_1|slave_FSM|slave_state.010~regout\ & (\DUT|the_nios_system_clock_1|the_altera_std_synchronizer|dreg\(0) $ 
-- (\DUT|the_nios_system_clock_1|read_done_edge_to_pulse|data_in_d1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer|dreg\(0),
	datac => \DUT|the_nios_system_clock_1|read_done_edge_to_pulse|data_in_d1~regout\,
	datad => \DUT|the_nios_system_clock_1|slave_FSM|slave_state.010~regout\,
	combout => \DUT|the_nios_system_clock_1|slave_FSM|Selector0~0_combout\);

-- Location: LCCOMB_X35_Y14_N6
\DUT|the_nios_system_clock_1|slave_FSM|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_FSM|Selector0~1_combout\ = (\DUT|the_nios_system_clock_1|slave_FSM|Selector0~0_combout\) # ((!\DUT|the_nios_system_clock_1|slave_FSM|slave_state.010~regout\ & 
-- ((!\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\) # (!\DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	datab => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_FSM|Selector0~0_combout\,
	datad => \DUT|the_nios_system_clock_1|slave_FSM|slave_state.010~regout\,
	combout => \DUT|the_nios_system_clock_1|slave_FSM|Selector0~1_combout\);

-- Location: LCCOMB_X35_Y14_N4
\DUT|the_nios_system_clock_1|slave_FSM|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_FSM|Selector0~2_combout\ = (\DUT|the_nios_system_clock_1|slave_FSM|slave_state.100~regout\ & (\DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1~regout\ $ 
-- (((!\DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|dreg\(0)))))) # (!\DUT|the_nios_system_clock_1|slave_FSM|slave_state.100~regout\ & (((!\DUT|the_nios_system_clock_1|slave_FSM|Selector0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|write_done_edge_to_pulse|data_in_d1~regout\,
	datab => \DUT|the_nios_system_clock_1|slave_FSM|slave_state.100~regout\,
	datac => \DUT|the_nios_system_clock_1|slave_FSM|Selector0~1_combout\,
	datad => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer1|dreg\(0),
	combout => \DUT|the_nios_system_clock_1|slave_FSM|Selector0~2_combout\);

-- Location: LCFF_X35_Y14_N5
\DUT|the_nios_system_clock_1|slave_FSM|slave_state.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_FSM|Selector0~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_FSM|slave_state.001~regout\);

-- Location: LCCOMB_X38_Y15_N8
\DUT|the_nios_system_clock_1|slave_FSM|slave_read_request~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_FSM|slave_read_request~0_combout\ = \DUT|the_nios_system_clock_1|slave_FSM|slave_read_request~regout\ $ (((\DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\ & 
-- (!\DUT|the_nios_system_clock_1|slave_FSM|slave_state.001~regout\ & \DUT|the_cpu_0|d_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_granted_nios_system_clock_1_in~0_combout\,
	datab => \DUT|the_nios_system_clock_1|slave_FSM|slave_state.001~regout\,
	datac => \DUT|the_nios_system_clock_1|slave_FSM|slave_read_request~regout\,
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_nios_system_clock_1|slave_FSM|slave_read_request~0_combout\);

-- Location: LCFF_X38_Y15_N9
\DUT|the_nios_system_clock_1|slave_FSM|slave_read_request\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_FSM|slave_read_request~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_FSM|slave_read_request~regout\);

-- Location: LCCOMB_X35_Y12_N0
\DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|din_s1~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_FSM|slave_read_request~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_FSM|slave_read_request~regout\,
	combout => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: LCFF_X35_Y12_N1
\DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|din_s1~regout\);

-- Location: LCFF_X34_Y12_N31
\DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|din_s1~regout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCFF_X34_Y12_N15
\DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|dreg\(0),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_in_d1~regout\);

-- Location: LCCOMB_X34_Y12_N6
\DUT|the_nios_system_clock_1|master_FSM|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_FSM|Selector0~0_combout\ = (\DUT|the_nios_system_clock_1|master_FSM|master_state.001~regout\ & (((!\DUT|the_nios_system_clock_1_out|r_3~1_combout\)))) # (!\DUT|the_nios_system_clock_1|master_FSM|master_state.001~regout\ 
-- & ((\DUT|the_nios_system_clock_1|write_request_edge_to_pulse|data_out~combout\) # ((\DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_out~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|write_request_edge_to_pulse|data_out~combout\,
	datab => \DUT|the_nios_system_clock_1_out|r_3~1_combout\,
	datac => \DUT|the_nios_system_clock_1|master_FSM|master_state.001~regout\,
	datad => \DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_out~combout\,
	combout => \DUT|the_nios_system_clock_1|master_FSM|Selector0~0_combout\);

-- Location: LCFF_X34_Y12_N7
\DUT|the_nios_system_clock_1|master_FSM|master_state.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_FSM|Selector0~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_FSM|master_state.001~regout\);

-- Location: LCCOMB_X34_Y12_N14
\DUT|the_nios_system_clock_1|master_FSM|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_FSM|Selector1~0_combout\ = (!\DUT|the_nios_system_clock_1|master_FSM|master_state.001~regout\ & (\DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|dreg\(0) $ 
-- (\DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_in_d1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|the_altera_std_synchronizer2|dreg\(0),
	datac => \DUT|the_nios_system_clock_1|read_request_edge_to_pulse|data_in_d1~regout\,
	datad => \DUT|the_nios_system_clock_1|master_FSM|master_state.001~regout\,
	combout => \DUT|the_nios_system_clock_1|master_FSM|Selector1~0_combout\);

-- Location: LCCOMB_X34_Y12_N10
\DUT|the_nios_system_clock_1|master_FSM|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_FSM|Selector1~1_combout\ = (\DUT|the_nios_system_clock_1|master_FSM|Selector1~0_combout\) # ((!\DUT|the_nios_system_clock_1_out|r_3~1_combout\ & \DUT|the_nios_system_clock_1|master_FSM|master_state.010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1_out|r_3~1_combout\,
	datac => \DUT|the_nios_system_clock_1|master_FSM|master_state.010~regout\,
	datad => \DUT|the_nios_system_clock_1|master_FSM|Selector1~0_combout\,
	combout => \DUT|the_nios_system_clock_1|master_FSM|Selector1~1_combout\);

-- Location: LCFF_X34_Y12_N11
\DUT|the_nios_system_clock_1|master_FSM|master_state.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_FSM|Selector1~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_FSM|master_state.010~regout\);

-- Location: LCCOMB_X34_Y12_N0
\DUT|the_nios_system_clock_1|master_FSM|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_FSM|Selector3~0_combout\ = (\DUT|the_nios_system_clock_1|master_FSM|Selector1~0_combout\) # ((!\DUT|the_nios_system_clock_1_out|r_3~1_combout\ & (\DUT|the_nios_system_clock_1|master_FSM|master_read~regout\ & 
-- \DUT|the_nios_system_clock_1|master_FSM|master_state.010~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_FSM|Selector1~0_combout\,
	datab => \DUT|the_nios_system_clock_1_out|r_3~1_combout\,
	datac => \DUT|the_nios_system_clock_1|master_FSM|master_read~regout\,
	datad => \DUT|the_nios_system_clock_1|master_FSM|master_state.010~regout\,
	combout => \DUT|the_nios_system_clock_1|master_FSM|Selector3~0_combout\);

-- Location: LCFF_X34_Y12_N1
\DUT|the_nios_system_clock_1|master_FSM|master_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_FSM|Selector3~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_FSM|master_read~regout\);

-- Location: LCCOMB_X24_Y12_N26
\DUT|the_sdram_0|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|comb~0_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (!\DUT|the_nios_system_clock_0|master_FSM|master_read~regout\ & ((!\DUT|the_nios_system_clock_1|master_FSM|master_read~regout\) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\)))) # (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (((!\DUT|the_nios_system_clock_1|master_FSM|master_read~regout\)) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datab => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	datac => \DUT|the_nios_system_clock_0|master_FSM|master_read~regout\,
	datad => \DUT|the_nios_system_clock_1|master_FSM|master_read~regout\,
	combout => \DUT|the_sdram_0|comb~0_combout\);

-- Location: LCCOMB_X24_Y12_N14
\DUT|the_sdram_0_s1|sdram_0_s1_end_xfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_end_xfer~0_combout\ = (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0) & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1) & ((!\DUT|the_sdram_0|comb~0_combout\) # 
-- (!\DUT|the_sdram_0_s1|in_a_write_cycle~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datab => \DUT|the_sdram_0_s1|in_a_write_cycle~combout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	datad => \DUT|the_sdram_0|comb~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_end_xfer~0_combout\);

-- Location: LCCOMB_X25_Y12_N16
\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[1]~1_combout\ = (\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[1]~0_combout\) # ((\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_sdram_0_s1|sdram_0_s1_arb_winner[0]~0_combout\) 
-- # (\DUT|the_sdram_0_s1|sdram_0_s1_end_xfer~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[1]~0_combout\,
	datab => \DUT|the_sdram_0_s1|sdram_0_s1_arb_winner[0]~0_combout\,
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_end_xfer~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[1]~1_combout\);

-- Location: LCFF_X25_Y12_N17
\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(1));

-- Location: LCCOMB_X31_Y11_N12
\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\ & ((\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(1)) # 
-- ((!\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(0) & !\DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(0),
	datab => \DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0_combout\,
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\,
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(1),
	combout => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\);

-- Location: LCCOMB_X33_Y11_N24
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ = (!\DUT|the_sdram_0|comb~0_combout\ & (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & 
-- ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0)) # (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|comb~0_combout\,
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\);

-- Location: LCCOMB_X33_Y11_N30
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~11_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~9_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(3)) # (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\ $ 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\)))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~9_combout\ & 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(3) & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\ $ 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~9_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(3),
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~11_combout\);

-- Location: LCFF_X33_Y11_N23
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~5_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(1));

-- Location: LCCOMB_X33_Y11_N10
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~2_cout\ = CARRY(\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(0),
	datad => VCC,
	cout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~2_cout\);

-- Location: LCCOMB_X33_Y11_N22
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~5_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\ & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(1))) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\ & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~3_combout\))))) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\ & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~3_combout\))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\ & 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~3_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|how_many_ones\(1),
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~3_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~5_combout\);

-- Location: LCCOMB_X33_Y11_N2
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|WideOr0~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~8_combout\) # 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~4_combout\) # ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~11_combout\) # 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~8_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~4_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~11_combout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|Add0~5_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|WideOr0~0_combout\);

-- Location: LCFF_X33_Y11_N3
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|WideOr0~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n~regout\);

-- Location: LCCOMB_X31_Y11_N24
\DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\ = (\DUT|the_nios_system_clock_0|master_FSM|master_read~regout\ & ((!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n~regout\))) 
-- # (!\DUT|the_nios_system_clock_0|master_FSM|master_read~regout\ & (\DUT|the_nios_system_clock_0|master_FSM|master_write~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|master_FSM|master_write~regout\,
	datac => \DUT|the_nios_system_clock_0|master_FSM|master_read~regout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n~regout\,
	combout => \DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\);

-- Location: LCCOMB_X31_Y11_N6
\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~1_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\ & ((\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(1)) # 
-- ((!\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(0) & !\DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0_combout\)))) # (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\ & 
-- ((\DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0_combout\) # (\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(0) $ (\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(0),
	datab => \DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0_combout\,
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\,
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(1),
	combout => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~1_combout\);

-- Location: LCCOMB_X32_Y12_N0
\DUT|the_nios_system_clock_0_out|r_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0_out|r_3~0_combout\ = ((\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~1_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0)) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1))))) # (!\DUT|the_nios_system_clock_0|master_FSM|master_write~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~1_combout\,
	datad => \DUT|the_nios_system_clock_0|master_FSM|master_write~regout\,
	combout => \DUT|the_nios_system_clock_0_out|r_3~0_combout\);

-- Location: LCCOMB_X32_Y12_N26
\DUT|the_nios_system_clock_0_out|r_3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0_out|r_3~1_combout\ = (\DUT|the_nios_system_clock_0|master_FSM|master_read~regout\ & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n~regout\)))) # (!\DUT|the_nios_system_clock_0|master_FSM|master_read~regout\ & (((\DUT|the_nios_system_clock_0_out|r_3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count~2_combout\,
	datab => \DUT|the_nios_system_clock_0_out|r_3~0_combout\,
	datac => \DUT|the_nios_system_clock_0|master_FSM|master_read~regout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n~regout\,
	combout => \DUT|the_nios_system_clock_0_out|r_3~1_combout\);

-- Location: LCCOMB_X28_Y15_N22
\DUT|the_nios_system_clock_0|master_FSM|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_FSM|Selector0~0_combout\ = (\DUT|the_nios_system_clock_0|master_FSM|master_state.001~regout\ & (((!\DUT|the_nios_system_clock_0_out|r_3~1_combout\)))) # (!\DUT|the_nios_system_clock_0|master_FSM|master_state.001~regout\ 
-- & ((\DUT|the_nios_system_clock_0|write_request_edge_to_pulse|data_out~combout\) # ((\DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_out~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|write_request_edge_to_pulse|data_out~combout\,
	datab => \DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_out~combout\,
	datac => \DUT|the_nios_system_clock_0|master_FSM|master_state.001~regout\,
	datad => \DUT|the_nios_system_clock_0_out|r_3~1_combout\,
	combout => \DUT|the_nios_system_clock_0|master_FSM|Selector0~0_combout\);

-- Location: LCFF_X28_Y15_N23
\DUT|the_nios_system_clock_0|master_FSM|master_state.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_FSM|Selector0~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_FSM|master_state.001~regout\);

-- Location: LCCOMB_X28_Y15_N10
\DUT|the_nios_system_clock_0|master_FSM|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_FSM|Selector1~0_combout\ = (!\DUT|the_nios_system_clock_0|master_FSM|master_state.001~regout\ & (\DUT|the_nios_system_clock_0|the_altera_std_synchronizer2|dreg\(0) $ 
-- (\DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_in_d1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer2|dreg\(0),
	datac => \DUT|the_nios_system_clock_0|read_request_edge_to_pulse|data_in_d1~regout\,
	datad => \DUT|the_nios_system_clock_0|master_FSM|master_state.001~regout\,
	combout => \DUT|the_nios_system_clock_0|master_FSM|Selector1~0_combout\);

-- Location: LCCOMB_X28_Y15_N30
\DUT|the_nios_system_clock_0|master_FSM|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_FSM|Selector1~1_combout\ = (\DUT|the_nios_system_clock_0|master_FSM|Selector1~0_combout\) # ((\DUT|the_nios_system_clock_0|master_FSM|master_state.010~regout\ & !\DUT|the_nios_system_clock_0_out|r_3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|master_FSM|Selector1~0_combout\,
	datac => \DUT|the_nios_system_clock_0|master_FSM|master_state.010~regout\,
	datad => \DUT|the_nios_system_clock_0_out|r_3~1_combout\,
	combout => \DUT|the_nios_system_clock_0|master_FSM|Selector1~1_combout\);

-- Location: LCFF_X28_Y15_N31
\DUT|the_nios_system_clock_0|master_FSM|master_state.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_FSM|Selector1~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_FSM|master_state.010~regout\);

-- Location: LCCOMB_X28_Y15_N18
\DUT|the_nios_system_clock_0|master_FSM|master_read_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_FSM|master_read_done~0_combout\ = \DUT|the_nios_system_clock_0|master_FSM|master_read_done~regout\ $ (((\DUT|the_nios_system_clock_0|master_FSM|master_state.010~regout\ & 
-- \DUT|the_nios_system_clock_0_out|r_3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|master_FSM|master_state.010~regout\,
	datac => \DUT|the_nios_system_clock_0|master_FSM|master_read_done~regout\,
	datad => \DUT|the_nios_system_clock_0_out|r_3~1_combout\,
	combout => \DUT|the_nios_system_clock_0|master_FSM|master_read_done~0_combout\);

-- Location: LCFF_X28_Y15_N19
\DUT|the_nios_system_clock_0|master_FSM|master_read_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_FSM|master_read_done~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_FSM|master_read_done~regout\);

-- Location: LCCOMB_X28_Y15_N0
\DUT|the_nios_system_clock_0|the_altera_std_synchronizer|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|the_altera_std_synchronizer|din_s1~feeder_combout\ = \DUT|the_nios_system_clock_0|master_FSM|master_read_done~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|master_FSM|master_read_done~regout\,
	combout => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: LCFF_X28_Y15_N1
\DUT|the_nios_system_clock_0|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer|din_s1~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCFF_X21_Y16_N13
\DUT|the_nios_system_clock_0|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer|din_s1~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer|dreg\(0));

-- Location: LCFF_X21_Y16_N15
\DUT|the_nios_system_clock_0|read_done_edge_to_pulse|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer|dreg\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|read_done_edge_to_pulse|data_in_d1~regout\);

-- Location: LCCOMB_X21_Y16_N12
\DUT|the_nios_system_clock_0|slave_FSM|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_FSM|Selector1~0_combout\ = (\DUT|the_nios_system_clock_0|slave_FSM|slave_state.010~regout\ & (\DUT|the_nios_system_clock_0|read_done_edge_to_pulse|data_in_d1~regout\ $ 
-- (!\DUT|the_nios_system_clock_0|the_altera_std_synchronizer|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|read_done_edge_to_pulse|data_in_d1~regout\,
	datac => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer|dreg\(0),
	datad => \DUT|the_nios_system_clock_0|slave_FSM|slave_state.010~regout\,
	combout => \DUT|the_nios_system_clock_0|slave_FSM|Selector1~0_combout\);

-- Location: LCCOMB_X21_Y16_N10
\DUT|the_nios_system_clock_0|slave_FSM|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_FSM|Selector1~1_combout\ = (\DUT|the_nios_system_clock_0|slave_FSM|Selector1~0_combout\) # ((!\DUT|the_nios_system_clock_0|slave_FSM|slave_state.001~regout\ & 
-- \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|slave_FSM|slave_state.001~regout\,
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_nios_system_clock_0|slave_FSM|Selector1~0_combout\,
	combout => \DUT|the_nios_system_clock_0|slave_FSM|Selector1~1_combout\);

-- Location: LCFF_X21_Y16_N11
\DUT|the_nios_system_clock_0|slave_FSM|slave_state.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_FSM|Selector1~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_FSM|slave_state.010~regout\);

-- Location: LCCOMB_X21_Y16_N16
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]~0_combout\ = \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address\(1) $ (((!\DUT|the_nios_system_clock_0|slave_FSM|Selector1~0_combout\ & 
-- (\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & \DUT|the_nios_system_clock_0|slave_FSM|slave_state.010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|slave_FSM|Selector1~0_combout\,
	datab => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datac => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address\(1),
	datad => \DUT|the_nios_system_clock_0|slave_FSM|slave_state.010~regout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]~0_combout\);

-- Location: LCFF_X21_Y16_N17
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address\(1));

-- Location: LCCOMB_X21_Y16_N22
\DUT|the_cpu_0_instruction_master|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|always2~0_combout\ = (!\DUT|the_nios_system_clock_0|slave_FSM|Selector1~0_combout\ & (\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & 
-- (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address\(1) & \DUT|the_nios_system_clock_0|slave_FSM|slave_state.010~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|slave_FSM|Selector1~0_combout\,
	datab => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datac => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address\(1),
	datad => \DUT|the_nios_system_clock_0|slave_FSM|slave_state.010~regout\,
	combout => \DUT|the_cpu_0_instruction_master|always2~0_combout\);

-- Location: LCFF_X40_Y16_N31
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[10]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(10));

-- Location: LCCOMB_X41_Y17_N8
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[10]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[10]~26_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[10]~3_combout\ & 
-- ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(10)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(10)) # ((!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datab => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(10),
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[10]~3_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[10]~26_combout\);

-- Location: LCFF_X41_Y17_N9
\DUT|the_cpu_0|i_readdata_d1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[10]~26_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(10));

-- Location: LCCOMB_X40_Y15_N22
\DUT|the_nios_system_clock_0|slave_readdata_p1[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata_p1[5]~feeder_combout\ = \DUT|the_sdram_0|za_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(5),
	combout => \DUT|the_nios_system_clock_0|slave_readdata_p1[5]~feeder_combout\);

-- Location: LCFF_X40_Y15_N23
\DUT|the_nios_system_clock_0|slave_readdata_p1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata_p1[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(5));

-- Location: LCCOMB_X40_Y15_N18
\DUT|the_nios_system_clock_0|slave_readdata[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata[5]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata_p1\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata_p1\(5),
	combout => \DUT|the_nios_system_clock_0|slave_readdata[5]~feeder_combout\);

-- Location: LCFF_X40_Y15_N19
\DUT|the_nios_system_clock_0|slave_readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(5));

-- Location: LCCOMB_X40_Y15_N14
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[21]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[21]~28_combout\ = (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~25_combout\ & (((\DUT|the_nios_system_clock_0|slave_readdata\(5))) # 
-- (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))) # (!\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~25_combout\ & (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- ((\DUT|the_nios_system_clock_0|slave_readdata\(5)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~25_combout\,
	datab => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datac => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(5),
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[21]~28_combout\);

-- Location: LCFF_X40_Y15_N15
\DUT|the_cpu_0|i_readdata_d1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[21]~28_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(21));

-- Location: LCCOMB_X23_Y16_N12
\DUT|the_cpu_0|F_iw[6]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(6),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_iw[6]~21_combout\);

-- Location: LCFF_X23_Y16_N13
\DUT|the_cpu_0|D_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[6]~21_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(6));

-- Location: LCCOMB_X32_Y23_N14
\DUT|the_cpu_0|D_src2_imm[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datac => \DUT|the_cpu_0|D_iw\(6),
	combout => \DUT|the_cpu_0|D_src2_imm[0]~2_combout\);

-- Location: LCFF_X32_Y23_N1
\DUT|the_cpu_0|E_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[0]~1_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[0]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(0));

-- Location: LCFF_X40_Y22_N3
\DUT|the_cpu_0|M_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(0));

-- Location: LCCOMB_X27_Y22_N28
\DUT|the_cpu_0|D_src2_reg[16]~84\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(16),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[16]~93_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[16]~84_combout\);

-- Location: LCCOMB_X28_Y22_N26
\DUT|the_cpu_0|D_src2_reg[16]~85\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datab => \DUT|the_cpu_0|D_src2_reg[16]~84_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|W_wr_data\(16),
	combout => \DUT|the_cpu_0|D_src2_reg[16]~85_combout\);

-- Location: LCCOMB_X28_Y22_N6
\DUT|the_cpu_0|D_src2_reg[16]~110\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datab => \DUT|the_cpu_0|E_alu_result\(16),
	datac => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	datad => \DUT|the_cpu_0|D_src2_reg[16]~85_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[16]~110_combout\);

-- Location: LCCOMB_X28_Y22_N24
\DUT|the_cpu_0|D_src2[16]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(21),
	datab => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datac => \DUT|the_cpu_0|D_iw\(6),
	datad => \DUT|the_cpu_0|D_ctrl_unsigned_lo_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2[16]~29_combout\);

-- Location: LCCOMB_X28_Y22_N20
\DUT|the_cpu_0|D_src2[16]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2[30]~0_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[16]~110_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	datad => \DUT|the_cpu_0|D_src2[16]~29_combout\,
	combout => \DUT|the_cpu_0|D_src2[16]~30_combout\);

-- Location: LCFF_X28_Y22_N21
\DUT|the_cpu_0|E_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src2[16]~30_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(16));

-- Location: LCFF_X28_Y22_N15
\DUT|the_cpu_0|M_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_src2\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src2\(16));

-- Location: LCCOMB_X32_Y22_N0
\DUT|the_cpu_0|A_mul_src2_nxt[16]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|M_src2\(16),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[16]~16_combout\);

-- Location: LCFF_X32_Y22_N1
\DUT|the_cpu_0|A_mul_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_src2_nxt[16]~16_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_src2\(16));

-- Location: LCCOMB_X40_Y22_N2
\DUT|the_cpu_0|A_mul_src2_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datac => \DUT|the_cpu_0|M_src2\(0),
	datad => \DUT|the_cpu_0|A_mul_src2\(16),
	combout => \DUT|the_cpu_0|A_mul_src2_nxt[0]~0_combout\);

-- Location: LCFF_X38_Y23_N13
\DUT|the_cpu_0|A_mul_partial_prod[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~dataout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(0));

-- Location: LCCOMB_X37_Y23_N0
\DUT|the_cpu_0|A_mul_result[0]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(0),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(0),
	datad => VCC,
	combout => \DUT|the_cpu_0|A_mul_result[0]~32_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[0]~33\);

-- Location: LCCOMB_X37_Y23_N2
\DUT|the_cpu_0|A_mul_result[1]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(1),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(1),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[0]~33\,
	combout => \DUT|the_cpu_0|A_mul_result[1]~34_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[1]~35\);

-- Location: LCCOMB_X37_Y23_N4
\DUT|the_cpu_0|A_mul_result[2]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(2),
	datab => \DUT|the_cpu_0|A_mul_result\(2),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[1]~35\,
	combout => \DUT|the_cpu_0|A_mul_result[2]~36_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[2]~37\);

-- Location: LCCOMB_X38_Y23_N16
\DUT|the_cpu_0|A_mul_partial_prod[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT2\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[2]~feeder_combout\);

-- Location: LCFF_X38_Y23_N17
\DUT|the_cpu_0|A_mul_partial_prod[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(2));

-- Location: LCFF_X37_Y23_N5
\DUT|the_cpu_0|A_mul_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[2]~36_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(2));

-- Location: LCCOMB_X37_Y23_N6
\DUT|the_cpu_0|A_mul_result[3]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(3),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(3),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[2]~37\,
	combout => \DUT|the_cpu_0|A_mul_result[3]~38_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[3]~39\);

-- Location: LCFF_X37_Y23_N7
\DUT|the_cpu_0|A_mul_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[3]~38_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(3));

-- Location: LCCOMB_X29_Y23_N24
\DUT|the_cpu_0|A_wr_data_unfiltered[3]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[3]~43_combout\,
	datac => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(3),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[3]~44_combout\);

-- Location: LCCOMB_X28_Y21_N26
\DUT|the_cpu_0|D_src2_reg[10]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(10),
	datac => \DUT|the_cpu_0|D_src2_reg[10]~38_combout\,
	datad => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \DUT|the_cpu_0|D_src2_reg[10]~39_combout\);

-- Location: LCCOMB_X28_Y21_N24
\DUT|the_cpu_0|E_src2[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[10]~39_combout\,
	datad => \DUT|the_cpu_0|E_alu_result\(10),
	combout => \DUT|the_cpu_0|E_src2[10]~10_combout\);

-- Location: LCCOMB_X28_Y21_N20
\DUT|the_cpu_0|E_src2_reg[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2[10]~10_combout\,
	combout => \DUT|the_cpu_0|E_src2_reg[10]~feeder_combout\);

-- Location: LCFF_X28_Y21_N21
\DUT|the_cpu_0|E_src2_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2_reg[10]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(10));

-- Location: LCCOMB_X33_Y18_N12
\DUT|the_cpu_0|M_st_data[26]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2_reg\(2),
	datab => \DUT|the_cpu_0|E_src2_reg\(10),
	datad => \DUT|the_cpu_0|Equal276~0_combout\,
	combout => \DUT|the_cpu_0|M_st_data[26]~2_combout\);

-- Location: LCFF_X37_Y18_N3
\DUT|the_cpu_0|M_st_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data[26]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(10));

-- Location: LCCOMB_X36_Y18_N12
\DUT|the_cpu_0|d_writedata[10]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_st_data\(10),
	datab => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datad => \DUT|the_cpu_0|M_st_data\(10),
	combout => \DUT|the_cpu_0|d_writedata[10]~2_combout\);

-- Location: LCFF_X36_Y18_N13
\DUT|the_cpu_0|d_writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[10]~2_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(10));

-- Location: LCCOMB_X44_Y15_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(5),
	datab => \DUT|the_cpu_0|ic_fill_line\(5),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~14_combout\);

-- Location: LCCOMB_X43_Y13_N0
\DUT|the_nios_system_clock_0|slave_readdata_p1[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata_p1[8]~feeder_combout\ = \DUT|the_sdram_0|za_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(8),
	combout => \DUT|the_nios_system_clock_0|slave_readdata_p1[8]~feeder_combout\);

-- Location: LCFF_X43_Y13_N1
\DUT|the_nios_system_clock_0|slave_readdata_p1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata_p1[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(8));

-- Location: LCCOMB_X43_Y13_N2
\DUT|the_nios_system_clock_0|slave_readdata[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata[8]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata_p1\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata_p1\(8),
	combout => \DUT|the_nios_system_clock_0|slave_readdata[8]~feeder_combout\);

-- Location: LCFF_X43_Y13_N3
\DUT|the_nios_system_clock_0|slave_readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(8));

-- Location: LCCOMB_X44_Y15_N20
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[24]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[24]~16_combout\ = (\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & (\DUT|the_nios_system_clock_0|slave_readdata\(8) & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~14_combout\) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~14_combout\) # ((!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~14_combout\,
	datac => \DUT|the_nios_system_clock_0|slave_readdata\(8),
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[24]~16_combout\);

-- Location: LCFF_X44_Y15_N21
\DUT|the_cpu_0|i_readdata_d1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[24]~16_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(24));

-- Location: M4K_X52_Y18
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|i_readdatavalid_d1~regout\,
	portbrewe => \DUT|the_cpu_0|F_stall~combout\,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y18_N30
\DUT|the_cpu_0|F_iw[24]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \DUT|the_cpu_0|F_iw[24]~29_combout\);

-- Location: LCFF_X23_Y18_N31
\DUT|the_cpu_0|D_iw[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[24]~29_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(24));

-- Location: LCCOMB_X25_Y18_N24
\DUT|the_cpu_0|D_dst_regnum[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(19),
	datab => \DUT|the_cpu_0|D_dst_regnum[4]~2_combout\,
	datac => \DUT|the_cpu_0|D_iw\(24),
	datad => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	combout => \DUT|the_cpu_0|D_dst_regnum[2]~5_combout\);

-- Location: LCFF_X25_Y18_N25
\DUT|the_cpu_0|E_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_dst_regnum[2]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_dst_regnum\(2));

-- Location: LCFF_X24_Y18_N3
\DUT|the_cpu_0|M_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_dst_regnum\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_dst_regnum\(2));

-- Location: LCFF_X23_Y18_N27
\DUT|the_cpu_0|A_dst_regnum_from_M[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_dst_regnum\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dst_regnum_from_M\(2));

-- Location: LCCOMB_X30_Y21_N14
\DUT|the_cpu_0|D_src1_reg[15]~81\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[15]~96_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[15]~81_combout\);

-- Location: LCCOMB_X30_Y21_N6
\DUT|the_cpu_0|D_src1_reg[15]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|D_src1_reg[15]~81_combout\,
	datac => \DUT|the_cpu_0|W_wr_data\(15),
	datad => \DUT|the_cpu_0|M_alu_result\(15),
	combout => \DUT|the_cpu_0|D_src1_reg[15]~82_combout\);

-- Location: LCCOMB_X30_Y21_N8
\DUT|the_cpu_0|D_src1_reg[15]~83\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datab => \DUT|the_cpu_0|E_alu_result\(15),
	datac => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_src1_reg[15]~82_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[15]~83_combout\);

-- Location: LCFF_X30_Y21_N9
\DUT|the_cpu_0|E_src1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[15]~83_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(15));

-- Location: LCCOMB_X37_Y21_N28
\DUT|the_cpu_0|M_src1[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src1\(15),
	combout => \DUT|the_cpu_0|M_src1[15]~feeder_combout\);

-- Location: LCFF_X37_Y21_N29
\DUT|the_cpu_0|M_src1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[15]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(15));

-- Location: LCCOMB_X37_Y21_N14
\DUT|the_cpu_0|A_mul_src1_nxt[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datad => \DUT|the_cpu_0|M_src1\(15),
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[15]~15_combout\);

-- Location: LCCOMB_X38_Y23_N8
\DUT|the_cpu_0|A_mul_partial_prod[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT14\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[14]~feeder_combout\);

-- Location: LCFF_X38_Y23_N9
\DUT|the_cpu_0|A_mul_partial_prod[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[14]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(14));

-- Location: LCFF_X37_Y23_N29
\DUT|the_cpu_0|A_mul_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[14]~60_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(14));

-- Location: LCCOMB_X30_Y23_N24
\DUT|the_cpu_0|M_ld_align_sh16~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_ctrl_ld8~regout\,
	datac => \DUT|the_cpu_0|M_ctrl_ld16~regout\,
	datad => \DUT|the_cpu_0|M_alu_result\(1),
	combout => \DUT|the_cpu_0|M_ld_align_sh16~0_combout\);

-- Location: LCFF_X30_Y23_N25
\DUT|the_cpu_0|A_ld_align_sh16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_ld_align_sh16~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ld_align_sh16~regout\);

-- Location: LCCOMB_X37_Y19_N16
\DUT|the_cpu_0|A_slow_inst_result[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(30),
	datab => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(14),
	combout => \DUT|the_cpu_0|A_slow_inst_result[14]~14_combout\);

-- Location: LCCOMB_X37_Y19_N4
\DUT|the_cpu_0|A_slow_ld_data_fill_bit\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_ctrl_ld_signed~regout\,
	datad => \DUT|the_cpu_0|A_slow_ld_data_sign_bit~2_combout\,
	combout => \DUT|the_cpu_0|A_slow_ld_data_fill_bit~combout\);

-- Location: LCFF_X37_Y19_N17
\DUT|the_cpu_0|A_slow_inst_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[14]~14_combout\,
	sdata => \DUT|the_cpu_0|A_slow_ld_data_fill_bit~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_byte1_fill~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(14));

-- Location: LCCOMB_X35_Y21_N14
\DUT|the_cpu_0|A_wr_data_unfiltered[14]~97\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_data_ram_ld16_data[14]~4_combout\,
	datab => \DUT|the_cpu_0|A_slow_inst_result\(14),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[14]~97_combout\);

-- Location: LCCOMB_X35_Y21_N18
\DUT|the_cpu_0|A_wr_data_unfiltered[14]~98\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_result\(14),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[14]~97_combout\,
	datac => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[14]~98_combout\);

-- Location: LCCOMB_X34_Y21_N0
\DUT|the_cpu_0|A_wr_data_unfiltered[14]~99\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datac => \DUT|the_cpu_0|A_mul_result\(14),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[14]~98_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[14]~99_combout\);

-- Location: LCFF_X34_Y21_N1
\DUT|the_cpu_0|W_wr_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[14]~99_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(14));

-- Location: LCCOMB_X34_Y21_N14
\DUT|the_cpu_0|D_src1_reg[14]~84\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[14]~99_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(14),
	datac => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datad => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[14]~84_combout\);

-- Location: LCCOMB_X34_Y21_N28
\DUT|the_cpu_0|D_src1_reg[14]~85\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(14),
	datac => \DUT|the_cpu_0|D_src1_reg[14]~84_combout\,
	datad => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	combout => \DUT|the_cpu_0|D_src1_reg[14]~85_combout\);

-- Location: LCCOMB_X34_Y21_N20
\DUT|the_cpu_0|D_src1_reg[14]~86\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(14),
	datab => \DUT|the_cpu_0|D_src1_reg[14]~85_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datad => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[14]~86_combout\);

-- Location: LCFF_X34_Y21_N21
\DUT|the_cpu_0|E_src1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[14]~86_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(14));

-- Location: LCCOMB_X37_Y21_N26
\DUT|the_cpu_0|M_src1[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src1\(14),
	combout => \DUT|the_cpu_0|M_src1[14]~feeder_combout\);

-- Location: LCFF_X37_Y21_N27
\DUT|the_cpu_0|M_src1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[14]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(14));

-- Location: LCCOMB_X37_Y21_N20
\DUT|the_cpu_0|A_mul_src1_nxt[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datad => \DUT|the_cpu_0|M_src1\(14),
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[14]~14_combout\);

-- Location: LCFF_X38_Y23_N19
\DUT|the_cpu_0|A_mul_partial_prod[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT13\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(13));

-- Location: LCFF_X37_Y23_N27
\DUT|the_cpu_0|A_mul_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[13]~58_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(13));

-- Location: LCCOMB_X34_Y24_N20
\DUT|the_cpu_0|A_shift_rot_result~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_pass1~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(5),
	datad => \DUT|the_cpu_0|A_rot_sel_fill1~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~58_combout\);

-- Location: LCCOMB_X36_Y25_N6
\DUT|the_cpu_0|A_rot~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Mn_rot_step2\(29),
	datac => \DUT|the_cpu_0|M_rot_rn\(4),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(13),
	combout => \DUT|the_cpu_0|A_rot~29_combout\);

-- Location: LCFF_X36_Y25_N7
\DUT|the_cpu_0|A_rot[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~29_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(13));

-- Location: LCCOMB_X33_Y22_N22
\DUT|the_cpu_0|A_shift_rot_result~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_shift_rot_result~58_combout\,
	datac => \DUT|the_cpu_0|A_rot\(13),
	datad => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~59_combout\);

-- Location: LCFF_X33_Y22_N23
\DUT|the_cpu_0|A_shift_rot_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~59_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(13));

-- Location: LCCOMB_X33_Y22_N0
\DUT|the_cpu_0|A_wr_data_unfiltered[13]~101\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[13]~100_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result\(13),
	datad => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[13]~101_combout\);

-- Location: LCCOMB_X33_Y22_N18
\DUT|the_cpu_0|A_wr_data_unfiltered[13]~102\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datab => \DUT|the_cpu_0|A_mul_result\(13),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[13]~101_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[13]~102_combout\);

-- Location: LCFF_X33_Y22_N19
\DUT|the_cpu_0|W_wr_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[13]~102_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(13));

-- Location: LCCOMB_X33_Y22_N14
\DUT|the_cpu_0|D_src2_reg[13]~91\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[13]~90_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(13),
	datad => \DUT|the_cpu_0|W_wr_data\(13),
	combout => \DUT|the_cpu_0|D_src2_reg[13]~91_combout\);

-- Location: LCCOMB_X33_Y22_N2
\DUT|the_cpu_0|E_src2[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[13]~91_combout\,
	datad => \DUT|the_cpu_0|E_alu_result\(13),
	combout => \DUT|the_cpu_0|E_src2[13]~13_combout\);

-- Location: LCCOMB_X33_Y22_N16
\DUT|the_cpu_0|E_src2[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2[13]~13_combout\,
	combout => \DUT|the_cpu_0|E_src2[13]~feeder_combout\);

-- Location: LCCOMB_X33_Y22_N24
\DUT|the_cpu_0|D_src2_imm[13]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datad => \DUT|the_cpu_0|D_iw\(19),
	combout => \DUT|the_cpu_0|D_src2_imm[13]~14_combout\);

-- Location: LCFF_X33_Y22_N17
\DUT|the_cpu_0|E_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[13]~feeder_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[13]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(13));

-- Location: LCCOMB_X33_Y22_N12
\DUT|the_cpu_0|E_logic_result[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(13),
	datab => \DUT|the_cpu_0|E_logic_op\(1),
	datac => \DUT|the_cpu_0|E_src2\(13),
	datad => \DUT|the_cpu_0|E_logic_op\(0),
	combout => \DUT|the_cpu_0|E_logic_result[13]~13_combout\);

-- Location: LCCOMB_X36_Y19_N22
\DUT|the_cpu_0|E_alu_result[13]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result[13]~14_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_logic_result[13]~13_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(13));

-- Location: LCFF_X36_Y19_N23
\DUT|the_cpu_0|M_alu_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(13));

-- Location: LCCOMB_X33_Y22_N28
\DUT|the_cpu_0|D_src1_reg[13]~88\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src1_reg[13]~87_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(13),
	datad => \DUT|the_cpu_0|W_wr_data\(13),
	combout => \DUT|the_cpu_0|D_src1_reg[13]~88_combout\);

-- Location: LCCOMB_X33_Y22_N8
\DUT|the_cpu_0|D_src1_reg[13]~89\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datab => \DUT|the_cpu_0|D_src1_reg[13]~88_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datad => \DUT|the_cpu_0|E_alu_result\(13),
	combout => \DUT|the_cpu_0|D_src1_reg[13]~89_combout\);

-- Location: LCFF_X33_Y22_N9
\DUT|the_cpu_0|E_src1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[13]~89_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(13));

-- Location: LCCOMB_X37_Y21_N0
\DUT|the_cpu_0|M_src1[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src1\(13),
	combout => \DUT|the_cpu_0|M_src1[13]~feeder_combout\);

-- Location: LCFF_X37_Y21_N1
\DUT|the_cpu_0|M_src1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[13]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(13));

-- Location: LCCOMB_X37_Y21_N18
\DUT|the_cpu_0|A_mul_src1_nxt[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_mul_stall~regout\,
	datad => \DUT|the_cpu_0|M_src1\(13),
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[13]~13_combout\);

-- Location: LCFF_X38_Y23_N21
\DUT|the_cpu_0|A_mul_partial_prod[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT12\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(12));

-- Location: LCFF_X37_Y23_N25
\DUT|the_cpu_0|A_mul_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[12]~56_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(12),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(12));

-- Location: LCCOMB_X23_Y21_N30
\DUT|the_cpu_0|A_wr_data_unfiltered[12]~105\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~104_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(12),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~105_combout\);

-- Location: LCCOMB_X23_Y21_N22
\DUT|the_cpu_0|D_src1_reg[12]~90\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~105_combout\,
	datac => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(12),
	combout => \DUT|the_cpu_0|D_src1_reg[12]~90_combout\);

-- Location: LCFF_X23_Y21_N31
\DUT|the_cpu_0|W_wr_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~105_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(12));

-- Location: LCCOMB_X23_Y21_N8
\DUT|the_cpu_0|D_src1_reg[12]~91\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datab => \DUT|the_cpu_0|D_src1_reg[12]~90_combout\,
	datac => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datad => \DUT|the_cpu_0|W_wr_data\(12),
	combout => \DUT|the_cpu_0|D_src1_reg[12]~91_combout\);

-- Location: LCCOMB_X23_Y21_N14
\DUT|the_cpu_0|D_src1_reg[12]~92\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(12),
	datab => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datac => \DUT|the_cpu_0|D_src1_reg[12]~91_combout\,
	datad => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[12]~92_combout\);

-- Location: LCFF_X23_Y21_N15
\DUT|the_cpu_0|E_src1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[12]~92_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(12));

-- Location: LCCOMB_X23_Y21_N12
\DUT|the_cpu_0|M_src1[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src1\(12),
	combout => \DUT|the_cpu_0|M_src1[12]~feeder_combout\);

-- Location: LCFF_X23_Y21_N13
\DUT|the_cpu_0|M_src1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(12));

-- Location: LCCOMB_X40_Y21_N28
\DUT|the_cpu_0|A_mul_src1_nxt[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_src1\(12),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[12]~12_combout\);

-- Location: LCCOMB_X38_Y23_N0
\DUT|the_cpu_0|A_mul_partial_prod[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT5\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[5]~feeder_combout\);

-- Location: LCFF_X38_Y23_N1
\DUT|the_cpu_0|A_mul_partial_prod[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(5));

-- Location: LCFF_X37_Y23_N11
\DUT|the_cpu_0|A_mul_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[5]~42_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(5));

-- Location: LCCOMB_X27_Y23_N30
\DUT|the_cpu_0|A_wr_data_unfiltered[5]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[5]~35_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(5),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[5]~36_combout\);

-- Location: LCFF_X27_Y23_N31
\DUT|the_cpu_0|W_wr_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[5]~36_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(5));

-- Location: LCCOMB_X27_Y23_N0
\DUT|the_cpu_0|D_src1_reg[5]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src1_reg[5]~24_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(5),
	datac => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(5),
	combout => \DUT|the_cpu_0|D_src1_reg[5]~25_combout\);

-- Location: LCCOMB_X27_Y23_N22
\DUT|the_cpu_0|D_src1_reg[5]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(5),
	datab => \DUT|the_cpu_0|D_src1_reg[5]~25_combout\,
	datac => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[5]~26_combout\);

-- Location: LCFF_X27_Y23_N23
\DUT|the_cpu_0|E_src1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[5]~26_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(5));

-- Location: LCCOMB_X27_Y23_N14
\DUT|the_cpu_0|M_src1[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src1\(5),
	combout => \DUT|the_cpu_0|M_src1[5]~feeder_combout\);

-- Location: LCFF_X27_Y23_N15
\DUT|the_cpu_0|M_src1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(5));

-- Location: LCCOMB_X40_Y21_N16
\DUT|the_cpu_0|A_mul_src1_nxt[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_src1\(5),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[5]~5_combout\);

-- Location: LCCOMB_X38_Y23_N10
\DUT|the_cpu_0|A_mul_partial_prod[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT8\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[8]~feeder_combout\);

-- Location: LCFF_X38_Y23_N11
\DUT|the_cpu_0|A_mul_partial_prod[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(8));

-- Location: LCCOMB_X37_Y23_N16
\DUT|the_cpu_0|A_mul_result[8]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_result\(8),
	datab => \DUT|the_cpu_0|A_mul_partial_prod\(8),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[7]~47\,
	combout => \DUT|the_cpu_0|A_mul_result[8]~48_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[8]~49\);

-- Location: LCCOMB_X37_Y23_N18
\DUT|the_cpu_0|A_mul_result[9]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(9),
	datab => \DUT|the_cpu_0|A_mul_result\(9),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[8]~49\,
	combout => \DUT|the_cpu_0|A_mul_result[9]~50_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[9]~51\);

-- Location: LCCOMB_X38_Y23_N24
\DUT|the_cpu_0|A_mul_partial_prod[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT9\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[9]~feeder_combout\);

-- Location: LCFF_X38_Y23_N25
\DUT|the_cpu_0|A_mul_partial_prod[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(9));

-- Location: LCFF_X37_Y23_N19
\DUT|the_cpu_0|A_mul_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[9]~50_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(9));

-- Location: LCCOMB_X37_Y23_N20
\DUT|the_cpu_0|A_mul_result[10]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_partial_prod\(10),
	datab => \DUT|the_cpu_0|A_mul_result\(10),
	datad => VCC,
	cin => \DUT|the_cpu_0|A_mul_result[9]~51\,
	combout => \DUT|the_cpu_0|A_mul_result[10]~52_combout\,
	cout => \DUT|the_cpu_0|A_mul_result[10]~53\);

-- Location: LCFF_X38_Y23_N31
\DUT|the_cpu_0|A_mul_partial_prod[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT10\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(10));

-- Location: LCFF_X37_Y23_N21
\DUT|the_cpu_0|A_mul_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[10]~52_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(10));

-- Location: LCCOMB_X38_Y23_N22
\DUT|the_cpu_0|A_mul_partial_prod[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT11\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[11]~feeder_combout\);

-- Location: LCFF_X38_Y23_N23
\DUT|the_cpu_0|A_mul_partial_prod[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(11));

-- Location: LCFF_X37_Y23_N23
\DUT|the_cpu_0|A_mul_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[11]~54_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(11));

-- Location: LCCOMB_X29_Y21_N14
\DUT|the_cpu_0|A_wr_data_unfiltered[11]~108\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[11]~107_combout\,
	datac => \DUT|the_cpu_0|A_mul_result\(11),
	datad => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[11]~108_combout\);

-- Location: LCFF_X29_Y21_N15
\DUT|the_cpu_0|W_wr_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[11]~108_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(11));

-- Location: LCCOMB_X29_Y21_N26
\DUT|the_cpu_0|D_src2_reg[11]~95\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[11]~94_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(11),
	datac => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(11),
	combout => \DUT|the_cpu_0|D_src2_reg[11]~95_combout\);

-- Location: LCCOMB_X29_Y21_N24
\DUT|the_cpu_0|E_src2[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[11]~95_combout\,
	datad => \DUT|the_cpu_0|E_alu_result\(11),
	combout => \DUT|the_cpu_0|E_src2[11]~11_combout\);

-- Location: LCCOMB_X29_Y21_N4
\DUT|the_cpu_0|D_src2_imm[11]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(17),
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2_imm[11]~16_combout\);

-- Location: LCFF_X29_Y21_N25
\DUT|the_cpu_0|E_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[11]~11_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[11]~16_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(11));

-- Location: LCCOMB_X29_Y21_N12
\DUT|the_cpu_0|Add17|auto_generated|_~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datac => \DUT|the_cpu_0|E_src2\(11),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~31_combout\);

-- Location: LCCOMB_X29_Y21_N0
\DUT|the_cpu_0|E_alu_result[11]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_extra_pc\(9),
	datab => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[12]~24_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	combout => \DUT|the_cpu_0|E_alu_result[11]~16_combout\);

-- Location: LCCOMB_X29_Y21_N18
\DUT|the_cpu_0|E_logic_result[11]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(11),
	datab => \DUT|the_cpu_0|E_logic_op\(0),
	datac => \DUT|the_cpu_0|E_logic_op\(1),
	datad => \DUT|the_cpu_0|E_src1\(11),
	combout => \DUT|the_cpu_0|E_logic_result[11]~15_combout\);

-- Location: LCCOMB_X29_Y21_N2
\DUT|the_cpu_0|E_alu_result[11]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_alu_result[11]~16_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_logic_result[11]~15_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(11));

-- Location: LCFF_X29_Y21_N3
\DUT|the_cpu_0|M_alu_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(11));

-- Location: LCFF_X27_Y20_N15
\DUT|the_cpu_0|A_mem_baddr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(11));

-- Location: LCCOMB_X27_Y20_N14
\DUT|the_cpu_0|dc_tag_wr_port_data[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_alu_result\(11),
	datac => \DUT|the_cpu_0|A_mem_baddr\(11),
	datad => \DUT|the_cpu_0|A_dc_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|dc_tag_wr_port_data[0]~1_combout\);

-- Location: LCCOMB_X31_Y19_N4
\DUT|the_cpu_0|E_ctrl_st_non_bypass~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_st_bypass~0_combout\,
	datab => \DUT|the_cpu_0|E_iw\(2),
	datac => \DUT|the_cpu_0|E_iw\(5),
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[32]~64_combout\,
	combout => \DUT|the_cpu_0|E_ctrl_st_non_bypass~0_combout\);

-- Location: LCFF_X31_Y19_N5
\DUT|the_cpu_0|M_ctrl_st_non_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_ctrl_st_non_bypass~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_st_non_bypass~regout\);

-- Location: LCCOMB_X31_Y20_N0
\DUT|the_cpu_0|M_dc_valid_st_cache_hit~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_dc_hit~combout\,
	datab => \DUT|the_cpu_0|M_ctrl_st_non_bypass~regout\,
	datac => \DUT|the_cpu_0|M_valid_from_E~regout\,
	datad => \DUT|the_cpu_0|M_sel_data_master~regout\,
	combout => \DUT|the_cpu_0|M_dc_valid_st_cache_hit~3_combout\);

-- Location: LCFF_X31_Y20_N1
\DUT|the_cpu_0|A_dc_valid_st_cache_hit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_dc_valid_st_cache_hit~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_valid_st_cache_hit~regout\);

-- Location: LCCOMB_X32_Y19_N24
\DUT|the_cpu_0|M_dc_dirty\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Equal264~3_combout\,
	datac => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(15),
	datad => \DUT|the_cpu_0|A_dc_valid_st_cache_hit~regout\,
	combout => \DUT|the_cpu_0|M_dc_dirty~combout\);

-- Location: LCFF_X32_Y19_N25
\DUT|the_cpu_0|A_dc_dirty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_dc_dirty~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_dirty~regout\);

-- Location: LCCOMB_X32_Y19_N26
\DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_addr_has_started~regout\,
	datac => \DUT|the_cpu_0|A_dc_dirty~regout\,
	datad => \DUT|the_cpu_0|A_dc_wb_active~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~0_combout\);

-- Location: LCCOMB_X32_Y19_N0
\DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_nxt[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_want_fill~regout\,
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~0_combout\,
	datac => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(0),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~1_combout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\);

-- Location: LCFF_X32_Y19_N1
\DUT|the_cpu_0|A_dc_xfer_rd_addr_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(0));

-- Location: LCCOMB_X32_Y19_N6
\DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~2_combout\,
	datac => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(1),
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(0),
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\);

-- Location: LCFF_X32_Y19_N7
\DUT|the_cpu_0|A_dc_xfer_rd_addr_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(1));

-- Location: LCCOMB_X33_Y19_N26
\DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_match~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(0),
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(1),
	datac => \DUT|the_cpu_0|A_mem_baddr\(2),
	datad => \DUT|the_cpu_0|A_mem_baddr\(3),
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_match~0_combout\);

-- Location: LCCOMB_X33_Y19_N10
\DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_match\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_st~regout\,
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_match~0_combout\,
	datac => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset\(2),
	datad => \DUT|the_cpu_0|A_mem_baddr\(4),
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_match~combout\);

-- Location: LCFF_X33_Y19_N11
\DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_rd_addr_offset_match~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\);

-- Location: LCCOMB_X33_Y23_N10
\DUT|the_cpu_0|A_dc_rd_data[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \DUT|the_cpu_0|A_dc_rd_data[0]~feeder_combout\);

-- Location: LCFF_X33_Y23_N11
\DUT|the_cpu_0|A_dc_rd_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_rd_data[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_data\(0));

-- Location: LCCOMB_X33_Y23_N14
\DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \DUT|the_cpu_0|A_dc_rd_data\(0),
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[0]~0_combout\);

-- Location: LCFF_X33_Y23_N15
\DUT|the_cpu_0|A_dc_xfer_wr_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_data_nxt[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_data\(0));

-- Location: LCCOMB_X37_Y18_N14
\DUT|the_cpu_0|d_writedata_nxt[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata[0]~25_combout\,
	datab => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(4),
	datac => \DUT|the_cpu_0|d_writedata\(4),
	datad => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	combout => \DUT|the_cpu_0|d_writedata_nxt[4]~8_combout\);

-- Location: LCCOMB_X37_Y18_N8
\DUT|the_cpu_0|d_writedata_nxt[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datab => \DUT|the_cpu_0|d_writedata_nxt[4]~8_combout\,
	datac => \DUT|the_cpu_0|M_st_data\(4),
	datad => \DUT|the_cpu_0|A_st_data\(4),
	combout => \DUT|the_cpu_0|d_writedata_nxt[4]~9_combout\);

-- Location: LCFF_X37_Y18_N9
\DUT|the_cpu_0|d_writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata_nxt[4]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(4));

-- Location: LCCOMB_X41_Y16_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(5),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23),
	datad => \DUT|the_cpu_0|ic_fill_line\(5),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~16_combout\);

-- Location: LCCOMB_X41_Y16_N22
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[23]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[23]~15_combout\ = (\DUT|the_nios_system_clock_0|slave_readdata\(7) & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~16_combout\) # 
-- ((!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\)))) # (!\DUT|the_nios_system_clock_0|slave_readdata\(7) & (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~16_combout\) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|slave_readdata\(7),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~16_combout\,
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[23]~15_combout\);

-- Location: LCFF_X41_Y16_N23
\DUT|the_cpu_0|i_readdata_d1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[23]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(23));

-- Location: LCCOMB_X22_Y18_N28
\DUT|the_cpu_0|F_iw[22]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \DUT|the_cpu_0|F_iw[22]~27_combout\);

-- Location: LCFF_X22_Y18_N29
\DUT|the_cpu_0|D_iw[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[22]~27_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(22));

-- Location: LCCOMB_X19_Y18_N16
\DUT|the_cpu_0|Add1~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(21),
	datab => \DUT|the_cpu_0|D_pc_plus_one\(16),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add1~13\,
	combout => \DUT|the_cpu_0|Add1~14_combout\,
	cout => \DUT|the_cpu_0|Add1~15\);

-- Location: LCFF_X22_Y18_N27
\DUT|the_cpu_0|D_pc[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(16));

-- Location: LCCOMB_X22_Y18_N26
\DUT|the_cpu_0|F_pc_nxt~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datab => \DUT|the_cpu_0|Add1~14_combout\,
	datac => \DUT|the_cpu_0|D_pc\(16),
	datad => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~21_combout\);

-- Location: LCCOMB_X22_Y18_N4
\DUT|the_cpu_0|F_pc_nxt~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_plus_one[16]~32_combout\,
	datab => \DUT|the_cpu_0|D_iw\(22),
	datac => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datad => \DUT|the_cpu_0|F_pc_nxt~21_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~22_combout\);

-- Location: LCCOMB_X21_Y20_N8
\DUT|the_cpu_0|F_pc_nxt~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datab => \DUT|the_cpu_0|F_pc_nxt~22_combout\,
	datad => \DUT|the_cpu_0|E_src1\(18),
	combout => \DUT|the_cpu_0|F_pc_nxt~23_combout\);

-- Location: LCCOMB_X32_Y17_N22
\DUT|the_cpu_0|D_ctrl_exception~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(12),
	datac => \DUT|the_cpu_0|D_iw\(11),
	datad => \DUT|the_cpu_0|D_iw\(16),
	combout => \DUT|the_cpu_0|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X32_Y17_N4
\DUT|the_cpu_0|D_ctrl_exception~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(12),
	datac => \DUT|the_cpu_0|D_iw\(15),
	datad => \DUT|the_cpu_0|D_iw\(14),
	combout => \DUT|the_cpu_0|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X33_Y16_N28
\DUT|the_cpu_0|Equal171~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(2),
	datab => \DUT|the_cpu_0|D_iw\(0),
	datac => \DUT|the_cpu_0|Equal171~1_combout\,
	combout => \DUT|the_cpu_0|Equal171~2_combout\);

-- Location: LCCOMB_X32_Y17_N2
\DUT|the_cpu_0|D_ctrl_exception~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(13),
	datab => \DUT|the_cpu_0|D_ctrl_exception~1_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_exception~0_combout\,
	datad => \DUT|the_cpu_0|Equal171~2_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_exception~2_combout\);

-- Location: LCFF_X32_Y17_N3
\DUT|the_cpu_0|E_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_exception~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_exception~regout\);

-- Location: LCCOMB_X22_Y18_N12
\DUT|the_cpu_0|D_extra_pc[16]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_bht_data\(1),
	datab => \DUT|the_cpu_0|Add1~14_combout\,
	datac => \DUT|the_cpu_0|D_pc_plus_one\(16),
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \DUT|the_cpu_0|D_extra_pc[16]~8_combout\);

-- Location: LCFF_X22_Y18_N13
\DUT|the_cpu_0|E_extra_pc[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[16]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(16));

-- Location: LCCOMB_X30_Y20_N18
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[16]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datab => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datac => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	datad => \DUT|the_cpu_0|E_extra_pc\(16),
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[16]~14_combout\);

-- Location: LCCOMB_X25_Y20_N4
\DUT|the_cpu_0|M_pipe_flush_waddr[16]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(18),
	datab => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[16]~14_combout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[16]~17_combout\);

-- Location: LCCOMB_X25_Y20_N14
\DUT|the_cpu_0|E_pc[16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_pc\(16),
	combout => \DUT|the_cpu_0|E_pc[16]~feeder_combout\);

-- Location: LCFF_X25_Y20_N15
\DUT|the_cpu_0|E_pc[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[16]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(16));

-- Location: LCFF_X25_Y20_N5
\DUT|the_cpu_0|M_pipe_flush_waddr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[16]~17_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(16));

-- Location: LCFF_X21_Y20_N9
\DUT|the_cpu_0|F_pc[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_nxt~23_combout\,
	sdata => \DUT|the_cpu_0|M_pipe_flush_waddr\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(16));

-- Location: LCCOMB_X21_Y18_N10
\DUT|the_cpu_0|F_pc_plus_one[16]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(16),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[15]~31\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[16]~32_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[16]~33\);

-- Location: LCFF_X21_Y18_N11
\DUT|the_cpu_0|D_pc_plus_one[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[16]~32_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(16));

-- Location: LCCOMB_X19_Y18_N18
\DUT|the_cpu_0|Add1~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(21),
	datab => \DUT|the_cpu_0|D_pc_plus_one\(17),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add1~15\,
	combout => \DUT|the_cpu_0|Add1~16_combout\,
	cout => \DUT|the_cpu_0|Add1~17\);

-- Location: LCCOMB_X22_Y18_N6
\DUT|the_cpu_0|F_pc_nxt~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_plus_one[17]~34_combout\,
	datab => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datac => \DUT|the_cpu_0|Add1~16_combout\,
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~24_combout\);

-- Location: LCCOMB_X22_Y18_N0
\DUT|the_cpu_0|F_pc_nxt~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(23),
	datab => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datac => \DUT|the_cpu_0|D_pc\(17),
	datad => \DUT|the_cpu_0|F_pc_nxt~24_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~25_combout\);

-- Location: LCCOMB_X21_Y20_N26
\DUT|the_cpu_0|F_pc_nxt~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datab => \DUT|the_cpu_0|F_pc_nxt~25_combout\,
	datad => \DUT|the_cpu_0|E_src1\(19),
	combout => \DUT|the_cpu_0|F_pc_nxt~26_combout\);

-- Location: LCCOMB_X25_Y20_N2
\DUT|the_cpu_0|M_pipe_flush_waddr[17]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[17]~15_combout\,
	datab => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|E_src1\(19),
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[17]~18_combout\);

-- Location: LCCOMB_X25_Y20_N20
\DUT|the_cpu_0|E_pc[17]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(17),
	combout => \DUT|the_cpu_0|E_pc[17]~feeder_combout\);

-- Location: LCFF_X25_Y20_N21
\DUT|the_cpu_0|E_pc[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[17]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(17));

-- Location: LCFF_X25_Y20_N3
\DUT|the_cpu_0|M_pipe_flush_waddr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[17]~18_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(17),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(17));

-- Location: LCFF_X21_Y20_N27
\DUT|the_cpu_0|F_pc[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_nxt~26_combout\,
	sdata => \DUT|the_cpu_0|M_pipe_flush_waddr\(17),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(17));

-- Location: LCCOMB_X21_Y18_N12
\DUT|the_cpu_0|F_pc_plus_one[17]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(17),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[16]~33\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[17]~34_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[17]~35\);

-- Location: LCFF_X21_Y18_N13
\DUT|the_cpu_0|D_pc_plus_one[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[17]~34_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(17));

-- Location: LCCOMB_X19_Y18_N20
\DUT|the_cpu_0|Add1~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc_plus_one\(18),
	datab => \DUT|the_cpu_0|D_iw\(21),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add1~17\,
	combout => \DUT|the_cpu_0|Add1~18_combout\,
	cout => \DUT|the_cpu_0|Add1~19\);

-- Location: LCCOMB_X19_Y18_N22
\DUT|the_cpu_0|Add1~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(21),
	datab => \DUT|the_cpu_0|D_pc_plus_one\(19),
	datad => VCC,
	cin => \DUT|the_cpu_0|Add1~19\,
	combout => \DUT|the_cpu_0|Add1~20_combout\,
	cout => \DUT|the_cpu_0|Add1~21\);

-- Location: LCCOMB_X20_Y18_N0
\DUT|the_cpu_0|D_extra_pc[20]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_bht_data\(1),
	datab => \DUT|the_cpu_0|Add1~22_combout\,
	datac => \DUT|the_cpu_0|D_pc_plus_one\(20),
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \DUT|the_cpu_0|D_extra_pc[20]~4_combout\);

-- Location: LCFF_X20_Y18_N1
\DUT|the_cpu_0|E_extra_pc[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[20]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(20));

-- Location: LCCOMB_X28_Y24_N26
\DUT|the_cpu_0|E_alu_result[22]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	datab => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datac => \DUT|the_cpu_0|E_extra_pc\(20),
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[23]~46_combout\,
	combout => \DUT|the_cpu_0|E_alu_result[22]~5_combout\);

-- Location: LCCOMB_X28_Y24_N28
\DUT|the_cpu_0|E_logic_result[22]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(1),
	datab => \DUT|the_cpu_0|E_src1\(22),
	datac => \DUT|the_cpu_0|E_logic_op\(0),
	datad => \DUT|the_cpu_0|E_src2\(22),
	combout => \DUT|the_cpu_0|E_logic_result[22]~4_combout\);

-- Location: LCCOMB_X28_Y24_N16
\DUT|the_cpu_0|E_alu_result[22]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datab => \DUT|the_cpu_0|E_alu_result[22]~5_combout\,
	datac => \DUT|the_cpu_0|E_logic_result[22]~4_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(22));

-- Location: LCFF_X28_Y24_N17
\DUT|the_cpu_0|M_alu_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(22),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(22));

-- Location: LCCOMB_X28_Y17_N10
\DUT|the_cpu_0|M_dc_hit~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(11),
	datab => \DUT|the_cpu_0|M_alu_result\(22),
	datac => \DUT|the_cpu_0|M_alu_result\(21),
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(10),
	combout => \DUT|the_cpu_0|M_dc_hit~6_combout\);

-- Location: LCCOMB_X28_Y19_N2
\DUT|the_cpu_0|M_dc_hit~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(7),
	datab => \DUT|the_cpu_0|M_alu_result\(18),
	datac => \DUT|the_cpu_0|M_alu_result\(17),
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(6),
	combout => \DUT|the_cpu_0|M_dc_hit~3_combout\);

-- Location: LCCOMB_X28_Y19_N14
\DUT|the_cpu_0|M_dc_hit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(12),
	datab => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(0),
	datac => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(1),
	datad => \DUT|the_cpu_0|M_alu_result\(11),
	combout => \DUT|the_cpu_0|M_dc_hit~0_combout\);

-- Location: LCCOMB_X28_Y19_N22
\DUT|the_cpu_0|M_dc_hit~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(2),
	datab => \DUT|the_cpu_0|M_alu_result\(13),
	datac => \DUT|the_cpu_0|M_alu_result\(14),
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(3),
	combout => \DUT|the_cpu_0|M_dc_hit~1_combout\);

-- Location: LCCOMB_X28_Y19_N0
\DUT|the_cpu_0|M_dc_hit~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_dc_hit~2_combout\,
	datab => \DUT|the_cpu_0|M_dc_hit~3_combout\,
	datac => \DUT|the_cpu_0|M_dc_hit~0_combout\,
	datad => \DUT|the_cpu_0|M_dc_hit~1_combout\,
	combout => \DUT|the_cpu_0|M_dc_hit~4_combout\);

-- Location: LCCOMB_X29_Y20_N2
\DUT|the_cpu_0|M_dc_hit~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(24),
	datab => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(13),
	datac => \DUT|the_cpu_0|M_alu_result\(23),
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(12),
	combout => \DUT|the_cpu_0|M_dc_hit~7_combout\);

-- Location: LCCOMB_X29_Y20_N20
\DUT|the_cpu_0|M_dc_hit~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(14),
	datad => \DUT|the_cpu_0|M_dc_hit~7_combout\,
	combout => \DUT|the_cpu_0|M_dc_hit~8_combout\);

-- Location: LCCOMB_X31_Y20_N12
\DUT|the_cpu_0|M_dc_hit\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_dc_hit~5_combout\,
	datab => \DUT|the_cpu_0|M_dc_hit~6_combout\,
	datac => \DUT|the_cpu_0|M_dc_hit~4_combout\,
	datad => \DUT|the_cpu_0|M_dc_hit~8_combout\,
	combout => \DUT|the_cpu_0|M_dc_hit~combout\);

-- Location: LCFF_X31_Y20_N13
\DUT|the_cpu_0|A_dc_hit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_dc_hit~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_hit~regout\);

-- Location: LCCOMB_X31_Y18_N6
\DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_dc_addr_wb_inv~regout\,
	datab => \DUT|the_cpu_0|A_ctrl_dc_index_wb_inv~regout\,
	datac => \DUT|the_cpu_0|A_valid~regout\,
	datad => \DUT|the_cpu_0|A_dc_hit~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~1_combout\);

-- Location: LCCOMB_X32_Y19_N20
\DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_want_fill~regout\,
	datab => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~1_combout\,
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~0_combout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~2_combout\);

-- Location: LCFF_X32_Y19_N21
\DUT|the_cpu_0|A_dc_xfer_rd_data_starting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_rd_addr_starting~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\);

-- Location: LCCOMB_X28_Y19_N26
\DUT|the_cpu_0|A_dc_xfer_wr_starting~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	combout => \DUT|the_cpu_0|A_dc_xfer_wr_starting~feeder_combout\);

-- Location: LCFF_X28_Y19_N27
\DUT|the_cpu_0|A_dc_xfer_wr_starting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_xfer_wr_starting~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_xfer_wr_starting~regout\);

-- Location: LCFF_X31_Y15_N5
\DUT|the_cpu_0|A_dc_wb_rd_addr_starting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|A_dc_xfer_wr_starting~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_rd_addr_starting~regout\);

-- Location: LCCOMB_X31_Y15_N4
\DUT|the_cpu_0|A_dc_wb_en\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wb_rd_data_starting~regout\,
	datab => \DUT|the_cpu_0|A_dc_wb_wr_starting~combout\,
	datac => \DUT|the_cpu_0|A_dc_wb_rd_addr_starting~regout\,
	datad => \DUT|the_cpu_0|av_wr_data_transfer~0_combout\,
	combout => \DUT|the_cpu_0|A_dc_wb_en~combout\);

-- Location: LCFF_X36_Y18_N27
\DUT|the_cpu_0|d_writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[9]~1_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(9));

-- Location: LCCOMB_X51_Y15_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~27_combout\);

-- Location: LCFF_X51_Y15_N15
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~27_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X50_Y14_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(31),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(31),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X50_Y16_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(24),
	datab => \DUT|nios_system_reset_sys_clk_domain_synch|data_out~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~0_combout\);

-- Location: LCFF_X50_Y16_N29
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~regout\);

-- Location: LCCOMB_X49_Y14_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(34),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCFF_X49_Y14_N23
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~63_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X49_Y14_N4
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~61_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(33),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~62_combout\);

-- Location: LCFF_X49_Y14_N5
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~62_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(32));

-- Location: LCCOMB_X50_Y16_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(32),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: LCFF_X50_Y16_N31
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCFF_X51_Y16_N25
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~21_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X49_Y15_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(33),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~30_combout\);

-- Location: LCFF_X49_Y15_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~30_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X51_Y14_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(30),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~20_combout\);

-- Location: LCFF_X51_Y14_N21
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~20_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X50_Y14_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(30),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(30),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~0_combout\);

-- Location: LCCOMB_X50_Y14_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~0_combout\,
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(31),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~1_combout\);

-- Location: LCCOMB_X50_Y14_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[31]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~1_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(31),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: LCFF_X50_Y14_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[31]~7_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(32),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X51_Y14_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(28),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~18_combout\);

-- Location: LCFF_X51_Y14_N9
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~18_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X50_Y14_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(28),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(28),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X49_Y14_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~57_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(30),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~58_combout\);

-- Location: LCFF_X49_Y14_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~58_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X49_Y15_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(29),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: LCFF_X49_Y15_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X51_Y14_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(29),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~19_combout\);

-- Location: LCFF_X51_Y14_N11
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~19_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X50_Y14_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(29),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(29),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X49_Y14_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(31),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~59_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~60_combout\);

-- Location: LCFF_X49_Y14_N27
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~60_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(30));

-- Location: LCFF_X49_Y15_N19
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(30),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X51_Y16_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(30),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~33_combout\);

-- Location: LCFF_X51_Y16_N7
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~33_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X50_Y14_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(27),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(27),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X50_Y15_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(29),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~47_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCFF_X50_Y15_N11
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~48_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X51_Y15_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(28),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: LCFF_X51_Y15_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCFF_X51_Y16_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~13_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(28),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X53_Y15_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[8]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[8]~4_combout\);

-- Location: LCCOMB_X53_Y14_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(11),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: LCFF_X53_Y14_N11
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCFF_X53_Y15_N3
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[8]~4_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(11),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X40_Y15_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(5),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(5),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~4_combout\);

-- Location: LCCOMB_X40_Y15_N16
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[26]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[26]~18_combout\ = (\DUT|the_nios_system_clock_0|slave_readdata\(10) & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~4_combout\) # 
-- ((!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\)))) # (!\DUT|the_nios_system_clock_0|slave_readdata\(10) & (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~4_combout\) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|slave_readdata\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~4_combout\,
	datac => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[26]~18_combout\);

-- Location: LCFF_X40_Y15_N17
\DUT|the_cpu_0|i_readdata_d1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[26]~18_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(26));

-- Location: LCCOMB_X24_Y18_N8
\DUT|the_cpu_0|Equal297~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_dst_regnum\(4),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \DUT|the_cpu_0|Equal297~0_combout\);

-- Location: LCCOMB_X24_Y18_N14
\DUT|the_cpu_0|E_regnum_b_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_dst_regnum\(2),
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \DUT|the_cpu_0|E_dst_regnum\(3),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \DUT|the_cpu_0|E_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X24_Y18_N12
\DUT|the_cpu_0|E_regnum_b_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datab => \DUT|the_cpu_0|E_dst_regnum\(0),
	datac => \DUT|the_cpu_0|E_dst_regnum\(1),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \DUT|the_cpu_0|E_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X24_Y18_N26
\DUT|the_cpu_0|E_regnum_b_cmp_F\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_wr_dst_reg~0_combout\,
	datab => \DUT|the_cpu_0|Equal297~0_combout\,
	datac => \DUT|the_cpu_0|E_regnum_b_cmp_F~1_combout\,
	datad => \DUT|the_cpu_0|E_regnum_b_cmp_F~0_combout\,
	combout => \DUT|the_cpu_0|E_regnum_b_cmp_F~combout\);

-- Location: LCCOMB_X24_Y20_N0
\DUT|the_cpu_0|M_regnum_b_cmp_D~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_regnum_b_cmp_F~combout\,
	combout => \DUT|the_cpu_0|M_regnum_b_cmp_D~feeder_combout\);

-- Location: LCFF_X24_Y20_N1
\DUT|the_cpu_0|M_regnum_b_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_regnum_b_cmp_D~feeder_combout\,
	sdata => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_F_stall~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_regnum_b_cmp_D~regout\);

-- Location: LCCOMB_X24_Y20_N4
\DUT|the_cpu_0|D_src2_reg[21]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_regnum_b_cmp_D~regout\,
	datab => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	datad => \DUT|the_cpu_0|M_regnum_b_cmp_D~regout\,
	combout => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\);

-- Location: LCCOMB_X30_Y23_N28
\DUT|the_cpu_0|D_src2_reg[1]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[1]~9_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(1),
	combout => \DUT|the_cpu_0|D_src2_reg[1]~34_combout\);

-- Location: LCCOMB_X30_Y23_N6
\DUT|the_cpu_0|D_src2_reg[1]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \DUT|the_cpu_0|D_src2_reg[1]~34_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|W_wr_data\(1),
	combout => \DUT|the_cpu_0|D_src2_reg[1]~35_combout\);

-- Location: LCCOMB_X30_Y23_N0
\DUT|the_cpu_0|E_src2[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(1),
	datab => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[1]~35_combout\,
	combout => \DUT|the_cpu_0|E_src2[1]~2_combout\);

-- Location: LCCOMB_X36_Y18_N6
\DUT|the_cpu_0|E_src2_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2[1]~2_combout\,
	combout => \DUT|the_cpu_0|E_src2_reg[1]~feeder_combout\);

-- Location: LCFF_X36_Y18_N7
\DUT|the_cpu_0|E_src2_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2_reg[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(1));

-- Location: LCCOMB_X36_Y18_N2
\DUT|the_cpu_0|M_st_data[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2_reg\(1),
	combout => \DUT|the_cpu_0|M_st_data[1]~feeder_combout\);

-- Location: LCFF_X36_Y18_N3
\DUT|the_cpu_0|M_st_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(1));

-- Location: LCCOMB_X32_Y18_N6
\DUT|the_cpu_0|d_writedata_nxt[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datab => \DUT|the_cpu_0|d_writedata_nxt[1]~2_combout\,
	datac => \DUT|the_cpu_0|M_st_data\(1),
	datad => \DUT|the_cpu_0|A_st_data\(1),
	combout => \DUT|the_cpu_0|d_writedata_nxt[1]~3_combout\);

-- Location: LCFF_X32_Y18_N7
\DUT|the_cpu_0|d_writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata_nxt[1]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(1));

-- Location: LCCOMB_X44_Y16_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X46_Y16_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|always1~0_combout\,
	datab => \DUT|the_cpu_0|d_writedata\(1),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~0_combout\);

-- Location: LCFF_X46_Y16_N21
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\);

-- Location: LCCOMB_X49_Y14_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(35),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~25_combout\);

-- Location: LCFF_X49_Y14_N31
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~25_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(34));

-- Location: LCFF_X50_Y16_N19
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X50_Y16_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCFF_X51_Y16_N15
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~11_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(27),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X51_Y16_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~14\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~15_combout\,
	cout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~16\);

-- Location: LCFF_X51_Y16_N19
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~15_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(29),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X51_Y16_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~18\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~19_combout\,
	cout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~20\);

-- Location: LCFF_X51_Y16_N23
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~19_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(31),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X51_Y16_N26
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~22\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~23_combout\,
	cout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~24\);

-- Location: LCFF_X50_Y16_N23
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(33),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCFF_X51_Y16_N27
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~23_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(33),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X51_Y16_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	cin => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~24\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]~25_combout\);

-- Location: LCFF_X51_Y16_N29
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]~25_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X51_Y16_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(29),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~19_combout\);

-- Location: LCFF_X51_Y16_N11
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~19_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X50_Y15_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(26),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(26),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X50_Y15_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(28),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~45_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~46_combout\);

-- Location: LCFF_X50_Y15_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~46_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X50_Y15_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~43_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(27),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~44_combout\);

-- Location: LCFF_X50_Y15_N23
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~44_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(26));

-- Location: LCFF_X50_Y16_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(26),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCFF_X51_Y16_N13
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~9_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(26),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X42_Y17_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datab => \DUT|the_cpu_0|ic_fill_line\(5),
	datac => \DUT|the_cpu_0|d_address_line_field\(5),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~7_combout\);

-- Location: LCFF_X42_Y17_N7
\DUT|the_nios_system_clock_0|slave_readdata_p1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(1),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(1));

-- Location: LCCOMB_X42_Y17_N4
\DUT|the_nios_system_clock_0|slave_readdata[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata[1]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata_p1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata_p1\(1),
	combout => \DUT|the_nios_system_clock_0|slave_readdata[1]~feeder_combout\);

-- Location: LCFF_X42_Y17_N5
\DUT|the_nios_system_clock_0|slave_readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(1));

-- Location: LCCOMB_X42_Y17_N26
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[17]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[17]~32_combout\ = (\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & (\DUT|the_nios_system_clock_0|slave_readdata\(1) & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~7_combout\) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~7_combout\) # ((!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~7_combout\,
	datac => \DUT|the_nios_system_clock_0|slave_readdata\(1),
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[17]~32_combout\);

-- Location: LCFF_X42_Y17_N27
\DUT|the_cpu_0|i_readdata_d1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[17]~32_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(17));

-- Location: LCCOMB_X30_Y17_N18
\DUT|the_cpu_0|F_iw[17]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datac => \DUT|the_cpu_0|hbreak_enabled~regout\,
	datad => \DUT|the_cpu_0|latched_oci_tb_hbreak_req~regout\,
	combout => \DUT|the_cpu_0|F_iw[17]~39_combout\);

-- Location: LCFF_X30_Y17_N19
\DUT|the_cpu_0|D_iw[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[17]~39_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(17));

-- Location: LCCOMB_X25_Y18_N12
\DUT|the_cpu_0|D_dst_regnum[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(22),
	datab => \DUT|the_cpu_0|D_dst_regnum[4]~2_combout\,
	datac => \DUT|the_cpu_0|D_iw\(17),
	datad => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	combout => \DUT|the_cpu_0|D_dst_regnum[0]~3_combout\);

-- Location: LCFF_X25_Y18_N13
\DUT|the_cpu_0|E_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_dst_regnum[0]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_dst_regnum\(0));

-- Location: LCFF_X24_Y18_N23
\DUT|the_cpu_0|M_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_dst_regnum\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_dst_regnum\(0));

-- Location: LCFF_X22_Y18_N19
\DUT|the_cpu_0|A_dst_regnum_from_M[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_dst_regnum\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dst_regnum_from_M\(0));

-- Location: LCCOMB_X29_Y23_N8
\DUT|the_cpu_0|D_src1_reg[3]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[3]~44_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[3]~30_combout\);

-- Location: LCCOMB_X29_Y23_N26
\DUT|the_cpu_0|D_src1_reg[3]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(3),
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|D_src1_reg[3]~30_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(3),
	combout => \DUT|the_cpu_0|D_src1_reg[3]~31_combout\);

-- Location: LCCOMB_X29_Y23_N16
\DUT|the_cpu_0|D_src1_reg[3]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(3),
	datab => \DUT|the_cpu_0|D_src1_reg[3]~31_combout\,
	datac => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[3]~32_combout\);

-- Location: LCFF_X29_Y23_N17
\DUT|the_cpu_0|E_src1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[3]~32_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(3));

-- Location: LCCOMB_X29_Y23_N30
\DUT|the_cpu_0|M_src1[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_src1\(3),
	combout => \DUT|the_cpu_0|M_src1[3]~feeder_combout\);

-- Location: LCFF_X29_Y23_N31
\DUT|the_cpu_0|M_src1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(3));

-- Location: LCCOMB_X40_Y21_N4
\DUT|the_cpu_0|A_mul_src1_nxt[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_src1\(3),
	datad => \DUT|the_cpu_0|A_mul_stall~regout\,
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[3]~3_combout\);

-- Location: LCFF_X38_Y23_N3
\DUT|the_cpu_0|A_mul_partial_prod[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT1\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(1));

-- Location: LCFF_X37_Y23_N3
\DUT|the_cpu_0|A_mul_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[1]~34_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(1));

-- Location: LCCOMB_X30_Y23_N18
\DUT|the_cpu_0|A_wr_data_unfiltered[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[1]~8_combout\,
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(1),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[1]~9_combout\);

-- Location: LCFF_X30_Y23_N19
\DUT|the_cpu_0|W_wr_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[1]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(1));

-- Location: LCCOMB_X30_Y23_N30
\DUT|the_cpu_0|D_src1_reg[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src1_reg[1]~3_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(1),
	datac => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[1]~4_combout\);

-- Location: LCCOMB_X30_Y23_N4
\DUT|the_cpu_0|D_src1_reg[1]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(1),
	datab => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datac => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_src1_reg[1]~4_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[1]~5_combout\);

-- Location: LCFF_X30_Y23_N5
\DUT|the_cpu_0|E_src1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[1]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(1));

-- Location: LCCOMB_X31_Y23_N8
\DUT|the_cpu_0|E_mem_byte_en[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(4),
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[2]~4_combout\,
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[1]~2_combout\,
	datad => \DUT|the_cpu_0|E_iw\(3),
	combout => \DUT|the_cpu_0|E_mem_byte_en[0]~6_combout\);

-- Location: LCFF_X31_Y23_N9
\DUT|the_cpu_0|M_mem_byte_en[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_mem_byte_en[0]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_mem_byte_en\(0));

-- Location: LCCOMB_X33_Y19_N8
\DUT|the_cpu_0|d_byteenable_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_byte_en\(0),
	datab => \DUT|the_cpu_0|M_mem_byte_en\(0),
	datac => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datad => \DUT|the_cpu_0|d_address_byte_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_byteenable_nxt[0]~0_combout\);

-- Location: LCFF_X33_Y19_N9
\DUT|the_cpu_0|d_byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_byteenable_nxt[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_byteenable\(0));

-- Location: LCCOMB_X36_Y17_N4
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~0_combout\ = (\DUT|the_cpu_0|d_byteenable\(0)) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datad => \DUT|the_cpu_0|d_byteenable\(0),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~0_combout\);

-- Location: LCCOMB_X41_Y17_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(5),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18),
	datad => \DUT|the_cpu_0|ic_fill_line\(5),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~2_combout\);

-- Location: LCFF_X41_Y14_N19
\DUT|the_leds|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(18),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(18));

-- Location: LCCOMB_X41_Y14_N18
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~91_combout\ = ((!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & \DUT|the_leds|data_out\(18)))) # (!\DUT|the_cpu_0_data_master|r_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_leds|data_out\(18),
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~91_combout\);

-- Location: LCCOMB_X41_Y17_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(18) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~94_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~91_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~2_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~94_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~2_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~91_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(18));

-- Location: LCFF_X41_Y17_N25
\DUT|the_cpu_0|d_readdata_d1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(18),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(18));

-- Location: LCCOMB_X36_Y19_N24
\DUT|the_cpu_0|A_slow_inst_result[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datab => \DUT|the_cpu_0|d_readdata_d1\(18),
	datad => \DUT|the_cpu_0|d_readdata_d1\(2),
	combout => \DUT|the_cpu_0|A_slow_inst_result[2]~0_combout\);

-- Location: LCCOMB_X37_Y19_N0
\DUT|the_cpu_0|A_slow_inst_result[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(26),
	datab => \DUT|the_cpu_0|d_readdata_d1\(10),
	datad => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	combout => \DUT|the_cpu_0|A_slow_inst_result[10]~10_combout\);

-- Location: LCFF_X36_Y19_N25
\DUT|the_cpu_0|A_slow_inst_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[2]~0_combout\,
	sdata => \DUT|the_cpu_0|A_slow_inst_result[10]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_sh8~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(2));

-- Location: LCCOMB_X31_Y24_N26
\DUT|the_cpu_0|M_inst_result[10]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(10),
	datac => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	datad => \DUT|the_cpu_0|M_alu_result\(10),
	combout => \DUT|the_cpu_0|M_inst_result[10]~1_combout\);

-- Location: LCFF_X31_Y24_N27
\DUT|the_cpu_0|A_inst_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[10]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(10));

-- Location: LCCOMB_X31_Y24_N10
\DUT|the_cpu_0|A_data_ram_ld16_data[10]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_inst_result\(26),
	datab => \DUT|the_cpu_0|A_inst_result\(10),
	datad => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	combout => \DUT|the_cpu_0|A_data_ram_ld16_data[10]~0_combout\);

-- Location: LCCOMB_X35_Y20_N0
\DUT|the_cpu_0|A_wr_data_unfiltered[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[2]~2_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~0_combout\,
	datac => \DUT|the_cpu_0|A_slow_inst_result\(2),
	datad => \DUT|the_cpu_0|A_data_ram_ld16_data[10]~0_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[2]~3_combout\);

-- Location: LCCOMB_X35_Y20_N12
\DUT|the_cpu_0|A_wr_data_unfiltered[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_result\(2),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[2]~3_combout\,
	datac => \DUT|the_cpu_0|A_ctrl_shift_rot~regout\,
	datad => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[2]~4_combout\);

-- Location: LCCOMB_X30_Y24_N14
\DUT|the_cpu_0|A_wr_data_unfiltered[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[2]~4_combout\,
	datac => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(2),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[2]~5_combout\);

-- Location: LCFF_X30_Y24_N15
\DUT|the_cpu_0|W_wr_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[2]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(2));

-- Location: LCCOMB_X30_Y24_N8
\DUT|the_cpu_0|D_src2_reg[2]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[2]~5_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(2),
	datad => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[2]~32_combout\);

-- Location: LCCOMB_X30_Y24_N26
\DUT|the_cpu_0|D_src2_reg[2]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \DUT|the_cpu_0|W_wr_data\(2),
	datac => \DUT|the_cpu_0|D_src2_reg[2]~32_combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[2]~33_combout\);

-- Location: LCCOMB_X30_Y24_N24
\DUT|the_cpu_0|E_src2[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(2),
	datab => \DUT|the_cpu_0|D_src2_reg[2]~33_combout\,
	datad => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	combout => \DUT|the_cpu_0|E_src2[2]~0_combout\);

-- Location: LCFF_X43_Y16_N31
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_readdata\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(2));

-- Location: LCCOMB_X43_Y16_N16
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[2]~3_combout\ = (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~1_combout\ & ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(2)) # 
-- ((!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~1_combout\ & (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & 
-- ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(2)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~1_combout\,
	datab => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(2),
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[2]~3_combout\);

-- Location: LCFF_X43_Y16_N17
\DUT|the_cpu_0|i_readdata_d1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[2]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(2));

-- Location: LCCOMB_X43_Y16_N24
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[5]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(5),
	combout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[5]~feeder_combout\);

-- Location: LCFF_X43_Y16_N25
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(5));

-- Location: LCCOMB_X42_Y16_N22
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~4_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~24_combout\ & 
-- ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(5)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- (((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(5)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~24_combout\,
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(5),
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~4_combout\);

-- Location: LCFF_X42_Y16_N23
\DUT|the_cpu_0|i_readdata_d1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(5));

-- Location: LCFF_X43_Y16_N3
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_readdata\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(8));

-- Location: LCCOMB_X44_Y15_N16
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[8]~1_combout\ = (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~13_combout\ & ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(8)) # 
-- ((!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~13_combout\ & (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(8)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~13_combout\,
	datab => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(8),
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[8]~1_combout\);

-- Location: LCFF_X44_Y15_N17
\DUT|the_cpu_0|i_readdata_d1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[8]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(8));

-- Location: M4K_X52_Y13
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|i_readdatavalid_d1~regout\,
	portbrewe => \DUT|the_cpu_0|F_stall~combout\,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y16_N26
\DUT|the_cpu_0|F_iw[8]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(8),
	combout => \DUT|the_cpu_0|F_iw[8]~19_combout\);

-- Location: LCFF_X23_Y16_N27
\DUT|the_cpu_0|D_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[8]~19_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(8));

-- Location: LCCOMB_X30_Y24_N4
\DUT|the_cpu_0|D_src2_imm[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datac => \DUT|the_cpu_0|D_iw\(8),
	combout => \DUT|the_cpu_0|D_src2_imm[2]~0_combout\);

-- Location: LCFF_X30_Y24_N25
\DUT|the_cpu_0|E_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[2]~0_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[2]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(2));

-- Location: LCCOMB_X36_Y24_N18
\DUT|the_cpu_0|E_rot_mask[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(1),
	datab => \DUT|the_cpu_0|E_src2\(2),
	datac => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datad => \DUT|the_cpu_0|E_src2\(0),
	combout => \DUT|the_cpu_0|E_rot_mask[0]~2_combout\);

-- Location: LCFF_X36_Y24_N19
\DUT|the_cpu_0|M_rot_mask[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_mask[0]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_mask\(0));

-- Location: LCFF_X34_Y24_N27
\DUT|the_cpu_0|A_rot_mask[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_mask\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_mask\(0));

-- Location: LCCOMB_X34_Y24_N26
\DUT|the_cpu_0|A_shift_rot_result~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_pass1~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(0),
	datad => \DUT|the_cpu_0|A_rot_sel_fill1~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~10_combout\);

-- Location: LCFF_X34_Y25_N9
\DUT|the_cpu_0|M_rot_step1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_rot_step1[4]~15_combout\,
	sdata => \DUT|the_cpu_0|M_rot_step1[2]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|Add8~5_combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_step1\(4));

-- Location: LCCOMB_X37_Y25_N30
\DUT|the_cpu_0|Mn_rot_step2[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(8),
	datab => \DUT|the_cpu_0|M_rot_step1\(4),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[8]~16_combout\);

-- Location: LCCOMB_X37_Y25_N2
\DUT|the_cpu_0|Mn_rot_step2[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_rot_step1\(28),
	datab => \DUT|the_cpu_0|M_rot_step1\(0),
	datad => \DUT|the_cpu_0|M_rot_rn\(2),
	combout => \DUT|the_cpu_0|Mn_rot_step2[0]~2_combout\);

-- Location: LCFF_X37_Y25_N31
\DUT|the_cpu_0|Mn_rot_step2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[8]~16_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[0]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(8));

-- Location: LCCOMB_X37_Y25_N10
\DUT|the_cpu_0|A_rot~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Mn_rot_step2\(24),
	datab => \DUT|the_cpu_0|Mn_rot_step2\(8),
	datad => \DUT|the_cpu_0|M_rot_rn\(4),
	combout => \DUT|the_cpu_0|A_rot~5_combout\);

-- Location: LCFF_X37_Y25_N11
\DUT|the_cpu_0|A_rot[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(8));

-- Location: LCCOMB_X33_Y23_N18
\DUT|the_cpu_0|A_shift_rot_result~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result~10_combout\,
	datad => \DUT|the_cpu_0|A_rot\(8),
	combout => \DUT|the_cpu_0|A_shift_rot_result~11_combout\);

-- Location: LCFF_X33_Y23_N19
\DUT|the_cpu_0|A_shift_rot_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(8));

-- Location: LCCOMB_X29_Y20_N10
\DUT|the_cpu_0|M_inst_result[24]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(24),
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[24]~9_combout\);

-- Location: LCFF_X29_Y20_N11
\DUT|the_cpu_0|A_inst_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[24]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(24));

-- Location: LCCOMB_X33_Y23_N26
\DUT|the_cpu_0|A_data_ram_ld16_data[8]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_inst_result\(8),
	datab => \DUT|the_cpu_0|A_inst_result\(24),
	datad => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	combout => \DUT|the_cpu_0|A_data_ram_ld16_data[8]~2_combout\);

-- Location: LCCOMB_X37_Y19_N12
\DUT|the_cpu_0|A_slow_inst_result[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(24),
	datab => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datad => \DUT|the_cpu_0|d_readdata_d1\(8),
	combout => \DUT|the_cpu_0|A_slow_inst_result[8]~8_combout\);

-- Location: LCFF_X37_Y19_N13
\DUT|the_cpu_0|A_slow_inst_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[8]~8_combout\,
	sdata => \DUT|the_cpu_0|A_slow_ld_data_fill_bit~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_byte1_fill~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(8));

-- Location: LCCOMB_X33_Y23_N8
\DUT|the_cpu_0|A_wr_data_unfiltered[8]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	datab => \DUT|the_cpu_0|A_data_ram_ld16_data[8]~2_combout\,
	datac => \DUT|the_cpu_0|A_slow_inst_result\(8),
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[8]~22_combout\);

-- Location: LCCOMB_X33_Y23_N6
\DUT|the_cpu_0|A_wr_data_unfiltered[8]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	datab => \DUT|the_cpu_0|A_shift_rot_result\(8),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[8]~22_combout\,
	datad => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[8]~23_combout\);

-- Location: LCFF_X37_Y23_N17
\DUT|the_cpu_0|A_mul_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[8]~48_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(8));

-- Location: LCCOMB_X24_Y21_N14
\DUT|the_cpu_0|A_wr_data_unfiltered[8]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[8]~23_combout\,
	datac => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(8),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[8]~24_combout\);

-- Location: LCFF_X24_Y21_N15
\DUT|the_cpu_0|W_wr_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[8]~24_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(8));

-- Location: LCCOMB_X24_Y21_N26
\DUT|the_cpu_0|D_src2_reg[8]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[8]~42_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(8),
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \DUT|the_cpu_0|D_src2_reg[8]~43_combout\);

-- Location: LCCOMB_X24_Y21_N24
\DUT|the_cpu_0|E_src2[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datab => \DUT|the_cpu_0|E_alu_result\(8),
	datad => \DUT|the_cpu_0|D_src2_reg[8]~43_combout\,
	combout => \DUT|the_cpu_0|E_src2[8]~8_combout\);

-- Location: LCCOMB_X24_Y21_N20
\DUT|the_cpu_0|E_src2_reg[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2[8]~8_combout\,
	combout => \DUT|the_cpu_0|E_src2_reg[8]~feeder_combout\);

-- Location: LCFF_X24_Y21_N21
\DUT|the_cpu_0|E_src2_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2_reg[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(8));

-- Location: LCCOMB_X33_Y18_N24
\DUT|the_cpu_0|M_st_data[24]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2_reg\(0),
	datab => \DUT|the_cpu_0|E_src2_reg\(8),
	datad => \DUT|the_cpu_0|Equal276~0_combout\,
	combout => \DUT|the_cpu_0|M_st_data[24]~0_combout\);

-- Location: LCFF_X37_Y18_N31
\DUT|the_cpu_0|M_st_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_st_data[24]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(8));

-- Location: LCCOMB_X36_Y18_N28
\DUT|the_cpu_0|A_st_data[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_st_data\(8),
	combout => \DUT|the_cpu_0|A_st_data[8]~feeder_combout\);

-- Location: LCFF_X36_Y18_N29
\DUT|the_cpu_0|A_st_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_st_data[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_st_data\(8));

-- Location: LCCOMB_X36_Y18_N24
\DUT|the_cpu_0|d_writedata[8]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datab => \DUT|the_cpu_0|A_st_data\(8),
	datad => \DUT|the_cpu_0|M_st_data\(8),
	combout => \DUT|the_cpu_0|d_writedata[8]~0_combout\);

-- Location: LCFF_X36_Y18_N25
\DUT|the_cpu_0|d_writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata[8]~0_combout\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_victim|the_altsyncram|auto_generated|q_b\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_update_av_writedata~combout\,
	ena => \DUT|the_cpu_0|d_writedata[27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(8));

-- Location: LCCOMB_X40_Y15_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(5),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(5),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~8_combout\);

-- Location: LCCOMB_X43_Y16_N14
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[9]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(9),
	combout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[9]~feeder_combout\);

-- Location: LCFF_X43_Y16_N15
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(9));

-- Location: LCCOMB_X40_Y15_N4
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[9]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[9]~27_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~8_combout\ & 
-- ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(9)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- (((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(9)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~8_combout\,
	datac => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(9),
	datad => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[9]~27_combout\);

-- Location: LCFF_X40_Y15_N5
\DUT|the_cpu_0|i_readdata_d1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[9]~27_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(9));

-- Location: LCCOMB_X23_Y16_N2
\DUT|the_cpu_0|F_iw[21]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(21),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_iw[21]~24_combout\);

-- Location: LCFF_X23_Y16_N3
\DUT|the_cpu_0|D_iw[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[21]~24_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(21));

-- Location: LCCOMB_X25_Y18_N2
\DUT|the_cpu_0|D_dst_regnum[4]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(26),
	datab => \DUT|the_cpu_0|D_dst_regnum[4]~2_combout\,
	datac => \DUT|the_cpu_0|D_iw\(21),
	datad => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	combout => \DUT|the_cpu_0|D_dst_regnum[4]~6_combout\);

-- Location: LCFF_X25_Y18_N3
\DUT|the_cpu_0|E_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_dst_regnum[4]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_dst_regnum\(4));

-- Location: LCCOMB_X24_Y18_N18
\DUT|the_cpu_0|Equal293~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \DUT|the_cpu_0|E_dst_regnum\(4),
	combout => \DUT|the_cpu_0|Equal293~0_combout\);

-- Location: LCCOMB_X24_Y18_N16
\DUT|the_cpu_0|E_regnum_a_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_dst_regnum\(3),
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datad => \DUT|the_cpu_0|E_dst_regnum\(2),
	combout => \DUT|the_cpu_0|E_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X24_Y18_N6
\DUT|the_cpu_0|E_regnum_a_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datab => \DUT|the_cpu_0|E_dst_regnum\(0),
	datac => \DUT|the_cpu_0|E_dst_regnum\(1),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \DUT|the_cpu_0|E_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X24_Y18_N28
\DUT|the_cpu_0|E_regnum_a_cmp_F\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_wr_dst_reg~0_combout\,
	datab => \DUT|the_cpu_0|Equal293~0_combout\,
	datac => \DUT|the_cpu_0|E_regnum_a_cmp_F~1_combout\,
	datad => \DUT|the_cpu_0|E_regnum_a_cmp_F~0_combout\,
	combout => \DUT|the_cpu_0|E_regnum_a_cmp_F~combout\);

-- Location: LCCOMB_X24_Y20_N14
\DUT|the_cpu_0|M_regnum_a_cmp_D~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_regnum_a_cmp_F~combout\,
	combout => \DUT|the_cpu_0|M_regnum_a_cmp_D~feeder_combout\);

-- Location: LCFF_X24_Y20_N15
\DUT|the_cpu_0|M_regnum_a_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_regnum_a_cmp_D~feeder_combout\,
	sdata => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_F_stall~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_regnum_a_cmp_D~regout\);

-- Location: LCCOMB_X24_Y20_N30
\DUT|the_cpu_0|E_src1[30]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_regnum_a_cmp_D~regout\,
	datac => \DUT|the_cpu_0|A_regnum_a_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	combout => \DUT|the_cpu_0|E_src1[30]~0_combout\);

-- Location: LCCOMB_X23_Y22_N30
\DUT|the_cpu_0|D_src1_reg[23]~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[23]~72_combout\,
	datad => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	combout => \DUT|the_cpu_0|D_src1_reg[23]~57_combout\);

-- Location: LCFF_X23_Y22_N9
\DUT|the_cpu_0|W_wr_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[23]~72_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(23));

-- Location: LCCOMB_X23_Y22_N0
\DUT|the_cpu_0|D_src1_reg[23]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|D_src1_reg[23]~57_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(23),
	datad => \DUT|the_cpu_0|W_wr_data\(23),
	combout => \DUT|the_cpu_0|D_src1_reg[23]~58_combout\);

-- Location: LCCOMB_X23_Y22_N24
\DUT|the_cpu_0|D_src1_reg[23]~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(23),
	datab => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datac => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datad => \DUT|the_cpu_0|D_src1_reg[23]~58_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[23]~59_combout\);

-- Location: LCFF_X23_Y22_N25
\DUT|the_cpu_0|E_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[23]~59_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(23));

-- Location: LCCOMB_X20_Y18_N14
\DUT|the_cpu_0|F_pc_nxt~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|Add1~24_combout\,
	datac => \DUT|the_cpu_0|F_pc_plus_one[21]~42_combout\,
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~36_combout\);

-- Location: LCCOMB_X20_Y18_N26
\DUT|the_cpu_0|F_pc_nxt~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|F_pc_nxt~36_combout\,
	datac => \DUT|the_cpu_0|D_pc\(21),
	datad => \DUT|the_cpu_0|D_iw\(27),
	combout => \DUT|the_cpu_0|F_pc_nxt~37_combout\);

-- Location: LCCOMB_X21_Y18_N26
\DUT|the_cpu_0|F_pc_nxt~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datab => \DUT|the_cpu_0|E_src1\(23),
	datad => \DUT|the_cpu_0|F_pc_nxt~37_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~38_combout\);

-- Location: LCCOMB_X20_Y18_N4
\DUT|the_cpu_0|E_pc[21]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(21),
	combout => \DUT|the_cpu_0|E_pc[21]~feeder_combout\);

-- Location: LCFF_X20_Y18_N5
\DUT|the_cpu_0|E_pc[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[21]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(21));

-- Location: LCCOMB_X20_Y18_N16
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[21]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[21]~20_combout\,
	datac => \DUT|the_cpu_0|E_pc\(21),
	datad => \DUT|the_cpu_0|E_hbreak_req~combout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[21]~21_combout\);

-- Location: LCFF_X20_Y18_N17
\DUT|the_cpu_0|M_pipe_flush_waddr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[21]~21_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(21));

-- Location: LCCOMB_X21_Y18_N30
\DUT|the_cpu_0|M_pipe_flush_waddr[21]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_pipe_flush_waddr\(21),
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[21]~_wirecell_combout\);

-- Location: LCFF_X21_Y18_N27
\DUT|the_cpu_0|F_pc[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_nxt~38_combout\,
	sdata => \DUT|the_cpu_0|M_pipe_flush_waddr[21]~_wirecell_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(21));

-- Location: LCFF_X20_Y18_N27
\DUT|the_cpu_0|D_pc[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(21),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(21));

-- Location: LCFF_X21_Y16_N19
\DUT|the_cpu_0|ic_fill_tag[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(21),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_tag\(11));

-- Location: LCFF_X21_Y16_N9
\DUT|the_cpu_0|ic_fill_tag[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(22),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_tag\(12));

-- Location: LCCOMB_X21_Y16_N18
\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ = (\DUT|the_cpu_0|i_read~regout\ & (\DUT|the_cpu_0|ic_fill_tag\(11) & !\DUT|the_cpu_0|ic_fill_tag\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|i_read~regout\,
	datac => \DUT|the_cpu_0|ic_fill_tag\(11),
	datad => \DUT|the_cpu_0|ic_fill_tag\(12),
	combout => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\);

-- Location: LCCOMB_X21_Y16_N0
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~0_combout\ = ((!\DUT|the_nios_system_clock_0|slave_FSM|Selector1~0_combout\ & (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address\(1) & 
-- \DUT|the_nios_system_clock_0|slave_FSM|slave_state.010~regout\))) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|slave_FSM|Selector1~0_combout\,
	datab => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datac => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address\(1),
	datad => \DUT|the_nios_system_clock_0|slave_FSM|slave_state.010~regout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~0_combout\);

-- Location: LCCOMB_X30_Y16_N20
\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & 
-- (((!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0)))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0)) # ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & 
-- !\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\);

-- Location: LCCOMB_X29_Y16_N12
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~1_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~0_combout\ & (((\DUT|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\ & 
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\)) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datab => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~1_combout\);

-- Location: LCCOMB_X24_Y16_N14
\DUT|the_cpu_0|ic_fill_ap_cnt_nxt[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~2_combout\,
	datab => \DUT|the_cpu_0|i_read~regout\,
	datac => \DUT|the_cpu_0|ic_fill_ap_cnt\(0),
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~1_combout\,
	combout => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[0]~4_combout\);

-- Location: LCFF_X24_Y16_N15
\DUT|the_cpu_0|ic_fill_ap_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[0]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_ap_cnt\(0));

-- Location: LCCOMB_X24_Y16_N2
\DUT|the_cpu_0|ic_fill_ap_cnt_nxt[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|ic_fill_ap_cnt\(0),
	datac => \DUT|the_cpu_0|ic_fill_ap_cnt\(1),
	datad => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~1_combout\,
	combout => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[1]~3_combout\);

-- Location: LCFF_X24_Y16_N3
\DUT|the_cpu_0|ic_fill_ap_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[1]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_ap_cnt\(1));

-- Location: LCCOMB_X24_Y16_N30
\DUT|the_cpu_0|ic_fill_ap_cnt_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~1_combout\,
	datab => \DUT|the_cpu_0|ic_fill_ap_cnt\(0),
	datac => \DUT|the_cpu_0|ic_fill_ap_cnt\(2),
	datad => \DUT|the_cpu_0|ic_fill_ap_cnt\(1),
	combout => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[2]~2_combout\);

-- Location: LCFF_X24_Y16_N31
\DUT|the_cpu_0|ic_fill_ap_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[2]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_ap_cnt\(2));

-- Location: LCCOMB_X25_Y16_N14
\DUT|the_cpu_0|Add6~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_ap_cnt\(1),
	datab => \DUT|the_cpu_0|ic_fill_ap_cnt\(3),
	datac => \DUT|the_cpu_0|ic_fill_ap_cnt\(2),
	datad => \DUT|the_cpu_0|ic_fill_ap_cnt\(0),
	combout => \DUT|the_cpu_0|Add6~0_combout\);

-- Location: LCCOMB_X24_Y16_N18
\DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~2_combout\,
	datab => \DUT|the_cpu_0|Add6~0_combout\,
	datac => \DUT|the_cpu_0|i_read~regout\,
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~1_combout\,
	combout => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~0_combout\);

-- Location: LCFF_X24_Y16_N19
\DUT|the_cpu_0|ic_fill_ap_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_ap_cnt\(3));

-- Location: LCCOMB_X25_Y16_N18
\DUT|the_cpu_0|i_read_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_active~regout\,
	datab => \DUT|the_cpu_0|ic_fill_ap_cnt\(3),
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~2_combout\,
	combout => \DUT|the_cpu_0|i_read_nxt~0_combout\);

-- Location: LCCOMB_X25_Y16_N24
\DUT|the_cpu_0|i_read_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~1_combout\,
	datab => \DUT|the_cpu_0|i_read_nxt~0_combout\,
	datac => \DUT|the_cpu_0|i_read~regout\,
	datad => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\,
	combout => \DUT|the_cpu_0|i_read_nxt~1_combout\);

-- Location: LCFF_X25_Y16_N25
\DUT|the_cpu_0|i_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|i_read_nxt~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_read~regout\);

-- Location: LCCOMB_X25_Y16_N30
\DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~2_combout\,
	datac => \DUT|the_cpu_0|i_read~regout\,
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_run~1_combout\,
	combout => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~1_combout\);

-- Location: LCCOMB_X24_Y16_N22
\DUT|the_cpu_0|ic_fill_ap_offset_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|ic_fill_ap_cnt_nxt[3]~1_combout\,
	datac => \DUT|the_cpu_0|ic_fill_ap_offset\(0),
	datad => \DUT|the_cpu_0|D_pc\(0),
	combout => \DUT|the_cpu_0|ic_fill_ap_offset_nxt[0]~0_combout\);

-- Location: LCFF_X24_Y16_N23
\DUT|the_cpu_0|ic_fill_ap_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_ap_offset_nxt[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_ap_offset\(0));

-- Location: LCCOMB_X24_Y16_N26
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\ & ((\DUT|the_cpu_0|d_address_offset_field\(0)))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\ & (\DUT|the_cpu_0|ic_fill_ap_offset\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|ic_fill_ap_offset\(0),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datad => \DUT|the_cpu_0|d_address_offset_field\(0),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9_combout\);

-- Location: LCCOMB_X41_Y16_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(5),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7),
	datad => \DUT|the_cpu_0|ic_fill_line\(5),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~18_combout\);

-- Location: LCCOMB_X41_Y16_N10
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[7]~24_combout\ = (\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(7) & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~18_combout\) # 
-- ((!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(7) & (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~18_combout\) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(7),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~18_combout\,
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[7]~24_combout\);

-- Location: LCFF_X41_Y16_N11
\DUT|the_cpu_0|i_readdata_d1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[7]~24_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(7));

-- Location: LCCOMB_X24_Y18_N10
\DUT|the_cpu_0|E_wr_dst_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_wr_dst_reg_from_D~regout\,
	datac => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datad => \DUT|the_cpu_0|E_hbreak_req~combout\,
	combout => \DUT|the_cpu_0|E_wr_dst_reg~0_combout\);

-- Location: LCFF_X24_Y18_N11
\DUT|the_cpu_0|M_wr_dst_reg_from_E\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_wr_dst_reg~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_wr_dst_reg_from_E~regout\);

-- Location: LCCOMB_X24_Y18_N30
\DUT|the_cpu_0|M_regnum_a_cmp_F~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \DUT|the_cpu_0|M_dst_regnum\(4),
	datad => \DUT|the_cpu_0|M_wr_dst_reg_from_E~regout\,
	combout => \DUT|the_cpu_0|M_regnum_a_cmp_F~2_combout\);

-- Location: LCCOMB_X24_Y18_N2
\DUT|the_cpu_0|M_regnum_a_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datac => \DUT|the_cpu_0|M_dst_regnum\(2),
	datad => \DUT|the_cpu_0|M_dst_regnum\(3),
	combout => \DUT|the_cpu_0|M_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X24_Y20_N8
\DUT|the_cpu_0|M_regnum_a_cmp_F~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_regnum_a_cmp_F~0_combout\,
	datab => \DUT|the_cpu_0|M_regnum_a_cmp_F~2_combout\,
	datad => \DUT|the_cpu_0|M_regnum_a_cmp_F~1_combout\,
	combout => \DUT|the_cpu_0|M_regnum_a_cmp_F~3_combout\);

-- Location: LCFF_X24_Y20_N9
\DUT|the_cpu_0|A_regnum_a_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_regnum_a_cmp_F~3_combout\,
	sdata => \DUT|the_cpu_0|M_regnum_a_cmp_D~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_F_stall~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_regnum_a_cmp_D~regout\);

-- Location: LCCOMB_X24_Y18_N24
\DUT|the_cpu_0|A_wr_dst_reg_from_M~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_wr_dst_reg_from_E~regout\,
	combout => \DUT|the_cpu_0|A_wr_dst_reg_from_M~0_combout\);

-- Location: LCFF_X24_Y18_N25
\DUT|the_cpu_0|A_wr_dst_reg_from_M\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_dst_reg_from_M~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_wr_dst_reg_from_M~regout\);

-- Location: LCCOMB_X23_Y16_N28
\DUT|the_cpu_0|A_regnum_a_cmp_F~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dst_regnum_from_M\(4),
	datac => \DUT|the_cpu_0|A_wr_dst_reg_from_M~regout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \DUT|the_cpu_0|A_regnum_a_cmp_F~2_combout\);

-- Location: LCCOMB_X23_Y18_N4
\DUT|the_cpu_0|A_regnum_a_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datab => \DUT|the_cpu_0|A_dst_regnum_from_M\(2),
	datac => \DUT|the_cpu_0|A_dst_regnum_from_M\(3),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \DUT|the_cpu_0|A_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X23_Y16_N18
\DUT|the_cpu_0|A_regnum_a_cmp_F~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_regnum_a_cmp_F~0_combout\,
	datab => \DUT|the_cpu_0|A_regnum_a_cmp_F~2_combout\,
	datad => \DUT|the_cpu_0|A_regnum_a_cmp_F~1_combout\,
	combout => \DUT|the_cpu_0|A_regnum_a_cmp_F~3_combout\);

-- Location: LCFF_X23_Y16_N19
\DUT|the_cpu_0|W_regnum_a_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_regnum_a_cmp_F~3_combout\,
	sdata => \DUT|the_cpu_0|A_regnum_a_cmp_D~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_regnum_a_cmp_D~regout\);

-- Location: LCCOMB_X24_Y20_N28
\DUT|the_cpu_0|E_src1[30]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_regnum_a_cmp_D~regout\,
	datab => \DUT|the_cpu_0|A_regnum_a_cmp_D~regout\,
	datac => \DUT|the_cpu_0|W_regnum_a_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	combout => \DUT|the_cpu_0|E_src1[30]~1_combout\);

-- Location: LCCOMB_X32_Y23_N24
\DUT|the_cpu_0|D_src1_reg[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[0]~13_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[0]~6_combout\);

-- Location: LCFF_X32_Y23_N7
\DUT|the_cpu_0|W_wr_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[0]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(0));

-- Location: LCCOMB_X32_Y23_N18
\DUT|the_cpu_0|D_src1_reg[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(0),
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|D_src1_reg[0]~6_combout\,
	datad => \DUT|the_cpu_0|W_wr_data\(0),
	combout => \DUT|the_cpu_0|D_src1_reg[0]~7_combout\);

-- Location: LCCOMB_X32_Y23_N12
\DUT|the_cpu_0|D_src1_reg[0]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datab => \DUT|the_cpu_0|E_alu_result\(0),
	datac => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datad => \DUT|the_cpu_0|D_src1_reg[0]~7_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[0]~8_combout\);

-- Location: LCFF_X32_Y23_N13
\DUT|the_cpu_0|E_src1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[0]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(0));

-- Location: LCCOMB_X32_Y23_N22
\DUT|the_cpu_0|M_src1[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src1\(0),
	combout => \DUT|the_cpu_0|M_src1[0]~feeder_combout\);

-- Location: LCFF_X32_Y23_N23
\DUT|the_cpu_0|M_src1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_src1[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_src1\(0));

-- Location: LCCOMB_X40_Y22_N0
\DUT|the_cpu_0|A_mul_src1_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_mul_stall~regout\,
	datad => \DUT|the_cpu_0|M_src1\(0),
	combout => \DUT|the_cpu_0|A_mul_src1_nxt[0]~0_combout\);

-- Location: LCCOMB_X38_Y23_N4
\DUT|the_cpu_0|A_mul_partial_prod[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT3\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[3]~feeder_combout\);

-- Location: LCFF_X38_Y23_N5
\DUT|the_cpu_0|A_mul_partial_prod[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(3));

-- Location: LCCOMB_X38_Y23_N26
\DUT|the_cpu_0|A_mul_partial_prod[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT4\,
	combout => \DUT|the_cpu_0|A_mul_partial_prod[4]~feeder_combout\);

-- Location: LCFF_X38_Y23_N27
\DUT|the_cpu_0|A_mul_partial_prod[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_partial_prod[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_partial_prod\(4));

-- Location: LCFF_X37_Y23_N9
\DUT|the_cpu_0|A_mul_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[4]~40_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(4));

-- Location: LCCOMB_X25_Y23_N16
\DUT|the_cpu_0|A_wr_data_unfiltered[4]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~39_combout\,
	datac => \DUT|the_cpu_0|A_mul_result\(4),
	datad => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~40_combout\);

-- Location: LCCOMB_X25_Y23_N26
\DUT|the_cpu_0|D_src2_reg[4]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~40_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(4),
	datad => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[4]~50_combout\);

-- Location: LCFF_X25_Y23_N17
\DUT|the_cpu_0|W_wr_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~40_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(4));

-- Location: LCCOMB_X25_Y23_N28
\DUT|the_cpu_0|D_src2_reg[4]~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[4]~50_combout\,
	datac => \DUT|the_cpu_0|W_wr_data\(4),
	datad => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \DUT|the_cpu_0|D_src2_reg[4]~51_combout\);

-- Location: LCCOMB_X25_Y23_N8
\DUT|the_cpu_0|E_src2[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datab => \DUT|the_cpu_0|E_alu_result\(4),
	datad => \DUT|the_cpu_0|D_src2_reg[4]~51_combout\,
	combout => \DUT|the_cpu_0|E_src2[4]~4_combout\);

-- Location: LCCOMB_X25_Y23_N14
\DUT|the_cpu_0|D_src2_imm[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_iw\(10),
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2_imm[4]~9_combout\);

-- Location: LCFF_X25_Y23_N9
\DUT|the_cpu_0|E_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[4]~4_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[4]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(4));

-- Location: LCCOMB_X25_Y23_N6
\DUT|the_cpu_0|Add17|auto_generated|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	datad => \DUT|the_cpu_0|E_src2\(4),
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~9_combout\);

-- Location: LCCOMB_X25_Y23_N18
\DUT|the_cpu_0|E_alu_result[4]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_extra_pc\(2),
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[5]~10_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	datad => \DUT|the_cpu_0|E_alu_result~0_combout\,
	combout => \DUT|the_cpu_0|E_alu_result[4]~22_combout\);

-- Location: LCCOMB_X25_Y23_N2
\DUT|the_cpu_0|E_alu_result[4]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[4]~21_combout\,
	datab => \DUT|the_cpu_0|E_alu_result[4]~22_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	combout => \DUT|the_cpu_0|E_alu_result\(4));

-- Location: LCFF_X25_Y23_N3
\DUT|the_cpu_0|M_alu_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(4));

-- Location: LCFF_X33_Y19_N29
\DUT|the_cpu_0|A_mem_baddr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(4));

-- Location: LCCOMB_X33_Y19_N28
\DUT|the_cpu_0|d_address_offset_field_nxt[2]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(4),
	datab => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	datac => \DUT|the_cpu_0|A_mem_baddr\(4),
	combout => \DUT|the_cpu_0|d_address_offset_field_nxt[2]~7_combout\);

-- Location: LCCOMB_X33_Y15_N8
\DUT|the_cpu_0|d_address_offset_field_nxt[2]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add14~0_combout\,
	datab => \DUT|the_cpu_0|d_address_offset_field_nxt[0]~12_combout\,
	datac => \DUT|the_cpu_0|av_addr_accepted~combout\,
	datad => \DUT|the_cpu_0|d_address_offset_field_nxt[2]~7_combout\,
	combout => \DUT|the_cpu_0|d_address_offset_field_nxt[2]~8_combout\);

-- Location: LCFF_X33_Y15_N9
\DUT|the_cpu_0|d_address_offset_field[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_offset_field_nxt[2]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|d_address_offset_field[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_offset_field\(2));

-- Location: LCCOMB_X40_Y13_N30
\DUT|the_cpu_0_data_master|r_2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_2~5_combout\ = (!\DUT|the_cpu_0|d_address_line_field\(0) & (\DUT|the_cpu_0|d_address_offset_field\(2) & (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & \DUT|the_cpu_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(2),
	datac => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0_data_master|r_2~5_combout\);

-- Location: LCCOMB_X40_Y14_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~125_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~92_combout\ & (!\DUT|the_cpu_0_data_master|r_2~5_combout\ & !\DUT|the_cpu_0_data_master|r_3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~92_combout\,
	datab => \DUT|the_cpu_0_data_master|r_2~5_combout\,
	datac => \DUT|the_cpu_0_data_master|r_3~1_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~125_combout\);

-- Location: LCCOMB_X36_Y15_N28
\DUT|the_cpu_0_data_master|dbs_8_reg_segment_2[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|dbs_8_reg_segment_2[0]~0_combout\ = (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0) & (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & ((\DUT|the_cpu_0_data_master|pre_dbs_count_enable~3_combout\) # 
-- (!\DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0),
	datab => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~3_combout\,
	datac => \DUT|the_cpu_0_data_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_2[0]~0_combout\);

-- Location: LCCOMB_X38_Y15_N26
\DUT|the_cpu_0_data_master|dbs_8_reg_segment_2[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|dbs_8_reg_segment_2[0]~1_combout\ = (\DUT|the_cpu_0_data_master|dbs_8_reg_segment_2[0]~0_combout\ & (\DUT|the_nios_system_clock_2|slave_readdata\(0))) # (!\DUT|the_cpu_0_data_master|dbs_8_reg_segment_2[0]~0_combout\ & 
-- ((\DUT|the_cpu_0_data_master|dbs_8_reg_segment_2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_2|slave_readdata\(0),
	datab => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_2[0]~0_combout\,
	datac => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_2\(0),
	combout => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_2[0]~1_combout\);

-- Location: LCFF_X38_Y15_N27
\DUT|the_cpu_0_data_master|dbs_8_reg_segment_2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_2[0]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_2\(0));

-- Location: LCCOMB_X38_Y15_N28
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~126_combout\ = (\DUT|the_leds|readdata\(16) & ((\DUT|the_cpu_0_data_master|dbs_8_reg_segment_2\(0)) # ((!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\)))) # 
-- (!\DUT|the_leds|readdata\(16) & (!\DUT|the_cpu_0_data_master|r_2~6_combout\ & ((\DUT|the_cpu_0_data_master|dbs_8_reg_segment_2\(0)) # (!\DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_leds|readdata\(16),
	datab => \DUT|the_cpu_0_data_master|dbs_8_reg_segment_2\(0),
	datac => \DUT|the_nios_system_clock_2_in|nios_system_clock_2_in_in_a_read_cycle~0_combout\,
	datad => \DUT|the_cpu_0_data_master|r_2~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~126_combout\);

-- Location: LCFF_X42_Y15_N25
\DUT|the_nios_system_clock_1|slave_readdata_p1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(0),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata_p1\(0));

-- Location: LCFF_X38_Y15_N15
\DUT|the_nios_system_clock_1|slave_readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_readdata_p1\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_readdata\(0));

-- Location: LCCOMB_X38_Y15_N14
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~127_combout\ = (\DUT|the_jtag_uart_0|Add1~8_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~126_combout\ & ((\DUT|the_nios_system_clock_1|slave_readdata\(0)) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|Add1~8_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~126_combout\,
	datac => \DUT|the_nios_system_clock_1|slave_readdata\(0),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~127_combout\);

-- Location: LCCOMB_X44_Y15_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(16) = (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~125_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~127_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~12_combout\) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~12_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[24]~125_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~127_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~95_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(16));

-- Location: LCFF_X44_Y15_N9
\DUT|the_cpu_0|d_readdata_d1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_readdata_d1\(16));

-- Location: LCCOMB_X36_Y19_N10
\DUT|the_cpu_0|A_slow_inst_result[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_readdata_d1\(0),
	datab => \DUT|the_cpu_0|d_readdata_d1\(16),
	datad => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	combout => \DUT|the_cpu_0|A_slow_inst_result[0]~1_combout\);

-- Location: LCFF_X36_Y19_N11
\DUT|the_cpu_0|A_slow_inst_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[0]~1_combout\,
	sdata => \DUT|the_cpu_0|A_slow_inst_result[8]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_sh8~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(0));

-- Location: LCCOMB_X36_Y20_N6
\DUT|the_cpu_0|A_wr_data_unfiltered[4]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_ld_align_sh8~regout\,
	datac => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datad => \DUT|the_cpu_0|A_slow_inst_sel~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\);

-- Location: LCCOMB_X29_Y20_N24
\DUT|the_cpu_0|M_inst_result[16]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(16),
	datac => \DUT|the_cpu_0|M_alu_result\(16),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[16]~8_combout\);

-- Location: LCFF_X29_Y20_N25
\DUT|the_cpu_0|A_inst_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[16]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(16));

-- Location: LCCOMB_X33_Y23_N24
\DUT|the_cpu_0|A_wr_data_unfiltered[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[0]~10_combout\,
	datab => \DUT|the_cpu_0|A_slow_inst_result\(0),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[4]~1_combout\,
	datad => \DUT|the_cpu_0|A_inst_result\(16),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[0]~11_combout\);

-- Location: LCCOMB_X36_Y23_N22
\DUT|the_cpu_0|A_wr_data_unfiltered[0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_result\(0),
	datab => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[0]~11_combout\,
	datad => \DUT|the_cpu_0|A_ctrl_shift_rot~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[0]~12_combout\);

-- Location: LCFF_X37_Y23_N1
\DUT|the_cpu_0|A_mul_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[0]~32_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(0));

-- Location: LCCOMB_X32_Y23_N6
\DUT|the_cpu_0|A_wr_data_unfiltered[0]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[0]~12_combout\,
	datac => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(0),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[0]~13_combout\);

-- Location: LCCOMB_X29_Y23_N2
\DUT|the_cpu_0|D_src2_reg[3]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datab => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[3]~44_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[3]~52_combout\);

-- Location: LCFF_X29_Y23_N25
\DUT|the_cpu_0|W_wr_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[3]~44_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(3));

-- Location: LCCOMB_X29_Y23_N12
\DUT|the_cpu_0|D_src2_reg[3]~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[3]~52_combout\,
	datac => \DUT|the_cpu_0|W_wr_data\(3),
	datad => \DUT|the_cpu_0|M_alu_result\(3),
	combout => \DUT|the_cpu_0|D_src2_reg[3]~53_combout\);

-- Location: LCCOMB_X29_Y23_N0
\DUT|the_cpu_0|E_src2[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(3),
	datab => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[3]~53_combout\,
	combout => \DUT|the_cpu_0|E_src2[3]~3_combout\);

-- Location: LCCOMB_X29_Y23_N14
\DUT|the_cpu_0|D_src2_imm[3]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_iw\(9),
	datad => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	combout => \DUT|the_cpu_0|D_src2_imm[3]~10_combout\);

-- Location: LCFF_X29_Y23_N1
\DUT|the_cpu_0|E_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[3]~3_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[3]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(3));

-- Location: LCCOMB_X29_Y23_N20
\DUT|the_cpu_0|E_logic_result[3]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(3),
	datab => \DUT|the_cpu_0|E_src2\(3),
	datac => \DUT|the_cpu_0|E_logic_op\(1),
	datad => \DUT|the_cpu_0|E_logic_op\(0),
	combout => \DUT|the_cpu_0|E_logic_result[3]~22_combout\);

-- Location: LCCOMB_X29_Y23_N18
\DUT|the_cpu_0|E_alu_result[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result[3]~23_combout\,
	datac => \DUT|the_cpu_0|E_logic_result[3]~22_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	combout => \DUT|the_cpu_0|E_alu_result\(3));

-- Location: LCFF_X29_Y23_N19
\DUT|the_cpu_0|M_alu_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(3));

-- Location: LCCOMB_X30_Y19_N6
\DUT|the_cpu_0|M_valid_mem_d1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_ld_st~regout\,
	datac => \DUT|the_cpu_0|M_valid_from_E~regout\,
	combout => \DUT|the_cpu_0|M_valid_mem_d1~0_combout\);

-- Location: LCFF_X30_Y19_N7
\DUT|the_cpu_0|M_valid_mem_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_valid_mem_d1~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_valid_mem_d1~regout\);

-- Location: LCCOMB_X30_Y19_N26
\DUT|the_cpu_0|A_dc_fill_need_extra_stall_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_A_dc_line_match_d1~regout\,
	datab => \DUT|the_cpu_0|M_alu_result\(3),
	datac => \DUT|the_cpu_0|M_alu_result\(4),
	datad => \DUT|the_cpu_0|M_valid_mem_d1~regout\,
	combout => \DUT|the_cpu_0|A_dc_fill_need_extra_stall_nxt~0_combout\);

-- Location: LCCOMB_X35_Y19_N18
\DUT|the_cpu_0|A_dc_fill_need_extra_stall_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_dc_fill_need_extra_stall_nxt~0_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(2),
	combout => \DUT|the_cpu_0|A_dc_fill_need_extra_stall_nxt~combout\);

-- Location: LCFF_X35_Y19_N19
\DUT|the_cpu_0|A_dc_fill_need_extra_stall\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_fill_need_extra_stall_nxt~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_fill_need_extra_stall~regout\);

-- Location: LCCOMB_X35_Y19_N8
\DUT|the_cpu_0|A_ld_bypass_done\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_rd_data_cnt\(3),
	datad => \DUT|the_cpu_0|d_readdatavalid_d1~regout\,
	combout => \DUT|the_cpu_0|A_ld_bypass_done~combout\);

-- Location: LCFF_X35_Y19_N9
\DUT|the_cpu_0|A_dc_rd_last_transfer_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_ld_bypass_done~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_rd_last_transfer_d1~regout\);

-- Location: LCCOMB_X35_Y19_N4
\DUT|the_cpu_0|A_dc_fill_done~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_rd_data_cnt\(3),
	datab => \DUT|the_cpu_0|A_dc_fill_need_extra_stall~regout\,
	datac => \DUT|the_cpu_0|A_dc_rd_last_transfer_d1~regout\,
	datad => \DUT|the_cpu_0|d_readdatavalid_d1~regout\,
	combout => \DUT|the_cpu_0|A_dc_fill_done~0_combout\);

-- Location: LCCOMB_X35_Y19_N26
\DUT|the_cpu_0|A_dc_fill_active_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_fill_done~0_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|A_dc_fill_starting~0_combout\,
	combout => \DUT|the_cpu_0|A_dc_fill_active_nxt~0_combout\);

-- Location: LCFF_X35_Y19_N27
\DUT|the_cpu_0|A_dc_fill_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_fill_active_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_fill_active~regout\);

-- Location: LCCOMB_X34_Y19_N8
\DUT|the_cpu_0|d_address_tag_field_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_dc_fill_starting~0_combout\,
	datac => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\);

-- Location: LCCOMB_X29_Y16_N0
\DUT|the_cpu_0|d_address_line_field[4]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_baddr\(9),
	datab => \DUT|the_cpu_0|M_alu_result\(9),
	datad => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_address_line_field[4]~1_combout\);

-- Location: LCFF_X27_Y19_N21
\DUT|the_cpu_0|A_dc_wb_line[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|A_mem_baddr\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_line\(4));

-- Location: LCFF_X29_Y16_N1
\DUT|the_cpu_0|d_address_line_field[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_line_field[4]~1_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_line\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_line_field\(4));

-- Location: LCCOMB_X29_Y15_N12
\DUT|the_cpu_0|d_address_tag_field[0]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(11),
	datab => \DUT|the_cpu_0|A_mem_baddr\(11),
	datad => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_address_tag_field[0]~13_combout\);

-- Location: LCFF_X29_Y19_N27
\DUT|the_cpu_0|A_dc_actual_tag[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(0));

-- Location: LCCOMB_X29_Y15_N20
\DUT|the_cpu_0|A_dc_wb_tag[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_actual_tag\(0),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[0]~feeder_combout\);

-- Location: LCFF_X29_Y15_N21
\DUT|the_cpu_0|A_dc_wb_tag[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(0));

-- Location: LCFF_X29_Y15_N13
\DUT|the_cpu_0|d_address_tag_field[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[0]~13_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(0));

-- Location: LCCOMB_X35_Y15_N2
\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0_combout\ = (!\DUT|the_cpu_0|d_address_line_field\(3) & (!\DUT|the_cpu_0|d_address_line_field\(4) & (!\DUT|the_cpu_0|d_address_tag_field\(0) & 
-- !\DUT|the_cpu_0|d_address_line_field\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(3),
	datab => \DUT|the_cpu_0|d_address_line_field\(4),
	datac => \DUT|the_cpu_0|d_address_tag_field\(0),
	datad => \DUT|the_cpu_0|d_address_line_field\(5),
	combout => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0_combout\);

-- Location: LCCOMB_X35_Y15_N14
\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~6_combout\ = (\DUT|the_cpu_0|d_address_tag_field\(13) & (\DUT|the_cpu_0|d_address_tag_field\(1) & 
-- \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field\(13),
	datac => \DUT|the_cpu_0|d_address_tag_field\(1),
	datad => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~0_combout\,
	combout => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~6_combout\);

-- Location: LCCOMB_X36_Y17_N2
\DUT|the_cpu_0|d_address_byte_field_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(1),
	datab => \DUT|the_cpu_0|A_mem_baddr\(1),
	datac => \DUT|the_cpu_0|d_address_byte_field_nxt~0_combout\,
	datad => \DUT|the_cpu_0|A_mem_bypass_pending~combout\,
	combout => \DUT|the_cpu_0|d_address_byte_field_nxt[1]~1_combout\);

-- Location: LCFF_X36_Y17_N3
\DUT|the_cpu_0|d_address_byte_field[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_byte_field_nxt[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_byte_field\(1));

-- Location: LCCOMB_X41_Y13_N12
\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~3_combout\ = (!\DUT|the_cpu_0|d_address_offset_field\(0) & (!\DUT|the_cpu_0|d_address_offset_field\(1) & (!\DUT|the_cpu_0|d_address_offset_field\(2) & 
-- !\DUT|the_cpu_0|d_address_line_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_offset_field\(0),
	datab => \DUT|the_cpu_0|d_address_offset_field\(1),
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	datad => \DUT|the_cpu_0|d_address_line_field\(0),
	combout => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~3_combout\);

-- Location: LCCOMB_X35_Y15_N10
\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~4_combout\ = (!\DUT|the_cpu_0|d_address_line_field\(2) & (\DUT|the_cpu_0|d_address_line_field\(1) & (!\DUT|the_cpu_0|d_address_byte_field\(1) & 
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(2),
	datab => \DUT|the_cpu_0|d_address_line_field\(1),
	datac => \DUT|the_cpu_0|d_address_byte_field\(1),
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~3_combout\,
	combout => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~4_combout\);

-- Location: LCCOMB_X35_Y15_N28
\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\ & (\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\ 
-- & (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~6_combout\ & \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datab => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\,
	datac => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~6_combout\,
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~4_combout\,
	combout => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\);

-- Location: LCCOMB_X36_Y15_N18
\DUT|the_cpu_0_data_master|r_2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_2~3_combout\ = ((\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0) & \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1))) # 
-- (!\DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(0),
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_requests_nios_system_clock_2_in~combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_cpu_0_data_master|r_2~3_combout\);

-- Location: LCCOMB_X36_Y15_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~9_combout\ = (\DUT|the_nios_system_clock_1|slave_FSM|Selector2~0_combout\ & (!\DUT|the_nios_system_clock_1|slave_FSM|Selector3~1_combout\ & ((\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1))))) 
-- # (!\DUT|the_nios_system_clock_1|slave_FSM|Selector2~0_combout\ & (((!\DUT|the_nios_system_clock_1|slave_FSM|Selector3~1_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1))) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|slave_FSM|Selector2~0_combout\,
	datab => \DUT|the_nios_system_clock_1|slave_FSM|Selector3~1_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~80_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~9_combout\);

-- Location: LCCOMB_X36_Y15_N20
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~10_combout\ = (\DUT|the_cpu_0_data_master|r_2~2_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_run~9_combout\ & ((\DUT|the_cpu_0_data_master|r_2~3_combout\) # 
-- (\DUT|the_nios_system_clock_2_in|cpu_0_data_master_granted_nios_system_clock_2_in~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|r_2~2_combout\,
	datab => \DUT|the_cpu_0_data_master|r_2~3_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~9_combout\,
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_granted_nios_system_clock_2_in~0_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~10_combout\);

-- Location: LCCOMB_X36_Y13_N8
\DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\ = (!\DUT|the_cpu_0|d_address_line_field\(0) & !\DUT|the_cpu_0|d_address_offset_field\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	combout => \DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\);

-- Location: LCFF_X36_Y13_N11
\DUT|the_leds_s1|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_leds_s1|leds_s1_waits_for_read~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds_s1|d1_reasons_to_wait~regout\);

-- Location: LCCOMB_X36_Y13_N10
\DUT|the_leds_s1|leds_s1_waits_for_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_leds_s1|leds_s1_waits_for_read~0_combout\ = (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & (\DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\ & (!\DUT|the_leds_s1|d1_reasons_to_wait~regout\ 
-- & \DUT|the_cpu_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datab => \DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\,
	datac => \DUT|the_leds_s1|d1_reasons_to_wait~regout\,
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_leds_s1|leds_s1_waits_for_read~0_combout\);

-- Location: LCCOMB_X36_Y16_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~6_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1)) # ((!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0) & 
-- !\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~6_combout\);

-- Location: LCCOMB_X36_Y16_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~7_combout\ = (!\DUT|the_leds_s1|leds_s1_waits_for_read~0_combout\ & (!\DUT|the_jtag_uart_0|av_waitrequest~0_combout\ & ((\DUT|the_cpu_0_data_master|cpu_0_data_master_run~6_combout\) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datab => \DUT|the_leds_s1|leds_s1_waits_for_read~0_combout\,
	datac => \DUT|the_jtag_uart_0|av_waitrequest~0_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~6_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~7_combout\);

-- Location: LCCOMB_X35_Y13_N8
\DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\ = (\DUT|the_cpu_0|d_address_line_field\(0) & !\DUT|the_cpu_0|d_address_offset_field\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_address_line_field\(0),
	datac => \DUT|the_cpu_0|d_address_offset_field\(2),
	combout => \DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\);

-- Location: LCCOMB_X35_Y13_N16
\DUT|the_HEX6_s1|HEX6_s1_waits_for_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX6_s1|HEX6_s1_waits_for_read~0_combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\ & (!\DUT|the_HEX6_s1|d1_reasons_to_wait~regout\ & 
-- \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\,
	datac => \DUT|the_HEX6_s1|d1_reasons_to_wait~regout\,
	datad => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	combout => \DUT|the_HEX6_s1|HEX6_s1_waits_for_read~0_combout\);

-- Location: LCFF_X35_Y13_N17
\DUT|the_HEX6_s1|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_HEX6_s1|HEX6_s1_waits_for_read~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX6_s1|d1_reasons_to_wait~regout\);

-- Location: LCCOMB_X36_Y13_N14
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~14_combout\ = (\DUT|the_HEX5_s1|d1_reasons_to_wait~regout\ & ((\DUT|the_HEX6_s1|d1_reasons_to_wait~regout\) # ((!\DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\)))) # 
-- (!\DUT|the_HEX5_s1|d1_reasons_to_wait~regout\ & (!\DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\ & ((\DUT|the_HEX6_s1|d1_reasons_to_wait~regout\) # (!\DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_HEX5_s1|d1_reasons_to_wait~regout\,
	datab => \DUT|the_HEX6_s1|d1_reasons_to_wait~regout\,
	datac => \DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\,
	datad => \DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~14_combout\);

-- Location: LCCOMB_X36_Y13_N0
\DUT|the_HEX4_s1|HEX4_s1_waits_for_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX4_s1|HEX4_s1_waits_for_read~0_combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\ & (!\DUT|the_HEX4_s1|d1_reasons_to_wait~regout\ & 
-- \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\,
	datac => \DUT|the_HEX4_s1|d1_reasons_to_wait~regout\,
	datad => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	combout => \DUT|the_HEX4_s1|HEX4_s1_waits_for_read~0_combout\);

-- Location: LCFF_X36_Y13_N1
\DUT|the_HEX4_s1|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_HEX4_s1|HEX4_s1_waits_for_read~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX4_s1|d1_reasons_to_wait~regout\);

-- Location: LCCOMB_X36_Y13_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~13_combout\ = (\DUT|the_HEX7_s1|d1_reasons_to_wait~regout\ & (((\DUT|the_HEX4_s1|d1_reasons_to_wait~regout\) # (!\DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\)))) # 
-- (!\DUT|the_HEX7_s1|d1_reasons_to_wait~regout\ & (!\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\ & ((\DUT|the_HEX4_s1|d1_reasons_to_wait~regout\) # 
-- (!\DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_HEX7_s1|d1_reasons_to_wait~regout\,
	datab => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~3_combout\,
	datac => \DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\,
	datad => \DUT|the_HEX4_s1|d1_reasons_to_wait~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~13_combout\);

-- Location: LCCOMB_X36_Y13_N16
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~15_combout\ = (((\DUT|the_cpu_0_data_master|cpu_0_data_master_run~14_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_run~13_combout\)) # 
-- (!\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\)) # (!\DUT|the_cpu_0|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~2_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~14_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~13_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~15_combout\);

-- Location: LCCOMB_X37_Y16_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~11_combout\ = ((!\DUT|the_cpu_0_data_master|r_1~4_combout\ & ((\DUT|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\) # (!\DUT|the_cpu_0|d_read~regout\)))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_cpu_0_data_master|r_1~4_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~11_combout\);

-- Location: LCFF_X40_Y13_N17
\DUT|the_lcd_0_control_slave|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|r_2~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\);

-- Location: LCCOMB_X40_Y13_N12
\DUT|the_lcd_0_control_slave|cpu_0_data_master_requests_lcd_0_control_slave~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|cpu_0_data_master_requests_lcd_0_control_slave~0_combout\ = (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & (!\DUT|the_cpu_0|d_address_offset_field\(2) & 
-- \DUT|the_cpu_0|d_address_line_field\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datab => \DUT|the_cpu_0|d_address_offset_field\(2),
	datac => \DUT|the_cpu_0|d_address_line_field\(0),
	combout => \DUT|the_lcd_0_control_slave|cpu_0_data_master_requests_lcd_0_control_slave~0_combout\);

-- Location: LCCOMB_X40_Y13_N10
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\ = (\DUT|the_lcd_0_control_slave|Equal1~1_combout\ & (((\DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\) # 
-- (!\DUT|the_lcd_0_control_slave|cpu_0_data_master_requests_lcd_0_control_slave~0_combout\)) # (!\DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_lcd_0_control_slave|Equal1~1_combout\,
	datab => \DUT|the_HEX7_s1|cpu_0_data_master_requests_HEX7_s1~0_combout\,
	datac => \DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\,
	datad => \DUT|the_lcd_0_control_slave|cpu_0_data_master_requests_lcd_0_control_slave~0_combout\,
	combout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\);

-- Location: LCCOMB_X40_Y12_N2
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[3]~4_combout\ = (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\ & (\DUT|the_lcd_0_control_slave|Add0~6_combout\)) # 
-- (!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\ & (((\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\ & !\DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_lcd_0_control_slave|Add0~6_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\,
	datac => \DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\,
	datad => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\,
	combout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[3]~4_combout\);

-- Location: LCFF_X40_Y12_N3
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[3]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(3));

-- Location: LCCOMB_X40_Y12_N16
\DUT|the_lcd_0_control_slave|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|Add0~0_combout\ = \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(0) $ (VCC)
-- \DUT|the_lcd_0_control_slave|Add0~1\ = CARRY(\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(0),
	datad => VCC,
	combout => \DUT|the_lcd_0_control_slave|Add0~0_combout\,
	cout => \DUT|the_lcd_0_control_slave|Add0~1\);

-- Location: LCCOMB_X40_Y13_N28
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~1_combout\ = (\DUT|the_lcd_0_control_slave|cpu_0_data_master_requests_lcd_0_control_slave~0_combout\ & (\DUT|the_cpu_0|d_write~regout\ & 
-- (!\DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\ & !\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_lcd_0_control_slave|cpu_0_data_master_requests_lcd_0_control_slave~0_combout\,
	datab => \DUT|the_cpu_0|d_write~regout\,
	datac => \DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\,
	datad => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\,
	combout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~1_combout\);

-- Location: LCCOMB_X41_Y12_N6
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~2_combout\ = (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~1_combout\ & ((\DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\) # 
-- (!\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\,
	datac => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~1_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\,
	combout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~2_combout\);

-- Location: LCCOMB_X40_Y12_N8
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[0]~3_combout\ = (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~2_combout\) # ((\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\ & 
-- \DUT|the_lcd_0_control_slave|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\,
	datac => \DUT|the_lcd_0_control_slave|Add0~0_combout\,
	datad => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~2_combout\,
	combout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[0]~3_combout\);

-- Location: LCFF_X40_Y12_N9
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[0]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(0));

-- Location: LCCOMB_X40_Y12_N30
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[4]~7_combout\ = (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\ & (\DUT|the_lcd_0_control_slave|Add0~8_combout\)) # 
-- (!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\ & (((\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\ & !\DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_lcd_0_control_slave|Add0~8_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~196_combout\,
	datac => \DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\,
	datad => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\,
	combout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[4]~7_combout\);

-- Location: LCFF_X40_Y12_N31
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[4]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4));

-- Location: LCCOMB_X40_Y12_N18
\DUT|the_lcd_0_control_slave|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|Add0~2_combout\ = (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(1) & (\DUT|the_lcd_0_control_slave|Add0~1\ & VCC)) # (!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(1) & 
-- (!\DUT|the_lcd_0_control_slave|Add0~1\))
-- \DUT|the_lcd_0_control_slave|Add0~3\ = CARRY((!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(1) & !\DUT|the_lcd_0_control_slave|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(1),
	datad => VCC,
	cin => \DUT|the_lcd_0_control_slave|Add0~1\,
	combout => \DUT|the_lcd_0_control_slave|Add0~2_combout\,
	cout => \DUT|the_lcd_0_control_slave|Add0~3\);

-- Location: LCCOMB_X41_Y12_N0
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[1]~0_combout\ = (\DUT|the_lcd_0_control_slave|Add0~2_combout\ & \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_lcd_0_control_slave|Add0~2_combout\,
	datac => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\,
	combout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[1]~0_combout\);

-- Location: LCFF_X41_Y12_N1
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[1]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(1));

-- Location: LCCOMB_X40_Y12_N20
\DUT|the_lcd_0_control_slave|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|Add0~4_combout\ = (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(2) & ((GND) # (!\DUT|the_lcd_0_control_slave|Add0~3\))) # (!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(2) & 
-- (\DUT|the_lcd_0_control_slave|Add0~3\ $ (GND)))
-- \DUT|the_lcd_0_control_slave|Add0~5\ = CARRY((\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(2)) # (!\DUT|the_lcd_0_control_slave|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(2),
	datad => VCC,
	cin => \DUT|the_lcd_0_control_slave|Add0~3\,
	combout => \DUT|the_lcd_0_control_slave|Add0~4_combout\,
	cout => \DUT|the_lcd_0_control_slave|Add0~5\);

-- Location: LCCOMB_X41_Y12_N18
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[2]~5_combout\ = (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~2_combout\) # ((\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\ & 
-- \DUT|the_lcd_0_control_slave|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\,
	datab => \DUT|the_lcd_0_control_slave|Add0~4_combout\,
	datad => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~2_combout\,
	combout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[2]~5_combout\);

-- Location: LCFF_X41_Y12_N19
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[2]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(2));

-- Location: LCCOMB_X40_Y12_N28
\DUT|the_lcd_0_control_slave|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|Equal1~0_combout\ = (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(5)) # ((\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4)) # 
-- ((\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(1)) # (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(5),
	datab => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4),
	datac => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(1),
	datad => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(2),
	combout => \DUT|the_lcd_0_control_slave|Equal1~0_combout\);

-- Location: LCCOMB_X40_Y12_N14
\DUT|the_lcd_0_control_slave|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|Equal1~1_combout\ = (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(3)) # ((\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(0)) # (\DUT|the_lcd_0_control_slave|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(3),
	datac => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(0),
	datad => \DUT|the_lcd_0_control_slave|Equal1~0_combout\,
	combout => \DUT|the_lcd_0_control_slave|Equal1~1_combout\);

-- Location: LCCOMB_X40_Y13_N16
\DUT|the_cpu_0_data_master|r_2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|r_2~4_combout\ = (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & (\DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\ & ((\DUT|the_lcd_0_control_slave|Equal1~1_combout\) # 
-- (!\DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datab => \DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\,
	datac => \DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\,
	datad => \DUT|the_lcd_0_control_slave|Equal1~1_combout\,
	combout => \DUT|the_cpu_0_data_master|r_2~4_combout\);

-- Location: LCCOMB_X40_Y13_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~12_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_run~11_combout\ & (((!\DUT|the_cpu_0|d_read~regout\ & !\DUT|the_cpu_0|d_write~regout\)) # (!\DUT|the_cpu_0_data_master|r_2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~11_combout\,
	datac => \DUT|the_cpu_0_data_master|r_2~4_combout\,
	datad => \DUT|the_cpu_0|d_write~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~12_combout\);

-- Location: LCCOMB_X36_Y13_N18
\DUT|the_HEX1_s1|HEX1_s1_waits_for_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_HEX1_s1|HEX1_s1_waits_for_read~0_combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\ & (!\DUT|the_HEX1_s1|d1_reasons_to_wait~regout\ & 
-- \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\,
	datac => \DUT|the_HEX1_s1|d1_reasons_to_wait~regout\,
	datad => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	combout => \DUT|the_HEX1_s1|HEX1_s1_waits_for_read~0_combout\);

-- Location: LCFF_X36_Y13_N19
\DUT|the_HEX1_s1|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_HEX1_s1|HEX1_s1_waits_for_read~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX1_s1|d1_reasons_to_wait~regout\);

-- Location: LCCOMB_X36_Y13_N30
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~16_combout\ = (\DUT|the_HEX0_s1|d1_reasons_to_wait~regout\ & (((\DUT|the_HEX1_s1|d1_reasons_to_wait~regout\) # (!\DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\)))) # 
-- (!\DUT|the_HEX0_s1|d1_reasons_to_wait~regout\ & (!\DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\ & ((\DUT|the_HEX1_s1|d1_reasons_to_wait~regout\) # (!\DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_HEX0_s1|d1_reasons_to_wait~regout\,
	datab => \DUT|the_leds_s1|cpu_0_data_master_requests_leds_s1~2_combout\,
	datac => \DUT|the_keys_s1|cpu_0_data_master_requests_keys_s1~0_combout\,
	datad => \DUT|the_HEX1_s1|d1_reasons_to_wait~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~16_combout\);

-- Location: LCCOMB_X36_Y13_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~18_combout\ = (((\DUT|the_cpu_0_data_master|cpu_0_data_master_run~17_combout\ & \DUT|the_cpu_0_data_master|cpu_0_data_master_run~16_combout\)) # (!\DUT|the_cpu_0|d_read~regout\)) # 
-- (!\DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~17_combout\,
	datab => \DUT|the_HEX3_s1|cpu_0_data_master_requests_HEX3_s1~1_combout\,
	datac => \DUT|the_cpu_0|d_read~regout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~16_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~18_combout\);

-- Location: LCCOMB_X37_Y13_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~19_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_run~23_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_run~15_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_run~12_combout\ & 
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~23_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~15_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~12_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~18_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~19_combout\);

-- Location: LCCOMB_X36_Y16_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_run~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_run~8_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_run~10_combout\ & (\DUT|the_cpu_0_data_master|cpu_0_data_master_run~7_combout\ & 
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_run~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~8_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~10_combout\,
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~7_combout\,
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~19_combout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\);

-- Location: LCCOMB_X32_Y15_N4
\DUT|the_cpu_0|d_write_nxt~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_write_nxt~4_combout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_cpu_0|A_dc_wr_data_cnt\(3),
	combout => \DUT|the_cpu_0|d_write_nxt~3_combout\);

-- Location: LCFF_X32_Y15_N5
\DUT|the_cpu_0|d_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_write_nxt~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_write~regout\);

-- Location: LCCOMB_X41_Y18_N22
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|hbreak_enabled~regout\,
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~0_combout\);

-- Location: LCCOMB_X44_Y16_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: LCFF_X44_Y16_N15
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable\(2));

-- Location: LCCOMB_X44_Y16_N12
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & 
-- (((!\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal1~0_combout\) # (!\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable\(2))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable\(2),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\);

-- Location: LCCOMB_X40_Y15_N6
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[25]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[25]~17_combout\ = (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~9_combout\ & ((\DUT|the_nios_system_clock_0|slave_readdata\(9)) # 
-- ((!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~9_combout\ & (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- ((\DUT|the_nios_system_clock_0|slave_readdata\(9)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~9_combout\,
	datab => \DUT|the_nios_system_clock_0|slave_readdata\(9),
	datac => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[25]~17_combout\);

-- Location: LCFF_X40_Y15_N7
\DUT|the_cpu_0|i_readdata_d1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[25]~17_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(25));

-- Location: LCCOMB_X25_Y18_N26
\DUT|the_cpu_0|F_iw[25]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \DUT|the_cpu_0|F_iw[25]~30_combout\);

-- Location: LCFF_X25_Y18_N27
\DUT|the_cpu_0|D_iw[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[25]~30_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(25));

-- Location: LCCOMB_X25_Y18_N14
\DUT|the_cpu_0|D_dst_regnum[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(20),
	datab => \DUT|the_cpu_0|D_dst_regnum[4]~2_combout\,
	datac => \DUT|the_cpu_0|D_iw\(25),
	datad => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	combout => \DUT|the_cpu_0|D_dst_regnum[3]~4_combout\);

-- Location: LCFF_X25_Y18_N15
\DUT|the_cpu_0|E_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_dst_regnum[3]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_dst_regnum\(3));

-- Location: LCFF_X24_Y18_N1
\DUT|the_cpu_0|M_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_dst_regnum\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_dst_regnum\(3));

-- Location: LCFF_X23_Y18_N5
\DUT|the_cpu_0|A_dst_regnum_from_M[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_dst_regnum\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dst_regnum_from_M\(3));

-- Location: LCCOMB_X23_Y18_N26
\DUT|the_cpu_0|A_regnum_b_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datab => \DUT|the_cpu_0|A_dst_regnum_from_M\(3),
	datac => \DUT|the_cpu_0|A_dst_regnum_from_M\(2),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \DUT|the_cpu_0|A_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X29_Y19_N20
\DUT|the_cpu_0|A_regnum_b_cmp_F~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_wr_dst_reg_from_M~regout\,
	datac => \DUT|the_cpu_0|A_dst_regnum_from_M\(4),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \DUT|the_cpu_0|A_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X23_Y16_N24
\DUT|the_cpu_0|A_regnum_b_cmp_F~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_regnum_b_cmp_F~0_combout\,
	datab => \DUT|the_cpu_0|A_regnum_b_cmp_F~1_combout\,
	datad => \DUT|the_cpu_0|A_regnum_b_cmp_F~2_combout\,
	combout => \DUT|the_cpu_0|A_regnum_b_cmp_F~3_combout\);

-- Location: LCCOMB_X24_Y18_N0
\DUT|the_cpu_0|M_regnum_b_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_dst_regnum\(2),
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \DUT|the_cpu_0|M_dst_regnum\(3),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \DUT|the_cpu_0|M_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X24_Y18_N4
\DUT|the_cpu_0|M_regnum_b_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datab => \DUT|the_cpu_0|M_dst_regnum\(0),
	datac => \DUT|the_cpu_0|M_dst_regnum\(1),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \DUT|the_cpu_0|M_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X24_Y20_N12
\DUT|the_cpu_0|M_regnum_b_cmp_F~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_regnum_b_cmp_F~2_combout\,
	datab => \DUT|the_cpu_0|M_regnum_b_cmp_F~1_combout\,
	datad => \DUT|the_cpu_0|M_regnum_b_cmp_F~0_combout\,
	combout => \DUT|the_cpu_0|M_regnum_b_cmp_F~3_combout\);

-- Location: LCFF_X24_Y20_N13
\DUT|the_cpu_0|A_regnum_b_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_regnum_b_cmp_F~3_combout\,
	sdata => \DUT|the_cpu_0|M_regnum_b_cmp_D~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_F_stall~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_regnum_b_cmp_D~regout\);

-- Location: LCFF_X23_Y16_N25
\DUT|the_cpu_0|W_regnum_b_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_regnum_b_cmp_F~3_combout\,
	sdata => \DUT|the_cpu_0|A_regnum_b_cmp_D~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_regnum_b_cmp_D~regout\);

-- Location: LCCOMB_X24_Y20_N26
\DUT|the_cpu_0|D_src2_reg[21]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_regnum_b_cmp_D~regout\,
	datab => \DUT|the_cpu_0|W_regnum_b_cmp_D~regout\,
	datac => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	datad => \DUT|the_cpu_0|A_regnum_b_cmp_D~regout\,
	combout => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\);

-- Location: LCCOMB_X24_Y20_N24
\DUT|the_cpu_0|D_src2_reg[31]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~48_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[31]~54_combout\);

-- Location: LCFF_X24_Y20_N19
\DUT|the_cpu_0|M_alu_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(31),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(31));

-- Location: LCCOMB_X24_Y20_N10
\DUT|the_cpu_0|D_src2_reg[31]~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(31),
	datab => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datac => \DUT|the_cpu_0|D_src2_reg[31]~54_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(31),
	combout => \DUT|the_cpu_0|D_src2_reg[31]~55_combout\);

-- Location: LCCOMB_X29_Y22_N16
\DUT|the_cpu_0|E_src2[31]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(31),
	datab => \DUT|the_cpu_0|D_src2_reg[31]~55_combout\,
	datad => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	combout => \DUT|the_cpu_0|E_src2[31]~16_combout\);

-- Location: LCFF_X29_Y22_N17
\DUT|the_cpu_0|E_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[31]~16_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[30]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(31));

-- Location: LCCOMB_X31_Y21_N26
\DUT|the_cpu_0|Add17|auto_generated|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_ctrl_alu_signed_comparison~regout\,
	datac => \DUT|the_cpu_0|E_src2\(31),
	datad => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~11_combout\);

-- Location: LCCOMB_X31_Y21_N18
\DUT|the_cpu_0|E_logic_result[31]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(0),
	datab => \DUT|the_cpu_0|E_logic_op\(1),
	datac => \DUT|the_cpu_0|E_src2\(31),
	datad => \DUT|the_cpu_0|E_src1\(31),
	combout => \DUT|the_cpu_0|E_logic_result[31]~25_combout\);

-- Location: LCCOMB_X24_Y20_N18
\DUT|the_cpu_0|E_alu_result[31]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datab => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[32]~64_combout\,
	datad => \DUT|the_cpu_0|E_logic_result[31]~25_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(31));

-- Location: LCCOMB_X24_Y20_N20
\DUT|the_cpu_0|D_src1_reg[31]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~48_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datad => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[31]~33_combout\);

-- Location: LCCOMB_X24_Y20_N2
\DUT|the_cpu_0|D_src1_reg[31]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(31),
	datab => \DUT|the_cpu_0|M_alu_result\(31),
	datac => \DUT|the_cpu_0|D_src1_reg[31]~33_combout\,
	datad => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[31]~34_combout\);

-- Location: LCCOMB_X32_Y23_N8
\DUT|the_cpu_0|D_src1_reg[31]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datab => \DUT|the_cpu_0|E_alu_result\(31),
	datac => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datad => \DUT|the_cpu_0|D_src1_reg[31]~34_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[31]~35_combout\);

-- Location: LCFF_X32_Y23_N9
\DUT|the_cpu_0|E_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[31]~35_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(31));

-- Location: LCCOMB_X34_Y25_N22
\DUT|the_cpu_0|E_rot_fill_bit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_shift_right_arith~regout\,
	datad => \DUT|the_cpu_0|E_src1\(31),
	combout => \DUT|the_cpu_0|E_rot_fill_bit~0_combout\);

-- Location: LCFF_X34_Y25_N23
\DUT|the_cpu_0|M_rot_fill_bit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_fill_bit~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_fill_bit~regout\);

-- Location: LCCOMB_X34_Y22_N28
\DUT|the_cpu_0|A_rot_fill_bit~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_rot_fill_bit~regout\,
	combout => \DUT|the_cpu_0|A_rot_fill_bit~feeder_combout\);

-- Location: LCFF_X34_Y22_N29
\DUT|the_cpu_0|A_rot_fill_bit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot_fill_bit~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_fill_bit~regout\);

-- Location: LCCOMB_X36_Y24_N6
\DUT|the_cpu_0|E_rot_mask[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(1),
	datab => \DUT|the_cpu_0|E_src2\(2),
	datac => \DUT|the_cpu_0|E_ctrl_shift_rot_right~regout\,
	datad => \DUT|the_cpu_0|E_src2\(0),
	combout => \DUT|the_cpu_0|E_rot_mask[1]~1_combout\);

-- Location: LCFF_X36_Y24_N7
\DUT|the_cpu_0|M_rot_mask[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_rot_mask[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_rot_mask\(1));

-- Location: LCFF_X34_Y24_N17
\DUT|the_cpu_0|A_rot_mask[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_rot_mask\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot_mask\(1));

-- Location: LCCOMB_X34_Y24_N16
\DUT|the_cpu_0|A_shift_rot_result~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_pass1~regout\,
	datac => \DUT|the_cpu_0|A_rot_mask\(1),
	datad => \DUT|the_cpu_0|A_rot_sel_fill1~regout\,
	combout => \DUT|the_cpu_0|A_shift_rot_result~8_combout\);

-- Location: LCFF_X36_Y25_N29
\DUT|the_cpu_0|Mn_rot_step2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[25]~19_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[17]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(25));

-- Location: LCFF_X36_Y25_N15
\DUT|the_cpu_0|Mn_rot_step2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|ALT_INV__clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Mn_rot_step2[9]~18_combout\,
	sdata => \DUT|the_cpu_0|Mn_rot_step2[1]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|Mn_rot_step2\(9));

-- Location: LCCOMB_X36_Y25_N18
\DUT|the_cpu_0|A_rot~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Mn_rot_step2\(25),
	datac => \DUT|the_cpu_0|M_rot_rn\(4),
	datad => \DUT|the_cpu_0|Mn_rot_step2\(9),
	combout => \DUT|the_cpu_0|A_rot~4_combout\);

-- Location: LCFF_X36_Y25_N19
\DUT|the_cpu_0|A_rot[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_rot~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_rot\(9));

-- Location: LCCOMB_X35_Y22_N30
\DUT|the_cpu_0|A_shift_rot_result~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_rot_fill_bit~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_result~8_combout\,
	datad => \DUT|the_cpu_0|A_rot\(9),
	combout => \DUT|the_cpu_0|A_shift_rot_result~9_combout\);

-- Location: LCFF_X35_Y22_N31
\DUT|the_cpu_0|A_shift_rot_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_result~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_result\(9));

-- Location: LCFF_X29_Y24_N25
\DUT|the_cpu_0|M_alu_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(25),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(25));

-- Location: LCCOMB_X29_Y24_N8
\DUT|the_cpu_0|M_inst_result[25]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \DUT|the_cpu_0|M_alu_result\(25),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[25]~4_combout\);

-- Location: LCFF_X29_Y24_N9
\DUT|the_cpu_0|A_inst_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[25]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(25));

-- Location: LCCOMB_X29_Y24_N18
\DUT|the_cpu_0|M_inst_result[9]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_dc_data|the_altsyncram|auto_generated|q_b\(9),
	datac => \DUT|the_cpu_0|M_alu_result\(9),
	datad => \DUT|the_cpu_0|M_ctrl_mem~regout\,
	combout => \DUT|the_cpu_0|M_inst_result[9]~5_combout\);

-- Location: LCFF_X29_Y24_N19
\DUT|the_cpu_0|A_inst_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_inst_result[9]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|M_ctrl_rdctl_inst~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_inst_result\(9));

-- Location: LCCOMB_X29_Y24_N12
\DUT|the_cpu_0|A_data_ram_ld16_data[9]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_inst_result\(25),
	datac => \DUT|the_cpu_0|A_ld_align_sh16~regout\,
	datad => \DUT|the_cpu_0|A_inst_result\(9),
	combout => \DUT|the_cpu_0|A_data_ram_ld16_data[9]~1_combout\);

-- Location: LCCOMB_X35_Y22_N20
\DUT|the_cpu_0|A_wr_data_unfiltered[9]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_slow_inst_result\(9),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datac => \DUT|the_cpu_0|A_data_ram_ld16_data[9]~1_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[9]~19_combout\);

-- Location: LCCOMB_X35_Y22_N0
\DUT|the_cpu_0|A_wr_data_unfiltered[9]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datab => \DUT|the_cpu_0|A_shift_rot_result\(9),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[9]~19_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[9]~20_combout\);

-- Location: LCCOMB_X24_Y23_N22
\DUT|the_cpu_0|A_wr_data_unfiltered[9]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[9]~20_combout\,
	datac => \DUT|the_cpu_0|A_mul_result\(9),
	datad => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[9]~21_combout\);

-- Location: LCFF_X24_Y23_N23
\DUT|the_cpu_0|W_wr_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[9]~21_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(9));

-- Location: LCCOMB_X24_Y23_N30
\DUT|the_cpu_0|D_src1_reg[9]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[9]~21_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[9]~12_combout\);

-- Location: LCCOMB_X24_Y23_N16
\DUT|the_cpu_0|D_src1_reg[9]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(9),
	datac => \DUT|the_cpu_0|M_alu_result\(9),
	datad => \DUT|the_cpu_0|D_src1_reg[9]~12_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[9]~13_combout\);

-- Location: LCCOMB_X24_Y23_N8
\DUT|the_cpu_0|D_src1_reg[9]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(9),
	datab => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datac => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datad => \DUT|the_cpu_0|D_src1_reg[9]~13_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[9]~14_combout\);

-- Location: LCFF_X24_Y23_N9
\DUT|the_cpu_0|E_src1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[9]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(9));

-- Location: LCCOMB_X24_Y23_N6
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datab => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datac => \DUT|the_cpu_0|E_extra_pc\(7),
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[7]~7_combout\);

-- Location: LCCOMB_X24_Y17_N0
\DUT|the_cpu_0|M_pipe_flush_waddr[7]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	datab => \DUT|the_cpu_0|E_src1\(9),
	datad => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[7]~7_combout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[7]~5_combout\);

-- Location: LCCOMB_X24_Y17_N10
\DUT|the_cpu_0|E_pc[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_pc\(7),
	combout => \DUT|the_cpu_0|E_pc[7]~feeder_combout\);

-- Location: LCFF_X24_Y17_N11
\DUT|the_cpu_0|E_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(7));

-- Location: LCFF_X24_Y17_N1
\DUT|the_cpu_0|M_pipe_flush_waddr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[7]~5_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(7));

-- Location: LCCOMB_X22_Y19_N18
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_br_taken_waddr_partial\(7),
	datab => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datac => \DUT|the_cpu_0|D_pc\(7),
	datad => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~16_combout\);

-- Location: LCCOMB_X24_Y17_N2
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_plus_one[7]~14_combout\,
	datab => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~16_combout\,
	datac => \DUT|the_cpu_0|D_iw\(13),
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~17_combout\);

-- Location: LCCOMB_X24_Y17_N8
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(9),
	datab => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~17_combout\,
	datac => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|M_pipe_flush~regout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~18_combout\);

-- Location: LCCOMB_X24_Y17_N26
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr\(7),
	datac => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~18_combout\,
	datad => \DUT|the_cpu_0|M_pipe_flush~regout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~19_combout\);

-- Location: LCFF_X24_Y17_N27
\DUT|the_cpu_0|F_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~19_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(7));

-- Location: LCFF_X22_Y19_N19
\DUT|the_cpu_0|D_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(7));

-- Location: LCCOMB_X27_Y17_N2
\DUT|the_cpu_0|ic_tag_wraddress[4]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(4),
	datad => \DUT|the_cpu_0|D_pc\(7),
	combout => \DUT|the_cpu_0|ic_tag_wraddress[4]~3_combout\);

-- Location: LCFF_X27_Y17_N3
\DUT|the_cpu_0|ic_fill_line[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress[4]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_line\(4));

-- Location: LCCOMB_X43_Y16_N18
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[3]~5_combout\ = (\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(3) & (((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~33_combout\) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\)))) # (!\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(3) & (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~33_combout\) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(3),
	datab => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~33_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[3]~5_combout\);

-- Location: LCFF_X43_Y16_N19
\DUT|the_cpu_0|i_readdata_d1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[3]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(3));

-- Location: LCFF_X43_Y16_N29
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_readdata\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(4));

-- Location: LCCOMB_X37_Y16_N10
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[4]~6_combout\ = (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~28_combout\ & ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(4)) # 
-- ((!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~28_combout\ & (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(4)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~28_combout\,
	datab => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(4),
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[4]~6_combout\);

-- Location: LCFF_X37_Y16_N11
\DUT|the_cpu_0|i_readdata_d1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[4]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(4));

-- Location: LCFF_X40_Y16_N9
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_readdata\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(15));

-- Location: LCCOMB_X43_Y15_N6
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[15]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[15]~8_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[15]~15_combout\ & 
-- ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(15)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(15)) # ((!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datab => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(15),
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[15]~15_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[15]~8_combout\);

-- Location: LCFF_X43_Y15_N7
\DUT|the_cpu_0|i_readdata_d1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[15]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(15));

-- Location: M4K_X52_Y14
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|i_readdatavalid_d1~regout\,
	portbrewe => \DUT|the_cpu_0|F_stall~combout\,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y16_N30
\DUT|the_cpu_0|F_iw[4]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \DUT|the_cpu_0|F_iw[4]~12_combout\);

-- Location: LCFF_X32_Y16_N31
\DUT|the_cpu_0|D_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[4]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(4));

-- Location: LCFF_X31_Y19_N7
\DUT|the_cpu_0|E_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_iw\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(4));

-- Location: LCCOMB_X31_Y19_N2
\DUT|the_cpu_0|Equal184~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(0),
	datab => \DUT|the_cpu_0|E_iw\(4),
	datac => \DUT|the_cpu_0|E_iw\(3),
	datad => \DUT|the_cpu_0|E_iw\(1),
	combout => \DUT|the_cpu_0|Equal184~0_combout\);

-- Location: LCFF_X31_Y19_N3
\DUT|the_cpu_0|M_ctrl_ld8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|Equal184~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_ld8~regout\);

-- Location: LCFF_X37_Y20_N31
\DUT|the_cpu_0|A_ld_align_byte1_fill\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_ctrl_ld8~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ld_align_byte1_fill~regout\);

-- Location: LCCOMB_X37_Y20_N30
\DUT|the_cpu_0|A_wr_data_unfiltered[12]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ctrl_shift_rot~regout\,
	datac => \DUT|the_cpu_0|A_ld_align_byte1_fill~regout\,
	datad => \DUT|the_cpu_0|A_slow_inst_sel~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\);

-- Location: LCFF_X37_Y19_N1
\DUT|the_cpu_0|A_slow_inst_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_slow_inst_result[10]~10_combout\,
	sdata => \DUT|the_cpu_0|A_slow_ld_data_fill_bit~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_ld_align_byte1_fill~regout\,
	ena => \DUT|the_cpu_0|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_slow_inst_result\(10));

-- Location: LCCOMB_X37_Y20_N16
\DUT|the_cpu_0|A_wr_data_unfiltered[10]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[31]~15_combout\,
	datab => \DUT|the_cpu_0|A_slow_inst_result\(10),
	datac => \DUT|the_cpu_0|A_data_ram_ld16_data[10]~0_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[10]~16_combout\);

-- Location: LCCOMB_X36_Y21_N0
\DUT|the_cpu_0|A_wr_data_unfiltered[10]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_result\(10),
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[12]~14_combout\,
	datac => \DUT|the_cpu_0|A_data_ram_ld_align_fill_bit~combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[10]~16_combout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[10]~17_combout\);

-- Location: LCCOMB_X28_Y21_N22
\DUT|the_cpu_0|A_wr_data_unfiltered[10]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|A_wr_data_unfiltered[10]~17_combout\,
	datac => \DUT|the_cpu_0|A_mul_result\(10),
	datad => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[10]~18_combout\);

-- Location: LCFF_X28_Y21_N23
\DUT|the_cpu_0|W_wr_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[10]~18_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(10));

-- Location: LCCOMB_X28_Y21_N30
\DUT|the_cpu_0|D_src1_reg[10]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[10]~18_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(10),
	combout => \DUT|the_cpu_0|D_src1_reg[10]~9_combout\);

-- Location: LCCOMB_X28_Y21_N8
\DUT|the_cpu_0|D_src1_reg[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datab => \DUT|the_cpu_0|W_wr_data\(10),
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|D_src1_reg[10]~9_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[10]~10_combout\);

-- Location: LCCOMB_X28_Y21_N6
\DUT|the_cpu_0|D_src1_reg[10]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datab => \DUT|the_cpu_0|E_alu_result\(10),
	datac => \DUT|the_cpu_0|D_src1_reg[10]~10_combout\,
	datad => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[10]~11_combout\);

-- Location: LCFF_X28_Y21_N7
\DUT|the_cpu_0|E_src1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[10]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(10));

-- Location: LCCOMB_X25_Y19_N2
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~21_combout\,
	datab => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datac => \DUT|the_cpu_0|E_src1\(10),
	datad => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~22_combout\);

-- Location: LCCOMB_X25_Y19_N16
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr\(8),
	datac => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datad => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~22_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~23_combout\);

-- Location: LCFF_X25_Y19_N17
\DUT|the_cpu_0|F_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[5]~23_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(8));

-- Location: LCFF_X29_Y18_N9
\DUT|the_cpu_0|D_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(8));

-- Location: LCCOMB_X24_Y19_N22
\DUT|the_cpu_0|ic_tag_wraddress[5]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(5),
	datad => \DUT|the_cpu_0|D_pc\(8),
	combout => \DUT|the_cpu_0|ic_tag_wraddress[5]~4_combout\);

-- Location: LCFF_X24_Y19_N23
\DUT|the_cpu_0|ic_fill_line[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress[5]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_line\(5));

-- Location: LCFF_X37_Y16_N19
\DUT|the_nios_system_clock_0|slave_address_d1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|ic_fill_line\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(10));

-- Location: LCFF_X19_Y14_N31
\DUT|the_nios_system_clock_0|master_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_address_d1\(10),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(10));

-- Location: LCFF_X42_Y16_N1
\DUT|the_nios_system_clock_1|slave_address_d1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_address_line_field\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(10));

-- Location: LCCOMB_X19_Y14_N8
\DUT|the_nios_system_clock_1|master_address[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[10]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(10),
	combout => \DUT|the_nios_system_clock_1|master_address[10]~feeder_combout\);

-- Location: LCFF_X19_Y14_N9
\DUT|the_nios_system_clock_1|master_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[10]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(10));

-- Location: LCCOMB_X19_Y14_N18
\DUT|the_sdram_0_s1|sdram_0_s1_address[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[9]~2_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_address\(10))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_address\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|master_address\(10),
	datac => \DUT|the_nios_system_clock_1|master_address\(10),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[9]~2_combout\);

-- Location: LCCOMB_X18_Y14_N10
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[27]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_address[9]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_address[9]~2_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[27]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N14
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\ = (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address~regout\ & \DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\);

-- Location: LCFF_X18_Y14_N11
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[27]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(27));

-- Location: LCCOMB_X18_Y12_N12
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address~regout\ & \DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|wr_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\);

-- Location: LCFF_X19_Y14_N19
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[9]~2_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(27));

-- Location: LCCOMB_X16_Y12_N0
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[27]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[27]~3_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(27)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(27),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(27),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[27]~3_combout\);

-- Location: LCCOMB_X11_Y13_N24
\DUT|the_sdram_0|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector25~0_combout\ = (\DUT|the_sdram_0|init_done~regout\ & !\DUT|the_sdram_0|m_state.000000001~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_sdram_0|init_done~regout\,
	datad => \DUT|the_sdram_0|m_state.000000001~regout\,
	combout => \DUT|the_sdram_0|Selector25~0_combout\);

-- Location: LCCOMB_X12_Y13_N26
\DUT|the_sdram_0|Selector25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector25~1_combout\ = (!\DUT|the_sdram_0|refresh_request~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0)) # (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	datac => \DUT|the_sdram_0|refresh_request~regout\,
	combout => \DUT|the_sdram_0|Selector25~1_combout\);

-- Location: LCCOMB_X12_Y13_N28
\DUT|the_sdram_0|active_rnw~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|active_rnw~0_combout\ = (\DUT|the_sdram_0|Selector25~1_combout\ & ((\DUT|the_sdram_0|m_state.100000000~regout\ & (\DUT|the_sdram_0|pending~11_combout\)) # (!\DUT|the_sdram_0|m_state.100000000~regout\ & 
-- ((\DUT|the_sdram_0|Selector25~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|pending~11_combout\,
	datab => \DUT|the_sdram_0|m_state.100000000~regout\,
	datac => \DUT|the_sdram_0|Selector25~0_combout\,
	datad => \DUT|the_sdram_0|Selector25~1_combout\,
	combout => \DUT|the_sdram_0|active_rnw~0_combout\);

-- Location: LCCOMB_X12_Y11_N24
\DUT|the_sdram_0|active_rnw~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|active_rnw~1_combout\ = (\DUT|nios_system_reset_sdram_clk_domain_synch|data_out~regout\ & ((\DUT|the_sdram_0|active_rnw~0_combout\) # (!\DUT|the_sdram_0|Selector41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector41~0_combout\,
	datac => \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~regout\,
	datad => \DUT|the_sdram_0|active_rnw~0_combout\,
	combout => \DUT|the_sdram_0|active_rnw~1_combout\);

-- Location: LCFF_X16_Y12_N1
\DUT|the_sdram_0|active_addr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[27]~3_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(9));

-- Location: LCCOMB_X20_Y18_N12
\DUT|the_cpu_0|F_pc_nxt~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|Add1~22_combout\,
	datac => \DUT|the_cpu_0|D_pc\(20),
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~33_combout\);

-- Location: LCCOMB_X21_Y18_N28
\DUT|the_cpu_0|F_pc_nxt~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(26),
	datab => \DUT|the_cpu_0|F_pc_plus_one[20]~40_combout\,
	datac => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datad => \DUT|the_cpu_0|F_pc_nxt~33_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~34_combout\);

-- Location: LCCOMB_X21_Y18_N24
\DUT|the_cpu_0|F_pc_nxt~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datab => \DUT|the_cpu_0|F_pc_nxt~34_combout\,
	datad => \DUT|the_cpu_0|E_src1\(22),
	combout => \DUT|the_cpu_0|F_pc_nxt~35_combout\);

-- Location: LCCOMB_X25_Y20_N24
\DUT|the_cpu_0|M_pipe_flush_waddr[20]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[20]~18_combout\,
	datab => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|E_src1\(22),
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[20]~21_combout\);

-- Location: LCCOMB_X20_Y18_N2
\DUT|the_cpu_0|E_pc[20]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(20),
	combout => \DUT|the_cpu_0|E_pc[20]~feeder_combout\);

-- Location: LCFF_X20_Y18_N3
\DUT|the_cpu_0|E_pc[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[20]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(20));

-- Location: LCFF_X25_Y20_N25
\DUT|the_cpu_0|M_pipe_flush_waddr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[20]~21_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(20),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(20));

-- Location: LCFF_X21_Y18_N25
\DUT|the_cpu_0|F_pc[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_nxt~35_combout\,
	sdata => \DUT|the_cpu_0|M_pipe_flush_waddr\(20),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(20));

-- Location: LCFF_X20_Y18_N13
\DUT|the_cpu_0|D_pc[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(20),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(20));

-- Location: LCFF_X21_Y16_N29
\DUT|the_cpu_0|ic_fill_tag[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(20),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_tag\(10));

-- Location: LCCOMB_X23_Y14_N8
\DUT|the_nios_system_clock_0|slave_address_d1[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[22]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_tag\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_tag\(10),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[22]~feeder_combout\);

-- Location: LCFF_X23_Y14_N9
\DUT|the_nios_system_clock_0|slave_address_d1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[22]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(22));

-- Location: LCCOMB_X19_Y14_N2
\DUT|the_nios_system_clock_0|master_address[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[22]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(22),
	combout => \DUT|the_nios_system_clock_0|master_address[22]~feeder_combout\);

-- Location: LCFF_X19_Y14_N3
\DUT|the_nios_system_clock_0|master_address[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[22]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(22));

-- Location: LCCOMB_X19_Y14_N16
\DUT|the_sdram_0_s1|sdram_0_s1_address[21]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[21]~1_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_address\(22)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_address\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_address\(22),
	datab => \DUT|the_nios_system_clock_0|master_address\(22),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[21]~1_combout\);

-- Location: LCFF_X18_Y14_N17
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_address[21]~1_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(39));

-- Location: LCFF_X19_Y14_N17
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[21]~1_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(39));

-- Location: LCCOMB_X16_Y13_N4
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[39]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[39]~2_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(39)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(39),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(39),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[39]~2_combout\);

-- Location: LCFF_X16_Y13_N5
\DUT|the_sdram_0|active_addr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[39]~2_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(21));

-- Location: LCCOMB_X16_Y13_N30
\DUT|the_sdram_0|pending~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|pending~3_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[39]~2_combout\ & (\DUT|the_sdram_0|active_addr\(21) & (\DUT|the_sdram_0|active_addr\(9) $ 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[27]~3_combout\)))) # (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[39]~2_combout\ & (!\DUT|the_sdram_0|active_addr\(21) & (\DUT|the_sdram_0|active_addr\(9) $ 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[27]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[39]~2_combout\,
	datab => \DUT|the_sdram_0|active_addr\(9),
	datac => \DUT|the_sdram_0|active_addr\(21),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[27]~3_combout\,
	combout => \DUT|the_sdram_0|pending~3_combout\);

-- Location: LCFF_X25_Y15_N3
\DUT|the_nios_system_clock_1|slave_address_d1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_address_tag_field\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(12));

-- Location: LCCOMB_X25_Y15_N16
\DUT|the_nios_system_clock_1|master_address[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[12]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(12),
	combout => \DUT|the_nios_system_clock_1|master_address[12]~feeder_combout\);

-- Location: LCFF_X25_Y15_N17
\DUT|the_nios_system_clock_1|master_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(12));

-- Location: LCCOMB_X18_Y14_N28
\DUT|the_sdram_0_s1|sdram_0_s1_address[11]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[11]~3_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_address\(12))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_address\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|master_address\(12),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_nios_system_clock_1|master_address\(12),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[11]~3_combout\);

-- Location: LCFF_X18_Y14_N29
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[11]~3_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(29));

-- Location: LCCOMB_X17_Y13_N26
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[29]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[29]~4_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(29))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(29),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(29),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[29]~4_combout\);

-- Location: LCFF_X17_Y13_N27
\DUT|the_sdram_0|active_addr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[29]~4_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(11));

-- Location: LCCOMB_X20_Y14_N2
\DUT|the_nios_system_clock_1|slave_address_d1[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_address_d1[11]~feeder_combout\ = \DUT|the_cpu_0|d_address_tag_field\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|d_address_tag_field\(0),
	combout => \DUT|the_nios_system_clock_1|slave_address_d1[11]~feeder_combout\);

-- Location: LCFF_X20_Y14_N3
\DUT|the_nios_system_clock_1|slave_address_d1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_address_d1[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(11));

-- Location: LCCOMB_X19_Y14_N20
\DUT|the_nios_system_clock_1|master_address[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[11]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(11),
	combout => \DUT|the_nios_system_clock_1|master_address[11]~feeder_combout\);

-- Location: LCFF_X19_Y14_N21
\DUT|the_nios_system_clock_1|master_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(11));

-- Location: LCCOMB_X19_Y14_N22
\DUT|the_sdram_0_s1|sdram_0_s1_address[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[10]~4_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_address\(11))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_address\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|master_address\(11),
	datac => \DUT|the_nios_system_clock_1|master_address\(11),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[10]~4_combout\);

-- Location: LCFF_X19_Y14_N23
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[10]~4_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(28));

-- Location: LCCOMB_X17_Y13_N0
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[28]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[28]~5_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(28)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(28),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(28),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[28]~5_combout\);

-- Location: LCFF_X17_Y13_N1
\DUT|the_sdram_0|active_addr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[28]~5_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(10));

-- Location: LCCOMB_X16_Y13_N24
\DUT|the_sdram_0|pending~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|pending~4_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[29]~4_combout\ & (\DUT|the_sdram_0|active_addr\(11) & (\DUT|the_sdram_0|active_addr\(10) $ 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[28]~5_combout\)))) # (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[29]~4_combout\ & (!\DUT|the_sdram_0|active_addr\(11) & (\DUT|the_sdram_0|active_addr\(10) $ 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[28]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[29]~4_combout\,
	datab => \DUT|the_sdram_0|active_addr\(11),
	datac => \DUT|the_sdram_0|active_addr\(10),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[28]~5_combout\,
	combout => \DUT|the_sdram_0|pending~4_combout\);

-- Location: LCFF_X22_Y17_N5
\DUT|the_cpu_0|ic_fill_tag[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_tag\(1));

-- Location: LCCOMB_X18_Y17_N16
\DUT|the_nios_system_clock_0|slave_address_d1[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[13]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_tag\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_tag\(1),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[13]~feeder_combout\);

-- Location: LCFF_X18_Y17_N17
\DUT|the_nios_system_clock_0|slave_address_d1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[13]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(13));

-- Location: LCCOMB_X17_Y14_N2
\DUT|the_nios_system_clock_0|master_address[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[13]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(13),
	combout => \DUT|the_nios_system_clock_0|master_address[13]~feeder_combout\);

-- Location: LCFF_X17_Y14_N3
\DUT|the_nios_system_clock_0|master_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[13]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(13));

-- Location: LCCOMB_X17_Y14_N24
\DUT|the_sdram_0_s1|sdram_0_s1_address[12]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[12]~6_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_address\(13)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_address\(13),
	datab => \DUT|the_nios_system_clock_0|master_address\(13),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[12]~6_combout\);

-- Location: LCFF_X17_Y14_N25
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[12]~6_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(30));

-- Location: LCCOMB_X16_Y13_N18
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[30]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[30]~7_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(30)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(30),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(30),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[30]~7_combout\);

-- Location: LCFF_X16_Y13_N19
\DUT|the_sdram_0|active_addr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[30]~7_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(12));

-- Location: LCCOMB_X25_Y19_N30
\DUT|the_cpu_0|F_pc_nxt~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_nxt~9_combout\,
	datab => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datac => \DUT|the_cpu_0|F_pc_plus_one[12]~24_combout\,
	datad => \DUT|the_cpu_0|D_iw\(18),
	combout => \DUT|the_cpu_0|F_pc_nxt~10_combout\);

-- Location: LCCOMB_X25_Y19_N0
\DUT|the_cpu_0|F_pc_nxt~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(14),
	datab => \DUT|the_cpu_0|F_pc_nxt~10_combout\,
	datad => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~11_combout\);

-- Location: LCCOMB_X23_Y20_N30
\DUT|the_cpu_0|D_extra_pc[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc_plus_one\(12),
	datab => \DUT|the_cpu_0|Add1~6_combout\,
	datac => \DUT|the_cpu_0|D_bht_data\(1),
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \DUT|the_cpu_0|D_extra_pc[12]~12_combout\);

-- Location: LCFF_X23_Y20_N31
\DUT|the_cpu_0|E_extra_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[12]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(12));

-- Location: LCCOMB_X23_Y20_N18
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[12]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(12),
	datac => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[12]~10_combout\);

-- Location: LCCOMB_X23_Y20_N10
\DUT|the_cpu_0|M_pipe_flush_waddr[12]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(14),
	datab => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[12]~10_combout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[12]~13_combout\);

-- Location: LCCOMB_X23_Y20_N8
\DUT|the_cpu_0|E_pc[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_pc\(12),
	combout => \DUT|the_cpu_0|E_pc[12]~feeder_combout\);

-- Location: LCFF_X23_Y20_N9
\DUT|the_cpu_0|E_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(12));

-- Location: LCFF_X23_Y20_N11
\DUT|the_cpu_0|M_pipe_flush_waddr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[12]~13_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(12),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(12));

-- Location: LCFF_X25_Y19_N1
\DUT|the_cpu_0|F_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_nxt~11_combout\,
	sdata => \DUT|the_cpu_0|M_pipe_flush_waddr\(12),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(12));

-- Location: LCFF_X22_Y19_N27
\DUT|the_cpu_0|D_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(12),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(12));

-- Location: LCCOMB_X22_Y17_N26
\DUT|the_cpu_0|ic_fill_tag[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(12),
	combout => \DUT|the_cpu_0|ic_fill_tag[2]~feeder_combout\);

-- Location: LCFF_X22_Y17_N27
\DUT|the_cpu_0|ic_fill_tag[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_tag[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_tag\(2));

-- Location: LCFF_X18_Y17_N7
\DUT|the_nios_system_clock_0|slave_address_d1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|ic_fill_tag\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(14));

-- Location: LCFF_X19_Y14_N15
\DUT|the_nios_system_clock_0|master_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_address_d1\(14),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(14));

-- Location: LCCOMB_X28_Y17_N18
\DUT|the_cpu_0|d_address_tag_field[3]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(14),
	datab => \DUT|the_cpu_0|A_mem_baddr\(14),
	datad => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_address_tag_field[3]~10_combout\);

-- Location: LCCOMB_X29_Y19_N22
\DUT|the_cpu_0|A_dc_actual_tag[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(3),
	combout => \DUT|the_cpu_0|A_dc_actual_tag[3]~feeder_combout\);

-- Location: LCFF_X29_Y19_N23
\DUT|the_cpu_0|A_dc_actual_tag[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_actual_tag[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(3));

-- Location: LCCOMB_X28_Y17_N4
\DUT|the_cpu_0|A_dc_wb_tag[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_actual_tag\(3),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[3]~feeder_combout\);

-- Location: LCFF_X28_Y17_N5
\DUT|the_cpu_0|A_dc_wb_tag[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(3));

-- Location: LCFF_X28_Y17_N19
\DUT|the_cpu_0|d_address_tag_field[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[3]~10_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(3));

-- Location: LCCOMB_X20_Y14_N4
\DUT|the_nios_system_clock_1|slave_address_d1[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_address_d1[14]~feeder_combout\ = \DUT|the_cpu_0|d_address_tag_field\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|d_address_tag_field\(3),
	combout => \DUT|the_nios_system_clock_1|slave_address_d1[14]~feeder_combout\);

-- Location: LCFF_X20_Y14_N5
\DUT|the_nios_system_clock_1|slave_address_d1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_address_d1[14]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(14));

-- Location: LCCOMB_X19_Y14_N24
\DUT|the_nios_system_clock_1|master_address[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[14]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(14),
	combout => \DUT|the_nios_system_clock_1|master_address[14]~feeder_combout\);

-- Location: LCFF_X19_Y14_N25
\DUT|the_nios_system_clock_1|master_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[14]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(14));

-- Location: LCCOMB_X19_Y14_N0
\DUT|the_sdram_0_s1|sdram_0_s1_address[13]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[13]~5_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_address\(14))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_address\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|master_address\(14),
	datac => \DUT|the_nios_system_clock_1|master_address\(14),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[13]~5_combout\);

-- Location: LCFF_X18_Y14_N9
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_address[13]~5_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(31));

-- Location: LCFF_X19_Y14_N1
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[13]~5_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(31));

-- Location: LCCOMB_X18_Y13_N24
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[31]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[31]~6_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(31)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(31),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(31),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[31]~6_combout\);

-- Location: LCCOMB_X16_Y13_N28
\DUT|the_sdram_0|pending~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|pending~5_combout\ = (\DUT|the_sdram_0|active_addr\(13) & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[31]~6_combout\ & (\DUT|the_sdram_0|active_addr\(12) $ 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[30]~7_combout\)))) # (!\DUT|the_sdram_0|active_addr\(13) & (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[31]~6_combout\ & (\DUT|the_sdram_0|active_addr\(12) $ 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[30]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|active_addr\(13),
	datab => \DUT|the_sdram_0|active_addr\(12),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[30]~7_combout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[31]~6_combout\,
	combout => \DUT|the_sdram_0|pending~5_combout\);

-- Location: LCCOMB_X16_Y13_N22
\DUT|the_sdram_0|pending~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|pending~6_combout\ = (\DUT|the_sdram_0|pending~2_combout\ & (\DUT|the_sdram_0|pending~3_combout\ & (\DUT|the_sdram_0|pending~4_combout\ & \DUT|the_sdram_0|pending~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|pending~2_combout\,
	datab => \DUT|the_sdram_0|pending~3_combout\,
	datac => \DUT|the_sdram_0|pending~4_combout\,
	datad => \DUT|the_sdram_0|pending~5_combout\,
	combout => \DUT|the_sdram_0|pending~6_combout\);

-- Location: LCFF_X22_Y17_N9
\DUT|the_cpu_0|ic_fill_tag[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_tag\(3));

-- Location: LCCOMB_X18_Y17_N4
\DUT|the_nios_system_clock_0|slave_address_d1[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[15]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_tag\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_tag\(3),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[15]~feeder_combout\);

-- Location: LCFF_X18_Y17_N5
\DUT|the_nios_system_clock_0|slave_address_d1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[15]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(15));

-- Location: LCCOMB_X17_Y14_N26
\DUT|the_nios_system_clock_0|master_address[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[15]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(15),
	combout => \DUT|the_nios_system_clock_0|master_address[15]~feeder_combout\);

-- Location: LCFF_X17_Y14_N27
\DUT|the_nios_system_clock_0|master_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[15]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(15));

-- Location: LCCOMB_X28_Y19_N30
\DUT|the_cpu_0|d_address_tag_field[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_baddr\(15),
	datab => \DUT|the_cpu_0|M_alu_result\(15),
	datad => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_address_tag_field[4]~9_combout\);

-- Location: LCFF_X29_Y19_N5
\DUT|the_cpu_0|A_dc_actual_tag[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(4));

-- Location: LCCOMB_X28_Y19_N8
\DUT|the_cpu_0|A_dc_wb_tag[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_actual_tag\(4),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[4]~feeder_combout\);

-- Location: LCFF_X28_Y19_N9
\DUT|the_cpu_0|A_dc_wb_tag[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(4));

-- Location: LCFF_X28_Y19_N31
\DUT|the_cpu_0|d_address_tag_field[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[4]~9_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(4));

-- Location: LCCOMB_X24_Y14_N6
\DUT|the_nios_system_clock_1|slave_address_d1[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_address_d1[15]~feeder_combout\ = \DUT|the_cpu_0|d_address_tag_field\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|d_address_tag_field\(4),
	combout => \DUT|the_nios_system_clock_1|slave_address_d1[15]~feeder_combout\);

-- Location: LCFF_X24_Y14_N7
\DUT|the_nios_system_clock_1|slave_address_d1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_address_d1[15]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(15));

-- Location: LCFF_X17_Y14_N5
\DUT|the_nios_system_clock_1|master_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_address_d1\(15),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(15));

-- Location: LCCOMB_X17_Y14_N20
\DUT|the_sdram_0_s1|sdram_0_s1_address[14]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[14]~8_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_address\(15))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_address\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|master_address\(15),
	datac => \DUT|the_nios_system_clock_1|master_address\(15),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[14]~8_combout\);

-- Location: LCFF_X18_Y14_N7
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_address[14]~8_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(32));

-- Location: LCFF_X17_Y14_N21
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[14]~8_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(32));

-- Location: LCCOMB_X18_Y13_N2
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[32]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[32]~9_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(32)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(32),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(32),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[32]~9_combout\);

-- Location: LCFF_X24_Y14_N21
\DUT|the_nios_system_clock_1|slave_address_d1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_address_tag_field\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(16));

-- Location: LCCOMB_X17_Y14_N16
\DUT|the_nios_system_clock_1|master_address[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[16]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(16),
	combout => \DUT|the_nios_system_clock_1|master_address[16]~feeder_combout\);

-- Location: LCFF_X17_Y14_N17
\DUT|the_nios_system_clock_1|master_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[16]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(16));

-- Location: LCCOMB_X17_Y14_N18
\DUT|the_sdram_0_s1|sdram_0_s1_address[15]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[15]~7_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_address\(16))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_address\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|master_address\(16),
	datac => \DUT|the_nios_system_clock_1|master_address\(16),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[15]~7_combout\);

-- Location: LCFF_X18_Y14_N13
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_address[15]~7_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(33));

-- Location: LCCOMB_X18_Y13_N4
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[33]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[33]~8_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(33))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(33),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(33),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[33]~8_combout\);

-- Location: LCFF_X18_Y13_N5
\DUT|the_sdram_0|active_addr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[33]~8_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(15));

-- Location: LCCOMB_X18_Y13_N14
\DUT|the_sdram_0|pending~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|pending~7_combout\ = (\DUT|the_sdram_0|active_addr\(14) & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[32]~9_combout\ & (\DUT|the_sdram_0|active_addr\(15) $ 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[33]~8_combout\)))) # (!\DUT|the_sdram_0|active_addr\(14) & (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[32]~9_combout\ & (\DUT|the_sdram_0|active_addr\(15) $ 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[33]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|active_addr\(14),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[32]~9_combout\,
	datac => \DUT|the_sdram_0|active_addr\(15),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[33]~8_combout\,
	combout => \DUT|the_sdram_0|pending~7_combout\);

-- Location: LCFF_X22_Y17_N21
\DUT|the_cpu_0|ic_fill_tag[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_tag\(5));

-- Location: LCCOMB_X18_Y17_N30
\DUT|the_nios_system_clock_0|slave_address_d1[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[17]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_tag\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_tag\(5),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[17]~feeder_combout\);

-- Location: LCFF_X18_Y17_N31
\DUT|the_nios_system_clock_0|slave_address_d1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[17]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(17));

-- Location: LCCOMB_X18_Y17_N26
\DUT|the_nios_system_clock_0|master_address[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[17]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(17),
	combout => \DUT|the_nios_system_clock_0|master_address[17]~feeder_combout\);

-- Location: LCFF_X18_Y17_N27
\DUT|the_nios_system_clock_0|master_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[17]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(17));

-- Location: LCCOMB_X17_Y14_N8
\DUT|the_sdram_0_s1|sdram_0_s1_address[16]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[16]~10_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_address\(17)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_address\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_address\(17),
	datac => \DUT|the_nios_system_clock_0|master_address\(17),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[16]~10_combout\);

-- Location: LCFF_X17_Y14_N9
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[16]~10_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(34));

-- Location: LCCOMB_X17_Y12_N2
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[34]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[34]~11_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(34)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(34),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(34),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[34]~11_combout\);

-- Location: LCFF_X17_Y12_N3
\DUT|the_sdram_0|active_addr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[34]~11_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(16));

-- Location: LCCOMB_X25_Y20_N18
\DUT|the_cpu_0|ic_fill_tag[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_pc\(16),
	combout => \DUT|the_cpu_0|ic_fill_tag[6]~feeder_combout\);

-- Location: LCFF_X25_Y20_N19
\DUT|the_cpu_0|ic_fill_tag[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_tag[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_tag\(6));

-- Location: LCCOMB_X17_Y19_N16
\DUT|the_nios_system_clock_0|slave_address_d1[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[18]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_tag\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_tag\(6),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[18]~feeder_combout\);

-- Location: LCFF_X17_Y19_N17
\DUT|the_nios_system_clock_0|slave_address_d1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[18]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(18));

-- Location: LCCOMB_X17_Y14_N30
\DUT|the_nios_system_clock_0|master_address[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[18]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(18),
	combout => \DUT|the_nios_system_clock_0|master_address[18]~feeder_combout\);

-- Location: LCFF_X17_Y14_N31
\DUT|the_nios_system_clock_0|master_address[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[18]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(18));

-- Location: LCCOMB_X28_Y19_N18
\DUT|the_cpu_0|d_address_tag_field[7]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(18),
	datad => \DUT|the_cpu_0|A_mem_baddr\(18),
	combout => \DUT|the_cpu_0|d_address_tag_field[7]~6_combout\);

-- Location: LCCOMB_X29_Y19_N12
\DUT|the_cpu_0|A_dc_actual_tag[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(7),
	combout => \DUT|the_cpu_0|A_dc_actual_tag[7]~feeder_combout\);

-- Location: LCFF_X29_Y19_N13
\DUT|the_cpu_0|A_dc_actual_tag[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_actual_tag[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(7));

-- Location: LCCOMB_X28_Y19_N20
\DUT|the_cpu_0|A_dc_wb_tag[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_dc_actual_tag\(7),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[7]~feeder_combout\);

-- Location: LCFF_X28_Y19_N21
\DUT|the_cpu_0|A_dc_wb_tag[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(7));

-- Location: LCFF_X28_Y19_N19
\DUT|the_cpu_0|d_address_tag_field[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[7]~6_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(7));

-- Location: LCFF_X24_Y14_N25
\DUT|the_nios_system_clock_1|slave_address_d1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_address_tag_field\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(18));

-- Location: LCFF_X17_Y14_N1
\DUT|the_nios_system_clock_1|master_address[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_address_d1\(18),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(18));

-- Location: LCCOMB_X17_Y14_N22
\DUT|the_sdram_0_s1|sdram_0_s1_address[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[17]~9_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_address\(18))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_address\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|master_address\(18),
	datac => \DUT|the_nios_system_clock_1|master_address\(18),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[17]~9_combout\);

-- Location: LCFF_X17_Y14_N23
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[17]~9_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(35));

-- Location: LCCOMB_X17_Y12_N4
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[35]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[35]~10_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(35)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(35),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(35),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[35]~10_combout\);

-- Location: LCFF_X17_Y12_N5
\DUT|the_sdram_0|active_addr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[35]~10_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(17));

-- Location: LCCOMB_X18_Y13_N0
\DUT|the_sdram_0|pending~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|pending~8_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[34]~11_combout\ & (\DUT|the_sdram_0|active_addr\(16) & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[35]~10_combout\ $ 
-- (!\DUT|the_sdram_0|active_addr\(17))))) # (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[34]~11_combout\ & (!\DUT|the_sdram_0|active_addr\(16) & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[35]~10_combout\ $ 
-- (!\DUT|the_sdram_0|active_addr\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[34]~11_combout\,
	datab => \DUT|the_sdram_0|active_addr\(16),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[35]~10_combout\,
	datad => \DUT|the_sdram_0|active_addr\(17),
	combout => \DUT|the_sdram_0|pending~8_combout\);

-- Location: LCCOMB_X18_Y13_N26
\DUT|the_sdram_0|pending~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|pending~11_combout\ = (\DUT|the_sdram_0|pending~10_combout\ & (\DUT|the_sdram_0|pending~6_combout\ & (\DUT|the_sdram_0|pending~7_combout\ & \DUT|the_sdram_0|pending~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|pending~10_combout\,
	datab => \DUT|the_sdram_0|pending~6_combout\,
	datac => \DUT|the_sdram_0|pending~7_combout\,
	datad => \DUT|the_sdram_0|pending~8_combout\,
	combout => \DUT|the_sdram_0|pending~11_combout\);

-- Location: LCCOMB_X12_Y13_N8
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~0_combout\ = \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ $ (((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\ & (\DUT|the_sdram_0|f_pop~regout\ & 
-- \DUT|the_sdram_0|pending~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \DUT|the_sdram_0|f_pop~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|pending~11_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~0_combout\);

-- Location: LCFF_X12_Y13_N9
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\);

-- Location: LCFF_X24_Y12_N29
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|in_a_write_cycle~combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(40));

-- Location: LCCOMB_X17_Y12_N16
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(40)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(40),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(40),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1_combout\);

-- Location: LCCOMB_X11_Y12_N0
\DUT|the_sdram_0|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector27~1_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\ & (\DUT|the_sdram_0|m_state.100000000~regout\ & (\DUT|the_sdram_0|pending~11_combout\ & !\DUT|the_sdram_0|refresh_request~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \DUT|the_sdram_0|m_state.100000000~regout\,
	datac => \DUT|the_sdram_0|pending~11_combout\,
	datad => \DUT|the_sdram_0|refresh_request~regout\,
	combout => \DUT|the_sdram_0|Selector27~1_combout\);

-- Location: LCCOMB_X11_Y12_N10
\DUT|the_sdram_0|Selector27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector27~2_combout\ = (\DUT|the_sdram_0|m_next.000001000~regout\ & ((\DUT|the_sdram_0|Selector27~0_combout\) # ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1_combout\ & \DUT|the_sdram_0|Selector27~1_combout\)))) # 
-- (!\DUT|the_sdram_0|m_next.000001000~regout\ & (((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1_combout\ & \DUT|the_sdram_0|Selector27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_next.000001000~regout\,
	datab => \DUT|the_sdram_0|Selector27~0_combout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1_combout\,
	datad => \DUT|the_sdram_0|Selector27~1_combout\,
	combout => \DUT|the_sdram_0|Selector27~2_combout\);

-- Location: LCFF_X17_Y12_N17
\DUT|the_sdram_0|active_rnw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_rnw~regout\);

-- Location: LCCOMB_X11_Y13_N10
\DUT|the_sdram_0|Selector35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector35~1_combout\ = (!\DUT|the_sdram_0|active_rnw~regout\ & (!\DUT|the_sdram_0|m_state.010000000~regout\ & ((!\DUT|the_sdram_0|m_state.100000000~regout\) # (!\DUT|the_sdram_0|m_next~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_next~22_combout\,
	datab => \DUT|the_sdram_0|m_state.100000000~regout\,
	datac => \DUT|the_sdram_0|active_rnw~regout\,
	datad => \DUT|the_sdram_0|m_state.010000000~regout\,
	combout => \DUT|the_sdram_0|Selector35~1_combout\);

-- Location: LCCOMB_X11_Y12_N24
\DUT|the_sdram_0|Selector25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector25~2_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\ & (!\DUT|the_sdram_0|refresh_request~regout\ & (\DUT|the_sdram_0|init_done~regout\ & !\DUT|the_sdram_0|m_state.000000001~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \DUT|the_sdram_0|refresh_request~regout\,
	datac => \DUT|the_sdram_0|init_done~regout\,
	datad => \DUT|the_sdram_0|m_state.000000001~regout\,
	combout => \DUT|the_sdram_0|Selector25~2_combout\);

-- Location: LCFF_X11_Y12_N25
\DUT|the_sdram_0|m_state.000000010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector25~2_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_state.000000010~regout\);

-- Location: LCCOMB_X11_Y13_N8
\DUT|the_sdram_0|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector35~0_combout\ = (!\DUT|the_sdram_0|m_state.010000000~regout\ & ((!\DUT|the_sdram_0|m_state.100000000~regout\) # (!\DUT|the_sdram_0|m_next~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_next~22_combout\,
	datab => \DUT|the_sdram_0|m_state.010000000~regout\,
	datad => \DUT|the_sdram_0|m_state.100000000~regout\,
	combout => \DUT|the_sdram_0|Selector35~0_combout\);

-- Location: LCCOMB_X12_Y13_N4
\DUT|the_sdram_0|m_next~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|m_next~21_combout\ = (\DUT|the_sdram_0|refresh_request~regout\ & (\DUT|the_sdram_0|pending~11_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0)) # (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	datac => \DUT|the_sdram_0|refresh_request~regout\,
	datad => \DUT|the_sdram_0|pending~11_combout\,
	combout => \DUT|the_sdram_0|m_next~21_combout\);

-- Location: LCCOMB_X11_Y13_N26
\DUT|the_sdram_0|Selector34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector34~2_combout\ = (\DUT|the_sdram_0|Selector34~1_combout\) # (((!\DUT|the_sdram_0|WideOr9~0_combout\ & \DUT|the_sdram_0|m_next~21_combout\)) # (!\DUT|the_sdram_0|Selector35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector34~1_combout\,
	datab => \DUT|the_sdram_0|Selector35~0_combout\,
	datac => \DUT|the_sdram_0|WideOr9~0_combout\,
	datad => \DUT|the_sdram_0|m_next~21_combout\,
	combout => \DUT|the_sdram_0|Selector34~2_combout\);

-- Location: LCFF_X11_Y13_N11
\DUT|the_sdram_0|m_next.000010000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector35~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_sdram_0|ALT_INV_m_state.000000010~regout\,
	ena => \DUT|the_sdram_0|Selector34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_next.000010000~regout\);

-- Location: LCCOMB_X11_Y12_N12
\DUT|the_sdram_0|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector28~0_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1_combout\ & (((\DUT|the_sdram_0|Selector27~0_combout\ & \DUT|the_sdram_0|m_next.000010000~regout\)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1_combout\ & ((\DUT|the_sdram_0|Selector27~1_combout\) # ((\DUT|the_sdram_0|Selector27~0_combout\ & \DUT|the_sdram_0|m_next.000010000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[40]~1_combout\,
	datab => \DUT|the_sdram_0|Selector27~1_combout\,
	datac => \DUT|the_sdram_0|Selector27~0_combout\,
	datad => \DUT|the_sdram_0|m_next.000010000~regout\,
	combout => \DUT|the_sdram_0|Selector28~0_combout\);

-- Location: LCFF_X11_Y12_N13
\DUT|the_sdram_0|m_state.000010000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector28~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_state.000010000~regout\);

-- Location: LCCOMB_X10_Y12_N0
\DUT|the_sdram_0|WideOr9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|WideOr9~0_combout\ = (!\DUT|the_sdram_0|m_state.000001000~regout\ & !\DUT|the_sdram_0|m_state.000010000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|m_state.000001000~regout\,
	datac => \DUT|the_sdram_0|m_state.000010000~regout\,
	combout => \DUT|the_sdram_0|WideOr9~0_combout\);

-- Location: LCCOMB_X11_Y12_N2
\DUT|the_sdram_0|Selector27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector27~3_combout\ = (!\DUT|the_sdram_0|WideOr9~0_combout\ & ((\DUT|the_sdram_0|refresh_request~regout\) # ((\DUT|the_sdram_0|pending~combout\ & \DUT|the_sdram_0|m_state.000000001~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|pending~combout\,
	datab => \DUT|the_sdram_0|m_state.000000001~regout\,
	datac => \DUT|the_sdram_0|WideOr9~0_combout\,
	datad => \DUT|the_sdram_0|refresh_request~regout\,
	combout => \DUT|the_sdram_0|Selector27~3_combout\);

-- Location: LCCOMB_X11_Y12_N22
\DUT|the_sdram_0|Selector27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector27~5_combout\ = ((\DUT|the_sdram_0|m_state.100000000~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\) # (\DUT|the_sdram_0|refresh_request~regout\)))) # (!\DUT|the_sdram_0|WideOr8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \DUT|the_sdram_0|m_state.100000000~regout\,
	datac => \DUT|the_sdram_0|WideOr8~0_combout\,
	datad => \DUT|the_sdram_0|refresh_request~regout\,
	combout => \DUT|the_sdram_0|Selector27~5_combout\);

-- Location: LCCOMB_X11_Y12_N28
\DUT|the_sdram_0|Selector27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector27~4_combout\ = (!\DUT|the_sdram_0|m_state.000000001~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\) # ((\DUT|the_sdram_0|refresh_request~regout\) # (!\DUT|the_sdram_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \DUT|the_sdram_0|refresh_request~regout\,
	datac => \DUT|the_sdram_0|init_done~regout\,
	datad => \DUT|the_sdram_0|m_state.000000001~regout\,
	combout => \DUT|the_sdram_0|Selector27~4_combout\);

-- Location: LCCOMB_X11_Y12_N8
\DUT|the_sdram_0|Selector27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector27~6_combout\ = (\DUT|the_sdram_0|Selector24~0_combout\) # ((\DUT|the_sdram_0|Selector27~3_combout\) # ((\DUT|the_sdram_0|Selector27~5_combout\) # (\DUT|the_sdram_0|Selector27~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector24~0_combout\,
	datab => \DUT|the_sdram_0|Selector27~3_combout\,
	datac => \DUT|the_sdram_0|Selector27~5_combout\,
	datad => \DUT|the_sdram_0|Selector27~4_combout\,
	combout => \DUT|the_sdram_0|Selector27~6_combout\);

-- Location: LCFF_X11_Y12_N11
\DUT|the_sdram_0|m_state.000001000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector27~2_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_state.000001000~regout\);

-- Location: LCCOMB_X10_Y12_N14
\DUT|the_sdram_0|Selector38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector38~1_combout\ = (\DUT|the_sdram_0|Selector38~0_combout\) # ((\DUT|the_sdram_0|m_state.010000000~regout\) # ((\DUT|the_sdram_0|m_state.000001000~regout\ & \DUT|the_sdram_0|m_next~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector38~0_combout\,
	datab => \DUT|the_sdram_0|m_state.000001000~regout\,
	datac => \DUT|the_sdram_0|m_state.010000000~regout\,
	datad => \DUT|the_sdram_0|m_next~21_combout\,
	combout => \DUT|the_sdram_0|Selector38~1_combout\);

-- Location: LCCOMB_X10_Y13_N26
\DUT|the_sdram_0|Selector38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector38~4_combout\ = (\DUT|the_sdram_0|Selector38~1_combout\) # ((\DUT|the_sdram_0|m_count\(1) & ((\DUT|the_sdram_0|Selector38~2_combout\) # (!\DUT|the_sdram_0|Selector38~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector38~3_combout\,
	datab => \DUT|the_sdram_0|Selector38~2_combout\,
	datac => \DUT|the_sdram_0|m_count\(1),
	datad => \DUT|the_sdram_0|Selector38~1_combout\,
	combout => \DUT|the_sdram_0|Selector38~4_combout\);

-- Location: LCFF_X10_Y13_N27
\DUT|the_sdram_0|m_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector38~4_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_count\(1));

-- Location: LCCOMB_X10_Y13_N0
\DUT|the_sdram_0|Selector36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector36~2_combout\ = (\DUT|the_sdram_0|m_next.010000000~regout\ & ((\DUT|the_sdram_0|Selector36~1_combout\) # ((\DUT|the_sdram_0|Selector25~0_combout\)))) # (!\DUT|the_sdram_0|m_next.010000000~regout\ & 
-- (((\DUT|the_sdram_0|refresh_request~regout\ & \DUT|the_sdram_0|Selector25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector36~1_combout\,
	datab => \DUT|the_sdram_0|refresh_request~regout\,
	datac => \DUT|the_sdram_0|m_next.010000000~regout\,
	datad => \DUT|the_sdram_0|Selector25~0_combout\,
	combout => \DUT|the_sdram_0|Selector36~2_combout\);

-- Location: LCFF_X10_Y13_N1
\DUT|the_sdram_0|m_next.010000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector36~2_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_next.010000000~regout\);

-- Location: LCCOMB_X10_Y13_N18
\DUT|the_sdram_0|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector31~0_combout\ = (!\DUT|the_sdram_0|m_count\(1) & (\DUT|the_sdram_0|m_state.000000100~regout\ & \DUT|the_sdram_0|m_next.010000000~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|m_count\(1),
	datac => \DUT|the_sdram_0|m_state.000000100~regout\,
	datad => \DUT|the_sdram_0|m_next.010000000~regout\,
	combout => \DUT|the_sdram_0|Selector31~0_combout\);

-- Location: LCFF_X10_Y13_N19
\DUT|the_sdram_0|m_state.010000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector31~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_state.010000000~regout\);

-- Location: LCCOMB_X11_Y13_N20
\DUT|the_sdram_0|Selector29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector29~1_combout\ = (\DUT|the_sdram_0|Selector29~0_combout\) # ((\DUT|the_sdram_0|m_state.100000000~regout\ & (\DUT|the_sdram_0|Selector25~1_combout\ & !\DUT|the_sdram_0|pending~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector29~0_combout\,
	datab => \DUT|the_sdram_0|m_state.100000000~regout\,
	datac => \DUT|the_sdram_0|Selector25~1_combout\,
	datad => \DUT|the_sdram_0|pending~11_combout\,
	combout => \DUT|the_sdram_0|Selector29~1_combout\);

-- Location: LCFF_X11_Y13_N21
\DUT|the_sdram_0|m_state.000100000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector29~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_state.000100000~regout\);

-- Location: LCCOMB_X10_Y13_N14
\DUT|the_sdram_0|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector30~0_combout\ = (!\DUT|the_sdram_0|m_count\(1) & \DUT|the_sdram_0|m_state.000100000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|m_count\(1),
	datac => \DUT|the_sdram_0|m_state.000100000~regout\,
	combout => \DUT|the_sdram_0|Selector30~0_combout\);

-- Location: LCCOMB_X10_Y13_N24
\DUT|the_sdram_0|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector30~1_combout\ = (\DUT|the_sdram_0|Selector30~0_combout\) # ((\DUT|the_sdram_0|init_done~regout\ & (\DUT|the_sdram_0|refresh_request~regout\ & !\DUT|the_sdram_0|m_state.000000001~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|init_done~regout\,
	datab => \DUT|the_sdram_0|Selector30~0_combout\,
	datac => \DUT|the_sdram_0|refresh_request~regout\,
	datad => \DUT|the_sdram_0|m_state.000000001~regout\,
	combout => \DUT|the_sdram_0|Selector30~1_combout\);

-- Location: LCFF_X10_Y13_N25
\DUT|the_sdram_0|m_state.001000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector30~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_state.001000000~regout\);

-- Location: LCCOMB_X10_Y12_N22
\DUT|the_sdram_0|WideOr8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|WideOr8~0_combout\ = (!\DUT|the_sdram_0|m_state.010000000~regout\ & (!\DUT|the_sdram_0|m_state.001000000~regout\ & !\DUT|the_sdram_0|m_state.000000010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|m_state.010000000~regout\,
	datac => \DUT|the_sdram_0|m_state.001000000~regout\,
	datad => \DUT|the_sdram_0|m_state.000000010~regout\,
	combout => \DUT|the_sdram_0|WideOr8~0_combout\);

-- Location: LCCOMB_X10_Y12_N4
\DUT|the_sdram_0|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector26~1_combout\ = (\DUT|the_sdram_0|refresh_request~regout\ & ((\DUT|the_sdram_0|m_state.000001000~regout\) # ((\DUT|the_sdram_0|m_state.000010000~regout\)))) # (!\DUT|the_sdram_0|refresh_request~regout\ & 
-- (\DUT|the_sdram_0|m_state.000000100~regout\ & ((\DUT|the_sdram_0|m_state.000001000~regout\) # (\DUT|the_sdram_0|m_state.000010000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|refresh_request~regout\,
	datab => \DUT|the_sdram_0|m_state.000001000~regout\,
	datac => \DUT|the_sdram_0|m_state.000010000~regout\,
	datad => \DUT|the_sdram_0|m_state.000000100~regout\,
	combout => \DUT|the_sdram_0|Selector26~1_combout\);

-- Location: LCCOMB_X12_Y13_N14
\DUT|the_sdram_0|pending\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|pending~combout\ = ((!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1) & !\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0))) # (!\DUT|the_sdram_0|pending~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datad => \DUT|the_sdram_0|pending~11_combout\,
	combout => \DUT|the_sdram_0|pending~combout\);

-- Location: LCCOMB_X10_Y12_N2
\DUT|the_sdram_0|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector26~2_combout\ = (\DUT|the_sdram_0|Selector26~0_combout\) # (((\DUT|the_sdram_0|Selector26~1_combout\ & !\DUT|the_sdram_0|pending~combout\)) # (!\DUT|the_sdram_0|WideOr8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector26~0_combout\,
	datab => \DUT|the_sdram_0|WideOr8~0_combout\,
	datac => \DUT|the_sdram_0|Selector26~1_combout\,
	datad => \DUT|the_sdram_0|pending~combout\,
	combout => \DUT|the_sdram_0|Selector26~2_combout\);

-- Location: LCFF_X10_Y12_N3
\DUT|the_sdram_0|m_state.000000100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector26~2_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_state.000000100~regout\);

-- Location: LCCOMB_X10_Y13_N4
\DUT|the_sdram_0|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector24~0_combout\ = (\DUT|the_sdram_0|m_state.000000100~regout\ & !\DUT|the_sdram_0|m_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_sdram_0|m_state.000000100~regout\,
	datad => \DUT|the_sdram_0|m_count\(1),
	combout => \DUT|the_sdram_0|Selector24~0_combout\);

-- Location: LCCOMB_X12_Y13_N24
\DUT|the_sdram_0|Selector24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector24~1_combout\ = ((!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0) & (!\DUT|the_sdram_0|refresh_request~regout\ & !\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1)))) # (!\DUT|the_sdram_0|init_done~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datab => \DUT|the_sdram_0|refresh_request~regout\,
	datac => \DUT|the_sdram_0|init_done~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	combout => \DUT|the_sdram_0|Selector24~1_combout\);

-- Location: LCCOMB_X11_Y13_N22
\DUT|the_sdram_0|Selector24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector24~2_combout\ = (\DUT|the_sdram_0|m_next.000000001~regout\ & (((\DUT|the_sdram_0|m_state.000000001~regout\) # (!\DUT|the_sdram_0|Selector24~1_combout\)))) # (!\DUT|the_sdram_0|m_next.000000001~regout\ & 
-- (!\DUT|the_sdram_0|Selector24~0_combout\ & ((\DUT|the_sdram_0|m_state.000000001~regout\) # (!\DUT|the_sdram_0|Selector24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_next.000000001~regout\,
	datab => \DUT|the_sdram_0|Selector24~0_combout\,
	datac => \DUT|the_sdram_0|m_state.000000001~regout\,
	datad => \DUT|the_sdram_0|Selector24~1_combout\,
	combout => \DUT|the_sdram_0|Selector24~2_combout\);

-- Location: LCFF_X11_Y13_N23
\DUT|the_sdram_0|m_state.000000001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector24~2_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_state.000000001~regout\);

-- Location: LCCOMB_X10_Y11_N20
\DUT|the_sdram_0|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector20~0_combout\ = (\DUT|the_sdram_0|m_state.000000001~regout\ & (((!\DUT|the_sdram_0|WideOr8~0_combout\)))) # (!\DUT|the_sdram_0|m_state.000000001~regout\ & (\DUT|the_sdram_0|i_cmd\(2) & (!\DUT|the_sdram_0|init_done~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_cmd\(2),
	datab => \DUT|the_sdram_0|init_done~regout\,
	datac => \DUT|the_sdram_0|m_state.000000001~regout\,
	datad => \DUT|the_sdram_0|WideOr8~0_combout\,
	combout => \DUT|the_sdram_0|Selector20~0_combout\);

-- Location: LCFF_X10_Y11_N21
\DUT|the_sdram_0|m_cmd[2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector20~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_cmd[2]~_Duplicate_1_regout\);

-- Location: LCCOMB_X12_Y13_N10
\DUT|the_sdram_0|always5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|always5~2_combout\ = ((\DUT|the_sdram_0|pending~11_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0)) # (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1))))) # (!\DUT|the_sdram_0|f_pop~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|pending~11_combout\,
	datab => \DUT|the_sdram_0|f_pop~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	combout => \DUT|the_sdram_0|always5~2_combout\);

-- Location: LCCOMB_X9_Y11_N16
\DUT|the_sdram_0|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector3~1_combout\ = (!\DUT|the_sdram_0|Selector3~0_combout\ & !\DUT|the_sdram_0|i_state.011~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector3~0_combout\,
	datad => \DUT|the_sdram_0|i_state.011~regout\,
	combout => \DUT|the_sdram_0|Selector3~1_combout\);

-- Location: LCFF_X9_Y11_N17
\DUT|the_sdram_0|i_cmd[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector3~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_cmd\(0));

-- Location: LCCOMB_X10_Y11_N8
\DUT|the_sdram_0|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector22~0_combout\ = (\DUT|the_sdram_0|m_state.000000001~regout\ & (\DUT|the_sdram_0|m_state.001000000~regout\)) # (!\DUT|the_sdram_0|m_state.000000001~regout\ & (((!\DUT|the_sdram_0|init_done~regout\ & \DUT|the_sdram_0|i_cmd\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.001000000~regout\,
	datab => \DUT|the_sdram_0|init_done~regout\,
	datac => \DUT|the_sdram_0|m_state.000000001~regout\,
	datad => \DUT|the_sdram_0|i_cmd\(0),
	combout => \DUT|the_sdram_0|Selector22~0_combout\);

-- Location: LCCOMB_X10_Y11_N0
\DUT|the_sdram_0|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector22~1_combout\ = (\DUT|the_sdram_0|m_state.000010000~regout\ & (\DUT|the_sdram_0|always5~2_combout\ & ((\DUT|the_sdram_0|m_state.000000001~regout\) # (\DUT|the_sdram_0|Selector22~0_combout\)))) # 
-- (!\DUT|the_sdram_0|m_state.000010000~regout\ & (((\DUT|the_sdram_0|Selector22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000010000~regout\,
	datab => \DUT|the_sdram_0|m_state.000000001~regout\,
	datac => \DUT|the_sdram_0|always5~2_combout\,
	datad => \DUT|the_sdram_0|Selector22~0_combout\,
	combout => \DUT|the_sdram_0|Selector22~1_combout\);

-- Location: LCFF_X10_Y11_N1
\DUT|the_sdram_0|m_cmd[0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector22~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_cmd[0]~_Duplicate_1_regout\);

-- Location: LCCOMB_X10_Y11_N30
\DUT|the_sdram_0|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Equal4~0_combout\ = (\DUT|the_sdram_0|m_cmd[1]~_Duplicate_1_regout\ & (!\DUT|the_sdram_0|m_cmd[2]~_Duplicate_1_regout\ & !\DUT|the_sdram_0|m_cmd[0]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_cmd[1]~_Duplicate_1_regout\,
	datac => \DUT|the_sdram_0|m_cmd[2]~_Duplicate_1_regout\,
	datad => \DUT|the_sdram_0|m_cmd[0]~_Duplicate_1_regout\,
	combout => \DUT|the_sdram_0|Equal4~0_combout\);

-- Location: LCFF_X10_Y11_N31
\DUT|the_sdram_0|rd_valid[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Equal4~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|rd_valid\(0));

-- Location: LCCOMB_X9_Y11_N10
\DUT|the_sdram_0|rd_valid[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|rd_valid[1]~feeder_combout\ = \DUT|the_sdram_0|rd_valid\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|rd_valid\(0),
	combout => \DUT|the_sdram_0|rd_valid[1]~feeder_combout\);

-- Location: LCFF_X9_Y11_N11
\DUT|the_sdram_0|rd_valid[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|rd_valid[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|rd_valid\(1));

-- Location: LCCOMB_X9_Y11_N8
\DUT|the_sdram_0|rd_valid[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|rd_valid[2]~feeder_combout\ = \DUT|the_sdram_0|rd_valid\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|rd_valid\(1),
	combout => \DUT|the_sdram_0|rd_valid[2]~feeder_combout\);

-- Location: LCFF_X9_Y11_N9
\DUT|the_sdram_0|rd_valid[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|rd_valid[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|rd_valid\(2));

-- Location: LCFF_X33_Y11_N5
\DUT|the_sdram_0|za_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|rd_valid\(2),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|za_valid~regout\);

-- Location: LCCOMB_X32_Y11_N0
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_0~regout\ & \DUT|the_sdram_0|za_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_0~regout\,
	datad => \DUT|the_sdram_0|za_valid~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\);

-- Location: LCFF_X33_Y10_N1
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~11_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(3));

-- Location: LCCOMB_X32_Y11_N2
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ = (!\DUT|the_sdram_0|comb~0_combout\ & (\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\ & 
-- ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0)) # (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datac => \DUT|the_sdram_0|comb~0_combout\,
	datad => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\);

-- Location: LCCOMB_X33_Y10_N0
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~11_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~9_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(3)) # (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\ $ 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\)))) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~9_combout\ & 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(3) & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\ $ 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~9_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(3),
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~11_combout\);

-- Location: LCFF_X33_Y11_N9
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~4_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(0));

-- Location: LCCOMB_X30_Y11_N2
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p0_stage_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p0_stage_0~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\ & 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_1~regout\)) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\ & 
-- ((\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_1~regout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\,
	datad => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p0_stage_0~0_combout\);

-- Location: LCCOMB_X32_Y11_N30
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p0_full_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p0_full_0~0_combout\ = ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\) # (\DUT|the_sdram_0_s1|comb~0_combout\)) # 
-- (!\DUT|the_sdram_0|za_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|za_valid~regout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\,
	datad => \DUT|the_sdram_0_s1|comb~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p0_full_0~0_combout\);

-- Location: LCCOMB_X31_Y11_N30
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|always1~0_combout\ = (\DUT|the_sdram_0|za_valid~regout\ & ((!\DUT|the_sdram_0_s1|comb~0_combout\) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_0~regout\))) # (!\DUT|the_sdram_0|za_valid~regout\ & ((\DUT|the_sdram_0_s1|comb~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_0~regout\,
	datac => \DUT|the_sdram_0|za_valid~regout\,
	datad => \DUT|the_sdram_0_s1|comb~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|always1~0_combout\);

-- Location: LCFF_X32_Y11_N31
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p0_full_0~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_0~regout\);

-- Location: LCCOMB_X31_Y11_N26
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always12~0_combout\ = (\DUT|the_sdram_0|za_valid~regout\) # ((!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_0~regout\ & 
-- \DUT|the_sdram_0_s1|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_0~regout\,
	datac => \DUT|the_sdram_0|za_valid~regout\,
	datad => \DUT|the_sdram_0_s1|comb~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always12~0_combout\);

-- Location: LCFF_X30_Y11_N3
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|p0_stage_0~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_0~regout\);

-- Location: LCCOMB_X33_Y11_N8
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~4_combout\ = \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ $ 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(0) $ (((\DUT|the_sdram_0|za_valid~regout\ & \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_0~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\,
	datab => \DUT|the_sdram_0|za_valid~regout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(0),
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|stage_0~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~4_combout\);

-- Location: LCCOMB_X32_Y11_N12
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~2_cout\ = CARRY(\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(0),
	datad => VCC,
	cout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~2_cout\);

-- Location: LCFF_X33_Y11_N27
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~8_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(2));

-- Location: LCCOMB_X33_Y11_N26
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~8_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(2)))) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~6_combout\)))) # 
-- (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\ & ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~6_combout\)) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~2_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~6_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|how_many_ones\(2),
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~3_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~8_combout\);

-- Location: LCCOMB_X33_Y11_N0
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|WideOr0~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~5_combout\) # 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~11_combout\) # ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~4_combout\) # 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~5_combout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~11_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count~4_combout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|Add0~8_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|WideOr0~0_combout\);

-- Location: LCFF_X33_Y11_N1
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|WideOr0~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n~regout\);

-- Location: LCCOMB_X34_Y12_N2
\DUT|the_nios_system_clock_1|master_FSM|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_FSM|Selector4~0_combout\ = (\DUT|the_nios_system_clock_1|master_FSM|Selector2~0_combout\) # ((\DUT|the_nios_system_clock_1|master_FSM|master_state.100~regout\ & (!\DUT|the_nios_system_clock_1_out|r_3~1_combout\ & 
-- \DUT|the_nios_system_clock_1|master_FSM|master_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_FSM|master_state.100~regout\,
	datab => \DUT|the_nios_system_clock_1_out|r_3~1_combout\,
	datac => \DUT|the_nios_system_clock_1|master_FSM|master_write~regout\,
	datad => \DUT|the_nios_system_clock_1|master_FSM|Selector2~0_combout\,
	combout => \DUT|the_nios_system_clock_1|master_FSM|Selector4~0_combout\);

-- Location: LCFF_X34_Y12_N3
\DUT|the_nios_system_clock_1|master_FSM|master_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_FSM|Selector4~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_FSM|master_write~regout\);

-- Location: LCCOMB_X24_Y12_N16
\DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0_combout\ = (\DUT|the_nios_system_clock_1|master_FSM|master_read~regout\ & (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n~regout\)) # 
-- (!\DUT|the_nios_system_clock_1|master_FSM|master_read~regout\ & ((\DUT|the_nios_system_clock_1|master_FSM|master_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_FSM|master_read~regout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n~regout\,
	datad => \DUT|the_nios_system_clock_1|master_FSM|master_write~regout\,
	combout => \DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0_combout\);

-- Location: LCCOMB_X31_Y11_N10
\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0_combout\ & (((!\DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\ & 
-- \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(1))) # (!\DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(0),
	datab => \DUT|the_sdram_0_s1|nios_system_clock_1_out_qualified_request_sdram_0_s1~0_combout\,
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\,
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_arb_addend\(1),
	combout => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\);

-- Location: LCCOMB_X24_Y12_N28
\DUT|the_sdram_0_s1|in_a_write_cycle\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|in_a_write_cycle~combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (!\DUT|the_nios_system_clock_0|master_FSM|master_write~regout\ & ((!\DUT|the_nios_system_clock_1|master_FSM|master_write~regout\) 
-- # (!\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\)))) # (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (((!\DUT|the_nios_system_clock_1|master_FSM|master_write~regout\)) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datab => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	datac => \DUT|the_nios_system_clock_0|master_FSM|master_write~regout\,
	datad => \DUT|the_nios_system_clock_1|master_FSM|master_write~regout\,
	combout => \DUT|the_sdram_0_s1|in_a_write_cycle~combout\);

-- Location: LCCOMB_X24_Y12_N4
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0) & (((!\DUT|the_sdram_0|comb~0_combout\)) # (!\DUT|the_sdram_0_s1|in_a_write_cycle~combout\))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0) & (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1) & ((!\DUT|the_sdram_0|comb~0_combout\) # (!\DUT|the_sdram_0_s1|in_a_write_cycle~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datab => \DUT|the_sdram_0_s1|in_a_write_cycle~combout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	datad => \DUT|the_sdram_0|comb~0_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\);

-- Location: LCCOMB_X12_Y13_N20
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries[0]~1_combout\ = \DUT|the_sdram_0|f_select~combout\ $ (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0) $ (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|f_select~combout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries[0]~1_combout\);

-- Location: LCFF_X12_Y13_N21
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries[0]~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0));

-- Location: LCCOMB_X12_Y13_N16
\DUT|the_sdram_0|f_select\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|f_select~combout\ = (\DUT|the_sdram_0|pending~11_combout\ & (\DUT|the_sdram_0|f_pop~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0)) # (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|pending~11_combout\,
	datab => \DUT|the_sdram_0|f_pop~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	combout => \DUT|the_sdram_0|f_select~combout\);

-- Location: LCCOMB_X12_Y13_N18
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries[1]~0_combout\ = \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1) $ (((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0) & (!\DUT|the_sdram_0|f_select~combout\ & 
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\)) # (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0) & (\DUT|the_sdram_0|f_select~combout\ & !\DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datab => \DUT|the_sdram_0|f_select~combout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|always2~0_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries[1]~0_combout\);

-- Location: LCFF_X12_Y13_N19
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries[1]~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1));

-- Location: LCCOMB_X12_Y13_N12
\DUT|the_sdram_0_s1|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|comb~0_combout\ = (!\DUT|the_sdram_0|comb~0_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0)) # (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	datad => \DUT|the_sdram_0|comb~0_combout\,
	combout => \DUT|the_sdram_0_s1|comb~0_combout\);

-- Location: LCCOMB_X32_Y11_N4
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p1_full_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p1_full_1~0_combout\ = (\DUT|the_sdram_0_s1|comb~0_combout\ & (((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_0~regout\)))) # 
-- (!\DUT|the_sdram_0_s1|comb~0_combout\ & ((\DUT|the_sdram_0|za_valid~regout\ & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\)) # (!\DUT|the_sdram_0|za_valid~regout\ & 
-- ((\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_0~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2~regout\,
	datab => \DUT|the_sdram_0_s1|comb~0_combout\,
	datac => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_0~regout\,
	datad => \DUT|the_sdram_0|za_valid~regout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p1_full_1~0_combout\);

-- Location: LCFF_X32_Y11_N5
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p1_full_1~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\);

-- Location: LCCOMB_X30_Y11_N16
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p0_stage_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p0_stage_0~0_combout\ = (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\ & 
-- (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_1~regout\)) # (!\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\ & 
-- ((\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_1~regout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1~regout\,
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p0_stage_0~0_combout\);

-- Location: LCFF_X30_Y11_N17
\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|p0_stage_0~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|always12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_0~regout\);

-- Location: LCCOMB_X31_Y11_N22
\DUT|the_nios_system_clock_0|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|always0~2_combout\ = (\DUT|the_nios_system_clock_0|master_FSM|master_read~regout\ & (\DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_0~regout\ & (\DUT|the_sdram_0|za_valid~regout\ & 
-- \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|master_FSM|master_read~regout\,
	datab => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|stage_0~regout\,
	datac => \DUT|the_sdram_0|za_valid~regout\,
	datad => \DUT|the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n~regout\,
	combout => \DUT|the_nios_system_clock_0|always0~2_combout\);

-- Location: LCFF_X43_Y13_N7
\DUT|the_nios_system_clock_0|slave_readdata_p1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|za_data\(6),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(6));

-- Location: LCCOMB_X43_Y13_N16
\DUT|the_nios_system_clock_0|slave_readdata[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata[6]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata_p1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata_p1\(6),
	combout => \DUT|the_nios_system_clock_0|slave_readdata[6]~feeder_combout\);

-- Location: LCFF_X43_Y13_N17
\DUT|the_nios_system_clock_0|slave_readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(6));

-- Location: LCFF_X40_Y16_N29
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_readdata\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(6));

-- Location: LCCOMB_X41_Y16_N28
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[6]~25_combout\ = (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~20_combout\ & ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(6)) # 
-- ((!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~20_combout\ & (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(6)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~20_combout\,
	datab => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(6),
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[6]~25_combout\);

-- Location: LCFF_X41_Y16_N29
\DUT|the_cpu_0|i_readdata_d1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[6]~25_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(6));

-- Location: LCCOMB_X23_Y16_N0
\DUT|the_cpu_0|F_iw[9]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_iw[9]~23_combout\);

-- Location: LCFF_X23_Y16_N1
\DUT|the_cpu_0|D_iw[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[9]~23_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(9));

-- Location: LCCOMB_X23_Y19_N6
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~0_combout\,
	datab => \DUT|the_cpu_0|F_pc_plus_one[3]~6_combout\,
	datac => \DUT|the_cpu_0|D_iw\(9),
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~1_combout\);

-- Location: LCCOMB_X23_Y17_N2
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(5),
	datab => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datac => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~1_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~2_combout\);

-- Location: LCCOMB_X23_Y17_N8
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr\(3),
	datac => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~2_combout\,
	datad => \DUT|the_cpu_0|M_pipe_flush~regout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~3_combout\);

-- Location: LCFF_X23_Y17_N9
\DUT|the_cpu_0|F_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(3));

-- Location: LCCOMB_X21_Y19_N20
\DUT|the_cpu_0|F_pc_plus_one[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(5),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[4]~9\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[5]~10_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[5]~11\);

-- Location: LCFF_X22_Y16_N19
\DUT|the_cpu_0|D_br_taken_waddr_partial[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_br_taken_waddr_partial[6]~23_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_br_taken_waddr_partial\(6));

-- Location: LCCOMB_X29_Y19_N28
\DUT|the_cpu_0|D_extra_pc[6]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc_plus_one\(6),
	datab => \DUT|the_cpu_0|D_br_taken_waddr_partial\(6),
	datac => \DUT|the_cpu_0|D_bht_data\(1),
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \DUT|the_cpu_0|D_extra_pc[6]~18_combout\);

-- Location: LCFF_X29_Y19_N29
\DUT|the_cpu_0|E_extra_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[6]~18_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(6));

-- Location: LCCOMB_X24_Y21_N0
\DUT|the_cpu_0|E_alu_result[8]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[9]~18_combout\,
	datab => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datac => \DUT|the_cpu_0|E_extra_pc\(6),
	datad => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	combout => \DUT|the_cpu_0|E_alu_result[8]~19_combout\);

-- Location: LCCOMB_X24_Y21_N18
\DUT|the_cpu_0|E_alu_result[8]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[8]~18_combout\,
	datac => \DUT|the_cpu_0|E_alu_result[8]~19_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	combout => \DUT|the_cpu_0|E_alu_result\(8));

-- Location: LCCOMB_X24_Y21_N30
\DUT|the_cpu_0|D_src1_reg[8]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[8]~24_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(8),
	combout => \DUT|the_cpu_0|D_src1_reg[8]~15_combout\);

-- Location: LCCOMB_X24_Y21_N8
\DUT|the_cpu_0|D_src1_reg[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datab => \DUT|the_cpu_0|W_wr_data\(8),
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|D_src1_reg[8]~15_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[8]~16_combout\);

-- Location: LCCOMB_X24_Y21_N22
\DUT|the_cpu_0|D_src1_reg[8]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datab => \DUT|the_cpu_0|E_alu_result\(8),
	datac => \DUT|the_cpu_0|D_src1_reg[8]~16_combout\,
	datad => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[8]~17_combout\);

-- Location: LCFF_X24_Y21_N23
\DUT|the_cpu_0|E_src1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[8]~17_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(8));

-- Location: LCCOMB_X23_Y17_N0
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~13_combout\,
	datab => \DUT|the_cpu_0|E_src1\(8),
	datac => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|M_pipe_flush~regout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~14_combout\);

-- Location: LCCOMB_X23_Y17_N4
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr\(6),
	datab => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~14_combout\,
	datad => \DUT|the_cpu_0|M_pipe_flush~regout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~15_combout\);

-- Location: LCFF_X23_Y17_N5
\DUT|the_cpu_0|F_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(6));

-- Location: LCFF_X22_Y19_N25
\DUT|the_cpu_0|D_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(6));

-- Location: LCCOMB_X27_Y17_N28
\DUT|the_cpu_0|ic_tag_wraddress[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(3),
	datad => \DUT|the_cpu_0|D_pc\(6),
	combout => \DUT|the_cpu_0|ic_tag_wraddress[3]~2_combout\);

-- Location: LCFF_X27_Y17_N29
\DUT|the_cpu_0|ic_fill_line[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress[3]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_line\(3));

-- Location: LCFF_X40_Y16_N15
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_readdata\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(13));

-- Location: LCCOMB_X40_Y16_N0
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[13]~12_combout\ = (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[13]~26_combout\ & ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(13)) # 
-- ((!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[13]~26_combout\ & (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(13)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[13]~26_combout\,
	datab => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(13),
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[13]~12_combout\);

-- Location: LCFF_X40_Y16_N1
\DUT|the_cpu_0|i_readdata_d1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[13]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(13));

-- Location: LCCOMB_X40_Y16_N18
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[14]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(14),
	combout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[14]~feeder_combout\);

-- Location: LCFF_X40_Y16_N19
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[14]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(14));

-- Location: LCCOMB_X42_Y16_N24
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[14]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[14]~9_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & (\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[14]~22_combout\ & 
-- ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(14)) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\ & 
-- ((\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(14)) # ((!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datab => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(14),
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[14]~22_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[14]~9_combout\);

-- Location: LCFF_X42_Y16_N25
\DUT|the_cpu_0|i_readdata_d1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[14]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(14));

-- Location: LCCOMB_X44_Y15_N12
\DUT|the_nios_system_clock_0|slave_readdata_p1[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata_p1[0]~feeder_combout\ = \DUT|the_sdram_0|za_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|za_data\(0),
	combout => \DUT|the_nios_system_clock_0|slave_readdata_p1[0]~feeder_combout\);

-- Location: LCFF_X44_Y15_N13
\DUT|the_nios_system_clock_0|slave_readdata_p1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata_p1[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_nios_system_clock_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata_p1\(0));

-- Location: LCCOMB_X44_Y15_N0
\DUT|the_nios_system_clock_0|slave_readdata[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_readdata[0]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata_p1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata_p1\(0),
	combout => \DUT|the_nios_system_clock_0|slave_readdata[0]~feeder_combout\);

-- Location: LCFF_X44_Y15_N1
\DUT|the_nios_system_clock_0|slave_readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_readdata[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_readdata\(0));

-- Location: LCCOMB_X44_Y15_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(5),
	datab => \DUT|the_cpu_0|ic_fill_line\(5),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~12_combout\);

-- Location: LCCOMB_X44_Y15_N26
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[16]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[16]~10_combout\ = (\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & (\DUT|the_nios_system_clock_0|slave_readdata\(0) & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~12_combout\) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & 
-- (((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~12_combout\) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datab => \DUT|the_nios_system_clock_0|slave_readdata\(0),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~12_combout\,
	datad => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[16]~10_combout\);

-- Location: LCFF_X44_Y15_N27
\DUT|the_cpu_0|i_readdata_d1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[16]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(16));

-- Location: M4K_X26_Y16
\DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|i_readdatavalid_d1~regout\,
	portbrewe => \DUT|the_cpu_0|F_stall~combout\,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X22_Y16_N0
\DUT|the_cpu_0|F_iw[14]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|hbreak_enabled~regout\,
	datab => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => \DUT|the_cpu_0|latched_oci_tb_hbreak_req~regout\,
	combout => \DUT|the_cpu_0|F_iw[14]~37_combout\);

-- Location: LCFF_X22_Y16_N1
\DUT|the_cpu_0|D_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[14]~37_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(14));

-- Location: LCCOMB_X32_Y17_N0
\DUT|the_cpu_0|D_ctrl_alu_subtract~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(12),
	datab => \DUT|the_cpu_0|D_iw\(13),
	datac => \DUT|the_cpu_0|D_iw\(11),
	datad => \DUT|the_cpu_0|D_iw\(14),
	combout => \DUT|the_cpu_0|D_ctrl_alu_subtract~0_combout\);

-- Location: LCCOMB_X32_Y17_N26
\DUT|the_cpu_0|D_ctrl_alu_subtract~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|Equal154~2_combout\,
	datad => \DUT|the_cpu_0|Equal154~3_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_alu_subtract~1_combout\);

-- Location: LCCOMB_X32_Y17_N28
\DUT|the_cpu_0|D_ctrl_alu_subtract~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(15),
	datab => \DUT|the_cpu_0|D_ctrl_alu_subtract~0_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_alu_subtract~1_combout\,
	datad => \DUT|the_cpu_0|D_iw\(14),
	combout => \DUT|the_cpu_0|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X32_Y17_N14
\DUT|the_cpu_0|D_ctrl_alu_subtract~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Equal171~2_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_alu_subtract~2_combout\,
	datac => \DUT|the_cpu_0|D_op_cmpge~0_combout\,
	datad => \DUT|the_cpu_0|Equal154~2_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X33_Y20_N12
\DUT|the_cpu_0|D_ctrl_alu_subtract~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_alu_subtract~5_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_alu_subtract~3_combout\,
	datac => \DUT|the_cpu_0|D_iw\(0),
	datad => \DUT|the_cpu_0|D_ctrl_alu_signed_comparison~1_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_alu_subtract~6_combout\);

-- Location: LCFF_X33_Y20_N13
\DUT|the_cpu_0|E_ctrl_alu_subtract\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_alu_subtract~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\);

-- Location: LCCOMB_X27_Y21_N4
\DUT|the_cpu_0|Add17|auto_generated|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(6),
	datac => \DUT|the_cpu_0|E_ctrl_alu_subtract~regout\,
	combout => \DUT|the_cpu_0|Add17|auto_generated|_~7_combout\);

-- Location: LCFF_X21_Y19_N21
\DUT|the_cpu_0|D_pc_plus_one[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[5]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(5));

-- Location: LCCOMB_X23_Y19_N2
\DUT|the_cpu_0|D_extra_pc[5]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_br_taken_waddr_partial\(5),
	datab => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	datac => \DUT|the_cpu_0|D_bht_data\(1),
	datad => \DUT|the_cpu_0|D_pc_plus_one\(5),
	combout => \DUT|the_cpu_0|D_extra_pc[5]~19_combout\);

-- Location: LCFF_X23_Y19_N3
\DUT|the_cpu_0|E_extra_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[5]~19_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(5));

-- Location: LCCOMB_X28_Y23_N24
\DUT|the_cpu_0|E_alu_result[7]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[8]~16_combout\,
	datac => \DUT|the_cpu_0|E_extra_pc\(5),
	datad => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	combout => \DUT|the_cpu_0|E_alu_result[7]~20_combout\);

-- Location: LCCOMB_X28_Y23_N10
\DUT|the_cpu_0|E_alu_result[7]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_logic_result[7]~19_combout\,
	datac => \DUT|the_cpu_0|E_alu_result[7]~20_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	combout => \DUT|the_cpu_0|E_alu_result\(7));

-- Location: LCCOMB_X28_Y23_N22
\DUT|the_cpu_0|D_src1_reg[7]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src1_reg[7]~19_combout\,
	datab => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datac => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datad => \DUT|the_cpu_0|E_alu_result\(7),
	combout => \DUT|the_cpu_0|D_src1_reg[7]~20_combout\);

-- Location: LCFF_X28_Y23_N23
\DUT|the_cpu_0|E_src1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[7]~20_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(7));

-- Location: LCCOMB_X24_Y19_N16
\DUT|the_cpu_0|M_pipe_flush_waddr[5]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[5]~5_combout\,
	datab => \DUT|the_cpu_0|E_src1\(7),
	datad => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[5]~3_combout\);

-- Location: LCCOMB_X24_Y19_N20
\DUT|the_cpu_0|E_pc[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(5),
	combout => \DUT|the_cpu_0|E_pc[5]~feeder_combout\);

-- Location: LCFF_X24_Y19_N21
\DUT|the_cpu_0|E_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(5));

-- Location: LCFF_X24_Y19_N17
\DUT|the_cpu_0|M_pipe_flush_waddr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[5]~3_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(5));

-- Location: LCCOMB_X25_Y19_N8
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~9_combout\,
	datab => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datac => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datad => \DUT|the_cpu_0|E_src1\(7),
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~10_combout\);

-- Location: LCCOMB_X23_Y17_N16
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datac => \DUT|the_cpu_0|M_pipe_flush_waddr\(5),
	datad => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~10_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~11_combout\);

-- Location: LCFF_X23_Y17_N17
\DUT|the_cpu_0|F_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(5));

-- Location: LCFF_X23_Y19_N29
\DUT|the_cpu_0|D_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(5));

-- Location: LCCOMB_X24_Y19_N26
\DUT|the_cpu_0|ic_tag_wraddress[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_pc\(5),
	datac => \DUT|the_cpu_0|ic_fill_line\(2),
	datad => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\,
	combout => \DUT|the_cpu_0|ic_tag_wraddress[2]~1_combout\);

-- Location: LCFF_X24_Y19_N27
\DUT|the_cpu_0|ic_fill_line[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress[2]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_line\(2));

-- Location: LCCOMB_X22_Y16_N2
\DUT|the_cpu_0|F_iw[13]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_iw[13]~17_combout\);

-- Location: LCFF_X22_Y16_N3
\DUT|the_cpu_0|D_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[13]~17_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(13));

-- Location: LCCOMB_X32_Y20_N28
\DUT|the_cpu_0|D_ctrl_logic~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(12),
	datab => \DUT|the_cpu_0|Equal171~1_combout\,
	datac => \DUT|the_cpu_0|Equal171~0_combout\,
	datad => \DUT|the_cpu_0|D_iw\(13),
	combout => \DUT|the_cpu_0|D_ctrl_logic~1_combout\);

-- Location: LCCOMB_X31_Y17_N10
\DUT|the_cpu_0|D_ctrl_crst~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(14),
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|D_iw\(15),
	datad => \DUT|the_cpu_0|D_ctrl_logic~1_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_crst~2_combout\);

-- Location: LCFF_X31_Y17_N11
\DUT|the_cpu_0|E_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_crst~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_crst~regout\);

-- Location: LCCOMB_X27_Y21_N12
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_extra_pc\(4),
	datab => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datac => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[4]~4_combout\);

-- Location: LCCOMB_X24_Y19_N28
\DUT|the_cpu_0|M_pipe_flush_waddr[4]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(6),
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[4]~4_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[4]~2_combout\);

-- Location: LCCOMB_X24_Y19_N24
\DUT|the_cpu_0|E_pc[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(4),
	combout => \DUT|the_cpu_0|E_pc[4]~feeder_combout\);

-- Location: LCFF_X24_Y19_N25
\DUT|the_cpu_0|E_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(4));

-- Location: LCFF_X24_Y19_N29
\DUT|the_cpu_0|M_pipe_flush_waddr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[4]~2_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(4));

-- Location: LCCOMB_X23_Y19_N16
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~4_combout\,
	datab => \DUT|the_cpu_0|D_iw\(10),
	datac => \DUT|the_cpu_0|D_pc\(4),
	datad => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~5_combout\);

-- Location: LCCOMB_X25_Y19_N12
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(6),
	datab => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~5_combout\,
	datac => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datad => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~6_combout\);

-- Location: LCCOMB_X23_Y17_N28
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datac => \DUT|the_cpu_0|M_pipe_flush_waddr\(4),
	datad => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~6_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~7_combout\);

-- Location: LCFF_X23_Y17_N29
\DUT|the_cpu_0|F_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(4));

-- Location: LCFF_X23_Y19_N17
\DUT|the_cpu_0|D_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(4));

-- Location: LCCOMB_X24_Y19_N10
\DUT|the_cpu_0|ic_tag_wraddress[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_pc\(4),
	datac => \DUT|the_cpu_0|ic_fill_line\(1),
	datad => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\,
	combout => \DUT|the_cpu_0|ic_tag_wraddress[1]~0_combout\);

-- Location: LCFF_X24_Y19_N11
\DUT|the_cpu_0|ic_fill_line[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress[1]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_line\(1));

-- Location: LCCOMB_X23_Y16_N4
\DUT|the_cpu_0|F_iw[15]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \DUT|the_cpu_0|F_iw[15]~14_combout\);

-- Location: LCFF_X23_Y16_N5
\DUT|the_cpu_0|D_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[15]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(15));

-- Location: LCCOMB_X32_Y17_N18
\DUT|the_cpu_0|D_op_cmpge~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_iw\(15),
	datad => \DUT|the_cpu_0|D_iw\(14),
	combout => \DUT|the_cpu_0|D_op_cmpge~0_combout\);

-- Location: LCCOMB_X32_Y17_N30
\DUT|the_cpu_0|D_ctrl_retaddr~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_retaddr~2_combout\,
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|D_iw\(12),
	datad => \DUT|the_cpu_0|D_op_cmpge~0_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X33_Y16_N12
\DUT|the_cpu_0|D_op_div\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(5),
	datab => \DUT|the_cpu_0|D_op_div~4_combout\,
	datac => \DUT|the_cpu_0|D_iw\(2),
	datad => \DUT|the_cpu_0|D_iw\(0),
	combout => \DUT|the_cpu_0|D_op_div~combout\);

-- Location: LCCOMB_X31_Y17_N28
\DUT|the_cpu_0|Equal154~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(13),
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|D_iw\(12),
	datad => \DUT|the_cpu_0|D_iw\(11),
	combout => \DUT|the_cpu_0|Equal154~0_combout\);

-- Location: LCCOMB_X31_Y17_N30
\DUT|the_cpu_0|Equal154~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(13),
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|D_iw\(12),
	datad => \DUT|the_cpu_0|D_iw\(11),
	combout => \DUT|the_cpu_0|Equal154~1_combout\);

-- Location: LCCOMB_X31_Y17_N22
\DUT|the_cpu_0|D_ctrl_retaddr~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(14),
	datab => \DUT|the_cpu_0|Equal154~0_combout\,
	datac => \DUT|the_cpu_0|D_iw\(15),
	datad => \DUT|the_cpu_0|Equal154~1_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_retaddr~5_combout\);

-- Location: LCCOMB_X32_Y17_N24
\DUT|the_cpu_0|D_ctrl_retaddr~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Equal171~2_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_retaddr~3_combout\,
	datac => \DUT|the_cpu_0|D_op_div~combout\,
	datad => \DUT|the_cpu_0|D_ctrl_retaddr~5_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_retaddr~4_combout\);

-- Location: LCFF_X32_Y17_N25
\DUT|the_cpu_0|E_ctrl_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_retaddr~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_retaddr~regout\);

-- Location: LCCOMB_X32_Y16_N26
\DUT|the_cpu_0|D_ctrl_cmp~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(4),
	datab => \DUT|the_cpu_0|D_iw\(1),
	datac => \DUT|the_cpu_0|D_iw\(3),
	datad => \DUT|the_cpu_0|D_iw\(5),
	combout => \DUT|the_cpu_0|D_ctrl_cmp~0_combout\);

-- Location: LCCOMB_X32_Y23_N30
\DUT|the_cpu_0|D_ctrl_cmp~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_alu_subtract~1_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_cmp~0_combout\,
	datac => \DUT|the_cpu_0|Equal171~1_combout\,
	datad => \DUT|the_cpu_0|Equal171~0_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_cmp~1_combout\);

-- Location: LCFF_X32_Y23_N31
\DUT|the_cpu_0|E_ctrl_cmp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_cmp~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_cmp~regout\);

-- Location: LCCOMB_X25_Y21_N28
\DUT|the_cpu_0|E_alu_result~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	datac => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_cmp~regout\,
	combout => \DUT|the_cpu_0|E_alu_result~0_combout\);

-- Location: LCCOMB_X23_Y18_N6
\DUT|the_cpu_0|D_extra_pc[18]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc_plus_one\(18),
	datab => \DUT|the_cpu_0|Add1~18_combout\,
	datac => \DUT|the_cpu_0|D_bht_data\(1),
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \DUT|the_cpu_0|D_extra_pc[18]~6_combout\);

-- Location: LCFF_X23_Y18_N7
\DUT|the_cpu_0|E_extra_pc[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[18]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(18));

-- Location: LCCOMB_X25_Y22_N26
\DUT|the_cpu_0|E_alu_result[20]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[21]~42_combout\,
	datab => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datac => \DUT|the_cpu_0|E_extra_pc\(18),
	datad => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	combout => \DUT|the_cpu_0|E_alu_result[20]~7_combout\);

-- Location: LCCOMB_X25_Y22_N28
\DUT|the_cpu_0|E_logic_result[20]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(20),
	datab => \DUT|the_cpu_0|E_logic_op\(1),
	datac => \DUT|the_cpu_0|E_src2\(20),
	datad => \DUT|the_cpu_0|E_logic_op\(0),
	combout => \DUT|the_cpu_0|E_logic_result[20]~6_combout\);

-- Location: LCCOMB_X25_Y22_N16
\DUT|the_cpu_0|E_alu_result[20]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_alu_result[20]~7_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_logic_result[20]~6_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(20));

-- Location: LCFF_X25_Y22_N17
\DUT|the_cpu_0|M_alu_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(20),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(20));

-- Location: LCCOMB_X25_Y22_N30
\DUT|the_cpu_0|D_src1_reg[20]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(20),
	datac => \DUT|the_cpu_0|A_wr_data_unfiltered[20]~81_combout\,
	datad => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[20]~66_combout\);

-- Location: LCCOMB_X25_Y22_N0
\DUT|the_cpu_0|D_src1_reg[20]~67\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|W_wr_data\(20),
	datab => \DUT|the_cpu_0|D_src1_reg[20]~66_combout\,
	datac => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datad => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[20]~67_combout\);

-- Location: LCCOMB_X25_Y22_N8
\DUT|the_cpu_0|D_src1_reg[20]~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(20),
	datab => \DUT|the_cpu_0|D_src1_reg[20]~67_combout\,
	datac => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[20]~68_combout\);

-- Location: LCFF_X25_Y22_N9
\DUT|the_cpu_0|E_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[20]~68_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(20));

-- Location: LCCOMB_X21_Y18_N14
\DUT|the_cpu_0|F_pc_plus_one[18]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_pc\(18),
	datad => VCC,
	cin => \DUT|the_cpu_0|F_pc_plus_one[17]~35\,
	combout => \DUT|the_cpu_0|F_pc_plus_one[18]~36_combout\,
	cout => \DUT|the_cpu_0|F_pc_plus_one[18]~37\);

-- Location: LCFF_X23_Y18_N3
\DUT|the_cpu_0|D_pc[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(18),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(18));

-- Location: LCCOMB_X23_Y18_N2
\DUT|the_cpu_0|F_pc_nxt~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datab => \DUT|the_cpu_0|Add1~18_combout\,
	datac => \DUT|the_cpu_0|D_pc\(18),
	datad => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~27_combout\);

-- Location: LCCOMB_X23_Y18_N28
\DUT|the_cpu_0|F_pc_nxt~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datab => \DUT|the_cpu_0|D_iw\(24),
	datac => \DUT|the_cpu_0|F_pc_plus_one[18]~36_combout\,
	datad => \DUT|the_cpu_0|F_pc_nxt~27_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~28_combout\);

-- Location: LCCOMB_X21_Y20_N12
\DUT|the_cpu_0|F_pc_nxt~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datab => \DUT|the_cpu_0|E_src1\(20),
	datad => \DUT|the_cpu_0|F_pc_nxt~28_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~29_combout\);

-- Location: LCCOMB_X24_Y19_N4
\DUT|the_cpu_0|M_pipe_flush_waddr[18]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[18]~16_combout\,
	datab => \DUT|the_cpu_0|E_src1\(20),
	datad => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[18]~19_combout\);

-- Location: LCCOMB_X24_Y19_N2
\DUT|the_cpu_0|E_pc[18]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_pc\(18),
	combout => \DUT|the_cpu_0|E_pc[18]~feeder_combout\);

-- Location: LCFF_X24_Y19_N3
\DUT|the_cpu_0|E_pc[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[18]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(18));

-- Location: LCFF_X24_Y19_N5
\DUT|the_cpu_0|M_pipe_flush_waddr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[18]~19_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(18),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(18));

-- Location: LCFF_X21_Y20_N13
\DUT|the_cpu_0|F_pc[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_nxt~29_combout\,
	sdata => \DUT|the_cpu_0|M_pipe_flush_waddr\(18),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(18));

-- Location: LCFF_X21_Y18_N17
\DUT|the_cpu_0|D_pc_plus_one[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[19]~38_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(19));

-- Location: LCCOMB_X23_Y18_N22
\DUT|the_cpu_0|F_pc_nxt~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_plus_one[19]~38_combout\,
	datab => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datac => \DUT|the_cpu_0|Add1~20_combout\,
	datad => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~30_combout\);

-- Location: LCFF_X23_Y18_N17
\DUT|the_cpu_0|D_pc[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(19),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(19));

-- Location: LCCOMB_X23_Y18_N16
\DUT|the_cpu_0|F_pc_nxt~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|F_pc_nxt~30_combout\,
	datac => \DUT|the_cpu_0|D_pc\(19),
	datad => \DUT|the_cpu_0|D_iw\(25),
	combout => \DUT|the_cpu_0|F_pc_nxt~31_combout\);

-- Location: LCCOMB_X22_Y20_N18
\DUT|the_cpu_0|F_pc_nxt~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(21),
	datab => \DUT|the_cpu_0|F_pc_nxt~31_combout\,
	datad => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~32_combout\);

-- Location: LCCOMB_X23_Y20_N14
\DUT|the_cpu_0|M_pipe_flush_waddr[19]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[19]~17_combout\,
	datab => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|E_src1\(21),
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[19]~20_combout\);

-- Location: LCCOMB_X23_Y20_N24
\DUT|the_cpu_0|E_pc[19]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(19),
	combout => \DUT|the_cpu_0|E_pc[19]~feeder_combout\);

-- Location: LCFF_X23_Y20_N25
\DUT|the_cpu_0|E_pc[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[19]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(19));

-- Location: LCFF_X23_Y20_N15
\DUT|the_cpu_0|M_pipe_flush_waddr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[19]~20_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(19),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(19));

-- Location: LCFF_X22_Y20_N19
\DUT|the_cpu_0|F_pc[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_nxt~32_combout\,
	sdata => \DUT|the_cpu_0|M_pipe_flush_waddr\(19),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(19));

-- Location: LCFF_X29_Y18_N31
\DUT|the_cpu_0|E_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_iw\(15),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(15));

-- Location: LCCOMB_X25_Y20_N28
\DUT|the_cpu_0|E_iw[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_iw\(12),
	combout => \DUT|the_cpu_0|E_iw[12]~feeder_combout\);

-- Location: LCFF_X25_Y20_N29
\DUT|the_cpu_0|E_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_iw[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(12));

-- Location: LCCOMB_X29_Y18_N30
\DUT|the_cpu_0|E_ctrl_invalidate_i~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_iw\(14),
	datac => \DUT|the_cpu_0|E_iw\(15),
	datad => \DUT|the_cpu_0|E_iw\(12),
	combout => \DUT|the_cpu_0|E_ctrl_invalidate_i~0_combout\);

-- Location: LCCOMB_X29_Y18_N6
\DUT|the_cpu_0|E_ctrl_invalidate_i~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_invalidate_i~1_combout\,
	datab => \DUT|the_cpu_0|Equal209~1_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_invalidate_i~0_combout\,
	combout => \DUT|the_cpu_0|E_ctrl_invalidate_i~2_combout\);

-- Location: LCFF_X29_Y18_N7
\DUT|the_cpu_0|M_ctrl_invalidate_i\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_ctrl_invalidate_i~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_invalidate_i~regout\);

-- Location: LCCOMB_X28_Y16_N18
\DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\,
	datab => \DUT|the_cpu_0|M_ctrl_invalidate_i~regout\,
	datac => \DUT|the_cpu_0|M_valid_from_E~regout\,
	datad => \DUT|the_cpu_0|clr_break_line~regout\,
	combout => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~combout\);

-- Location: LCCOMB_X28_Y16_N24
\DUT|the_cpu_0|D_ic_fill_starting_d1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\,
	combout => \DUT|the_cpu_0|D_ic_fill_starting_d1~0_combout\);

-- Location: LCFF_X28_Y16_N25
\DUT|the_cpu_0|D_ic_fill_starting_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ic_fill_starting_d1~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\);

-- Location: LCCOMB_X27_Y16_N28
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[0]~11_combout\,
	datab => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \DUT|the_cpu_0|ic_fill_valid_bits\(0),
	datad => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[0]~12_combout\);

-- Location: LCCOMB_X27_Y17_N4
\DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|M_valid_from_E~regout\,
	datad => \DUT|the_cpu_0|M_ctrl_invalidate_i~regout\,
	combout => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~2_combout\);

-- Location: LCCOMB_X28_Y16_N16
\DUT|the_cpu_0|ic_fill_valid_bits_en\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_dp_offset_en~0_combout\,
	datab => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	datac => \DUT|the_cpu_0|clr_break_line~regout\,
	datad => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_en~combout\);

-- Location: LCFF_X27_Y16_N29
\DUT|the_cpu_0|ic_fill_valid_bits[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[0]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_valid_bits\(0));

-- Location: LCFF_X31_Y18_N15
\DUT|the_cpu_0|M_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_crst~regout\);

-- Location: LCCOMB_X31_Y18_N14
\DUT|the_cpu_0|ic_tag_wraddress[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_valid_from_E~regout\,
	datac => \DUT|the_cpu_0|M_ctrl_crst~regout\,
	datad => \DUT|the_cpu_0|clr_break_line~regout\,
	combout => \DUT|the_cpu_0|ic_tag_wraddress[0]~5_combout\);

-- Location: LCCOMB_X27_Y17_N18
\DUT|the_cpu_0|ic_tag_wraddress_nxt[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_tag_wraddress_nxt~1_combout\,
	datab => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(5),
	datad => \DUT|the_cpu_0|ic_tag_wraddress[0]~5_combout\,
	combout => \DUT|the_cpu_0|ic_tag_wraddress_nxt[0]~2_combout\);

-- Location: LCCOMB_X27_Y17_N14
\DUT|the_cpu_0|ic_tag_wraddress_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|ic_tag_wraddress_nxt[0]~2_combout\,
	datac => \DUT|the_cpu_0|clr_break_line~regout\,
	combout => \DUT|the_cpu_0|ic_tag_wraddress_nxt[0]~3_combout\);

-- Location: LCFF_X27_Y17_N15
\DUT|the_cpu_0|ic_tag_wraddress[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress_nxt[0]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_tag_wraddress\(0));

-- Location: LCCOMB_X27_Y17_N8
\DUT|the_cpu_0|ic_tag_wraddress[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_tag_wraddress[1]~0_combout\,
	combout => \DUT|the_cpu_0|ic_tag_wraddress[1]~feeder_combout\);

-- Location: LCFF_X27_Y17_N9
\DUT|the_cpu_0|ic_tag_wraddress[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress[1]~feeder_combout\,
	sdata => \DUT|the_cpu_0|M_alu_result\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|ic_tag_wraddress[0]~5_combout\,
	sload => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_tag_wraddress\(1));

-- Location: LCCOMB_X27_Y17_N10
\DUT|the_cpu_0|ic_tag_wraddress[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_tag_wraddress[2]~1_combout\,
	combout => \DUT|the_cpu_0|ic_tag_wraddress[2]~feeder_combout\);

-- Location: LCFF_X27_Y17_N11
\DUT|the_cpu_0|ic_tag_wraddress[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress[2]~feeder_combout\,
	sdata => \DUT|the_cpu_0|M_alu_result\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|ic_tag_wraddress[0]~5_combout\,
	sload => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_tag_wraddress\(2));

-- Location: LCCOMB_X27_Y17_N12
\DUT|the_cpu_0|ic_tag_wraddress[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_tag_wraddress[3]~2_combout\,
	combout => \DUT|the_cpu_0|ic_tag_wraddress[3]~feeder_combout\);

-- Location: LCFF_X27_Y17_N13
\DUT|the_cpu_0|ic_tag_wraddress[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress[3]~feeder_combout\,
	sdata => \DUT|the_cpu_0|M_alu_result\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|ic_tag_wraddress[0]~5_combout\,
	sload => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_tag_wraddress\(3));

-- Location: LCCOMB_X27_Y17_N6
\DUT|the_cpu_0|ic_tag_wraddress[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_tag_wraddress[4]~3_combout\,
	combout => \DUT|the_cpu_0|ic_tag_wraddress[4]~feeder_combout\);

-- Location: LCFF_X27_Y17_N7
\DUT|the_cpu_0|ic_tag_wraddress[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress[4]~feeder_combout\,
	sdata => \DUT|the_cpu_0|M_alu_result\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|ic_tag_wraddress[0]~5_combout\,
	sload => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_tag_wraddress\(4));

-- Location: LCCOMB_X27_Y17_N24
\DUT|the_cpu_0|ic_tag_wraddress[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|ic_tag_wraddress[5]~4_combout\,
	combout => \DUT|the_cpu_0|ic_tag_wraddress[5]~feeder_combout\);

-- Location: LCFF_X27_Y17_N25
\DUT|the_cpu_0|ic_tag_wraddress[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress[5]~feeder_combout\,
	sdata => \DUT|the_cpu_0|M_alu_result\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|ic_tag_wraddress[0]~5_combout\,
	sload => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_tag_wraddress\(5));

-- Location: LCCOMB_X27_Y17_N20
\DUT|the_cpu_0|ic_tag_wraddress_nxt[6]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	datab => \DUT|the_cpu_0|ic_tag_wraddress_nxt~0_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(11),
	datad => \DUT|the_cpu_0|ic_tag_wraddress[0]~5_combout\,
	combout => \DUT|the_cpu_0|ic_tag_wraddress_nxt[6]~4_combout\);

-- Location: LCCOMB_X27_Y17_N16
\DUT|the_cpu_0|ic_tag_wraddress_nxt[6]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|clr_break_line~regout\,
	datac => \DUT|the_cpu_0|ic_tag_wraddress_nxt[6]~4_combout\,
	combout => \DUT|the_cpu_0|ic_tag_wraddress_nxt[6]~5_combout\);

-- Location: LCFF_X27_Y17_N17
\DUT|the_cpu_0|ic_tag_wraddress[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress_nxt[6]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_tag_wraddress\(6));

-- Location: LCCOMB_X27_Y16_N10
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[1]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[1]~9_combout\,
	datab => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \DUT|the_cpu_0|ic_fill_valid_bits\(1),
	datad => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[1]~10_combout\);

-- Location: LCFF_X27_Y16_N11
\DUT|the_cpu_0|ic_fill_valid_bits[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[1]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_valid_bits\(1));

-- Location: LCCOMB_X28_Y16_N0
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[2]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[2]~7_combout\);

-- Location: LCCOMB_X27_Y16_N24
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[2]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[2]~7_combout\,
	datac => \DUT|the_cpu_0|ic_fill_valid_bits\(2),
	datad => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[2]~8_combout\);

-- Location: LCFF_X27_Y16_N25
\DUT|the_cpu_0|ic_fill_valid_bits[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[2]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_valid_bits\(2));

-- Location: LCCOMB_X27_Y16_N22
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[3]~13_combout\,
	datab => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \DUT|the_cpu_0|ic_fill_valid_bits\(3),
	datad => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[3]~14_combout\);

-- Location: LCFF_X27_Y16_N23
\DUT|the_cpu_0|ic_fill_valid_bits[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[3]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_valid_bits\(3));

-- Location: LCCOMB_X27_Y16_N12
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[4]~3_combout\,
	datab => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \DUT|the_cpu_0|ic_fill_valid_bits\(4),
	datad => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[4]~4_combout\);

-- Location: LCFF_X27_Y16_N13
\DUT|the_cpu_0|ic_fill_valid_bits[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[4]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_valid_bits\(4));

-- Location: LCCOMB_X27_Y16_N0
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[5]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[5]~0_combout\,
	datab => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \DUT|the_cpu_0|ic_fill_valid_bits\(5),
	datad => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[5]~1_combout\);

-- Location: LCFF_X27_Y16_N1
\DUT|the_cpu_0|ic_fill_valid_bits[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[5]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_valid_bits\(5));

-- Location: LCCOMB_X27_Y16_N26
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[6]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Equal241~0_combout\,
	datab => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \DUT|the_cpu_0|ic_fill_valid_bits\(6),
	datad => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[6]~2_combout\);

-- Location: LCFF_X27_Y16_N27
\DUT|the_cpu_0|ic_fill_valid_bits[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[6]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_valid_bits\(6));

-- Location: LCCOMB_X27_Y16_N30
\DUT|the_cpu_0|ic_fill_valid_bits_nxt[7]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[7]~5_combout\,
	datab => \DUT|the_cpu_0|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \DUT|the_cpu_0|ic_fill_valid_bits\(7),
	datad => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\,
	combout => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[7]~6_combout\);

-- Location: LCFF_X27_Y16_N31
\DUT|the_cpu_0|ic_fill_valid_bits[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_valid_bits_nxt[7]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_valid_bits\(7));

-- Location: LCCOMB_X25_Y18_N16
\DUT|the_cpu_0|F_pc_nxt~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_nxt~16_combout\,
	datab => \DUT|the_cpu_0|E_src1\(16),
	datad => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~17_combout\);

-- Location: LCCOMB_X25_Y20_N26
\DUT|the_cpu_0|D_extra_pc[14]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc_plus_one\(14),
	datab => \DUT|the_cpu_0|Add1~10_combout\,
	datac => \DUT|the_cpu_0|D_bht_data\(1),
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \DUT|the_cpu_0|D_extra_pc[14]~10_combout\);

-- Location: LCFF_X25_Y20_N27
\DUT|the_cpu_0|E_extra_pc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[14]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(14));

-- Location: LCCOMB_X25_Y20_N10
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[14]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(14),
	datac => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[14]~12_combout\);

-- Location: LCCOMB_X25_Y20_N30
\DUT|the_cpu_0|M_pipe_flush_waddr[14]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(16),
	datab => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[14]~12_combout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[14]~15_combout\);

-- Location: LCCOMB_X25_Y20_N16
\DUT|the_cpu_0|E_pc[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_pc\(14),
	combout => \DUT|the_cpu_0|E_pc[14]~feeder_combout\);

-- Location: LCFF_X25_Y20_N17
\DUT|the_cpu_0|E_pc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[14]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(14));

-- Location: LCFF_X25_Y20_N31
\DUT|the_cpu_0|M_pipe_flush_waddr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[14]~15_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(14));

-- Location: LCFF_X25_Y18_N17
\DUT|the_cpu_0|F_pc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_nxt~17_combout\,
	sdata => \DUT|the_cpu_0|M_pipe_flush_waddr\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(14));

-- Location: LCFF_X25_Y17_N5
\DUT|the_cpu_0|D_pc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(14));

-- Location: LCFF_X22_Y17_N23
\DUT|the_cpu_0|ic_fill_tag[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_tag\(4));

-- Location: LCFF_X22_Y17_N19
\DUT|the_cpu_0|ic_fill_tag[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(17),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_tag\(7));

-- Location: LCFF_X22_Y17_N25
\DUT|the_cpu_0|ic_fill_tag[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(18),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_tag\(8));

-- Location: LCFF_X21_Y16_N7
\DUT|the_cpu_0|ic_fill_tag[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(19),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_tag\(9));

-- Location: LCCOMB_X22_Y20_N30
\DUT|the_cpu_0|F_ic_hit~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(18),
	datab => \DUT|the_cpu_0|F_pc\(19),
	datac => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(17),
	datad => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(16),
	combout => \DUT|the_cpu_0|F_ic_hit~5_combout\);

-- Location: LCCOMB_X20_Y18_N18
\DUT|the_cpu_0|F_ic_hit~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(20),
	datab => \DUT|the_cpu_0|F_pc\(21),
	datac => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(19),
	datad => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(18),
	combout => \DUT|the_cpu_0|F_ic_hit~6_combout\);

-- Location: LCCOMB_X25_Y18_N28
\DUT|the_cpu_0|F_ic_hit~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(14),
	datab => \DUT|the_cpu_0|F_pc\(15),
	datac => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(12),
	datad => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(13),
	combout => \DUT|the_cpu_0|F_ic_hit~2_combout\);

-- Location: LCCOMB_X22_Y18_N24
\DUT|the_cpu_0|F_ic_hit~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(17),
	datab => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(15),
	datac => \DUT|the_cpu_0|F_pc\(16),
	datad => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(14),
	combout => \DUT|the_cpu_0|F_ic_hit~3_combout\);

-- Location: LCCOMB_X25_Y19_N14
\DUT|the_cpu_0|F_ic_hit~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(13),
	datab => \DUT|the_cpu_0|F_pc\(12),
	datac => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(10),
	datad => \DUT|the_cpu_0|cpu_0_ic_tag|the_altsyncram|auto_generated|q_b\(11),
	combout => \DUT|the_cpu_0|F_ic_hit~1_combout\);

-- Location: LCCOMB_X22_Y20_N28
\DUT|the_cpu_0|F_ic_hit~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_hit~0_combout\,
	datab => \DUT|the_cpu_0|F_ic_hit~2_combout\,
	datac => \DUT|the_cpu_0|F_ic_hit~3_combout\,
	datad => \DUT|the_cpu_0|F_ic_hit~1_combout\,
	combout => \DUT|the_cpu_0|F_ic_hit~4_combout\);

-- Location: LCCOMB_X22_Y20_N12
\DUT|the_cpu_0|F_ic_hit~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_hit~7_combout\,
	datab => \DUT|the_cpu_0|F_ic_hit~5_combout\,
	datac => \DUT|the_cpu_0|F_ic_hit~6_combout\,
	datad => \DUT|the_cpu_0|F_ic_hit~4_combout\,
	combout => \DUT|the_cpu_0|F_ic_hit~8_combout\);

-- Location: LCFF_X22_Y20_N13
\DUT|the_cpu_0|D_iw_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ic_hit~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw_valid~regout\);

-- Location: LCCOMB_X21_Y16_N28
\DUT|the_cpu_0|F_ic_fill_same_tag_line~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(21),
	datab => \DUT|the_cpu_0|ic_fill_tag\(11),
	datac => \DUT|the_cpu_0|ic_fill_tag\(10),
	datad => \DUT|the_cpu_0|F_pc\(20),
	combout => \DUT|the_cpu_0|F_ic_fill_same_tag_line~6_combout\);

-- Location: LCCOMB_X23_Y19_N24
\DUT|the_cpu_0|F_ic_fill_same_tag_line~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_line\(2),
	datab => \DUT|the_cpu_0|F_pc\(4),
	datac => \DUT|the_cpu_0|F_pc\(5),
	datad => \DUT|the_cpu_0|ic_fill_line\(1),
	combout => \DUT|the_cpu_0|F_ic_fill_same_tag_line~8_combout\);

-- Location: LCCOMB_X21_Y16_N4
\DUT|the_cpu_0|F_ic_fill_same_tag_line~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_tag\(12),
	datab => \DUT|the_cpu_0|F_pc\(22),
	datac => \DUT|the_cpu_0|F_pc\(3),
	datad => \DUT|the_cpu_0|ic_fill_line\(0),
	combout => \DUT|the_cpu_0|F_ic_fill_same_tag_line~7_combout\);

-- Location: LCCOMB_X20_Y16_N24
\DUT|the_cpu_0|F_ic_fill_same_tag_line~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_fill_same_tag_line~5_combout\,
	datab => \DUT|the_cpu_0|F_ic_fill_same_tag_line~6_combout\,
	datac => \DUT|the_cpu_0|F_ic_fill_same_tag_line~8_combout\,
	datad => \DUT|the_cpu_0|F_ic_fill_same_tag_line~7_combout\,
	combout => \DUT|the_cpu_0|F_ic_fill_same_tag_line~9_combout\);

-- Location: LCCOMB_X22_Y19_N6
\DUT|the_cpu_0|F_ic_fill_same_tag_line~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(7),
	datab => \DUT|the_cpu_0|F_pc\(6),
	datac => \DUT|the_cpu_0|ic_fill_line\(3),
	datad => \DUT|the_cpu_0|ic_fill_line\(4),
	combout => \DUT|the_cpu_0|F_ic_fill_same_tag_line~10_combout\);

-- Location: LCCOMB_X29_Y18_N2
\DUT|the_cpu_0|F_ic_fill_same_tag_line~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc\(8),
	datab => \DUT|the_cpu_0|ic_fill_line\(5),
	datac => \DUT|the_cpu_0|F_pc\(9),
	datad => \DUT|the_cpu_0|ic_fill_line\(6),
	combout => \DUT|the_cpu_0|F_ic_fill_same_tag_line~11_combout\);

-- Location: LCCOMB_X22_Y20_N16
\DUT|the_cpu_0|F_ic_fill_same_tag_line~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_fill_same_tag_line~4_combout\,
	datab => \DUT|the_cpu_0|F_ic_fill_same_tag_line~9_combout\,
	datac => \DUT|the_cpu_0|F_ic_fill_same_tag_line~10_combout\,
	datad => \DUT|the_cpu_0|F_ic_fill_same_tag_line~11_combout\,
	combout => \DUT|the_cpu_0|F_ic_fill_same_tag_line~12_combout\);

-- Location: LCFF_X22_Y20_N17
\DUT|the_cpu_0|D_ic_fill_same_tag_line\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ic_fill_same_tag_line~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_ic_fill_same_tag_line~regout\);

-- Location: LCCOMB_X25_Y16_N10
\DUT|the_cpu_0|ic_fill_prevent_refill_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_invalidate_i~regout\,
	datab => \DUT|the_cpu_0|M_valid_from_E~regout\,
	datac => \DUT|the_cpu_0|ic_fill_prevent_refill~regout\,
	datad => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\,
	combout => \DUT|the_cpu_0|ic_fill_prevent_refill_nxt~combout\);

-- Location: LCFF_X25_Y16_N11
\DUT|the_cpu_0|ic_fill_prevent_refill\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_prevent_refill_nxt~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_prevent_refill~regout\);

-- Location: LCCOMB_X25_Y16_N4
\DUT|the_cpu_0|D_ic_fill_starting~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_kill~regout\,
	datab => \DUT|the_cpu_0|D_iw_valid~regout\,
	datac => \DUT|the_cpu_0|D_ic_fill_same_tag_line~regout\,
	datad => \DUT|the_cpu_0|ic_fill_prevent_refill~regout\,
	combout => \DUT|the_cpu_0|D_ic_fill_starting~0_combout\);

-- Location: LCCOMB_X21_Y16_N30
\DUT|the_nios_system_clock_0|slave_FSM|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_FSM|Selector3~0_combout\ = (\DUT|the_nios_system_clock_0|slave_FSM|slave_state.010~regout\ & (\DUT|the_nios_system_clock_0|read_done_edge_to_pulse|data_in_d1~regout\ $ 
-- ((!\DUT|the_nios_system_clock_0|the_altera_std_synchronizer|dreg\(0))))) # (!\DUT|the_nios_system_clock_0|slave_FSM|slave_state.010~regout\ & (((\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|slave_FSM|slave_state.010~regout\,
	datab => \DUT|the_nios_system_clock_0|read_done_edge_to_pulse|data_in_d1~regout\,
	datac => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer|dreg\(0),
	datad => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	combout => \DUT|the_nios_system_clock_0|slave_FSM|Selector3~0_combout\);

-- Location: LCCOMB_X21_Y16_N2
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdatavalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdatavalid~0_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_read_but_no_slave_selected~regout\) # ((!\DUT|the_nios_system_clock_0|slave_FSM|Selector3~0_combout\ & 
-- (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address\(1) & \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_read_but_no_slave_selected~regout\,
	datab => \DUT|the_nios_system_clock_0|slave_FSM|Selector3~0_combout\,
	datac => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address\(1),
	datad => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdatavalid~0_combout\);

-- Location: LCCOMB_X29_Y16_N24
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdatavalid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdatavalid~1_combout\ = (\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdatavalid~0_combout\) # 
-- ((!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdatavalid~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdatavalid~1_combout\);

-- Location: LCFF_X29_Y16_N25
\DUT|the_cpu_0|i_readdatavalid_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdatavalid~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdatavalid_d1~regout\);

-- Location: LCCOMB_X25_Y16_N8
\DUT|the_cpu_0|ic_fill_active_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	datab => \DUT|the_cpu_0|ic_fill_initial_offset\(2),
	datac => \DUT|the_cpu_0|ic_fill_initial_offset\(1),
	datad => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \DUT|the_cpu_0|ic_fill_active_nxt~2_combout\);

-- Location: LCCOMB_X25_Y16_N28
\DUT|the_cpu_0|ic_fill_active_nxt~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datab => \DUT|the_cpu_0|i_readdatavalid_d1~regout\,
	datac => \DUT|the_cpu_0|ic_fill_initial_offset\(0),
	datad => \DUT|the_cpu_0|ic_fill_active_nxt~2_combout\,
	combout => \DUT|the_cpu_0|ic_fill_active_nxt~3_combout\);

-- Location: LCCOMB_X25_Y16_N6
\DUT|the_cpu_0|ic_fill_active_nxt~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datab => \DUT|the_cpu_0|D_ic_fill_starting~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_active~regout\,
	datad => \DUT|the_cpu_0|ic_fill_active_nxt~3_combout\,
	combout => \DUT|the_cpu_0|ic_fill_active_nxt~4_combout\);

-- Location: LCFF_X25_Y16_N7
\DUT|the_cpu_0|ic_fill_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_active_nxt~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_active~regout\);

-- Location: LCCOMB_X25_Y16_N0
\DUT|the_cpu_0|D_ic_fill_starting~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datac => \DUT|the_cpu_0|D_ic_fill_starting~0_combout\,
	datad => \DUT|the_cpu_0|ic_fill_active~regout\,
	combout => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\);

-- Location: LCCOMB_X27_Y17_N26
\DUT|the_cpu_0|ic_tag_wraddress_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_ic_fill_starting~1_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(0),
	datad => \DUT|the_cpu_0|D_pc\(3),
	combout => \DUT|the_cpu_0|ic_tag_wraddress_nxt~1_combout\);

-- Location: LCFF_X27_Y17_N27
\DUT|the_cpu_0|ic_fill_line[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_tag_wraddress_nxt~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_line\(0));

-- Location: LCCOMB_X31_Y16_N18
\DUT|the_cpu_0|F_iw[0]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \DUT|the_cpu_0|F_iw[0]~13_combout\);

-- Location: LCFF_X31_Y16_N19
\DUT|the_cpu_0|D_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[0]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(0));

-- Location: LCCOMB_X33_Y20_N10
\DUT|the_cpu_0|Equal171~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_iw\(0),
	datad => \DUT|the_cpu_0|D_iw\(2),
	combout => \DUT|the_cpu_0|Equal171~0_combout\);

-- Location: LCCOMB_X32_Y20_N14
\DUT|the_cpu_0|D_ctrl_break~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(14),
	datab => \DUT|the_cpu_0|Equal171~1_combout\,
	datac => \DUT|the_cpu_0|Equal171~0_combout\,
	datad => \DUT|the_cpu_0|D_iw\(15),
	combout => \DUT|the_cpu_0|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X25_Y20_N6
\DUT|the_cpu_0|D_ctrl_break~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(12),
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|D_ctrl_break~0_combout\,
	datad => \DUT|the_cpu_0|D_iw\(13),
	combout => \DUT|the_cpu_0|D_ctrl_break~1_combout\);

-- Location: LCFF_X25_Y20_N7
\DUT|the_cpu_0|E_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_break~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_break~regout\);

-- Location: LCFF_X22_Y16_N11
\DUT|the_cpu_0|D_br_taken_waddr_partial[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_br_taken_waddr_partial[2]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_br_taken_waddr_partial\(2));

-- Location: LCCOMB_X23_Y19_N22
\DUT|the_cpu_0|D_extra_pc[2]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_pc_plus_one\(2),
	datab => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	datac => \DUT|the_cpu_0|D_bht_data\(1),
	datad => \DUT|the_cpu_0|D_br_taken_waddr_partial\(2),
	combout => \DUT|the_cpu_0|D_extra_pc[2]~21_combout\);

-- Location: LCFF_X23_Y19_N23
\DUT|the_cpu_0|E_extra_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[2]~21_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(2));

-- Location: LCCOMB_X25_Y23_N20
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[2]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datab => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datac => \DUT|the_cpu_0|E_extra_pc\(2),
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[2]~24_combout\);

-- Location: LCCOMB_X24_Y16_N20
\DUT|the_cpu_0|M_pipe_flush_waddr[2]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(4),
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[2]~24_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[2]~10_combout\);

-- Location: LCCOMB_X24_Y16_N4
\DUT|the_cpu_0|E_pc[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_pc\(2),
	combout => \DUT|the_cpu_0|E_pc[2]~feeder_combout\);

-- Location: LCFF_X24_Y16_N5
\DUT|the_cpu_0|E_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(2));

-- Location: LCFF_X24_Y16_N21
\DUT|the_cpu_0|M_pipe_flush_waddr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[2]~10_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(2));

-- Location: LCCOMB_X24_Y17_N24
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~10_combout\,
	datac => \DUT|the_cpu_0|M_pipe_flush_waddr\(2),
	datad => \DUT|the_cpu_0|M_pipe_flush~regout\,
	combout => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~11_combout\);

-- Location: LCFF_X24_Y17_N25
\DUT|the_cpu_0|F_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(2));

-- Location: LCFF_X23_Y19_N1
\DUT|the_cpu_0|D_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(2));

-- Location: LCFF_X25_Y16_N27
\DUT|the_cpu_0|ic_fill_initial_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_initial_offset\(2));

-- Location: LCCOMB_X28_Y16_N8
\DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_dp_offset\(0),
	datab => \DUT|the_cpu_0|ic_fill_dp_offset\(1),
	datac => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\,
	datad => \DUT|the_cpu_0|ic_fill_dp_offset\(2),
	combout => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~1_combout\);

-- Location: LCCOMB_X28_Y16_N22
\DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\,
	datab => \DUT|the_cpu_0|ic_fill_initial_offset\(2),
	datac => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~1_combout\,
	combout => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~2_combout\);

-- Location: LCCOMB_X28_Y16_N12
\DUT|the_cpu_0|ic_fill_dp_offset_en~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\,
	datad => \DUT|the_cpu_0|i_readdatavalid_d1~regout\,
	combout => \DUT|the_cpu_0|ic_fill_dp_offset_en~0_combout\);

-- Location: LCFF_X28_Y16_N23
\DUT|the_cpu_0|ic_fill_dp_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_dp_offset\(2));

-- Location: LCCOMB_X23_Y16_N6
\DUT|the_cpu_0|F_iw[16]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_iw[16]~15_combout\);

-- Location: LCFF_X23_Y16_N7
\DUT|the_cpu_0|D_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[16]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(16));

-- Location: LCCOMB_X32_Y17_N8
\DUT|the_cpu_0|E_ctrl_jmp_indirect_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Equal171~2_combout\,
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|D_iw\(11),
	datad => \DUT|the_cpu_0|D_iw\(12),
	combout => \DUT|the_cpu_0|E_ctrl_jmp_indirect_nxt~0_combout\);

-- Location: LCCOMB_X28_Y18_N8
\DUT|the_cpu_0|E_valid_jmp_indirect~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_issue~regout\,
	datab => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datac => \DUT|the_cpu_0|E_ctrl_jmp_indirect_nxt~0_combout\,
	datad => \DUT|the_cpu_0|D_data_depend~2_combout\,
	combout => \DUT|the_cpu_0|E_valid_jmp_indirect~0_combout\);

-- Location: LCFF_X28_Y18_N9
\DUT|the_cpu_0|E_valid_jmp_indirect\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_valid_jmp_indirect~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\);

-- Location: LCCOMB_X24_Y17_N20
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~5_combout\,
	datab => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datac => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|E_src1\(3),
	combout => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~6_combout\);

-- Location: LCCOMB_X24_Y17_N4
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr\(1),
	datac => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~6_combout\,
	datad => \DUT|the_cpu_0|M_pipe_flush~regout\,
	combout => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~7_combout\);

-- Location: LCFF_X24_Y17_N5
\DUT|the_cpu_0|F_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(1));

-- Location: LCFF_X22_Y19_N17
\DUT|the_cpu_0|D_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(1));

-- Location: LCFF_X25_Y16_N9
\DUT|the_cpu_0|ic_fill_initial_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_initial_offset\(1));

-- Location: LCCOMB_X28_Y16_N20
\DUT|the_cpu_0|ic_fill_dp_offset_nxt[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\,
	datab => \DUT|the_cpu_0|ic_fill_initial_offset\(1),
	datac => \DUT|the_cpu_0|ic_fill_dp_offset\(1),
	datad => \DUT|the_cpu_0|ic_fill_dp_offset\(0),
	combout => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[1]~0_combout\);

-- Location: LCFF_X28_Y16_N21
\DUT|the_cpu_0|ic_fill_dp_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_dp_offset\(1));

-- Location: LCCOMB_X32_Y16_N0
\DUT|the_cpu_0|F_iw[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \DUT|the_cpu_0|F_iw[2]~9_combout\);

-- Location: LCFF_X32_Y16_N1
\DUT|the_cpu_0|D_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[2]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(2));

-- Location: LCCOMB_X33_Y16_N20
\DUT|the_cpu_0|F_kill~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(1),
	datab => \DUT|the_cpu_0|D_op_div~4_combout\,
	datac => \DUT|the_cpu_0|D_iw\(2),
	datad => \DUT|the_cpu_0|D_iw\(5),
	combout => \DUT|the_cpu_0|F_kill~3_combout\);

-- Location: LCCOMB_X31_Y17_N26
\DUT|the_cpu_0|D_ctrl_shift_right_arith~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_iw\(15),
	datad => \DUT|the_cpu_0|D_iw\(14),
	combout => \DUT|the_cpu_0|D_ctrl_shift_right_arith~0_combout\);

-- Location: LCCOMB_X31_Y17_N16
\DUT|the_cpu_0|F_kill~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_kill~1_combout\,
	datab => \DUT|the_cpu_0|Equal154~0_combout\,
	datac => \DUT|the_cpu_0|Equal171~2_combout\,
	datad => \DUT|the_cpu_0|D_ctrl_shift_right_arith~0_combout\,
	combout => \DUT|the_cpu_0|F_kill~2_combout\);

-- Location: LCCOMB_X25_Y16_N22
\DUT|the_cpu_0|F_kill~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_br_pred_taken~0_combout\,
	datab => \DUT|the_cpu_0|D_issue~regout\,
	datac => \DUT|the_cpu_0|F_kill~3_combout\,
	datad => \DUT|the_cpu_0|F_kill~2_combout\,
	combout => \DUT|the_cpu_0|F_kill~4_combout\);

-- Location: LCCOMB_X22_Y20_N22
\DUT|the_cpu_0|F_kill~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_refetch~0_combout\,
	datab => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datac => \DUT|the_cpu_0|F_kill~4_combout\,
	datad => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|F_kill~5_combout\);

-- Location: LCCOMB_X22_Y20_N26
\DUT|the_cpu_0|F_issue\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_hit~8_combout\,
	datad => \DUT|the_cpu_0|F_kill~5_combout\,
	combout => \DUT|the_cpu_0|F_issue~combout\);

-- Location: LCFF_X22_Y20_N27
\DUT|the_cpu_0|D_issue\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_issue~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_issue~regout\);

-- Location: LCCOMB_X28_Y18_N20
\DUT|the_cpu_0|D_valid\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datac => \DUT|the_cpu_0|D_issue~regout\,
	datad => \DUT|the_cpu_0|D_data_depend~2_combout\,
	combout => \DUT|the_cpu_0|D_valid~combout\);

-- Location: LCCOMB_X31_Y16_N12
\DUT|the_cpu_0|F_ctrl_ignore_dst\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \DUT|the_cpu_0|F_ctrl_ignore_dst~combout\);

-- Location: LCFF_X31_Y16_N13
\DUT|the_cpu_0|D_ctrl_ignore_dst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ctrl_ignore_dst~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_ctrl_ignore_dst~regout\);

-- Location: LCCOMB_X28_Y18_N24
\DUT|the_cpu_0|D_regnum_b_cmp_F~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_regnum_b_cmp_F~2_combout\,
	datab => \DUT|the_cpu_0|Equal300~1_combout\,
	datac => \DUT|the_cpu_0|D_valid~combout\,
	datad => \DUT|the_cpu_0|D_ctrl_ignore_dst~regout\,
	combout => \DUT|the_cpu_0|D_regnum_b_cmp_F~3_combout\);

-- Location: LCFF_X28_Y18_N25
\DUT|the_cpu_0|E_regnum_b_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_regnum_b_cmp_F~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|ALT_INV_F_stall~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\);

-- Location: LCCOMB_X32_Y21_N22
\DUT|the_cpu_0|D_src2_hazard_E\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_regnum_b_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	combout => \DUT|the_cpu_0|D_src2_hazard_E~combout\);

-- Location: LCCOMB_X23_Y21_N26
\DUT|the_cpu_0|D_src2_reg[12]~93\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[12]~92_combout\,
	datab => \DUT|the_cpu_0|W_wr_data\(12),
	datac => \DUT|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \DUT|the_cpu_0|D_src2_reg[21]~30_combout\,
	combout => \DUT|the_cpu_0|D_src2_reg[12]~93_combout\);

-- Location: LCCOMB_X23_Y21_N0
\DUT|the_cpu_0|E_src2[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result\(12),
	datab => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datad => \DUT|the_cpu_0|D_src2_reg[12]~93_combout\,
	combout => \DUT|the_cpu_0|E_src2[12]~12_combout\);

-- Location: LCCOMB_X23_Y21_N4
\DUT|the_cpu_0|D_src2_imm[12]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|D_ctrl_hi_imm16~regout\,
	datad => \DUT|the_cpu_0|D_iw\(18),
	combout => \DUT|the_cpu_0|D_src2_imm[12]~15_combout\);

-- Location: LCFF_X23_Y21_N1
\DUT|the_cpu_0|E_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2[12]~12_combout\,
	sdata => \DUT|the_cpu_0|D_src2_imm[12]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|D_ctrl_src2_choose_imm~regout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2\(12));

-- Location: LCCOMB_X23_Y21_N2
\DUT|the_cpu_0|E_logic_result[12]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_op\(0),
	datab => \DUT|the_cpu_0|E_src2\(12),
	datac => \DUT|the_cpu_0|E_src1\(12),
	datad => \DUT|the_cpu_0|E_logic_op\(1),
	combout => \DUT|the_cpu_0|E_logic_result[12]~2_combout\);

-- Location: LCCOMB_X23_Y21_N10
\DUT|the_cpu_0|E_alu_result[12]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result[12]~3_combout\,
	datab => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_logic_result[12]~2_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(12));

-- Location: LCFF_X23_Y21_N11
\DUT|the_cpu_0|M_alu_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(12),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(12));

-- Location: LCFF_X27_Y20_N9
\DUT|the_cpu_0|A_mem_baddr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(12),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(12));

-- Location: LCCOMB_X29_Y15_N26
\DUT|the_cpu_0|d_address_tag_field[1]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(12),
	datab => \DUT|the_cpu_0|A_mem_baddr\(12),
	datad => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_address_tag_field[1]~12_combout\);

-- Location: LCCOMB_X22_Y19_N20
\DUT|the_cpu_0|A_dc_actual_tag[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(1),
	combout => \DUT|the_cpu_0|A_dc_actual_tag[1]~feeder_combout\);

-- Location: LCFF_X22_Y19_N21
\DUT|the_cpu_0|A_dc_actual_tag[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_actual_tag[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(1));

-- Location: LCCOMB_X29_Y15_N14
\DUT|the_cpu_0|A_dc_wb_tag[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_actual_tag\(1),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[1]~feeder_combout\);

-- Location: LCFF_X29_Y15_N15
\DUT|the_cpu_0|A_dc_wb_tag[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(1));

-- Location: LCFF_X29_Y15_N27
\DUT|the_cpu_0|d_address_tag_field[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[1]~12_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(1));

-- Location: LCCOMB_X29_Y15_N18
\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4_combout\ = (!\DUT|the_cpu_0|d_address_tag_field\(1) & (\DUT|the_cpu_0|d_address_tag_field\(13) & ((\DUT|the_cpu_0|d_write~regout\) # (\DUT|the_cpu_0|d_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_write~regout\,
	datab => \DUT|the_cpu_0|d_address_tag_field\(1),
	datac => \DUT|the_cpu_0|d_read~regout\,
	datad => \DUT|the_cpu_0|d_address_tag_field\(13),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4_combout\);

-- Location: LCCOMB_X29_Y15_N4
\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0_combout\) # ((!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4_combout\) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\);

-- Location: LCCOMB_X40_Y16_N22
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[0]~7_combout\ = (\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(0) & (((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~11_combout\)) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\))) # (!\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(0) & (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~11_combout\) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(0),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~11_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[0]~7_combout\);

-- Location: LCFF_X40_Y16_N23
\DUT|the_cpu_0|i_readdata_d1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[0]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(0));

-- Location: LCCOMB_X32_Y16_N4
\DUT|the_cpu_0|F_iw[3]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \DUT|the_cpu_0|F_iw[3]~11_combout\);

-- Location: LCFF_X32_Y16_N5
\DUT|the_cpu_0|D_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[3]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(3));

-- Location: LCCOMB_X33_Y16_N26
\DUT|the_cpu_0|D_op_div~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_iw\(3),
	datac => \DUT|the_cpu_0|D_iw\(4),
	combout => \DUT|the_cpu_0|D_op_div~4_combout\);

-- Location: LCCOMB_X31_Y17_N8
\DUT|the_cpu_0|Equal154~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(13),
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|D_iw\(12),
	datad => \DUT|the_cpu_0|D_iw\(11),
	combout => \DUT|the_cpu_0|Equal154~5_combout\);

-- Location: LCCOMB_X32_Y16_N22
\DUT|the_cpu_0|D_op_rsvx42~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(5),
	datab => \DUT|the_cpu_0|D_iw\(1),
	datac => \DUT|the_cpu_0|D_iw\(2),
	datad => \DUT|the_cpu_0|D_iw\(0),
	combout => \DUT|the_cpu_0|D_op_rsvx42~0_combout\);

-- Location: LCCOMB_X33_Y16_N18
\DUT|the_cpu_0|D_ctrl_mul_lsw\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Equal171~2_combout\,
	datab => \DUT|the_cpu_0|D_op_div~4_combout\,
	datac => \DUT|the_cpu_0|Equal154~5_combout\,
	datad => \DUT|the_cpu_0|D_op_rsvx42~0_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_mul_lsw~combout\);

-- Location: LCFF_X33_Y16_N19
\DUT|the_cpu_0|E_ctrl_mul_lsw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_mul_lsw~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_mul_lsw~regout\);

-- Location: LCCOMB_X36_Y23_N14
\DUT|the_cpu_0|M_ctrl_mul_lsw~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_ctrl_mul_lsw~regout\,
	combout => \DUT|the_cpu_0|M_ctrl_mul_lsw~feeder_combout\);

-- Location: LCFF_X36_Y23_N15
\DUT|the_cpu_0|M_ctrl_mul_lsw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_ctrl_mul_lsw~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_mul_lsw~regout\);

-- Location: LCFF_X36_Y23_N19
\DUT|the_cpu_0|A_ctrl_mul_lsw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_ctrl_mul_lsw~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\);

-- Location: LCFF_X37_Y22_N1
\DUT|the_cpu_0|A_mul_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mul_result[16]~64_combout\,
	sdata => \DUT|the_cpu_0|A_mul_partial_prod\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mul_result\(16));

-- Location: LCCOMB_X27_Y22_N26
\DUT|the_cpu_0|A_wr_data_unfiltered[16]~93\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[16]~92_combout\,
	datac => \DUT|the_cpu_0|A_ctrl_mul_lsw~regout\,
	datad => \DUT|the_cpu_0|A_mul_result\(16),
	combout => \DUT|the_cpu_0|A_wr_data_unfiltered[16]~93_combout\);

-- Location: LCFF_X27_Y22_N27
\DUT|the_cpu_0|W_wr_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_wr_data_unfiltered[16]~93_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|W_wr_data\(16));

-- Location: LCCOMB_X27_Y22_N14
\DUT|the_cpu_0|D_src1_reg[16]~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_wr_data_unfiltered[16]~93_combout\,
	datab => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datac => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datad => \DUT|the_cpu_0|M_alu_result\(16),
	combout => \DUT|the_cpu_0|D_src1_reg[16]~78_combout\);

-- Location: LCCOMB_X28_Y22_N4
\DUT|the_cpu_0|D_src1_reg[16]~79\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datab => \DUT|the_cpu_0|W_wr_data\(16),
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|D_src1_reg[16]~78_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[16]~79_combout\);

-- Location: LCCOMB_X28_Y22_N16
\DUT|the_cpu_0|D_src1_reg[16]~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datab => \DUT|the_cpu_0|D_src1_reg[16]~79_combout\,
	datac => \DUT|the_cpu_0|E_alu_result\(16),
	datad => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	combout => \DUT|the_cpu_0|D_src1_reg[16]~80_combout\);

-- Location: LCFF_X28_Y22_N17
\DUT|the_cpu_0|E_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[16]~80_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(16));

-- Location: LCCOMB_X28_Y22_N10
\DUT|the_cpu_0|E_alu_result[16]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_extra_pc\(14),
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[17]~34_combout\,
	datac => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	combout => \DUT|the_cpu_0|E_alu_result[16]~11_combout\);

-- Location: LCCOMB_X28_Y22_N8
\DUT|the_cpu_0|E_alu_result[16]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[16]~10_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_alu_result[16]~11_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(16));

-- Location: LCFF_X28_Y22_N9
\DUT|the_cpu_0|M_alu_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(16));

-- Location: LCCOMB_X28_Y19_N12
\DUT|the_cpu_0|d_address_tag_field[5]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(16),
	datad => \DUT|the_cpu_0|A_mem_baddr\(16),
	combout => \DUT|the_cpu_0|d_address_tag_field[5]~8_combout\);

-- Location: LCCOMB_X29_Y19_N2
\DUT|the_cpu_0|A_dc_actual_tag[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(5),
	combout => \DUT|the_cpu_0|A_dc_actual_tag[5]~feeder_combout\);

-- Location: LCFF_X29_Y19_N3
\DUT|the_cpu_0|A_dc_actual_tag[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_actual_tag[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(5));

-- Location: LCCOMB_X28_Y19_N4
\DUT|the_cpu_0|A_dc_wb_tag[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_actual_tag\(5),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[5]~feeder_combout\);

-- Location: LCFF_X28_Y19_N5
\DUT|the_cpu_0|A_dc_wb_tag[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(5));

-- Location: LCFF_X28_Y19_N13
\DUT|the_cpu_0|d_address_tag_field[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[5]~8_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(5));

-- Location: LCCOMB_X28_Y19_N6
\DUT|the_cpu_0|d_address_tag_field[8]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(19),
	datab => \DUT|the_cpu_0|A_mem_baddr\(19),
	datad => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_address_tag_field[8]~5_combout\);

-- Location: LCCOMB_X27_Y18_N2
\DUT|the_cpu_0|A_dc_actual_tag[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(8),
	combout => \DUT|the_cpu_0|A_dc_actual_tag[8]~feeder_combout\);

-- Location: LCFF_X27_Y18_N3
\DUT|the_cpu_0|A_dc_actual_tag[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_actual_tag[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(8));

-- Location: LCCOMB_X28_Y19_N24
\DUT|the_cpu_0|A_dc_wb_tag[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_actual_tag\(8),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[8]~feeder_combout\);

-- Location: LCFF_X28_Y19_N25
\DUT|the_cpu_0|A_dc_wb_tag[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(8));

-- Location: LCFF_X28_Y19_N7
\DUT|the_cpu_0|d_address_tag_field[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[8]~5_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(8));

-- Location: LCCOMB_X28_Y17_N22
\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1_combout\ = (!\DUT|the_cpu_0|d_address_tag_field\(6) & (!\DUT|the_cpu_0|d_address_tag_field\(5) & (!\DUT|the_cpu_0|d_address_tag_field\(7) & 
-- !\DUT|the_cpu_0|d_address_tag_field\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field\(6),
	datab => \DUT|the_cpu_0|d_address_tag_field\(5),
	datac => \DUT|the_cpu_0|d_address_tag_field\(7),
	datad => \DUT|the_cpu_0|d_address_tag_field\(8),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1_combout\);

-- Location: LCCOMB_X28_Y17_N28
\DUT|the_cpu_0|d_address_tag_field[12]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(23),
	datab => \DUT|the_cpu_0|A_mem_baddr\(23),
	datad => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_address_tag_field[12]~1_combout\);

-- Location: LCCOMB_X29_Y20_N6
\DUT|the_cpu_0|A_dc_actual_tag[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(12),
	combout => \DUT|the_cpu_0|A_dc_actual_tag[12]~feeder_combout\);

-- Location: LCFF_X29_Y20_N7
\DUT|the_cpu_0|A_dc_actual_tag[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_actual_tag[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(12));

-- Location: LCCOMB_X28_Y17_N24
\DUT|the_cpu_0|A_dc_wb_tag[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_dc_actual_tag\(12),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[12]~feeder_combout\);

-- Location: LCFF_X28_Y17_N25
\DUT|the_cpu_0|A_dc_wb_tag[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(12));

-- Location: LCFF_X28_Y17_N29
\DUT|the_cpu_0|d_address_tag_field[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[12]~1_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(12),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(12));

-- Location: LCCOMB_X28_Y17_N6
\DUT|the_cpu_0|d_address_tag_field[11]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_baddr\(22),
	datab => \DUT|the_cpu_0|M_alu_result\(22),
	datad => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_address_tag_field[11]~2_combout\);

-- Location: LCCOMB_X27_Y18_N20
\DUT|the_cpu_0|A_dc_actual_tag[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(11),
	combout => \DUT|the_cpu_0|A_dc_actual_tag[11]~feeder_combout\);

-- Location: LCFF_X27_Y18_N21
\DUT|the_cpu_0|A_dc_actual_tag[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_actual_tag[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(11));

-- Location: LCCOMB_X28_Y17_N16
\DUT|the_cpu_0|A_dc_wb_tag[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|A_dc_actual_tag\(11),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[11]~feeder_combout\);

-- Location: LCFF_X28_Y17_N17
\DUT|the_cpu_0|A_dc_wb_tag[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(11));

-- Location: LCFF_X28_Y17_N7
\DUT|the_cpu_0|d_address_tag_field[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[11]~2_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(11));

-- Location: LCCOMB_X28_Y17_N30
\DUT|the_cpu_0|d_address_tag_field[9]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(20),
	datab => \DUT|the_cpu_0|A_mem_baddr\(20),
	datad => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_address_tag_field[9]~4_combout\);

-- Location: LCCOMB_X27_Y18_N0
\DUT|the_cpu_0|A_dc_actual_tag[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(9),
	combout => \DUT|the_cpu_0|A_dc_actual_tag[9]~feeder_combout\);

-- Location: LCFF_X27_Y18_N1
\DUT|the_cpu_0|A_dc_actual_tag[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_actual_tag[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(9));

-- Location: LCCOMB_X28_Y17_N8
\DUT|the_cpu_0|A_dc_wb_tag[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_actual_tag\(9),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[9]~feeder_combout\);

-- Location: LCFF_X28_Y17_N9
\DUT|the_cpu_0|A_dc_wb_tag[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(9));

-- Location: LCFF_X28_Y17_N31
\DUT|the_cpu_0|d_address_tag_field[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[9]~4_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(9));

-- Location: LCCOMB_X28_Y17_N20
\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0_combout\ = (!\DUT|the_cpu_0|d_address_tag_field\(10) & (!\DUT|the_cpu_0|d_address_tag_field\(12) & (!\DUT|the_cpu_0|d_address_tag_field\(11) & 
-- !\DUT|the_cpu_0|d_address_tag_field\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field\(10),
	datab => \DUT|the_cpu_0|d_address_tag_field\(12),
	datac => \DUT|the_cpu_0|d_address_tag_field\(11),
	datad => \DUT|the_cpu_0|d_address_tag_field\(9),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0_combout\);

-- Location: LCCOMB_X29_Y17_N24
\DUT|the_cpu_0|d_address_tag_field[2]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	datab => \DUT|the_cpu_0|A_mem_baddr\(13),
	datad => \DUT|the_cpu_0|M_alu_result\(13),
	combout => \DUT|the_cpu_0|d_address_tag_field[2]~11_combout\);

-- Location: LCFF_X29_Y19_N1
\DUT|the_cpu_0|A_dc_actual_tag[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|cpu_0_dc_tag|the_altsyncram|auto_generated|q_b\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_actual_tag\(2));

-- Location: LCCOMB_X29_Y19_N8
\DUT|the_cpu_0|A_dc_wb_tag[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_dc_actual_tag\(2),
	combout => \DUT|the_cpu_0|A_dc_wb_tag[2]~feeder_combout\);

-- Location: LCFF_X29_Y19_N9
\DUT|the_cpu_0|A_dc_wb_tag[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_tag[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_tag\(2));

-- Location: LCFF_X29_Y17_N25
\DUT|the_cpu_0|d_address_tag_field[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_tag_field[2]~11_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_tag\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_tag_field\(2));

-- Location: LCCOMB_X28_Y17_N2
\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\ = (!\DUT|the_cpu_0|d_address_tag_field\(3) & (!\DUT|the_cpu_0|d_address_tag_field\(4) & !\DUT|the_cpu_0|d_address_tag_field\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_address_tag_field\(3),
	datac => \DUT|the_cpu_0|d_address_tag_field\(4),
	datad => \DUT|the_cpu_0|d_address_tag_field\(2),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\);

-- Location: LCCOMB_X28_Y17_N0
\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1_combout\ & 
-- (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\);

-- Location: LCCOMB_X29_Y15_N24
\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ = (\DUT|the_cpu_0|d_address_tag_field\(0) & (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\ & 
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field\(0),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\);

-- Location: LCCOMB_X29_Y15_N10
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\ & 
-- (!\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~regout\ & ((!\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~regout\) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\)))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\ & 
-- (((!\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~regout\) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~regout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module~regout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0_combout\);

-- Location: LCFF_X30_Y16_N11
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_firsttransfer~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer~regout\);

-- Location: LCCOMB_X30_Y16_N10
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_firsttransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_firsttransfer~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\ & 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0_combout\ & ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\)))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\ & (((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer~regout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_firsttransfer~0_combout\);

-- Location: LCCOMB_X29_Y16_N2
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[1]~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter\(0) & 
-- (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_firsttransfer~0_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter\(0),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_firsttransfer~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter\(1),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[1]~0_combout\);

-- Location: LCCOMB_X30_Y16_N6
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & 
-- (((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1)) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0))))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1)) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\);

-- Location: LCCOMB_X30_Y16_N4
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_counter_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_counter_enable~0_combout\ = (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ & ((\DUT|the_cpu_0_jtag_debug_module|always2~0_combout\) # 
-- (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|always2~0_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_counter_enable~0_combout\);

-- Location: LCFF_X29_Y16_N3
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[1]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_counter_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter\(1));

-- Location: LCCOMB_X29_Y16_N28
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|always2~1_combout\ & (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_firsttransfer~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter\(1))))) # (!\DUT|the_cpu_0_jtag_debug_module|always2~1_combout\ & (((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|always2~1_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_firsttransfer~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter\(1),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~0_combout\);

-- Location: LCFF_X29_Y16_N29
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\);

-- Location: LCCOMB_X30_Y16_N30
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~4_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\ & 
-- (((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0_combout\)) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\ & (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0_combout\) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~4_combout\);

-- Location: LCFF_X30_Y16_N23
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector\(0));

-- Location: LCCOMB_X30_Y16_N24
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~3_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~2_combout\ & ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\ & 
-- (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector\(0))))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~2_combout\ & 
-- (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~2_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector\(0),
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~3_combout\);

-- Location: LCCOMB_X30_Y16_N2
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~3_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~2_combout\) # ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\ & 
-- (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~3_combout\ & !\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~2_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~3_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~3_combout\);

-- Location: LCFF_X30_Y16_N3
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1));

-- Location: LCCOMB_X30_Y16_N22
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & 
-- (((!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\);

-- Location: LCCOMB_X30_Y16_N28
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\) # ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\ & \DUT|the_cpu_0|d_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\,
	datad => \DUT|the_cpu_0|d_read~regout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\);

-- Location: LCCOMB_X30_Y16_N14
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\ & (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ & 
-- (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\ & 
-- (((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ & \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\)) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~0_combout\);

-- Location: LCCOMB_X30_Y16_N8
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~1_combout\ = (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~0_combout\ & (((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~3_combout\) 
-- # (\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\)) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect~0_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~3_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~1_combout\);

-- Location: LCFF_X30_Y16_N9
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0));

-- Location: LCCOMB_X30_Y16_N0
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1)) # ((!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & 
-- !\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\);

-- Location: LCCOMB_X37_Y15_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[12]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_line\(5),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12),
	datad => \DUT|the_cpu_0|d_address_line_field\(5),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[12]~30_combout\);

-- Location: LCCOMB_X37_Y15_N16
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[12]~11_combout\ = (\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(12) & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[12]~30_combout\) # 
-- ((!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(12) & (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[12]~30_combout\) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(12),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[12]~30_combout\,
	datac => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[12]~11_combout\);

-- Location: LCFF_X37_Y15_N17
\DUT|the_cpu_0|i_readdata_d1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[12]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(12));

-- Location: LCCOMB_X23_Y16_N8
\DUT|the_cpu_0|F_iw[12]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_iw[12]~16_combout\);

-- Location: LCFF_X23_Y16_N9
\DUT|the_cpu_0|D_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[12]~16_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(12));

-- Location: LCCOMB_X23_Y16_N22
\DUT|the_cpu_0|Equal154~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(13),
	datac => \DUT|the_cpu_0|D_iw\(12),
	combout => \DUT|the_cpu_0|Equal154~4_combout\);

-- Location: LCCOMB_X33_Y16_N22
\DUT|the_cpu_0|D_ctrl_shift_rot~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_late_result~2_combout\,
	datab => \DUT|the_cpu_0|Equal154~4_combout\,
	datac => \DUT|the_cpu_0|D_iw\(14),
	datad => \DUT|the_cpu_0|Equal171~2_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_shift_rot~0_combout\);

-- Location: LCFF_X33_Y16_N23
\DUT|the_cpu_0|E_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_shift_rot~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_shift_rot~regout\);

-- Location: LCFF_X35_Y20_N15
\DUT|the_cpu_0|M_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_ctrl_shift_rot~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_shift_rot~regout\);

-- Location: LCCOMB_X31_Y20_N14
\DUT|the_cpu_0|A_st_bypass_transfer_done\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_write~regout\,
	datab => \DUT|the_cpu_0|A_dc_wr_data_cnt\(3),
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_run~20_combout\,
	datad => \DUT|the_cpu_0|A_dc_wb_active~regout\,
	combout => \DUT|the_cpu_0|A_st_bypass_transfer_done~combout\);

-- Location: LCCOMB_X31_Y20_N2
\DUT|the_cpu_0|A_mem_stall_stop_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_dc_potential_hazard_after_st~regout\,
	datad => \DUT|the_cpu_0|A_dc_valid_st_cache_hit~regout\,
	combout => \DUT|the_cpu_0|A_mem_stall_stop_nxt~0_combout\);

-- Location: LCCOMB_X35_Y20_N4
\DUT|the_cpu_0|A_mem_stall_nxt~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_stall_nxt~4_combout\,
	datab => \DUT|the_cpu_0|A_dc_fill_active~regout\,
	datac => \DUT|the_cpu_0|A_mem_stall_stop_nxt~0_combout\,
	datad => \DUT|the_cpu_0|A_dc_fill_done~0_combout\,
	combout => \DUT|the_cpu_0|A_mem_stall_nxt~5_combout\);

-- Location: LCCOMB_X31_Y20_N26
\DUT|the_cpu_0|M_dc_valid_st_cache_hit~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_ctrl_st_non_bypass~regout\,
	datac => \DUT|the_cpu_0|M_valid_from_E~regout\,
	datad => \DUT|the_cpu_0|M_sel_data_master~regout\,
	combout => \DUT|the_cpu_0|M_dc_valid_st_cache_hit~2_combout\);

-- Location: LCCOMB_X31_Y20_N28
\DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_mem_nxt~0_combout\,
	datab => \DUT|the_cpu_0|M_dc_valid_st_cache_hit~2_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(10),
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[11]~22_combout\,
	combout => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~0_combout\);

-- Location: LCCOMB_X30_Y19_N2
\DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(2),
	datab => \DUT|the_cpu_0|M_alu_result\(3),
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[3]~6_combout\,
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[4]~8_combout\,
	combout => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~1_combout\);

-- Location: LCCOMB_X23_Y23_N0
\DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_alu_result\(9),
	datab => \DUT|the_cpu_0|Add17|auto_generated|result_int[10]~20_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(8),
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[9]~18_combout\,
	combout => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~4_combout\);

-- Location: LCCOMB_X30_Y19_N28
\DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[5]~10_combout\,
	datab => \DUT|the_cpu_0|M_alu_result\(5),
	datac => \DUT|the_cpu_0|M_alu_result\(4),
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[6]~12_combout\,
	combout => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~2_combout\);

-- Location: LCCOMB_X31_Y20_N6
\DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~3_combout\,
	datab => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~1_combout\,
	datac => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~4_combout\,
	datad => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~2_combout\,
	combout => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~5_combout\);

-- Location: LCCOMB_X31_Y20_N8
\DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_hbreak_req~combout\,
	datab => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~0_combout\,
	datac => \DUT|the_cpu_0|E_valid~0_combout\,
	datad => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~5_combout\,
	combout => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~6_combout\);

-- Location: LCCOMB_X31_Y19_N0
\DUT|the_cpu_0|E_ctrl_ld_st_bypass_or_dcache_management~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(4),
	datab => \DUT|the_cpu_0|E_iw\(1),
	datac => \DUT|the_cpu_0|E_iw\(2),
	datad => \DUT|the_cpu_0|Add17|auto_generated|result_int[32]~64_combout\,
	combout => \DUT|the_cpu_0|E_ctrl_ld_st_bypass_or_dcache_management~0_combout\);

-- Location: LCCOMB_X31_Y20_N22
\DUT|the_cpu_0|E_ctrl_ld_st_bypass_or_dcache_management~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_iw\(0),
	datac => \DUT|the_cpu_0|E_iw\(5),
	datad => \DUT|the_cpu_0|E_ctrl_ld_st_bypass_or_dcache_management~0_combout\,
	combout => \DUT|the_cpu_0|E_ctrl_ld_st_bypass_or_dcache_management~1_combout\);

-- Location: LCFF_X31_Y20_N23
\DUT|the_cpu_0|M_ctrl_ld_st_bypass_or_dcache_management\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_ctrl_ld_st_bypass_or_dcache_management~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_ld_st_bypass_or_dcache_management~regout\);

-- Location: LCCOMB_X31_Y20_N24
\DUT|the_cpu_0|A_mem_stall_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_dc_want_fill~combout\,
	datab => \DUT|the_cpu_0|M_valid_from_E~regout\,
	datac => \DUT|the_cpu_0|M_dc_potential_hazard_after_st_unfiltered~6_combout\,
	datad => \DUT|the_cpu_0|M_ctrl_ld_st_bypass_or_dcache_management~regout\,
	combout => \DUT|the_cpu_0|A_mem_stall_nxt~2_combout\);

-- Location: LCCOMB_X35_Y20_N8
\DUT|the_cpu_0|A_mem_stall_nxt~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_stall~regout\,
	datab => \DUT|the_cpu_0|A_shift_rot_stall~regout\,
	datac => \DUT|the_cpu_0|A_mem_stall_nxt~2_combout\,
	datad => \DUT|the_cpu_0|A_mem_stall~regout\,
	combout => \DUT|the_cpu_0|A_mem_stall_nxt~7_combout\);

-- Location: LCCOMB_X35_Y20_N28
\DUT|the_cpu_0|A_mem_stall_nxt~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_stall_stop_nxt~1_combout\,
	datab => \DUT|the_cpu_0|A_st_bypass_transfer_done~combout\,
	datac => \DUT|the_cpu_0|A_mem_stall_nxt~5_combout\,
	datad => \DUT|the_cpu_0|A_mem_stall_nxt~7_combout\,
	combout => \DUT|the_cpu_0|A_mem_stall_nxt~6_combout\);

-- Location: LCFF_X35_Y20_N29
\DUT|the_cpu_0|A_mem_stall\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_mem_stall_nxt~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_stall~regout\);

-- Location: LCCOMB_X35_Y20_N30
\DUT|the_cpu_0|always132~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_stall~regout\,
	datab => \DUT|the_cpu_0|A_shift_rot_stall~regout\,
	datac => \DUT|the_cpu_0|M_valid_from_E~regout\,
	datad => \DUT|the_cpu_0|A_mem_stall~regout\,
	combout => \DUT|the_cpu_0|always132~0_combout\);

-- Location: LCCOMB_X35_Y20_N2
\DUT|the_cpu_0|A_shift_rot_stall_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_shift_rot_cnt~regout\,
	datab => \DUT|the_cpu_0|M_ctrl_shift_rot~regout\,
	datac => \DUT|the_cpu_0|A_shift_rot_stall~regout\,
	datad => \DUT|the_cpu_0|always132~0_combout\,
	combout => \DUT|the_cpu_0|A_shift_rot_stall_nxt~0_combout\);

-- Location: LCFF_X35_Y20_N3
\DUT|the_cpu_0|A_shift_rot_stall\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_shift_rot_stall_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_shift_rot_stall~regout\);

-- Location: LCCOMB_X35_Y20_N22
\DUT|the_cpu_0|A_stall~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mul_stall~regout\,
	datab => \DUT|the_cpu_0|A_shift_rot_stall~regout\,
	datad => \DUT|the_cpu_0|A_mem_stall~regout\,
	combout => \DUT|the_cpu_0|A_stall~0_combout\);

-- Location: LCFF_X29_Y18_N23
\DUT|the_cpu_0|E_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_iw\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(11));

-- Location: LCCOMB_X29_Y18_N22
\DUT|the_cpu_0|E_hbreak_req~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_valid_from_D~regout\,
	datab => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datac => \DUT|the_cpu_0|E_iw\(11),
	datad => \DUT|the_cpu_0|E_iw\(12),
	combout => \DUT|the_cpu_0|E_hbreak_req~1_combout\);

-- Location: LCCOMB_X29_Y18_N4
\DUT|the_cpu_0|E_hbreak_req~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_iw\(15),
	datab => \DUT|the_cpu_0|E_iw\(13),
	datac => \DUT|the_cpu_0|E_iw\(16),
	datad => \DUT|the_cpu_0|E_iw\(14),
	combout => \DUT|the_cpu_0|E_hbreak_req~0_combout\);

-- Location: LCCOMB_X30_Y17_N24
\DUT|the_cpu_0|E_hbreak_req\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Equal209~1_combout\,
	datab => \DUT|the_cpu_0|E_hbreak_req~1_combout\,
	datac => \DUT|the_cpu_0|E_hbreak_req~0_combout\,
	datad => \DUT|the_cpu_0|hbreak_req~0_combout\,
	combout => \DUT|the_cpu_0|E_hbreak_req~combout\);

-- Location: LCFF_X21_Y17_N3
\DUT|the_cpu_0|E_bht_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_bht_data\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_bht_data\(1));

-- Location: LCFF_X32_Y20_N3
\DUT|the_cpu_0|E_compare_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_logic_op_raw[0]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_compare_op\(0));

-- Location: LCCOMB_X32_Y21_N2
\DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[28]~28_combout\,
	datab => \DUT|the_cpu_0|E_logic_result[30]~26_combout\,
	datac => \DUT|the_cpu_0|E_logic_result[29]~27_combout\,
	datad => \DUT|the_cpu_0|E_logic_result[31]~25_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~7_combout\);

-- Location: LCCOMB_X27_Y21_N10
\DUT|the_cpu_0|E_logic_result[6]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(6),
	datab => \DUT|the_cpu_0|E_src1\(6),
	datac => \DUT|the_cpu_0|E_logic_op\(0),
	datad => \DUT|the_cpu_0|E_logic_op\(1),
	combout => \DUT|the_cpu_0|E_logic_result[6]~14_combout\);

-- Location: LCCOMB_X30_Y23_N8
\DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[1]~23_combout\,
	datab => \DUT|the_cpu_0|E_logic_result[5]~20_combout\,
	datac => \DUT|the_cpu_0|E_logic_result[3]~22_combout\,
	datad => \DUT|the_cpu_0|E_logic_result[6]~14_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~6_combout\);

-- Location: LCCOMB_X28_Y21_N10
\DUT|the_cpu_0|E_logic_result[10]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src2\(10),
	datab => \DUT|the_cpu_0|E_src1\(10),
	datac => \DUT|the_cpu_0|E_logic_op\(0),
	datad => \DUT|the_cpu_0|E_logic_op\(1),
	combout => \DUT|the_cpu_0|E_logic_result[10]~16_combout\);

-- Location: LCCOMB_X40_Y20_N24
\DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_logic_result[8]~18_combout\,
	datab => \DUT|the_cpu_0|E_logic_result[10]~16_combout\,
	datac => \DUT|the_cpu_0|E_logic_result[9]~17_combout\,
	datad => \DUT|the_cpu_0|E_logic_result[7]~19_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~5_combout\);

-- Location: LCCOMB_X32_Y20_N22
\DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~8_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~7_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~6_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~5_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~9_combout\);

-- Location: LCCOMB_X32_Y20_N0
\DUT|the_cpu_0|D_logic_op_raw[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(15),
	datab => \DUT|the_cpu_0|Equal171~1_combout\,
	datac => \DUT|the_cpu_0|Equal171~0_combout\,
	datad => \DUT|the_cpu_0|D_iw\(4),
	combout => \DUT|the_cpu_0|D_logic_op_raw[1]~0_combout\);

-- Location: LCFF_X32_Y20_N1
\DUT|the_cpu_0|E_compare_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_logic_op_raw[1]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_compare_op\(1));

-- Location: LCCOMB_X32_Y20_N16
\DUT|the_cpu_0|E_br_result~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~4_combout\,
	datab => \DUT|the_cpu_0|E_compare_op\(0),
	datac => \DUT|the_cpu_0|the_cpu_0_test_bench|Equal0~9_combout\,
	datad => \DUT|the_cpu_0|E_compare_op\(1),
	combout => \DUT|the_cpu_0|E_br_result~0_combout\);

-- Location: LCCOMB_X32_Y20_N10
\DUT|the_cpu_0|E_br_result~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[33]~66_combout\,
	datab => \DUT|the_cpu_0|E_compare_op\(0),
	datac => \DUT|the_cpu_0|E_br_result~0_combout\,
	datad => \DUT|the_cpu_0|E_compare_op\(1),
	combout => \DUT|the_cpu_0|E_br_result~1_combout\);

-- Location: LCCOMB_X21_Y17_N2
\DUT|the_cpu_0|E_br_mispredict~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_ctrl_br_cond~regout\,
	datac => \DUT|the_cpu_0|E_bht_data\(1),
	datad => \DUT|the_cpu_0|E_br_result~1_combout\,
	combout => \DUT|the_cpu_0|E_br_mispredict~0_combout\);

-- Location: LCCOMB_X31_Y17_N4
\DUT|the_cpu_0|D_ctrl_flush_pipe_always~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(14),
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|D_iw\(12),
	datad => \DUT|the_cpu_0|D_iw\(11),
	combout => \DUT|the_cpu_0|D_ctrl_flush_pipe_always~1_combout\);

-- Location: LCCOMB_X31_Y17_N2
\DUT|the_cpu_0|D_ctrl_flush_pipe_always~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(14),
	datab => \DUT|the_cpu_0|D_iw\(16),
	datac => \DUT|the_cpu_0|D_iw\(12),
	datad => \DUT|the_cpu_0|D_iw\(11),
	combout => \DUT|the_cpu_0|D_ctrl_flush_pipe_always~0_combout\);

-- Location: LCCOMB_X31_Y17_N14
\DUT|the_cpu_0|D_ctrl_flush_pipe_always~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(13),
	datab => \DUT|the_cpu_0|D_ctrl_flush_pipe_always~1_combout\,
	datac => \DUT|the_cpu_0|D_iw\(15),
	datad => \DUT|the_cpu_0|D_ctrl_flush_pipe_always~0_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_flush_pipe_always~2_combout\);

-- Location: LCCOMB_X32_Y17_N20
\DUT|the_cpu_0|D_ctrl_flush_pipe_always~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(12),
	datab => \DUT|the_cpu_0|D_ctrl_flush_pipe_always~2_combout\,
	datac => \DUT|the_cpu_0|D_iw\(13),
	datad => \DUT|the_cpu_0|Equal171~2_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_flush_pipe_always~3_combout\);

-- Location: LCFF_X32_Y17_N21
\DUT|the_cpu_0|E_ctrl_flush_pipe_always\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_flush_pipe_always~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_flush_pipe_always~regout\);

-- Location: LCCOMB_X25_Y17_N16
\DUT|the_cpu_0|M_pipe_flush_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_valid~0_combout\,
	datab => \DUT|the_cpu_0|E_hbreak_req~combout\,
	datac => \DUT|the_cpu_0|E_br_mispredict~0_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_flush_pipe_always~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_nxt~0_combout\);

-- Location: LCFF_X25_Y17_N17
\DUT|the_cpu_0|M_pipe_flush\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush~regout\);

-- Location: LCCOMB_X25_Y17_N6
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc_plus_one[0]~0_combout\,
	datab => \DUT|the_cpu_0|D_br_taken_waddr_partial\(0),
	datac => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datad => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	combout => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~0_combout\);

-- Location: LCCOMB_X25_Y17_N28
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(6),
	datab => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datac => \DUT|the_cpu_0|D_pc\(0),
	datad => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~0_combout\,
	combout => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~1_combout\);

-- Location: LCCOMB_X25_Y17_N0
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datab => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~1_combout\,
	datac => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|E_src1\(2),
	combout => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~2_combout\);

-- Location: LCCOMB_X25_Y17_N22
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr\(0),
	datac => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datad => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~2_combout\,
	combout => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~3_combout\);

-- Location: LCFF_X25_Y17_N23
\DUT|the_cpu_0|F_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(0));

-- Location: LCFF_X25_Y17_N29
\DUT|the_cpu_0|D_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(0));

-- Location: LCFF_X25_Y16_N29
\DUT|the_cpu_0|ic_fill_initial_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_initial_offset\(0));

-- Location: LCCOMB_X28_Y16_N10
\DUT|the_cpu_0|ic_fill_dp_offset_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ic_fill_starting_d1~regout\,
	datac => \DUT|the_cpu_0|ic_fill_dp_offset\(0),
	datad => \DUT|the_cpu_0|ic_fill_initial_offset\(0),
	combout => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[0]~3_combout\);

-- Location: LCFF_X28_Y16_N11
\DUT|the_cpu_0|ic_fill_dp_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_dp_offset\(0));

-- Location: LCCOMB_X22_Y18_N16
\DUT|the_cpu_0|F_iw[23]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_iw[23]~28_combout\);

-- Location: LCFF_X22_Y18_N17
\DUT|the_cpu_0|D_iw[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[23]~28_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(23));

-- Location: LCCOMB_X25_Y18_N20
\DUT|the_cpu_0|D_dst_regnum[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_implicit_dst_eretaddr~regout\,
	datab => \DUT|the_cpu_0|D_iw\(23),
	datac => \DUT|the_cpu_0|D_iw\(18),
	datad => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	combout => \DUT|the_cpu_0|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X28_Y18_N4
\DUT|the_cpu_0|Equal300~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Equal300~0_combout\,
	datab => \DUT|the_cpu_0|D_dst_regnum[1]~0_combout\,
	datac => \DUT|the_cpu_0|D_dst_regnum[4]~6_combout\,
	datad => \DUT|the_cpu_0|D_ctrl_implicit_dst_retaddr~regout\,
	combout => \DUT|the_cpu_0|Equal300~1_combout\);

-- Location: LCCOMB_X28_Y18_N18
\DUT|the_cpu_0|D_regnum_a_cmp_F~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_regnum_a_cmp_F~2_combout\,
	datab => \DUT|the_cpu_0|Equal300~1_combout\,
	datac => \DUT|the_cpu_0|D_valid~combout\,
	datad => \DUT|the_cpu_0|D_ctrl_ignore_dst~regout\,
	combout => \DUT|the_cpu_0|D_regnum_a_cmp_F~3_combout\);

-- Location: LCFF_X28_Y18_N19
\DUT|the_cpu_0|E_regnum_a_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_regnum_a_cmp_F~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \DUT|the_cpu_0|ALT_INV_F_stall~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\);

-- Location: LCCOMB_X29_Y21_N30
\DUT|the_cpu_0|D_src1_reg[11]~93\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datab => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datac => \DUT|the_cpu_0|E_src1[30]~0_combout\,
	datad => \DUT|the_cpu_0|A_wr_data_unfiltered[11]~108_combout\,
	combout => \DUT|the_cpu_0|D_src1_reg[11]~93_combout\);

-- Location: LCCOMB_X29_Y21_N8
\DUT|the_cpu_0|D_src1_reg[11]~94\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1[30]~1_combout\,
	datab => \DUT|the_cpu_0|D_src1_reg[11]~93_combout\,
	datac => \DUT|the_cpu_0|W_wr_data\(11),
	datad => \DUT|the_cpu_0|M_alu_result\(11),
	combout => \DUT|the_cpu_0|D_src1_reg[11]~94_combout\);

-- Location: LCCOMB_X29_Y21_N22
\DUT|the_cpu_0|D_src1_reg[11]~95\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datab => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datac => \DUT|the_cpu_0|D_src1_reg[11]~94_combout\,
	datad => \DUT|the_cpu_0|E_alu_result\(11),
	combout => \DUT|the_cpu_0|D_src1_reg[11]~95_combout\);

-- Location: LCFF_X29_Y21_N23
\DUT|the_cpu_0|E_src1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_src1_reg[11]~95_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src1\(11));

-- Location: LCCOMB_X24_Y19_N18
\DUT|the_cpu_0|M_pipe_flush_waddr[9]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[9]~9_combout\,
	datab => \DUT|the_cpu_0|E_src1\(11),
	datad => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[9]~7_combout\);

-- Location: LCCOMB_X27_Y17_N22
\DUT|the_cpu_0|E_pc[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(9),
	combout => \DUT|the_cpu_0|E_pc[9]~feeder_combout\);

-- Location: LCFF_X27_Y17_N23
\DUT|the_cpu_0|E_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(9));

-- Location: LCFF_X24_Y19_N19
\DUT|the_cpu_0|M_pipe_flush_waddr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[9]~7_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(9));

-- Location: LCCOMB_X25_Y19_N28
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~25_combout\,
	datab => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datac => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datad => \DUT|the_cpu_0|E_src1\(11),
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~26_combout\);

-- Location: LCCOMB_X25_Y19_N18
\DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr\(9),
	datac => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datad => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~26_combout\,
	combout => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~27_combout\);

-- Location: LCFF_X25_Y19_N19
\DUT|the_cpu_0|F_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[6]~27_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(9));

-- Location: LCCOMB_X22_Y18_N22
\DUT|the_cpu_0|F_pc_nxt~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datab => \DUT|the_cpu_0|Add1~2_combout\,
	datac => \DUT|the_cpu_0|D_pc\(10),
	datad => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~3_combout\);

-- Location: LCCOMB_X21_Y19_N4
\DUT|the_cpu_0|F_pc_nxt~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(16),
	datab => \DUT|the_cpu_0|F_pc_plus_one[10]~20_combout\,
	datac => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datad => \DUT|the_cpu_0|F_pc_nxt~3_combout\,
	combout => \DUT|the_cpu_0|F_pc_nxt~4_combout\);

-- Location: LCCOMB_X21_Y19_N8
\DUT|the_cpu_0|F_pc_nxt~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datab => \DUT|the_cpu_0|F_pc_nxt~4_combout\,
	datad => \DUT|the_cpu_0|E_src1\(12),
	combout => \DUT|the_cpu_0|F_pc_nxt~5_combout\);

-- Location: LCCOMB_X23_Y21_N18
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[10]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_extra_pc\(10),
	datab => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datac => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[10]~1_combout\);

-- Location: LCCOMB_X24_Y19_N0
\DUT|the_cpu_0|M_pipe_flush_waddr[10]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(12),
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[10]~1_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[10]~11_combout\);

-- Location: LCCOMB_X24_Y19_N8
\DUT|the_cpu_0|E_pc[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(10),
	combout => \DUT|the_cpu_0|E_pc[10]~feeder_combout\);

-- Location: LCFF_X24_Y19_N9
\DUT|the_cpu_0|E_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[10]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(10));

-- Location: LCFF_X24_Y19_N1
\DUT|the_cpu_0|M_pipe_flush_waddr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[10]~11_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(10));

-- Location: LCFF_X21_Y19_N9
\DUT|the_cpu_0|F_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_nxt~5_combout\,
	sdata => \DUT|the_cpu_0|M_pipe_flush_waddr\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|ALT_INV_M_pipe_flush~regout\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_pc\(10));

-- Location: LCFF_X22_Y18_N23
\DUT|the_cpu_0|D_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|F_pc\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc\(10));

-- Location: LCFF_X22_Y17_N15
\DUT|the_cpu_0|ic_fill_tag[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_pc\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|ic_fill_tag\(0));

-- Location: LCCOMB_X22_Y17_N14
\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\ = (\DUT|the_cpu_0|ic_fill_line\(6) & (!\DUT|the_cpu_0|ic_fill_tag\(0) & \DUT|the_cpu_0|i_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_line\(6),
	datac => \DUT|the_cpu_0|ic_fill_tag\(0),
	datad => \DUT|the_cpu_0|i_read~regout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\);

-- Location: LCCOMB_X22_Y17_N24
\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1_combout\ = (!\DUT|the_cpu_0|ic_fill_tag\(5) & (!\DUT|the_cpu_0|ic_fill_tag\(7) & (!\DUT|the_cpu_0|ic_fill_tag\(8) & !\DUT|the_cpu_0|ic_fill_tag\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_tag\(5),
	datab => \DUT|the_cpu_0|ic_fill_tag\(7),
	datac => \DUT|the_cpu_0|ic_fill_tag\(8),
	datad => \DUT|the_cpu_0|ic_fill_tag\(6),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1_combout\);

-- Location: LCCOMB_X22_Y17_N22
\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ = (!\DUT|the_cpu_0|ic_fill_tag\(3) & (!\DUT|the_cpu_0|ic_fill_tag\(1) & (!\DUT|the_cpu_0|ic_fill_tag\(4) & !\DUT|the_cpu_0|ic_fill_tag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|ic_fill_tag\(3),
	datab => \DUT|the_cpu_0|ic_fill_tag\(1),
	datac => \DUT|the_cpu_0|ic_fill_tag\(4),
	datad => \DUT|the_cpu_0|ic_fill_tag\(2),
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\);

-- Location: LCCOMB_X22_Y17_N16
\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0_combout\ & 
-- (\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\ & (\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1_combout\ & 
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\);

-- Location: LCCOMB_X29_Y15_N0
\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ & 
-- (((!\DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~regout\) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\)) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable~regout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module~regout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\);

-- Location: LCCOMB_X29_Y16_N18
\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~7_combout\ = (\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & 
-- ((\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & ((\DUT|the_cpu_0|ic_fill_line\(0)))) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & (\DUT|the_cpu_0|d_address_line_field\(0))))) # 
-- (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & (((\DUT|the_cpu_0|ic_fill_line\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_line_field\(0),
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datac => \DUT|the_cpu_0|ic_fill_line\(0),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	combout => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~7_combout\);

-- Location: LCCOMB_X45_Y15_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~8_combout\,
	datab => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~7_combout\,
	datac => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~5_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~6_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X44_Y16_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X44_Y16_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable\(2),
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~9_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~5_combout\);

-- Location: LCCOMB_X43_Y16_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~1_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~5_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6_combout\);

-- Location: LCCOMB_X43_Y16_N22
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[1]~2_combout\ = (\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(1) & ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6_combout\) # 
-- ((!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\)))) # (!\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(1) & (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6_combout\) # (!\DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(1),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6_combout\,
	datac => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datad => \DUT|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[1]~2_combout\);

-- Location: LCFF_X43_Y16_N23
\DUT|the_cpu_0|i_readdata_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[1]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(1));

-- Location: LCCOMB_X31_Y16_N0
\DUT|the_cpu_0|F_iw[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \DUT|the_cpu_0|F_iw[1]~8_combout\);

-- Location: LCFF_X31_Y16_N1
\DUT|the_cpu_0|D_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[1]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(1));

-- Location: LCCOMB_X33_Y16_N8
\DUT|the_cpu_0|E_ctrl_br_cond_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(4),
	datab => \DUT|the_cpu_0|D_iw\(3),
	datac => \DUT|the_cpu_0|D_iw\(2),
	datad => \DUT|the_cpu_0|D_iw\(5),
	combout => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~0_combout\);

-- Location: LCCOMB_X33_Y20_N8
\DUT|the_cpu_0|E_ctrl_br_cond_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(0),
	datac => \DUT|the_cpu_0|D_iw\(1),
	datad => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~0_combout\,
	combout => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\);

-- Location: LCFF_X33_Y20_N9
\DUT|the_cpu_0|E_ctrl_br_cond\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_br_cond~regout\);

-- Location: LCCOMB_X21_Y17_N24
\DUT|the_cpu_0|E_br_mispredict\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_valid~1_combout\,
	datab => \DUT|the_cpu_0|E_ctrl_br_cond~regout\,
	datac => \DUT|the_cpu_0|E_bht_data\(1),
	datad => \DUT|the_cpu_0|E_br_result~1_combout\,
	combout => \DUT|the_cpu_0|E_br_mispredict~combout\);

-- Location: LCFF_X21_Y17_N25
\DUT|the_cpu_0|M_br_mispredict\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_br_mispredict~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_br_mispredict~regout\);

-- Location: LCCOMB_X21_Y17_N30
\DUT|the_cpu_0|M_br_mispredict~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_br_mispredict~regout\,
	combout => \DUT|the_cpu_0|M_br_mispredict~_wirecell_combout\);

-- Location: LCCOMB_X30_Y24_N2
\DUT|the_cpu_0|M_pipe_flush_waddr_nxt[0]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_break~regout\,
	datab => \DUT|the_cpu_0|E_ctrl_crst~regout\,
	datac => \DUT|the_cpu_0|E_ctrl_exception~regout\,
	datad => \DUT|the_cpu_0|E_extra_pc\(0),
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[0]~22_combout\);

-- Location: LCCOMB_X24_Y16_N10
\DUT|the_cpu_0|M_pipe_flush_waddr[0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(2),
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[0]~22_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[0]~9_combout\);

-- Location: LCCOMB_X24_Y16_N24
\DUT|the_cpu_0|E_pc[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(0),
	combout => \DUT|the_cpu_0|E_pc[0]~feeder_combout\);

-- Location: LCFF_X24_Y16_N25
\DUT|the_cpu_0|E_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(0));

-- Location: LCFF_X24_Y16_N11
\DUT|the_cpu_0|M_pipe_flush_waddr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[0]~9_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(0));

-- Location: LCCOMB_X30_Y17_N2
\DUT|the_cpu_0|M_br_cond_taken_history[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_br_cond~regout\,
	datab => \DUT|the_cpu_0|E_hbreak_req~combout\,
	datac => \DUT|the_cpu_0|A_stall~0_combout\,
	datad => \DUT|the_cpu_0|E_valid~0_combout\,
	combout => \DUT|the_cpu_0|M_br_cond_taken_history[0]~0_combout\);

-- Location: LCFF_X32_Y20_N11
\DUT|the_cpu_0|M_br_cond_taken_history[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_br_result~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_br_cond_taken_history\(0));

-- Location: LCCOMB_X21_Y17_N20
\DUT|the_cpu_0|F_bht_ptr_nxt[0]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr\(0),
	datac => \DUT|the_cpu_0|M_br_cond_taken_history\(0),
	datad => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[0]~2_combout\,
	combout => \DUT|the_cpu_0|F_bht_ptr_nxt\(0));

-- Location: LCFF_X21_Y17_N21
\DUT|the_cpu_0|F_bht_ptr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_bht_ptr_nxt\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_bht_ptr\(0));

-- Location: LCCOMB_X25_Y18_N22
\DUT|the_cpu_0|D_bht_ptr[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|F_bht_ptr\(0),
	combout => \DUT|the_cpu_0|D_bht_ptr[0]~feeder_combout\);

-- Location: LCFF_X25_Y18_N23
\DUT|the_cpu_0|D_bht_ptr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_bht_ptr[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_bht_ptr\(0));

-- Location: LCCOMB_X25_Y18_N4
\DUT|the_cpu_0|E_bht_ptr[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_bht_ptr\(0),
	combout => \DUT|the_cpu_0|E_bht_ptr[0]~feeder_combout\);

-- Location: LCFF_X25_Y18_N5
\DUT|the_cpu_0|E_bht_ptr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_bht_ptr[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_bht_ptr\(0));

-- Location: LCCOMB_X21_Y17_N28
\DUT|the_cpu_0|M_bht_ptr_unfiltered[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_bht_ptr\(0),
	combout => \DUT|the_cpu_0|M_bht_ptr_unfiltered[0]~feeder_combout\);

-- Location: LCFF_X21_Y17_N29
\DUT|the_cpu_0|M_bht_ptr_unfiltered[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_bht_ptr_unfiltered[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_bht_ptr_unfiltered\(0));

-- Location: LCCOMB_X24_Y15_N8
\DUT|the_cpu_0|M_br_cond_taken_history[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|M_br_cond_taken_history\(0),
	combout => \DUT|the_cpu_0|M_br_cond_taken_history[1]~feeder_combout\);

-- Location: LCFF_X24_Y15_N9
\DUT|the_cpu_0|M_br_cond_taken_history[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_br_cond_taken_history[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_br_cond_taken_history\(1));

-- Location: LCCOMB_X24_Y17_N30
\DUT|the_cpu_0|F_bht_ptr_nxt[1]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr\(1),
	datab => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datac => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[1]~6_combout\,
	datad => \DUT|the_cpu_0|M_br_cond_taken_history\(1),
	combout => \DUT|the_cpu_0|F_bht_ptr_nxt\(1));

-- Location: LCFF_X24_Y17_N31
\DUT|the_cpu_0|F_bht_ptr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_bht_ptr_nxt\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_bht_ptr\(1));

-- Location: LCCOMB_X25_Y19_N26
\DUT|the_cpu_0|D_bht_ptr[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|F_bht_ptr\(1),
	combout => \DUT|the_cpu_0|D_bht_ptr[1]~feeder_combout\);

-- Location: LCFF_X25_Y19_N27
\DUT|the_cpu_0|D_bht_ptr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_bht_ptr[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_bht_ptr\(1));

-- Location: LCCOMB_X25_Y19_N24
\DUT|the_cpu_0|E_bht_ptr[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_bht_ptr\(1),
	combout => \DUT|the_cpu_0|E_bht_ptr[1]~feeder_combout\);

-- Location: LCFF_X25_Y19_N25
\DUT|the_cpu_0|E_bht_ptr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_bht_ptr[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_bht_ptr\(1));

-- Location: LCCOMB_X21_Y17_N6
\DUT|the_cpu_0|M_bht_ptr_unfiltered[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_bht_ptr\(1),
	combout => \DUT|the_cpu_0|M_bht_ptr_unfiltered[1]~feeder_combout\);

-- Location: LCFF_X21_Y17_N7
\DUT|the_cpu_0|M_bht_ptr_unfiltered[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_bht_ptr_unfiltered[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_bht_ptr_unfiltered\(1));

-- Location: LCCOMB_X23_Y19_N26
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|F_pc[13]~1_combout\,
	datac => \DUT|the_cpu_0|F_pc_plus_one[2]~4_combout\,
	datad => \DUT|the_cpu_0|D_br_taken_waddr_partial\(2),
	combout => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~8_combout\);

-- Location: LCCOMB_X23_Y19_N0
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|F_pc[13]~0_combout\,
	datab => \DUT|the_cpu_0|D_iw\(8),
	datac => \DUT|the_cpu_0|D_pc\(2),
	datad => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~8_combout\,
	combout => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~9_combout\);

-- Location: LCCOMB_X24_Y16_N6
\DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datab => \DUT|the_cpu_0|E_src1\(4),
	datac => \DUT|the_cpu_0|E_valid_jmp_indirect~regout\,
	datad => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~9_combout\,
	combout => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~10_combout\);

-- Location: LCCOMB_X24_Y17_N18
\DUT|the_cpu_0|F_bht_ptr_nxt[2]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_br_cond_taken_history\(2),
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr\(2),
	datac => \DUT|the_cpu_0|F_ic_data_rd_addr_nxt[2]~10_combout\,
	datad => \DUT|the_cpu_0|M_pipe_flush~regout\,
	combout => \DUT|the_cpu_0|F_bht_ptr_nxt\(2));

-- Location: LCFF_X24_Y17_N19
\DUT|the_cpu_0|F_bht_ptr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_bht_ptr_nxt\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_bht_ptr\(2));

-- Location: LCCOMB_X21_Y19_N0
\DUT|the_cpu_0|D_bht_ptr[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|F_bht_ptr\(2),
	combout => \DUT|the_cpu_0|D_bht_ptr[2]~feeder_combout\);

-- Location: LCFF_X21_Y19_N1
\DUT|the_cpu_0|D_bht_ptr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_bht_ptr[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_bht_ptr\(2));

-- Location: LCCOMB_X21_Y19_N6
\DUT|the_cpu_0|E_bht_ptr[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_bht_ptr\(2),
	combout => \DUT|the_cpu_0|E_bht_ptr[2]~feeder_combout\);

-- Location: LCFF_X21_Y19_N7
\DUT|the_cpu_0|E_bht_ptr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_bht_ptr[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_bht_ptr\(2));

-- Location: LCCOMB_X21_Y17_N26
\DUT|the_cpu_0|M_bht_ptr_unfiltered[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_bht_ptr\(2),
	combout => \DUT|the_cpu_0|M_bht_ptr_unfiltered[2]~feeder_combout\);

-- Location: LCFF_X21_Y17_N27
\DUT|the_cpu_0|M_bht_ptr_unfiltered[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_bht_ptr_unfiltered[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_bht_ptr_unfiltered\(2));

-- Location: LCCOMB_X23_Y17_N12
\DUT|the_cpu_0|F_bht_ptr_nxt[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_br_cond_taken_history\(3),
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr\(3),
	datac => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[0]~2_combout\,
	datad => \DUT|the_cpu_0|M_pipe_flush~regout\,
	combout => \DUT|the_cpu_0|F_bht_ptr_nxt\(3));

-- Location: LCFF_X23_Y17_N13
\DUT|the_cpu_0|F_bht_ptr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_bht_ptr_nxt\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_bht_ptr\(3));

-- Location: LCCOMB_X22_Y20_N6
\DUT|the_cpu_0|D_bht_ptr[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|F_bht_ptr\(3),
	combout => \DUT|the_cpu_0|D_bht_ptr[3]~feeder_combout\);

-- Location: LCFF_X22_Y20_N7
\DUT|the_cpu_0|D_bht_ptr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_bht_ptr[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_bht_ptr\(3));

-- Location: LCCOMB_X22_Y20_N20
\DUT|the_cpu_0|E_bht_ptr[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_bht_ptr\(3),
	combout => \DUT|the_cpu_0|E_bht_ptr[3]~feeder_combout\);

-- Location: LCFF_X22_Y20_N21
\DUT|the_cpu_0|E_bht_ptr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_bht_ptr[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_bht_ptr\(3));

-- Location: LCCOMB_X21_Y17_N12
\DUT|the_cpu_0|M_bht_ptr_unfiltered[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_bht_ptr\(3),
	combout => \DUT|the_cpu_0|M_bht_ptr_unfiltered[3]~feeder_combout\);

-- Location: LCFF_X21_Y17_N13
\DUT|the_cpu_0|M_bht_ptr_unfiltered[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_bht_ptr_unfiltered[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_bht_ptr_unfiltered\(3));

-- Location: LCCOMB_X23_Y17_N22
\DUT|the_cpu_0|F_bht_ptr_nxt[4]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_br_cond_taken_history\(4),
	datab => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datac => \DUT|the_cpu_0|M_pipe_flush_waddr\(4),
	datad => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[1]~6_combout\,
	combout => \DUT|the_cpu_0|F_bht_ptr_nxt\(4));

-- Location: LCFF_X23_Y17_N23
\DUT|the_cpu_0|F_bht_ptr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_bht_ptr_nxt\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_bht_ptr\(4));

-- Location: LCCOMB_X28_Y18_N6
\DUT|the_cpu_0|D_bht_ptr[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|F_bht_ptr\(4),
	combout => \DUT|the_cpu_0|D_bht_ptr[4]~feeder_combout\);

-- Location: LCFF_X28_Y18_N7
\DUT|the_cpu_0|D_bht_ptr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_bht_ptr[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_bht_ptr\(4));

-- Location: LCCOMB_X28_Y18_N28
\DUT|the_cpu_0|E_bht_ptr[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_bht_ptr\(4),
	combout => \DUT|the_cpu_0|E_bht_ptr[4]~feeder_combout\);

-- Location: LCFF_X28_Y18_N29
\DUT|the_cpu_0|E_bht_ptr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_bht_ptr[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_bht_ptr\(4));

-- Location: LCCOMB_X21_Y17_N10
\DUT|the_cpu_0|M_bht_ptr_unfiltered[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_bht_ptr\(4),
	combout => \DUT|the_cpu_0|M_bht_ptr_unfiltered[4]~feeder_combout\);

-- Location: LCFF_X21_Y17_N11
\DUT|the_cpu_0|M_bht_ptr_unfiltered[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_bht_ptr_unfiltered[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_bht_ptr_unfiltered\(4));

-- Location: LCCOMB_X23_Y17_N24
\DUT|the_cpu_0|F_bht_ptr_nxt[5]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_br_cond_taken_history\(5),
	datab => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datac => \DUT|the_cpu_0|M_pipe_flush_waddr\(5),
	datad => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[2]~10_combout\,
	combout => \DUT|the_cpu_0|F_bht_ptr_nxt\(5));

-- Location: LCFF_X23_Y17_N25
\DUT|the_cpu_0|F_bht_ptr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_bht_ptr_nxt\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_bht_ptr\(5));

-- Location: LCCOMB_X24_Y20_N22
\DUT|the_cpu_0|D_bht_ptr[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|F_bht_ptr\(5),
	combout => \DUT|the_cpu_0|D_bht_ptr[5]~feeder_combout\);

-- Location: LCFF_X24_Y20_N23
\DUT|the_cpu_0|D_bht_ptr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_bht_ptr[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_bht_ptr\(5));

-- Location: LCCOMB_X24_Y20_N6
\DUT|the_cpu_0|E_bht_ptr[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_bht_ptr\(5),
	combout => \DUT|the_cpu_0|E_bht_ptr[5]~feeder_combout\);

-- Location: LCFF_X24_Y20_N7
\DUT|the_cpu_0|E_bht_ptr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_bht_ptr[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_bht_ptr\(5));

-- Location: LCFF_X21_Y17_N1
\DUT|the_cpu_0|M_bht_ptr_unfiltered[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_bht_ptr\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_bht_ptr_unfiltered\(5));

-- Location: LCCOMB_X23_Y17_N10
\DUT|the_cpu_0|M_pipe_flush_waddr[6]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_pipe_flush_waddr_nxt[6]~6_combout\,
	datab => \DUT|the_cpu_0|E_src1\(8),
	datad => \DUT|the_cpu_0|E_ctrl_jmp_indirect~regout\,
	combout => \DUT|the_cpu_0|M_pipe_flush_waddr[6]~4_combout\);

-- Location: LCCOMB_X23_Y17_N14
\DUT|the_cpu_0|E_pc[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_pc\(6),
	combout => \DUT|the_cpu_0|E_pc[6]~feeder_combout\);

-- Location: LCFF_X23_Y17_N15
\DUT|the_cpu_0|E_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_pc[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_pc\(6));

-- Location: LCFF_X23_Y17_N11
\DUT|the_cpu_0|M_pipe_flush_waddr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_pipe_flush_waddr[6]~4_combout\,
	sdata => \DUT|the_cpu_0|E_pc\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|E_hbreak_req~combout\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_pipe_flush_waddr\(6));

-- Location: LCCOMB_X23_Y17_N6
\DUT|the_cpu_0|F_bht_ptr_nxt[6]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_br_cond_taken_history\(6),
	datab => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[3]~14_combout\,
	datac => \DUT|the_cpu_0|M_pipe_flush~regout\,
	datad => \DUT|the_cpu_0|M_pipe_flush_waddr\(6),
	combout => \DUT|the_cpu_0|F_bht_ptr_nxt\(6));

-- Location: LCFF_X23_Y17_N7
\DUT|the_cpu_0|F_bht_ptr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_bht_ptr_nxt\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_bht_ptr\(6));

-- Location: LCCOMB_X23_Y17_N26
\DUT|the_cpu_0|D_bht_ptr[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|F_bht_ptr\(6),
	combout => \DUT|the_cpu_0|D_bht_ptr[6]~feeder_combout\);

-- Location: LCFF_X23_Y17_N27
\DUT|the_cpu_0|D_bht_ptr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_bht_ptr[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_bht_ptr\(6));

-- Location: LCCOMB_X23_Y17_N18
\DUT|the_cpu_0|E_bht_ptr[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_bht_ptr\(6),
	combout => \DUT|the_cpu_0|E_bht_ptr[6]~feeder_combout\);

-- Location: LCFF_X23_Y17_N19
\DUT|the_cpu_0|E_bht_ptr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_bht_ptr[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_bht_ptr\(6));

-- Location: LCCOMB_X21_Y17_N18
\DUT|the_cpu_0|M_bht_ptr_unfiltered[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_bht_ptr\(6),
	combout => \DUT|the_cpu_0|M_bht_ptr_unfiltered[6]~feeder_combout\);

-- Location: LCFF_X21_Y17_N19
\DUT|the_cpu_0|M_bht_ptr_unfiltered[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_bht_ptr_unfiltered[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_bht_ptr_unfiltered\(6));

-- Location: LCCOMB_X24_Y17_N16
\DUT|the_cpu_0|F_bht_ptr_nxt[7]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_br_cond_taken_history\(7),
	datab => \DUT|the_cpu_0|M_pipe_flush_waddr\(7),
	datac => \DUT|the_cpu_0|F_ic_tag_rd_addr_nxt[4]~18_combout\,
	datad => \DUT|the_cpu_0|M_pipe_flush~regout\,
	combout => \DUT|the_cpu_0|F_bht_ptr_nxt\(7));

-- Location: LCFF_X24_Y17_N17
\DUT|the_cpu_0|F_bht_ptr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_bht_ptr_nxt\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|F_bht_ptr\(7));

-- Location: LCCOMB_X24_Y17_N12
\DUT|the_cpu_0|D_bht_ptr[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|F_bht_ptr\(7),
	combout => \DUT|the_cpu_0|D_bht_ptr[7]~feeder_combout\);

-- Location: LCFF_X24_Y17_N13
\DUT|the_cpu_0|D_bht_ptr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_bht_ptr[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_bht_ptr\(7));

-- Location: LCCOMB_X24_Y17_N6
\DUT|the_cpu_0|E_bht_ptr[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_bht_ptr\(7),
	combout => \DUT|the_cpu_0|E_bht_ptr[7]~feeder_combout\);

-- Location: LCFF_X24_Y17_N7
\DUT|the_cpu_0|E_bht_ptr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_bht_ptr[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_bht_ptr\(7));

-- Location: LCCOMB_X21_Y17_N14
\DUT|the_cpu_0|M_bht_ptr_unfiltered[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_bht_ptr\(7),
	combout => \DUT|the_cpu_0|M_bht_ptr_unfiltered[7]~feeder_combout\);

-- Location: LCFF_X21_Y17_N15
\DUT|the_cpu_0|M_bht_ptr_unfiltered[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_bht_ptr_unfiltered[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_bht_ptr_unfiltered\(7));

-- Location: LCFF_X21_Y17_N23
\DUT|the_cpu_0|M_bht_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_bht_data\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_bht_data\(1));

-- Location: M4K_X13_Y17
\DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"5EFD7B451A8A9113CF6A966D92E44A7840813888D7515CE76B9063A748F51D4B29349BC99BD5AB2F3231109632F590E0F74A5C7C4F1DEA921C0D15F9A2EB2C8D",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_bht_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 2,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 2,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DUT|the_cpu_0|M_bht_wr_en_unfiltered~combout\,
	portbrewe => \DUT|the_cpu_0|F_stall~combout\,
	clk0 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	clk1 => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	ena1 => \DUT|the_cpu_0|F_stall~combout\,
	clr0 => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	portadatain => \DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \DUT|the_cpu_0|cpu_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y20_N30
\DUT|the_cpu_0|E_bht_data[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|D_bht_data\(0),
	combout => \DUT|the_cpu_0|E_bht_data[0]~feeder_combout\);

-- Location: LCFF_X36_Y20_N31
\DUT|the_cpu_0|E_bht_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_bht_data[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_bht_data\(0));

-- Location: LCFF_X21_Y17_N9
\DUT|the_cpu_0|M_bht_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_bht_data\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_bht_data\(0));

-- Location: LCCOMB_X21_Y17_N22
\DUT|the_cpu_0|M_bht_wr_data_unfiltered[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_br_mispredict~regout\,
	datac => \DUT|the_cpu_0|M_bht_data\(1),
	datad => \DUT|the_cpu_0|M_bht_data\(0),
	combout => \DUT|the_cpu_0|M_bht_wr_data_unfiltered[1]~0_combout\);

-- Location: LCFF_X21_Y19_N27
\DUT|the_cpu_0|D_pc_plus_one[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_pc_plus_one[8]~16_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_pc_plus_one\(8));

-- Location: LCFF_X22_Y16_N23
\DUT|the_cpu_0|D_br_taken_waddr_partial[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_br_taken_waddr_partial[8]~27_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_br_taken_waddr_partial\(8));

-- Location: LCCOMB_X22_Y19_N0
\DUT|the_cpu_0|D_extra_pc[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_ctrl_br_cond_nxt~1_combout\,
	datab => \DUT|the_cpu_0|D_bht_data\(1),
	datac => \DUT|the_cpu_0|D_pc_plus_one\(8),
	datad => \DUT|the_cpu_0|D_br_taken_waddr_partial\(8),
	combout => \DUT|the_cpu_0|D_extra_pc[8]~16_combout\);

-- Location: LCFF_X22_Y19_N1
\DUT|the_cpu_0|E_extra_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_extra_pc[8]~16_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_extra_pc\(8));

-- Location: LCCOMB_X28_Y21_N0
\DUT|the_cpu_0|E_alu_result[10]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|Add17|auto_generated|result_int[11]~22_combout\,
	datab => \DUT|the_cpu_0|E_extra_pc\(8),
	datac => \DUT|the_cpu_0|E_ctrl_retaddr~regout\,
	datad => \DUT|the_cpu_0|E_alu_result~0_combout\,
	combout => \DUT|the_cpu_0|E_alu_result[10]~17_combout\);

-- Location: LCCOMB_X28_Y21_N18
\DUT|the_cpu_0|E_alu_result[10]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|E_alu_result[10]~17_combout\,
	datac => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datad => \DUT|the_cpu_0|E_logic_result[10]~16_combout\,
	combout => \DUT|the_cpu_0|E_alu_result\(10));

-- Location: LCFF_X28_Y21_N19
\DUT|the_cpu_0|M_alu_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_alu_result\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_alu_result\(10));

-- Location: LCFF_X27_Y19_N1
\DUT|the_cpu_0|A_mem_baddr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|M_alu_result\(10),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_mem_baddr\(10));

-- Location: LCCOMB_X29_Y17_N28
\DUT|the_cpu_0|d_address_line_field[5]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	datab => \DUT|the_cpu_0|A_mem_baddr\(10),
	datad => \DUT|the_cpu_0|M_alu_result\(10),
	combout => \DUT|the_cpu_0|d_address_line_field[5]~0_combout\);

-- Location: LCCOMB_X27_Y19_N2
\DUT|the_cpu_0|A_dc_wb_line[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_mem_baddr\(10),
	combout => \DUT|the_cpu_0|A_dc_wb_line[5]~feeder_combout\);

-- Location: LCFF_X27_Y19_N3
\DUT|the_cpu_0|A_dc_wb_line[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_line[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_line\(5));

-- Location: LCFF_X29_Y17_N29
\DUT|the_cpu_0|d_address_line_field[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_line_field[5]~0_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_line\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_line_field\(5));

-- Location: LCCOMB_X38_Y16_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[11]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~0_combout\,
	datab => \DUT|the_cpu_0|d_address_line_field\(5),
	datac => \DUT|the_cpu_0|ic_fill_line\(5),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[11]~35_combout\);

-- Location: LCCOMB_X40_Y16_N16
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[11]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_readdata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_readdata\(11),
	combout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[11]~feeder_combout\);

-- Location: LCFF_X40_Y16_N17
\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0[11]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0_instruction_master|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(11));

-- Location: LCCOMB_X38_Y16_N6
\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[11]~13_combout\ = (\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & (\DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(11) & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[11]~35_combout\) # (!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\)))) # (!\DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\ & 
-- ((\DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[11]~35_combout\) # ((!\DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_instruction_master|pre_dbs_count_enable~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|readdata[11]~35_combout\,
	datac => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~0_combout\,
	datad => \DUT|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(11),
	combout => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[11]~13_combout\);

-- Location: LCFF_X38_Y16_N7
\DUT|the_cpu_0|i_readdata_d1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[11]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|i_readdata_d1\(11));

-- Location: LCCOMB_X25_Y19_N20
\DUT|the_cpu_0|F_iw[11]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \DUT|the_cpu_0|F_iw[11]~18_combout\);

-- Location: LCFF_X25_Y19_N21
\DUT|the_cpu_0|D_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[11]~18_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(11));

-- Location: LCCOMB_X31_Y17_N0
\DUT|the_cpu_0|D_ctrl_logic~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_logic~0_combout\,
	datab => \DUT|the_cpu_0|D_iw\(11),
	datac => \DUT|the_cpu_0|D_iw\(16),
	datad => \DUT|the_cpu_0|D_ctrl_logic~1_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_logic~2_combout\);

-- Location: LCFF_X31_Y17_N1
\DUT|the_cpu_0|E_ctrl_logic\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_logic~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_logic~regout\);

-- Location: LCCOMB_X32_Y23_N4
\DUT|the_cpu_0|E_logic_result[0]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_src1\(0),
	datab => \DUT|the_cpu_0|E_logic_op\(1),
	datac => \DUT|the_cpu_0|E_logic_op\(0),
	datad => \DUT|the_cpu_0|E_src2\(0),
	combout => \DUT|the_cpu_0|E_logic_result[0]~24_combout\);

-- Location: LCCOMB_X31_Y23_N0
\DUT|the_cpu_0|E_alu_result[0]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_alu_result~0_combout\,
	datab => \DUT|the_cpu_0|E_ctrl_logic~regout\,
	datac => \DUT|the_cpu_0|Add17|auto_generated|result_int[1]~2_combout\,
	datad => \DUT|the_cpu_0|E_logic_result[0]~24_combout\,
	combout => \DUT|the_cpu_0|E_alu_result[0]~24_combout\);

-- Location: LCCOMB_X32_Y23_N20
\DUT|the_cpu_0|E_alu_result[0]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|E_br_result~1_combout\,
	datac => \DUT|the_cpu_0|E_alu_result[0]~24_combout\,
	datad => \DUT|the_cpu_0|E_ctrl_cmp~regout\,
	combout => \DUT|the_cpu_0|E_alu_result\(0));

-- Location: LCCOMB_X32_Y23_N26
\DUT|the_cpu_0|D_src2_reg[0]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_reg[0]~36_combout\,
	datab => \DUT|the_cpu_0|D_src2_reg[21]~31_combout\,
	datac => \DUT|the_cpu_0|M_alu_result\(0),
	datad => \DUT|the_cpu_0|W_wr_data\(0),
	combout => \DUT|the_cpu_0|D_src2_reg[0]~37_combout\);

-- Location: LCCOMB_X32_Y23_N0
\DUT|the_cpu_0|E_src2[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datab => \DUT|the_cpu_0|E_alu_result\(0),
	datad => \DUT|the_cpu_0|D_src2_reg[0]~37_combout\,
	combout => \DUT|the_cpu_0|E_src2[0]~1_combout\);

-- Location: LCCOMB_X32_Y23_N10
\DUT|the_cpu_0|E_src2_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2[0]~1_combout\,
	combout => \DUT|the_cpu_0|E_src2_reg[0]~feeder_combout\);

-- Location: LCFF_X32_Y23_N11
\DUT|the_cpu_0|E_src2_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|E_src2_reg[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_src2_reg\(0));

-- Location: LCCOMB_X32_Y18_N14
\DUT|the_cpu_0|M_st_data[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_src2_reg\(0),
	combout => \DUT|the_cpu_0|M_st_data[0]~feeder_combout\);

-- Location: LCFF_X32_Y18_N15
\DUT|the_cpu_0|M_st_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_st_data[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_st_data\(0));

-- Location: LCCOMB_X32_Y18_N20
\DUT|the_cpu_0|d_writedata_nxt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata_nxt[0]~0_combout\,
	datab => \DUT|the_cpu_0|M_st_data\(0),
	datac => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	datad => \DUT|the_cpu_0|A_st_data\(0),
	combout => \DUT|the_cpu_0|d_writedata_nxt[0]~1_combout\);

-- Location: LCFF_X32_Y18_N21
\DUT|the_cpu_0|d_writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_writedata_nxt[0]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_writedata\(0));

-- Location: LCCOMB_X49_Y16_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: LCCOMB_X53_Y14_N4
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~16_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|irf_reg[1][0]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(4),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~17_combout\);

-- Location: LCFF_X53_Y14_N5
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~17_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(3));

-- Location: LCFF_X53_Y14_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(3),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCFF_X49_Y16_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~0_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(3),
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X49_Y16_N6
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(0),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(0),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X53_Y14_N30
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(1),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(1),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X53_Y14_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(3),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~14_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~15_combout\);

-- Location: LCFF_X53_Y14_N19
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~15_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X53_Y14_N24
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~11_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(2),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~12_combout\);

-- Location: LCFF_X53_Y14_N25
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~12_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X48_Y17_N0
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(1),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X46_Y16_N18
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|always1~0_combout\,
	datab => \DUT|the_cpu_0|d_writedata\(0),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCFF_X46_Y16_N19
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\);

-- Location: LCCOMB_X49_Y14_N20
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: LCFF_X49_Y14_N21
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\);

-- Location: LCFF_X49_Y14_N11
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X49_Y14_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(0),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~10_combout\);

-- Location: LCFF_X48_Y17_N1
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[0]~5_combout\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~10_combout\,
	sload => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X31_Y26_N0
\auto_hub|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR\(0),
	datab => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|Equal3~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(0),
	combout => \auto_hub|tdo~1_combout\);

-- Location: LCCOMB_X42_Y21_N0
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\);

-- Location: LCFF_X42_Y21_N1
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tdo~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\);

-- Location: LCCOMB_X31_Y26_N10
\auto_hub|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datab => \auto_hub|tdo~1_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\,
	combout => \auto_hub|tdo~2_combout\);

-- Location: LCCOMB_X31_Y26_N12
\auto_hub|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|tdo~0_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|tdo~2_combout\,
	combout => \auto_hub|tdo~3_combout\);

-- Location: LCCOMB_X31_Y26_N24
\auto_hub|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|tdo~regout\,
	datad => \auto_hub|tdo~3_combout\,
	combout => \auto_hub|tdo~4_combout\);

-- Location: LCFF_X31_Y26_N25
\auto_hub|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|tdo~4_combout\,
	aclr => \auto_hub|shadow_jsm|state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|tdo~regout\);

-- Location: LCCOMB_X31_Y26_N14
\auto_hub|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|tdo~regout\,
	combout => \auto_hub|tdo~_wirecell_combout\);

-- Location: LCCOMB_X33_Y26_N12
\auto_hub|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|tms_cnt\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(0),
	datad => \auto_hub|shadow_jsm|state\(9),
	combout => \auto_hub|shadow_jsm|state~0_combout\);

-- Location: LCFF_X33_Y26_N13
\auto_hub|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(0));

-- Location: CLKCTRL_G9
\auto_hub|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCFF_X32_Y26_N5
\auto_hub|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(9));

-- Location: LCFF_X32_Y26_N23
\auto_hub|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(9),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(8));

-- Location: LCFF_X32_Y26_N9
\auto_hub|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(8),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(7));

-- Location: LCFF_X32_Y26_N27
\auto_hub|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(7),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(6));

-- Location: LCCOMB_X32_Y26_N4
\auto_hub|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_ir_reg\(6),
	datac => \auto_hub|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_ir_reg\(8),
	combout => \auto_hub|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y26_N24
\auto_hub|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_ir_reg[5]~feeder_combout\);

-- Location: LCFF_X32_Y26_N25
\auto_hub|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[5]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(5));

-- Location: LCFF_X32_Y26_N19
\auto_hub|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(5),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(4));

-- Location: LCFF_X32_Y26_N13
\auto_hub|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(4),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X32_Y26_N6
\auto_hub|jtag_ir_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_ir_reg[2]~feeder_combout\);

-- Location: LCFF_X32_Y26_N7
\auto_hub|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[2]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X32_Y26_N12
\auto_hub|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(5),
	datab => \auto_hub|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y26_N10
\auto_hub|jtag_ir_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: LCFF_X32_Y26_N11
\auto_hub|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[1]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X32_Y26_N16
\auto_hub|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(0),
	datab => \auto_hub|Equal0~0_combout\,
	datac => \auto_hub|Equal0~1_combout\,
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|Equal1~0_combout\);

-- Location: LCFF_X32_Y26_N17
\auto_hub|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|Equal1~0_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|virtual_ir_scan_reg~regout\);

-- Location: LCCOMB_X29_Y26_N22
\auto_hub|irsr_reg[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X30_Y26_N26
\auto_hub|irsr_reg[5]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datab => \auto_hub|irsr_reg[2]~4_combout\,
	datac => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irsr_reg[5]~6_combout\);

-- Location: LCFF_X30_Y26_N27
\auto_hub|irsr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg[5]~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(5));

-- Location: LCCOMB_X29_Y26_N6
\auto_hub|irf_reg[2][0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irf_reg[2][0]~11_combout\);

-- Location: LCCOMB_X31_Y26_N18
\auto_hub|irf_reg[1][0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X30_Y25_N20
\auto_hub|irf_reg[2][0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~2_combout\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irf_reg[2][0]~11_combout\,
	datad => \auto_hub|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|irf_reg[2][0]~12_combout\);

-- Location: LCFF_X30_Y25_N1
\auto_hub|irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~10_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[2][0]~regout\);

-- Location: LCCOMB_X49_Y14_N16
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\);

-- Location: LCFF_X49_Y14_N17
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X30_Y26_N0
\auto_hub|irsr_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[2]~7_combout\,
	datab => \auto_hub|irf_reg[2][0]~regout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\(0),
	combout => \auto_hub|irsr_reg~8_combout\);

-- Location: LCFF_X30_Y26_N1
\auto_hub|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~8_combout\,
	sdata => \auto_hub|irsr_reg\(1),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(0));

-- Location: LCCOMB_X31_Y26_N28
\auto_hub|hub_mode_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X33_Y26_N18
\auto_hub|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(7),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|reset_ena_reg_proc~0_combout\);

-- Location: LCFF_X33_Y26_N19
\auto_hub|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|reset_ena_reg~regout\);

-- Location: LCCOMB_X29_Y26_N8
\auto_hub|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[2]~4_combout\,
	datab => \auto_hub|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|reset_ena_reg~regout\,
	combout => \auto_hub|hub_mode_reg[2]~5_combout\);

-- Location: LCFF_X29_Y26_N9
\auto_hub|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[2]~5_combout\,
	aclr => \auto_hub|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X29_Y26_N16
\auto_hub|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|shadow_jsm|state\(1),
	combout => \auto_hub|clr_reg_proc~0_combout\);

-- Location: LCFF_X29_Y26_N17
\auto_hub|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|clr_reg~regout\);

-- Location: CLKCTRL_G8
\auto_hub|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|clr_reg~clkctrl_outclk\);

-- Location: LCFF_X41_Y21_N27
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~regout\);

-- Location: LCCOMB_X41_Y21_N24
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: LCFF_X41_Y21_N25
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~regout\);

-- Location: LCFF_X41_Y21_N31
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write2~regout\);

-- Location: LCCOMB_X41_Y21_N30
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~regout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write2~regout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X41_Y21_N28
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datac => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\,
	combout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~1_combout\);

-- Location: LCFF_X41_Y21_N29
\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\);

-- Location: LCCOMB_X41_Y19_N30
\DUT|the_jtag_uart_0|wr_rfifo\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|wr_rfifo~combout\ = (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \DUT|the_jtag_uart_0|wr_rfifo~combout\);

-- Location: LCFF_X41_Y19_N13
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCCOMB_X41_Y19_N18
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X41_Y21_N12
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\ & (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X41_Y19_N16
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\DUT|the_jtag_uart_0|fifo_rd~2_combout\ & ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|fifo_rd~2_combout\,
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X41_Y19_N17
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X41_Y20_N8
\DUT|the_jtag_uart_0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add0~0_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & VCC)) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (GND)))
-- \DUT|the_jtag_uart_0|Add0~1\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- !\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \DUT|the_jtag_uart_0|Add0~0_combout\,
	cout => \DUT|the_jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X41_Y20_N12
\DUT|the_jtag_uart_0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add0~4_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (!\DUT|the_jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (\DUT|the_jtag_uart_0|Add0~3\ $ (GND)))
-- \DUT|the_jtag_uart_0|Add0~5\ = CARRY((!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & !\DUT|the_jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|Add0~3\,
	combout => \DUT|the_jtag_uart_0|Add0~4_combout\,
	cout => \DUT|the_jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X41_Y20_N18
\DUT|the_jtag_uart_0|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add0~10_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (!\DUT|the_jtag_uart_0|Add0~9\)) # 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (\DUT|the_jtag_uart_0|Add0~9\ & VCC))
-- \DUT|the_jtag_uart_0|Add0~11\ = CARRY((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & !\DUT|the_jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => VCC,
	cin => \DUT|the_jtag_uart_0|Add0~9\,
	combout => \DUT|the_jtag_uart_0|Add0~10_combout\,
	cout => \DUT|the_jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X41_Y20_N20
\DUT|the_jtag_uart_0|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|Add0~12_combout\ = !\DUT|the_jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DUT|the_jtag_uart_0|Add0~11\,
	combout => \DUT|the_jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X41_Y20_N28
\DUT|the_jtag_uart_0|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|LessThan1~0_combout\ = (\DUT|the_jtag_uart_0|Add0~4_combout\ & ((\DUT|the_jtag_uart_0|Add0~2_combout\) # ((\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)) # 
-- (\DUT|the_jtag_uart_0|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|Add0~2_combout\,
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \DUT|the_jtag_uart_0|Add0~0_combout\,
	datad => \DUT|the_jtag_uart_0|Add0~4_combout\,
	combout => \DUT|the_jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X41_Y20_N26
\DUT|the_jtag_uart_0|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|LessThan1~2_combout\ = (!\DUT|the_jtag_uart_0|LessThan1~1_combout\ & (!\DUT|the_jtag_uart_0|Add0~10_combout\ & (\DUT|the_jtag_uart_0|Add0~12_combout\ & !\DUT|the_jtag_uart_0|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|LessThan1~1_combout\,
	datab => \DUT|the_jtag_uart_0|Add0~10_combout\,
	datac => \DUT|the_jtag_uart_0|Add0~12_combout\,
	datad => \DUT|the_jtag_uart_0|LessThan1~0_combout\,
	combout => \DUT|the_jtag_uart_0|LessThan1~2_combout\);

-- Location: LCFF_X41_Y20_N27
\DUT|the_jtag_uart_0|fifo_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|LessThan1~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|fifo_AF~regout\);

-- Location: LCFF_X35_Y16_N11
\DUT|the_jtag_uart_0|ien_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|ien_AF~regout\);

-- Location: LCCOMB_X37_Y17_N0
\DUT|the_jtag_uart_0|pause_irq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|pause_irq~0_combout\ = (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\) # 
-- ((!\DUT|the_jtag_uart_0|read_0~regout\ & \DUT|the_jtag_uart_0|pause_irq~regout\)))) # (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (!\DUT|the_jtag_uart_0|read_0~regout\ & 
-- (\DUT|the_jtag_uart_0|pause_irq~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \DUT|the_jtag_uart_0|read_0~regout\,
	datac => \DUT|the_jtag_uart_0|pause_irq~regout\,
	datad => \DUT|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\,
	combout => \DUT|the_jtag_uart_0|pause_irq~0_combout\);

-- Location: LCFF_X37_Y17_N1
\DUT|the_jtag_uart_0|pause_irq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|pause_irq~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|pause_irq~regout\);

-- Location: LCCOMB_X35_Y16_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~81_combout\ = (\DUT|the_jtag_uart_0|ien_AF~regout\ & ((\DUT|the_jtag_uart_0|fifo_AF~regout\) # (\DUT|the_jtag_uart_0|pause_irq~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_jtag_uart_0|fifo_AF~regout\,
	datac => \DUT|the_jtag_uart_0|ien_AF~regout\,
	datad => \DUT|the_jtag_uart_0|pause_irq~regout\,
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~81_combout\);

-- Location: LCCOMB_X49_Y19_N12
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: LCFF_X49_Y19_N13
\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCCOMB_X43_Y19_N10
\DUT|the_jtag_uart_0|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|LessThan0~1_combout\ = (!\DUT|the_jtag_uart_0|LessThan0~0_combout\ & (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & 
-- (!\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & !\DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_jtag_uart_0|LessThan0~0_combout\,
	datab => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => \DUT|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	combout => \DUT|the_jtag_uart_0|LessThan0~1_combout\);

-- Location: LCFF_X43_Y19_N11
\DUT|the_jtag_uart_0|fifo_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_jtag_uart_0|LessThan0~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_jtag_uart_0|fifo_AE~regout\);

-- Location: LCCOMB_X35_Y16_N16
\DUT|the_jtag_uart_0|av_readdata[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_jtag_uart_0|av_readdata[9]~0_combout\ = (\DUT|the_jtag_uart_0|ien_AE~regout\ & \DUT|the_jtag_uart_0|fifo_AE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_jtag_uart_0|ien_AE~regout\,
	datad => \DUT|the_jtag_uart_0|fifo_AE~regout\,
	combout => \DUT|the_jtag_uart_0|av_readdata[9]~0_combout\);

-- Location: LCCOMB_X30_Y17_N4
\DUT|the_cpu_0|A_ipending_reg_irq0_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_ienable_reg_irq0~regout\,
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_readdata~81_combout\,
	datac => \DUT|the_jtag_uart_0|av_readdata[9]~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_ienable\(0),
	combout => \DUT|the_cpu_0|A_ipending_reg_irq0_nxt~0_combout\);

-- Location: LCFF_X30_Y17_N5
\DUT|the_cpu_0|A_ipending_reg_irq0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_ipending_reg_irq0_nxt~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_ipending_reg_irq0~regout\);

-- Location: LCFF_X30_Y18_N19
\DUT|the_cpu_0|M_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_iw\(14),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(14));

-- Location: LCFF_X30_Y22_N7
\DUT|the_cpu_0|M_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_ctrl_break~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_break~regout\);

-- Location: LCCOMB_X30_Y18_N12
\DUT|the_cpu_0|A_bstatus_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_bstatus_reg_pie_inst_nxt~0_combout\,
	datab => \DUT|the_cpu_0|A_status_reg_pie~regout\,
	datad => \DUT|the_cpu_0|M_ctrl_break~regout\,
	combout => \DUT|the_cpu_0|A_bstatus_reg_pie_inst_nxt~1_combout\);

-- Location: LCFF_X30_Y18_N13
\DUT|the_cpu_0|A_bstatus_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_bstatus_reg_pie_inst_nxt~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|always132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_bstatus_reg_pie~regout\);

-- Location: LCCOMB_X30_Y18_N18
\DUT|the_cpu_0|A_status_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_status_reg_pie_inst_nxt~0_combout\,
	datab => \DUT|the_cpu_0|M_op_eret~3_combout\,
	datac => \DUT|the_cpu_0|M_iw\(14),
	datad => \DUT|the_cpu_0|A_bstatus_reg_pie~regout\,
	combout => \DUT|the_cpu_0|A_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X30_Y18_N26
\DUT|the_cpu_0|A_status_reg_pie_inst_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_estatus_reg_pie~regout\,
	datab => \DUT|the_cpu_0|A_status_reg_pie_inst_nxt~1_combout\,
	datac => \DUT|the_cpu_0|M_op_eret~3_combout\,
	datad => \DUT|the_cpu_0|M_iw\(14),
	combout => \DUT|the_cpu_0|A_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X30_Y18_N0
\DUT|the_cpu_0|A_status_reg_pie_inst_nxt~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_exception~regout\,
	datab => \DUT|the_cpu_0|A_status_reg_pie_inst_nxt~2_combout\,
	datac => \DUT|the_cpu_0|M_ctrl_crst~regout\,
	datad => \DUT|the_cpu_0|M_ctrl_break~regout\,
	combout => \DUT|the_cpu_0|A_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCFF_X30_Y18_N1
\DUT|the_cpu_0|A_status_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_status_reg_pie_inst_nxt~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|always132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_status_reg_pie~regout\);

-- Location: LCCOMB_X30_Y17_N28
\DUT|the_cpu_0|F_iw~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_cpu_0|hbreak_enabled~regout\,
	datad => \DUT|the_cpu_0|latched_oci_tb_hbreak_req~regout\,
	combout => \DUT|the_cpu_0|F_iw~6_combout\);

-- Location: LCCOMB_X30_Y17_N6
\DUT|the_cpu_0|F_iw[14]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_valid_wrctl_ienable~regout\,
	datab => \DUT|the_cpu_0|A_ipending_reg_irq0~regout\,
	datac => \DUT|the_cpu_0|A_status_reg_pie~regout\,
	datad => \DUT|the_cpu_0|F_iw~6_combout\,
	combout => \DUT|the_cpu_0|F_iw[14]~7_combout\);

-- Location: LCCOMB_X31_Y16_N4
\DUT|the_cpu_0|F_ctrl_b_is_dst~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	datac => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \DUT|the_cpu_0|F_ctrl_b_is_dst~0_combout\);

-- Location: LCFF_X31_Y16_N5
\DUT|the_cpu_0|D_ctrl_b_is_dst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_ctrl_b_is_dst~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\);

-- Location: LCCOMB_X24_Y20_N16
\DUT|the_cpu_0|D_data_depend~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_regnum_a_cmp_D~regout\,
	datab => \DUT|the_cpu_0|D_ctrl_b_is_dst~regout\,
	datac => \DUT|the_cpu_0|M_regnum_b_cmp_D~regout\,
	datad => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	combout => \DUT|the_cpu_0|D_data_depend~1_combout\);

-- Location: LCCOMB_X32_Y16_N28
\DUT|the_cpu_0|D_ctrl_late_result~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(4),
	datab => \DUT|the_cpu_0|D_iw\(1),
	datac => \DUT|the_cpu_0|D_iw\(2),
	datad => \DUT|the_cpu_0|D_iw\(0),
	combout => \DUT|the_cpu_0|D_ctrl_late_result~3_combout\);

-- Location: LCCOMB_X33_Y16_N30
\DUT|the_cpu_0|D_ctrl_late_result~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_iw\(4),
	datab => \DUT|the_cpu_0|D_op_rsvx42~0_combout\,
	datac => \DUT|the_cpu_0|D_iw\(3),
	datad => \DUT|the_cpu_0|D_ctrl_late_result~3_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_late_result~6_combout\);

-- Location: LCCOMB_X33_Y16_N16
\DUT|the_cpu_0|D_ctrl_late_result~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_iw\(13),
	datac => \DUT|the_cpu_0|D_iw\(12),
	combout => \DUT|the_cpu_0|D_ctrl_late_result~2_combout\);

-- Location: LCCOMB_X33_Y16_N24
\DUT|the_cpu_0|D_ctrl_late_result~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_late_result~4_combout\,
	datab => \DUT|the_cpu_0|D_ctrl_late_result~6_combout\,
	datac => \DUT|the_cpu_0|D_ctrl_late_result~2_combout\,
	datad => \DUT|the_cpu_0|Equal171~2_combout\,
	combout => \DUT|the_cpu_0|D_ctrl_late_result~5_combout\);

-- Location: LCFF_X33_Y16_N25
\DUT|the_cpu_0|E_ctrl_late_result\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|D_ctrl_late_result~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_ctrl_late_result~regout\);

-- Location: LCFF_X29_Y19_N7
\DUT|the_cpu_0|M_ctrl_late_result\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_ctrl_late_result~regout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_ctrl_late_result~regout\);

-- Location: LCCOMB_X30_Y23_N26
\DUT|the_cpu_0|D_data_depend~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_ctrl_a_not_src~regout\,
	datab => \DUT|the_cpu_0|D_src2_hazard_E~combout\,
	datac => \DUT|the_cpu_0|E_regnum_a_cmp_D~regout\,
	datad => \DUT|the_cpu_0|E_ctrl_late_result~regout\,
	combout => \DUT|the_cpu_0|D_data_depend~0_combout\);

-- Location: LCCOMB_X29_Y19_N6
\DUT|the_cpu_0|D_data_depend~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|D_data_depend~1_combout\,
	datac => \DUT|the_cpu_0|M_ctrl_late_result~regout\,
	datad => \DUT|the_cpu_0|D_data_depend~0_combout\,
	combout => \DUT|the_cpu_0|D_data_depend~2_combout\);

-- Location: LCCOMB_X28_Y18_N14
\DUT|the_cpu_0|F_stall\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|D_issue~regout\,
	datab => \DUT|the_cpu_0|D_data_depend~2_combout\,
	datac => \DUT|the_cpu_0|A_stall~0_combout\,
	datad => \DUT|the_cpu_0|M_pipe_flush~regout\,
	combout => \DUT|the_cpu_0|F_stall~combout\);

-- Location: LCCOMB_X32_Y16_N10
\DUT|the_cpu_0|F_iw[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|cpu_0_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datac => \DUT|the_cpu_0|F_iw[14]~7_combout\,
	combout => \DUT|the_cpu_0|F_iw[5]~10_combout\);

-- Location: LCFF_X32_Y16_N11
\DUT|the_cpu_0|D_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|F_iw[5]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|D_iw\(5));

-- Location: LCFF_X31_Y18_N31
\DUT|the_cpu_0|E_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|D_iw\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|E_iw\(5));

-- Location: LCFF_X31_Y18_N9
\DUT|the_cpu_0|M_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_iw\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(5));

-- Location: LCFF_X29_Y18_N19
\DUT|the_cpu_0|M_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_iw\(11),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(11));

-- Location: LCCOMB_X31_Y18_N28
\DUT|the_cpu_0|M_iw[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_iw\(3),
	combout => \DUT|the_cpu_0|M_iw[3]~feeder_combout\);

-- Location: LCFF_X31_Y18_N29
\DUT|the_cpu_0|M_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_iw[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(3));

-- Location: LCCOMB_X29_Y18_N18
\DUT|the_cpu_0|M_op_eret~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_iw\(4),
	datab => \DUT|the_cpu_0|M_iw\(5),
	datac => \DUT|the_cpu_0|M_iw\(11),
	datad => \DUT|the_cpu_0|M_iw\(3),
	combout => \DUT|the_cpu_0|M_op_eret~1_combout\);

-- Location: LCFF_X29_Y19_N17
\DUT|the_cpu_0|M_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|E_iw\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(1));

-- Location: LCCOMB_X30_Y19_N18
\DUT|the_cpu_0|M_iw[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|E_iw\(2),
	combout => \DUT|the_cpu_0|M_iw[2]~feeder_combout\);

-- Location: LCFF_X30_Y19_N19
\DUT|the_cpu_0|M_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|M_iw[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|M_iw\(2));

-- Location: LCCOMB_X29_Y19_N16
\DUT|the_cpu_0|M_op_eret~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_iw\(0),
	datac => \DUT|the_cpu_0|M_iw\(1),
	datad => \DUT|the_cpu_0|M_iw\(2),
	combout => \DUT|the_cpu_0|M_op_eret~2_combout\);

-- Location: LCCOMB_X30_Y18_N4
\DUT|the_cpu_0|M_op_eret~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_op_eret~0_combout\,
	datab => \DUT|the_cpu_0|M_op_eret~1_combout\,
	datad => \DUT|the_cpu_0|M_op_eret~2_combout\,
	combout => \DUT|the_cpu_0|M_op_eret~3_combout\);

-- Location: LCCOMB_X30_Y18_N8
\DUT|the_cpu_0|hbreak_enabled~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|M_ctrl_break~regout\,
	datab => \DUT|the_cpu_0|M_op_eret~3_combout\,
	datac => \DUT|the_cpu_0|hbreak_enabled~regout\,
	datad => \DUT|the_cpu_0|M_iw\(14),
	combout => \DUT|the_cpu_0|hbreak_enabled~0_combout\);

-- Location: LCFF_X30_Y18_N9
\DUT|the_cpu_0|hbreak_enabled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|hbreak_enabled~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|always132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|hbreak_enabled~regout\);

-- Location: LCFF_X41_Y18_N5
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \DUT|the_cpu_0|hbreak_enabled~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCFF_X41_Y18_N19
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X41_Y18_N8
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\);

-- Location: LCFF_X41_Y18_N9
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X30_Y26_N28
\auto_hub|irsr_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|the_altera_std_synchronizer3|din_s1~0_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\(1),
	datad => \auto_hub|irsr_reg[2]~7_combout\,
	combout => \auto_hub|irsr_reg~12_combout\);

-- Location: LCFF_X30_Y26_N29
\auto_hub|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~12_combout\,
	sdata => \auto_hub|irsr_reg\(2),
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(1));

-- Location: LCCOMB_X31_Y26_N30
\auto_hub|hub_mode_reg[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X31_Y26_N22
\auto_hub|hub_mode_reg[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[1]~1_combout\,
	datab => \auto_hub|hub_mode_reg[1]~0_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|hub_mode_reg[2]~2_combout\,
	combout => \auto_hub|hub_mode_reg[1]~3_combout\);

-- Location: LCFF_X31_Y26_N23
\auto_hub|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[1]~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X31_Y25_N12
\auto_hub|shadow_irf_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(1),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~3_combout\);

-- Location: LCFF_X31_Y25_N13
\auto_hub|shadow_irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][1]~regout\);

-- Location: LCCOMB_X31_Y25_N26
\auto_hub|irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][1]~regout\,
	combout => \auto_hub|irf_reg~6_combout\);

-- Location: LCFF_X31_Y25_N27
\auto_hub|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][1]~regout\);

-- Location: LCFF_X49_Y15_N15
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(23),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X51_Y14_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(23),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~16_combout\);

-- Location: LCFF_X51_Y14_N29
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~16_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X48_Y16_N4
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(23),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(23),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X48_Y16_N10
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(24),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(24),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCCOMB_X48_Y16_N28
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(26),
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~51_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCFF_X48_Y16_N29
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~52_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(25));

-- Location: LCCOMB_X48_Y16_N14
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~53_combout\,
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(25),
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~54_combout\);

-- Location: LCFF_X48_Y16_N15
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~54_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X48_Y16_N2
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~35_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(24),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~36_combout\);

-- Location: LCFF_X48_Y16_N3
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~36_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X48_Y16_N12
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~18_combout\,
	datab => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(23),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCFF_X48_Y16_N13
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~20_combout\,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(22));

-- Location: LCFF_X49_Y15_N25
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(22),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCFF_X50_Y19_N9
\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\);

-- Location: LCCOMB_X50_Y19_N8
\DUT|reset_n_sources~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|reset_n_sources~0_combout\ = (\DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY~combout\(0),
	datac => \DUT|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\,
	combout => \DUT|reset_n_sources~0_combout\);

-- Location: CLKCTRL_G4
\DUT|reset_n_sources~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DUT|reset_n_sources~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DUT|reset_n_sources~0clkctrl_outclk\);

-- Location: LCFF_X12_Y11_N11
\DUT|nios_system_reset_sdram_clk_domain_synch|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|nios_system_reset_sdram_clk_domain_synch|data_in_d1~feeder_combout\,
	aclr => \DUT|reset_n_sources~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|nios_system_reset_sdram_clk_domain_synch|data_in_d1~regout\);

-- Location: LCFF_X12_Y11_N25
\DUT|nios_system_reset_sdram_clk_domain_synch|data_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|nios_system_reset_sdram_clk_domain_synch|data_in_d1~regout\,
	aclr => \DUT|reset_n_sources~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~regout\);

-- Location: CLKCTRL_G14
\DUT|nios_system_reset_sdram_clk_domain_synch|data_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~clkctrl_outclk\);

-- Location: LCFF_X11_Y11_N15
\DUT|the_sdram_0|i_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|i_count[0]~4_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_count\(0));

-- Location: LCCOMB_X11_Y11_N2
\DUT|the_sdram_0|i_count[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|i_count[1]~1_combout\ = (\DUT|the_sdram_0|i_state.011~regout\ & (\DUT|the_sdram_0|i_count\(1) $ ((!\DUT|the_sdram_0|i_count\(0))))) # (!\DUT|the_sdram_0|i_state.011~regout\ & (((\DUT|the_sdram_0|i_state.010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_count\(1),
	datab => \DUT|the_sdram_0|i_state.011~regout\,
	datac => \DUT|the_sdram_0|i_count\(0),
	datad => \DUT|the_sdram_0|i_state.010~regout\,
	combout => \DUT|the_sdram_0|i_count[1]~1_combout\);

-- Location: LCCOMB_X11_Y11_N20
\DUT|the_sdram_0|i_count[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|i_count[1]~2_combout\ = (\DUT|the_sdram_0|WideOr6~0_combout\ & ((\DUT|the_sdram_0|i_count[0]~0_combout\ & ((\DUT|the_sdram_0|i_count\(1)))) # (!\DUT|the_sdram_0|i_count[0]~0_combout\ & (\DUT|the_sdram_0|i_count[1]~1_combout\)))) # 
-- (!\DUT|the_sdram_0|WideOr6~0_combout\ & (((\DUT|the_sdram_0|i_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|WideOr6~0_combout\,
	datab => \DUT|the_sdram_0|i_count[1]~1_combout\,
	datac => \DUT|the_sdram_0|i_count\(1),
	datad => \DUT|the_sdram_0|i_count[0]~0_combout\,
	combout => \DUT|the_sdram_0|i_count[1]~2_combout\);

-- Location: LCFF_X11_Y11_N21
\DUT|the_sdram_0|i_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|i_count[1]~2_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_count\(1));

-- Location: LCCOMB_X11_Y11_N22
\DUT|the_sdram_0|i_count[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|i_count[0]~0_combout\ = (!\DUT|the_sdram_0|i_count\(2) & (!\DUT|the_sdram_0|i_count\(1) & \DUT|the_sdram_0|i_state.011~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_count\(2),
	datac => \DUT|the_sdram_0|i_count\(1),
	datad => \DUT|the_sdram_0|i_state.011~regout\,
	combout => \DUT|the_sdram_0|i_count[0]~0_combout\);

-- Location: LCCOMB_X10_Y11_N6
\DUT|the_sdram_0|i_next.000~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|i_next.000~0_combout\ = (\DUT|the_sdram_0|i_next.000~regout\) # ((\DUT|the_sdram_0|i_state.000~regout\ & (!\DUT|the_sdram_0|i_state.011~regout\ & !\DUT|the_sdram_0|i_state.101~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_state.000~regout\,
	datab => \DUT|the_sdram_0|i_state.011~regout\,
	datac => \DUT|the_sdram_0|i_next.000~regout\,
	datad => \DUT|the_sdram_0|i_state.101~regout\,
	combout => \DUT|the_sdram_0|i_next.000~0_combout\);

-- Location: LCFF_X10_Y11_N7
\DUT|the_sdram_0|i_next.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|i_next.000~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_next.000~regout\);

-- Location: LCCOMB_X10_Y11_N24
\DUT|the_sdram_0|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector7~0_combout\ = (\DUT|the_sdram_0|Equal0~3_combout\ & (((\DUT|the_sdram_0|i_next.000~regout\)) # (!\DUT|the_sdram_0|i_count[0]~0_combout\))) # (!\DUT|the_sdram_0|Equal0~3_combout\ & (\DUT|the_sdram_0|i_state.000~regout\ & 
-- ((\DUT|the_sdram_0|i_next.000~regout\) # (!\DUT|the_sdram_0|i_count[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Equal0~3_combout\,
	datab => \DUT|the_sdram_0|i_count[0]~0_combout\,
	datac => \DUT|the_sdram_0|i_state.000~regout\,
	datad => \DUT|the_sdram_0|i_next.000~regout\,
	combout => \DUT|the_sdram_0|Selector7~0_combout\);

-- Location: LCFF_X10_Y11_N25
\DUT|the_sdram_0|i_state.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector7~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_state.000~regout\);

-- Location: LCCOMB_X10_Y11_N28
\DUT|the_sdram_0|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector16~0_combout\ = (\DUT|the_sdram_0|i_next.010~regout\ & ((\DUT|the_sdram_0|i_state.011~regout\) # ((\DUT|the_sdram_0|i_state.101~regout\) # (!\DUT|the_sdram_0|i_state.000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_next.010~regout\,
	datab => \DUT|the_sdram_0|i_state.011~regout\,
	datac => \DUT|the_sdram_0|i_state.000~regout\,
	datad => \DUT|the_sdram_0|i_state.101~regout\,
	combout => \DUT|the_sdram_0|Selector16~0_combout\);

-- Location: LCCOMB_X10_Y10_N6
\DUT|the_sdram_0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Add0~0_combout\ = \DUT|the_sdram_0|refresh_counter\(0) $ (VCC)
-- \DUT|the_sdram_0|Add0~1\ = CARRY(\DUT|the_sdram_0|refresh_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|refresh_counter\(0),
	datad => VCC,
	combout => \DUT|the_sdram_0|Add0~0_combout\,
	cout => \DUT|the_sdram_0|Add0~1\);

-- Location: LCCOMB_X10_Y10_N8
\DUT|the_sdram_0|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Add0~2_combout\ = (\DUT|the_sdram_0|refresh_counter\(1) & (\DUT|the_sdram_0|Add0~1\ & VCC)) # (!\DUT|the_sdram_0|refresh_counter\(1) & (!\DUT|the_sdram_0|Add0~1\))
-- \DUT|the_sdram_0|Add0~3\ = CARRY((!\DUT|the_sdram_0|refresh_counter\(1) & !\DUT|the_sdram_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|refresh_counter\(1),
	datad => VCC,
	cin => \DUT|the_sdram_0|Add0~1\,
	combout => \DUT|the_sdram_0|Add0~2_combout\,
	cout => \DUT|the_sdram_0|Add0~3\);

-- Location: LCCOMB_X10_Y10_N12
\DUT|the_sdram_0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Add0~6_combout\ = (\DUT|the_sdram_0|refresh_counter\(3) & (!\DUT|the_sdram_0|Add0~5\)) # (!\DUT|the_sdram_0|refresh_counter\(3) & (\DUT|the_sdram_0|Add0~5\ & VCC))
-- \DUT|the_sdram_0|Add0~7\ = CARRY((\DUT|the_sdram_0|refresh_counter\(3) & !\DUT|the_sdram_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|refresh_counter\(3),
	datad => VCC,
	cin => \DUT|the_sdram_0|Add0~5\,
	combout => \DUT|the_sdram_0|Add0~6_combout\,
	cout => \DUT|the_sdram_0|Add0~7\);

-- Location: LCCOMB_X10_Y10_N2
\DUT|the_sdram_0|refresh_counter[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|refresh_counter[3]~12_combout\ = !\DUT|the_sdram_0|Add0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|Add0~6_combout\,
	combout => \DUT|the_sdram_0|refresh_counter[3]~12_combout\);

-- Location: LCFF_X10_Y10_N3
\DUT|the_sdram_0|refresh_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|refresh_counter[3]~12_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_counter\(3));

-- Location: LCCOMB_X10_Y10_N14
\DUT|the_sdram_0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Add0~8_combout\ = (\DUT|the_sdram_0|refresh_counter\(4) & ((GND) # (!\DUT|the_sdram_0|Add0~7\))) # (!\DUT|the_sdram_0|refresh_counter\(4) & (\DUT|the_sdram_0|Add0~7\ $ (GND)))
-- \DUT|the_sdram_0|Add0~9\ = CARRY((\DUT|the_sdram_0|refresh_counter\(4)) # (!\DUT|the_sdram_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|refresh_counter\(4),
	datad => VCC,
	cin => \DUT|the_sdram_0|Add0~7\,
	combout => \DUT|the_sdram_0|Add0~8_combout\,
	cout => \DUT|the_sdram_0|Add0~9\);

-- Location: LCCOMB_X9_Y11_N12
\DUT|the_sdram_0|refresh_counter~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|refresh_counter~6_combout\ = (\DUT|the_sdram_0|Add0~8_combout\ & !\DUT|the_sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_sdram_0|Add0~8_combout\,
	datad => \DUT|the_sdram_0|Equal0~3_combout\,
	combout => \DUT|the_sdram_0|refresh_counter~6_combout\);

-- Location: LCFF_X9_Y11_N13
\DUT|the_sdram_0|refresh_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|refresh_counter~6_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_counter\(4));

-- Location: LCCOMB_X9_Y11_N6
\DUT|the_sdram_0|refresh_counter~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|refresh_counter~7_combout\ = (\DUT|the_sdram_0|Add0~2_combout\ & !\DUT|the_sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_sdram_0|Add0~2_combout\,
	datad => \DUT|the_sdram_0|Equal0~3_combout\,
	combout => \DUT|the_sdram_0|refresh_counter~7_combout\);

-- Location: LCFF_X9_Y11_N7
\DUT|the_sdram_0|refresh_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|refresh_counter~7_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_counter\(1));

-- Location: LCCOMB_X10_Y10_N4
\DUT|the_sdram_0|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Equal0~2_combout\ = (!\DUT|the_sdram_0|refresh_counter\(2) & (!\DUT|the_sdram_0|refresh_counter\(4) & (!\DUT|the_sdram_0|refresh_counter\(1) & \DUT|the_sdram_0|refresh_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|refresh_counter\(2),
	datab => \DUT|the_sdram_0|refresh_counter\(4),
	datac => \DUT|the_sdram_0|refresh_counter\(1),
	datad => \DUT|the_sdram_0|refresh_counter\(3),
	combout => \DUT|the_sdram_0|Equal0~2_combout\);

-- Location: LCFF_X10_Y10_N7
\DUT|the_sdram_0|refresh_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Add0~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_counter\(0));

-- Location: LCCOMB_X10_Y10_N16
\DUT|the_sdram_0|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Add0~10_combout\ = (\DUT|the_sdram_0|refresh_counter\(5) & (\DUT|the_sdram_0|Add0~9\ & VCC)) # (!\DUT|the_sdram_0|refresh_counter\(5) & (!\DUT|the_sdram_0|Add0~9\))
-- \DUT|the_sdram_0|Add0~11\ = CARRY((!\DUT|the_sdram_0|refresh_counter\(5) & !\DUT|the_sdram_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|refresh_counter\(5),
	datad => VCC,
	cin => \DUT|the_sdram_0|Add0~9\,
	combout => \DUT|the_sdram_0|Add0~10_combout\,
	cout => \DUT|the_sdram_0|Add0~11\);

-- Location: LCCOMB_X11_Y10_N0
\DUT|the_sdram_0|refresh_counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|refresh_counter~5_combout\ = (\DUT|the_sdram_0|Add0~10_combout\ & !\DUT|the_sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_sdram_0|Add0~10_combout\,
	datad => \DUT|the_sdram_0|Equal0~3_combout\,
	combout => \DUT|the_sdram_0|refresh_counter~5_combout\);

-- Location: LCFF_X11_Y10_N1
\DUT|the_sdram_0|refresh_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|refresh_counter~5_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_counter\(5));

-- Location: LCCOMB_X10_Y10_N18
\DUT|the_sdram_0|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Add0~12_combout\ = (\DUT|the_sdram_0|refresh_counter\(6) & ((GND) # (!\DUT|the_sdram_0|Add0~11\))) # (!\DUT|the_sdram_0|refresh_counter\(6) & (\DUT|the_sdram_0|Add0~11\ $ (GND)))
-- \DUT|the_sdram_0|Add0~13\ = CARRY((\DUT|the_sdram_0|refresh_counter\(6)) # (!\DUT|the_sdram_0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|refresh_counter\(6),
	datad => VCC,
	cin => \DUT|the_sdram_0|Add0~11\,
	combout => \DUT|the_sdram_0|Add0~12_combout\,
	cout => \DUT|the_sdram_0|Add0~13\);

-- Location: LCCOMB_X11_Y10_N30
\DUT|the_sdram_0|refresh_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|refresh_counter~4_combout\ = (\DUT|the_sdram_0|Add0~12_combout\ & !\DUT|the_sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|Add0~12_combout\,
	datad => \DUT|the_sdram_0|Equal0~3_combout\,
	combout => \DUT|the_sdram_0|refresh_counter~4_combout\);

-- Location: LCFF_X11_Y10_N31
\DUT|the_sdram_0|refresh_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|refresh_counter~4_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_counter\(6));

-- Location: LCCOMB_X10_Y10_N20
\DUT|the_sdram_0|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Add0~14_combout\ = (\DUT|the_sdram_0|refresh_counter\(7) & (!\DUT|the_sdram_0|Add0~13\)) # (!\DUT|the_sdram_0|refresh_counter\(7) & (\DUT|the_sdram_0|Add0~13\ & VCC))
-- \DUT|the_sdram_0|Add0~15\ = CARRY((\DUT|the_sdram_0|refresh_counter\(7) & !\DUT|the_sdram_0|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|refresh_counter\(7),
	datad => VCC,
	cin => \DUT|the_sdram_0|Add0~13\,
	combout => \DUT|the_sdram_0|Add0~14_combout\,
	cout => \DUT|the_sdram_0|Add0~15\);

-- Location: LCCOMB_X11_Y10_N20
\DUT|the_sdram_0|refresh_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|refresh_counter~3_combout\ = (\DUT|the_sdram_0|Equal0~3_combout\) # (!\DUT|the_sdram_0|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_sdram_0|Add0~14_combout\,
	datad => \DUT|the_sdram_0|Equal0~3_combout\,
	combout => \DUT|the_sdram_0|refresh_counter~3_combout\);

-- Location: LCFF_X11_Y10_N21
\DUT|the_sdram_0|refresh_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|refresh_counter~3_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_counter\(7));

-- Location: LCCOMB_X11_Y10_N18
\DUT|the_sdram_0|refresh_counter[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|refresh_counter[8]~10_combout\ = !\DUT|the_sdram_0|Add0~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0|Add0~16_combout\,
	combout => \DUT|the_sdram_0|refresh_counter[8]~10_combout\);

-- Location: LCFF_X11_Y10_N19
\DUT|the_sdram_0|refresh_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|refresh_counter[8]~10_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_counter\(8));

-- Location: LCCOMB_X11_Y10_N10
\DUT|the_sdram_0|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Equal0~1_combout\ = (!\DUT|the_sdram_0|refresh_counter\(6) & (!\DUT|the_sdram_0|refresh_counter\(5) & (\DUT|the_sdram_0|refresh_counter\(7) & \DUT|the_sdram_0|refresh_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|refresh_counter\(6),
	datab => \DUT|the_sdram_0|refresh_counter\(5),
	datac => \DUT|the_sdram_0|refresh_counter\(7),
	datad => \DUT|the_sdram_0|refresh_counter\(8),
	combout => \DUT|the_sdram_0|Equal0~1_combout\);

-- Location: LCCOMB_X11_Y10_N28
\DUT|the_sdram_0|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Equal0~3_combout\ = (\DUT|the_sdram_0|Equal0~0_combout\ & (\DUT|the_sdram_0|Equal0~2_combout\ & (!\DUT|the_sdram_0|refresh_counter\(0) & \DUT|the_sdram_0|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Equal0~0_combout\,
	datab => \DUT|the_sdram_0|Equal0~2_combout\,
	datac => \DUT|the_sdram_0|refresh_counter\(0),
	datad => \DUT|the_sdram_0|Equal0~1_combout\,
	combout => \DUT|the_sdram_0|Equal0~3_combout\);

-- Location: LCCOMB_X9_Y11_N28
\DUT|the_sdram_0|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector8~0_combout\ = (!\DUT|the_sdram_0|i_state.000~regout\ & \DUT|the_sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|i_state.000~regout\,
	datad => \DUT|the_sdram_0|Equal0~3_combout\,
	combout => \DUT|the_sdram_0|Selector8~0_combout\);

-- Location: LCFF_X9_Y11_N29
\DUT|the_sdram_0|i_state.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector8~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_state.001~regout\);

-- Location: LCCOMB_X12_Y11_N20
\DUT|the_sdram_0|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector6~0_combout\ = (\DUT|the_sdram_0|i_state.010~regout\ & ((!\DUT|the_sdram_0|i_refs\(0)))) # (!\DUT|the_sdram_0|i_state.010~regout\ & (\DUT|the_sdram_0|i_state.000~regout\ & \DUT|the_sdram_0|i_refs\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_state.010~regout\,
	datab => \DUT|the_sdram_0|i_state.000~regout\,
	datac => \DUT|the_sdram_0|i_refs\(0),
	combout => \DUT|the_sdram_0|Selector6~0_combout\);

-- Location: LCFF_X12_Y11_N21
\DUT|the_sdram_0|i_refs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector6~0_combout\,
	ena => \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_refs\(0));

-- Location: LCCOMB_X12_Y11_N8
\DUT|the_sdram_0|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector5~0_combout\ = (\DUT|the_sdram_0|i_state.010~regout\ & (\DUT|the_sdram_0|i_refs\(0) $ ((\DUT|the_sdram_0|i_refs\(1))))) # (!\DUT|the_sdram_0|i_state.010~regout\ & (((\DUT|the_sdram_0|i_refs\(1) & 
-- \DUT|the_sdram_0|i_state.000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_state.010~regout\,
	datab => \DUT|the_sdram_0|i_refs\(0),
	datac => \DUT|the_sdram_0|i_refs\(1),
	datad => \DUT|the_sdram_0|i_state.000~regout\,
	combout => \DUT|the_sdram_0|Selector5~0_combout\);

-- Location: LCFF_X12_Y11_N9
\DUT|the_sdram_0|i_refs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector5~0_combout\,
	ena => \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_refs\(1));

-- Location: LCCOMB_X11_Y11_N12
\DUT|the_sdram_0|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector4~0_combout\ = (\DUT|the_sdram_0|i_state.010~regout\ & (\DUT|the_sdram_0|i_refs\(2) $ (((\DUT|the_sdram_0|i_refs\(1) & \DUT|the_sdram_0|i_refs\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_refs\(2),
	datab => \DUT|the_sdram_0|i_state.010~regout\,
	datac => \DUT|the_sdram_0|i_refs\(1),
	datad => \DUT|the_sdram_0|i_refs\(0),
	combout => \DUT|the_sdram_0|Selector4~0_combout\);

-- Location: LCCOMB_X12_Y11_N6
\DUT|the_sdram_0|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector4~1_combout\ = (\DUT|the_sdram_0|Selector4~0_combout\) # ((!\DUT|the_sdram_0|i_state.010~regout\ & (\DUT|the_sdram_0|i_state.000~regout\ & \DUT|the_sdram_0|i_refs\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_state.010~regout\,
	datab => \DUT|the_sdram_0|i_state.000~regout\,
	datac => \DUT|the_sdram_0|i_refs\(2),
	datad => \DUT|the_sdram_0|Selector4~0_combout\,
	combout => \DUT|the_sdram_0|Selector4~1_combout\);

-- Location: LCFF_X12_Y11_N7
\DUT|the_sdram_0|i_refs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector4~1_combout\,
	ena => \DUT|nios_system_reset_sdram_clk_domain_synch|data_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_refs\(2));

-- Location: LCCOMB_X12_Y11_N18
\DUT|the_sdram_0|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector18~1_combout\ = (!\DUT|the_sdram_0|i_refs\(1) & (\DUT|the_sdram_0|i_refs\(0) & !\DUT|the_sdram_0|i_refs\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|i_refs\(1),
	datac => \DUT|the_sdram_0|i_refs\(0),
	datad => \DUT|the_sdram_0|i_refs\(2),
	combout => \DUT|the_sdram_0|Selector18~1_combout\);

-- Location: LCCOMB_X11_Y11_N4
\DUT|the_sdram_0|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector16~1_combout\ = (\DUT|the_sdram_0|Selector16~0_combout\) # ((\DUT|the_sdram_0|i_state.001~regout\) # ((\DUT|the_sdram_0|i_state.010~regout\ & !\DUT|the_sdram_0|Selector18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_state.010~regout\,
	datab => \DUT|the_sdram_0|Selector16~0_combout\,
	datac => \DUT|the_sdram_0|i_state.001~regout\,
	datad => \DUT|the_sdram_0|Selector18~1_combout\,
	combout => \DUT|the_sdram_0|Selector16~1_combout\);

-- Location: LCFF_X11_Y11_N5
\DUT|the_sdram_0|i_next.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector16~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_next.010~regout\);

-- Location: LCCOMB_X11_Y11_N10
\DUT|the_sdram_0|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector13~1_combout\ = (\DUT|the_sdram_0|i_state.111~regout\) # ((\DUT|the_sdram_0|i_count\(2) & ((\DUT|the_sdram_0|Selector13~0_combout\) # (!\DUT|the_sdram_0|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector13~0_combout\,
	datab => \DUT|the_sdram_0|WideOr6~0_combout\,
	datac => \DUT|the_sdram_0|i_count\(2),
	datad => \DUT|the_sdram_0|i_state.111~regout\,
	combout => \DUT|the_sdram_0|Selector13~1_combout\);

-- Location: LCFF_X11_Y11_N11
\DUT|the_sdram_0|i_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector13~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_count\(2));

-- Location: LCCOMB_X11_Y11_N30
\DUT|the_sdram_0|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector9~0_combout\ = (!\DUT|the_sdram_0|i_count\(1) & (\DUT|the_sdram_0|i_state.011~regout\ & (\DUT|the_sdram_0|i_next.010~regout\ & !\DUT|the_sdram_0|i_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_count\(1),
	datab => \DUT|the_sdram_0|i_state.011~regout\,
	datac => \DUT|the_sdram_0|i_next.010~regout\,
	datad => \DUT|the_sdram_0|i_count\(2),
	combout => \DUT|the_sdram_0|Selector9~0_combout\);

-- Location: LCFF_X11_Y11_N31
\DUT|the_sdram_0|i_state.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector9~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_state.010~regout\);

-- Location: LCCOMB_X11_Y11_N28
\DUT|the_sdram_0|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector10~1_combout\ = (\DUT|the_sdram_0|Selector10~0_combout\) # ((\DUT|the_sdram_0|i_state.111~regout\) # (\DUT|the_sdram_0|i_state.010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector10~0_combout\,
	datab => \DUT|the_sdram_0|i_state.111~regout\,
	datad => \DUT|the_sdram_0|i_state.010~regout\,
	combout => \DUT|the_sdram_0|Selector10~1_combout\);

-- Location: LCFF_X11_Y11_N29
\DUT|the_sdram_0|i_state.011\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector10~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_state.011~regout\);

-- Location: LCCOMB_X10_Y11_N16
\DUT|the_sdram_0|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector18~0_combout\ = (\DUT|the_sdram_0|i_next.111~regout\ & ((\DUT|the_sdram_0|i_state.011~regout\) # ((\DUT|the_sdram_0|i_state.101~regout\) # (!\DUT|the_sdram_0|i_state.000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_next.111~regout\,
	datab => \DUT|the_sdram_0|i_state.011~regout\,
	datac => \DUT|the_sdram_0|i_state.000~regout\,
	datad => \DUT|the_sdram_0|i_state.101~regout\,
	combout => \DUT|the_sdram_0|Selector18~0_combout\);

-- Location: LCCOMB_X11_Y11_N24
\DUT|the_sdram_0|Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector18~2_combout\ = (\DUT|the_sdram_0|Selector18~0_combout\) # ((\DUT|the_sdram_0|i_state.010~regout\ & \DUT|the_sdram_0|Selector18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|i_state.010~regout\,
	datac => \DUT|the_sdram_0|Selector18~0_combout\,
	datad => \DUT|the_sdram_0|Selector18~1_combout\,
	combout => \DUT|the_sdram_0|Selector18~2_combout\);

-- Location: LCFF_X11_Y11_N25
\DUT|the_sdram_0|i_next.111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector18~2_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_next.111~regout\);

-- Location: LCCOMB_X11_Y11_N0
\DUT|the_sdram_0|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector12~0_combout\ = (!\DUT|the_sdram_0|i_count\(1) & (\DUT|the_sdram_0|i_state.011~regout\ & (\DUT|the_sdram_0|i_next.111~regout\ & !\DUT|the_sdram_0|i_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_count\(1),
	datab => \DUT|the_sdram_0|i_state.011~regout\,
	datac => \DUT|the_sdram_0|i_next.111~regout\,
	datad => \DUT|the_sdram_0|i_count\(2),
	combout => \DUT|the_sdram_0|Selector12~0_combout\);

-- Location: LCFF_X11_Y11_N1
\DUT|the_sdram_0|i_state.111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector12~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_state.111~regout\);

-- Location: LCCOMB_X11_Y11_N8
\DUT|the_sdram_0|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector17~0_combout\ = (\DUT|the_sdram_0|i_state.111~regout\) # ((\DUT|the_sdram_0|i_next.101~regout\ & ((\DUT|the_sdram_0|i_state.011~regout\) # (!\DUT|the_sdram_0|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|WideOr6~0_combout\,
	datab => \DUT|the_sdram_0|i_state.111~regout\,
	datac => \DUT|the_sdram_0|i_next.101~regout\,
	datad => \DUT|the_sdram_0|i_state.011~regout\,
	combout => \DUT|the_sdram_0|Selector17~0_combout\);

-- Location: LCFF_X11_Y11_N9
\DUT|the_sdram_0|i_next.101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector17~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_next.101~regout\);

-- Location: LCCOMB_X11_Y11_N18
\DUT|the_sdram_0|i_state.101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|i_state.101~0_combout\ = (\DUT|the_sdram_0|i_state.101~regout\) # ((\DUT|the_sdram_0|i_next.101~regout\ & \DUT|the_sdram_0|i_count[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|i_next.101~regout\,
	datac => \DUT|the_sdram_0|i_state.101~regout\,
	datad => \DUT|the_sdram_0|i_count[0]~0_combout\,
	combout => \DUT|the_sdram_0|i_state.101~0_combout\);

-- Location: LCFF_X11_Y11_N19
\DUT|the_sdram_0|i_state.101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|i_state.101~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_state.101~regout\);

-- Location: LCCOMB_X10_Y11_N22
\DUT|the_sdram_0|init_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|init_done~0_combout\ = (\DUT|the_sdram_0|init_done~regout\) # (\DUT|the_sdram_0|i_state.101~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT|the_sdram_0|init_done~regout\,
	datad => \DUT|the_sdram_0|i_state.101~regout\,
	combout => \DUT|the_sdram_0|init_done~0_combout\);

-- Location: LCFF_X10_Y11_N23
\DUT|the_sdram_0|init_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|init_done~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|init_done~regout\);

-- Location: LCCOMB_X11_Y10_N22
\DUT|the_sdram_0|refresh_request~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|refresh_request~0_combout\ = (!\DUT|the_sdram_0|ack_refresh_request~regout\ & (\DUT|the_sdram_0|init_done~regout\ & ((\DUT|the_sdram_0|refresh_request~regout\) # (\DUT|the_sdram_0|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|ack_refresh_request~regout\,
	datab => \DUT|the_sdram_0|init_done~regout\,
	datac => \DUT|the_sdram_0|refresh_request~regout\,
	datad => \DUT|the_sdram_0|Equal0~3_combout\,
	combout => \DUT|the_sdram_0|refresh_request~0_combout\);

-- Location: LCFF_X11_Y10_N23
\DUT|the_sdram_0|refresh_request\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|refresh_request~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|refresh_request~regout\);

-- Location: LCCOMB_X11_Y13_N2
\DUT|the_sdram_0|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector32~0_combout\ = (!\DUT|the_sdram_0|refresh_request~regout\ & \DUT|the_sdram_0|m_state.100000000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|refresh_request~regout\,
	datad => \DUT|the_sdram_0|m_state.100000000~regout\,
	combout => \DUT|the_sdram_0|Selector32~0_combout\);

-- Location: LCCOMB_X12_Y13_N22
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1)) # (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(1),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entries\(0),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\);

-- Location: LCCOMB_X11_Y13_N18
\DUT|the_sdram_0|Selector32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector32~1_combout\ = (\DUT|the_sdram_0|Selector32~0_combout\ & (((!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\) # (!\DUT|the_sdram_0|WideOr9~0_combout\)))) # (!\DUT|the_sdram_0|Selector32~0_combout\ & 
-- (!\DUT|the_sdram_0|WideOr9~0_combout\ & ((!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\) # (!\DUT|the_sdram_0|pending~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|pending~11_combout\,
	datab => \DUT|the_sdram_0|Selector32~0_combout\,
	datac => \DUT|the_sdram_0|WideOr9~0_combout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\,
	combout => \DUT|the_sdram_0|Selector32~1_combout\);

-- Location: LCFF_X11_Y13_N19
\DUT|the_sdram_0|m_state.100000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector32~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_state.100000000~regout\);

-- Location: LCCOMB_X12_Y13_N30
\DUT|the_sdram_0|Selector41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector41~1_combout\ = (\DUT|the_sdram_0|Selector25~1_combout\ & ((\DUT|the_sdram_0|Selector25~0_combout\) # ((\DUT|the_sdram_0|pending~11_combout\ & \DUT|the_sdram_0|m_state.100000000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|pending~11_combout\,
	datab => \DUT|the_sdram_0|m_state.100000000~regout\,
	datac => \DUT|the_sdram_0|Selector25~0_combout\,
	datad => \DUT|the_sdram_0|Selector25~1_combout\,
	combout => \DUT|the_sdram_0|Selector41~1_combout\);

-- Location: LCCOMB_X12_Y13_N0
\DUT|the_sdram_0|Selector41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector41~2_combout\ = (\DUT|the_sdram_0|Selector41~1_combout\) # (!\DUT|the_sdram_0|Selector41~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector41~0_combout\,
	datad => \DUT|the_sdram_0|Selector41~1_combout\,
	combout => \DUT|the_sdram_0|Selector41~2_combout\);

-- Location: LCFF_X12_Y13_N1
\DUT|the_sdram_0|f_pop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector41~2_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|f_pop~regout\);

-- Location: LCCOMB_X12_Y13_N2
\DUT|the_sdram_0|m_data[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|m_data[8]~0_combout\ = (\DUT|the_sdram_0|m_state.000010000~regout\ & (\DUT|the_sdram_0|f_pop~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\ & \DUT|the_sdram_0|pending~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000010000~regout\,
	datab => \DUT|the_sdram_0|f_pop~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\,
	datad => \DUT|the_sdram_0|pending~11_combout\,
	combout => \DUT|the_sdram_0|m_data[8]~0_combout\);

-- Location: LCFF_X16_Y10_N1
\DUT|the_sdram_0|m_data[0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector112~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[0]~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y13_N2
\DUT|the_nios_system_clock_0|slave_writedata_d1[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[0]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[0]~0_combout\);

-- Location: LCFF_X24_Y13_N3
\DUT|the_nios_system_clock_0|slave_writedata_d1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(0));

-- Location: LCCOMB_X24_Y13_N16
\DUT|the_nios_system_clock_0|master_writedata[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[0]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(0),
	combout => \DUT|the_nios_system_clock_0|master_writedata[0]~feeder_combout\);

-- Location: LCFF_X24_Y13_N17
\DUT|the_nios_system_clock_0|master_writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(0));

-- Location: LCCOMB_X36_Y15_N8
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[0]~0_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & (\DUT|the_cpu_0|d_writedata\(16))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- ((\DUT|the_cpu_0|d_writedata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_writedata\(16),
	datac => \DUT|the_cpu_0|d_writedata\(0),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[0]~0_combout\);

-- Location: LCFF_X36_Y15_N9
\DUT|the_nios_system_clock_1|slave_writedata_d1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(0));

-- Location: LCFF_X36_Y15_N7
\DUT|the_nios_system_clock_1|master_writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_writedata_d1\(0),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(0));

-- Location: LCCOMB_X24_Y12_N12
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[0]~0_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_writedata\(0))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_writedata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datac => \DUT|the_nios_system_clock_0|master_writedata\(0),
	datad => \DUT|the_nios_system_clock_1|master_writedata\(0),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[0]~0_combout\);

-- Location: LCFF_X24_Y12_N13
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[0]~0_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(0));

-- Location: LCCOMB_X24_Y12_N6
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[0]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_writedata[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[0]~0_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[0]~feeder_combout\);

-- Location: LCFF_X24_Y12_N7
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[0]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(0));

-- Location: LCCOMB_X16_Y10_N28
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[0]~25_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(0))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(0),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(0),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[0]~25_combout\);

-- Location: LCFF_X16_Y10_N29
\DUT|the_sdram_0|active_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[0]~25_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(0));

-- Location: LCCOMB_X16_Y10_N14
\DUT|the_sdram_0|Selector112~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector112~0_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (((\DUT|the_sdram_0|active_data\(0))))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((\DUT|the_sdram_0|m_state.000010000~regout\ & 
-- ((\DUT|the_sdram_0|active_data\(0)))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & (\DUT|the_sdram_0|m_data[0]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000010~regout\,
	datab => \DUT|the_sdram_0|m_data[0]~_Duplicate_1_regout\,
	datac => \DUT|the_sdram_0|m_state.000010000~regout\,
	datad => \DUT|the_sdram_0|active_data\(0),
	combout => \DUT|the_sdram_0|Selector112~0_combout\);

-- Location: LCCOMB_X16_Y10_N0
\DUT|the_sdram_0|Selector112~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector112~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[0]~25_combout\))) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|Selector112~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datac => \DUT|the_sdram_0|Selector112~0_combout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[0]~25_combout\,
	combout => \DUT|the_sdram_0|Selector112~1_combout\);

-- Location: CLKCTRL_G2
\DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\);

-- Location: LCCOMB_X15_Y14_N24
\DUT|the_nios_system_clock_0|slave_writedata_d1[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[1]~1_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[1]~1_combout\);

-- Location: LCFF_X15_Y14_N25
\DUT|the_nios_system_clock_0|slave_writedata_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(1));

-- Location: LCCOMB_X19_Y14_N4
\DUT|the_nios_system_clock_0|master_writedata[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[1]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(1),
	combout => \DUT|the_nios_system_clock_0|master_writedata[1]~feeder_combout\);

-- Location: LCFF_X19_Y14_N5
\DUT|the_nios_system_clock_0|master_writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(1));

-- Location: LCCOMB_X19_Y14_N26
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[1]~1_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_writedata\(1)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_writedata\(1),
	datac => \DUT|the_nios_system_clock_0|master_writedata\(1),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[1]~1_combout\);

-- Location: LCCOMB_X17_Y12_N18
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[1]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_writedata[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[1]~1_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[1]~feeder_combout\);

-- Location: LCFF_X17_Y12_N19
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[1]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(1));

-- Location: LCCOMB_X16_Y10_N24
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[1]~26_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(1))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(1),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(1),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[1]~26_combout\);

-- Location: LCFF_X16_Y10_N25
\DUT|the_sdram_0|active_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[1]~26_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(1));

-- Location: LCFF_X16_Y10_N27
\DUT|the_sdram_0|m_data[1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector111~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[1]~_Duplicate_1_regout\);

-- Location: LCCOMB_X16_Y10_N10
\DUT|the_sdram_0|Selector111~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector111~0_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (((\DUT|the_sdram_0|active_data\(1))))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((\DUT|the_sdram_0|m_state.000010000~regout\ & 
-- (\DUT|the_sdram_0|active_data\(1))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & ((\DUT|the_sdram_0|m_data[1]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000010~regout\,
	datab => \DUT|the_sdram_0|m_state.000010000~regout\,
	datac => \DUT|the_sdram_0|active_data\(1),
	datad => \DUT|the_sdram_0|m_data[1]~_Duplicate_1_regout\,
	combout => \DUT|the_sdram_0|Selector111~0_combout\);

-- Location: LCCOMB_X16_Y10_N26
\DUT|the_sdram_0|Selector111~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector111~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[1]~26_combout\)) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|Selector111~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[1]~26_combout\,
	datad => \DUT|the_sdram_0|Selector111~0_combout\,
	combout => \DUT|the_sdram_0|Selector111~1_combout\);

-- Location: LCCOMB_X16_Y14_N24
\DUT|the_nios_system_clock_0|slave_writedata_d1[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[2]~2_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[2]~2_combout\);

-- Location: LCFF_X16_Y14_N25
\DUT|the_nios_system_clock_0|slave_writedata_d1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[2]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(2));

-- Location: LCCOMB_X17_Y14_N28
\DUT|the_nios_system_clock_0|master_writedata[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[2]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(2),
	combout => \DUT|the_nios_system_clock_0|master_writedata[2]~feeder_combout\);

-- Location: LCFF_X17_Y14_N29
\DUT|the_nios_system_clock_0|master_writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(2));

-- Location: LCCOMB_X41_Y14_N10
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[2]~2_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & (\DUT|the_cpu_0|d_writedata\(18))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- ((\DUT|the_cpu_0|d_writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata\(18),
	datab => \DUT|the_cpu_0|d_writedata\(2),
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[2]~2_combout\);

-- Location: LCFF_X41_Y14_N11
\DUT|the_nios_system_clock_1|slave_writedata_d1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[2]~2_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(2));

-- Location: LCCOMB_X17_Y14_N14
\DUT|the_nios_system_clock_1|master_writedata[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_writedata[2]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_writedata_d1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_writedata_d1\(2),
	combout => \DUT|the_nios_system_clock_1|master_writedata[2]~feeder_combout\);

-- Location: LCFF_X17_Y14_N15
\DUT|the_nios_system_clock_1|master_writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_writedata[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(2));

-- Location: LCCOMB_X17_Y14_N10
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[2]~2_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_writedata\(2))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|master_writedata\(2),
	datac => \DUT|the_nios_system_clock_1|master_writedata\(2),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[2]~2_combout\);

-- Location: LCCOMB_X17_Y12_N20
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[2]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_writedata[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[2]~2_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[2]~feeder_combout\);

-- Location: LCFF_X17_Y12_N21
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[2]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(2));

-- Location: LCFF_X17_Y14_N11
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[2]~2_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(2));

-- Location: LCCOMB_X16_Y10_N20
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[2]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[2]~27_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(2)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(2),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(2),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[2]~27_combout\);

-- Location: LCFF_X16_Y10_N5
\DUT|the_sdram_0|m_data[2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector110~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[2]~_Duplicate_1_regout\);

-- Location: LCFF_X16_Y10_N21
\DUT|the_sdram_0|active_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[2]~27_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(2));

-- Location: LCCOMB_X16_Y10_N6
\DUT|the_sdram_0|Selector110~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector110~0_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (((\DUT|the_sdram_0|active_data\(2))))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((\DUT|the_sdram_0|m_state.000010000~regout\ & 
-- ((\DUT|the_sdram_0|active_data\(2)))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & (\DUT|the_sdram_0|m_data[2]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000010~regout\,
	datab => \DUT|the_sdram_0|m_data[2]~_Duplicate_1_regout\,
	datac => \DUT|the_sdram_0|m_state.000010000~regout\,
	datad => \DUT|the_sdram_0|active_data\(2),
	combout => \DUT|the_sdram_0|Selector110~0_combout\);

-- Location: LCCOMB_X16_Y10_N4
\DUT|the_sdram_0|Selector110~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector110~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[2]~27_combout\)) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|Selector110~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[2]~27_combout\,
	datad => \DUT|the_sdram_0|Selector110~0_combout\,
	combout => \DUT|the_sdram_0|Selector110~1_combout\);

-- Location: LCCOMB_X20_Y15_N16
\DUT|the_nios_system_clock_0|slave_writedata_d1[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[3]~3_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[3]~3_combout\);

-- Location: LCFF_X20_Y15_N17
\DUT|the_nios_system_clock_0|slave_writedata_d1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[3]~3_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(3));

-- Location: LCFF_X21_Y14_N29
\DUT|the_nios_system_clock_0|master_writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_writedata_d1\(3),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(3));

-- Location: LCCOMB_X21_Y14_N18
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[3]~3_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_writedata\(3)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_writedata\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_writedata\(3),
	datab => \DUT|the_nios_system_clock_0|master_writedata\(3),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[3]~3_combout\);

-- Location: LCFF_X21_Y14_N19
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[3]~3_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(3));

-- Location: LCCOMB_X16_Y10_N16
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[3]~28_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(3)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(3),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(3),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[3]~28_combout\);

-- Location: LCFF_X16_Y10_N17
\DUT|the_sdram_0|active_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[3]~28_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(3));

-- Location: LCFF_X16_Y10_N23
\DUT|the_sdram_0|m_data[3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector109~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[3]~_Duplicate_1_regout\);

-- Location: LCCOMB_X16_Y10_N18
\DUT|the_sdram_0|Selector109~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector109~0_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|active_data\(3))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((\DUT|the_sdram_0|m_state.000010000~regout\ & (\DUT|the_sdram_0|active_data\(3))) 
-- # (!\DUT|the_sdram_0|m_state.000010000~regout\ & ((\DUT|the_sdram_0|m_data[3]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000010~regout\,
	datab => \DUT|the_sdram_0|active_data\(3),
	datac => \DUT|the_sdram_0|m_state.000010000~regout\,
	datad => \DUT|the_sdram_0|m_data[3]~_Duplicate_1_regout\,
	combout => \DUT|the_sdram_0|Selector109~0_combout\);

-- Location: LCCOMB_X16_Y10_N22
\DUT|the_sdram_0|Selector109~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector109~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[3]~28_combout\)) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|Selector109~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[3]~28_combout\,
	datad => \DUT|the_sdram_0|Selector109~0_combout\,
	combout => \DUT|the_sdram_0|Selector109~1_combout\);

-- Location: LCCOMB_X20_Y12_N2
\DUT|the_nios_system_clock_0|slave_writedata_d1[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[4]~4_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[4]~4_combout\);

-- Location: LCFF_X20_Y12_N3
\DUT|the_nios_system_clock_0|slave_writedata_d1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[4]~4_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(4));

-- Location: LCCOMB_X20_Y12_N0
\DUT|the_nios_system_clock_0|master_writedata[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[4]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(4),
	combout => \DUT|the_nios_system_clock_0|master_writedata[4]~feeder_combout\);

-- Location: LCFF_X20_Y12_N1
\DUT|the_nios_system_clock_0|master_writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(4));

-- Location: LCCOMB_X19_Y13_N28
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[4]~4_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_writedata\(4)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_writedata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_writedata\(4),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_nios_system_clock_0|master_writedata\(4),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[4]~4_combout\);

-- Location: LCCOMB_X17_Y12_N0
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[4]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_writedata[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[4]~4_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[4]~feeder_combout\);

-- Location: LCFF_X17_Y12_N1
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[4]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(4));

-- Location: LCFF_X19_Y13_N29
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[4]~4_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(4));

-- Location: LCCOMB_X17_Y10_N2
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[4]~29_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(4)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(4),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(4),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[4]~29_combout\);

-- Location: LCFF_X17_Y10_N3
\DUT|the_sdram_0|active_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[4]~29_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(4));

-- Location: LCCOMB_X17_Y10_N4
\DUT|the_sdram_0|Selector108~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector108~0_combout\ = (\DUT|the_sdram_0|m_state.000010000~regout\ & (((\DUT|the_sdram_0|active_data\(4))))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & ((\DUT|the_sdram_0|m_state.000000010~regout\ & 
-- ((\DUT|the_sdram_0|active_data\(4)))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|m_data[4]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_data[4]~_Duplicate_1_regout\,
	datab => \DUT|the_sdram_0|m_state.000010000~regout\,
	datac => \DUT|the_sdram_0|m_state.000000010~regout\,
	datad => \DUT|the_sdram_0|active_data\(4),
	combout => \DUT|the_sdram_0|Selector108~0_combout\);

-- Location: LCCOMB_X16_Y10_N8
\DUT|the_sdram_0|Selector108~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector108~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[4]~29_combout\)) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|Selector108~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[4]~29_combout\,
	datad => \DUT|the_sdram_0|Selector108~0_combout\,
	combout => \DUT|the_sdram_0|Selector108~1_combout\);

-- Location: LCCOMB_X40_Y14_N12
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[5]~5_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & ((\DUT|the_cpu_0|d_writedata\(21)))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- (\DUT|the_cpu_0|d_writedata\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata\(5),
	datab => \DUT|the_cpu_0|d_writedata\(21),
	datac => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[5]~5_combout\);

-- Location: LCFF_X40_Y14_N13
\DUT|the_nios_system_clock_1|slave_writedata_d1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[5]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(5));

-- Location: LCCOMB_X18_Y12_N30
\DUT|the_nios_system_clock_1|master_writedata[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_writedata[5]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_writedata_d1\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_writedata_d1\(5),
	combout => \DUT|the_nios_system_clock_1|master_writedata[5]~feeder_combout\);

-- Location: LCFF_X18_Y12_N31
\DUT|the_nios_system_clock_1|master_writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_writedata[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(5));

-- Location: LCCOMB_X16_Y11_N2
\DUT|the_nios_system_clock_0|slave_writedata_d1[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[5]~5_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[5]~5_combout\);

-- Location: LCFF_X16_Y11_N3
\DUT|the_nios_system_clock_0|slave_writedata_d1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[5]~5_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(5));

-- Location: LCCOMB_X16_Y11_N0
\DUT|the_nios_system_clock_0|master_writedata[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[5]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(5),
	combout => \DUT|the_nios_system_clock_0|master_writedata[5]~feeder_combout\);

-- Location: LCFF_X16_Y11_N1
\DUT|the_nios_system_clock_0|master_writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(5));

-- Location: LCCOMB_X18_Y12_N4
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[5]~5_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_writedata\(5)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_writedata\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1|master_writedata\(5),
	datac => \DUT|the_nios_system_clock_0|master_writedata\(5),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[5]~5_combout\);

-- Location: LCCOMB_X17_Y12_N26
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[5]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_writedata[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[5]~5_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[5]~feeder_combout\);

-- Location: LCFF_X17_Y12_N27
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[5]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(5));

-- Location: LCFF_X18_Y12_N5
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[5]~5_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(5));

-- Location: LCCOMB_X17_Y10_N30
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[5]~30_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(5)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(5),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(5),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[5]~30_combout\);

-- Location: LCFF_X17_Y10_N31
\DUT|the_sdram_0|active_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[5]~30_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(5));

-- Location: LCCOMB_X17_Y10_N8
\DUT|the_sdram_0|Selector107~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector107~0_combout\ = (\DUT|the_sdram_0|m_state.000010000~regout\ & (((\DUT|the_sdram_0|active_data\(5))))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & ((\DUT|the_sdram_0|m_state.000000010~regout\ & 
-- ((\DUT|the_sdram_0|active_data\(5)))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|m_data[5]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_data[5]~_Duplicate_1_regout\,
	datab => \DUT|the_sdram_0|m_state.000010000~regout\,
	datac => \DUT|the_sdram_0|m_state.000000010~regout\,
	datad => \DUT|the_sdram_0|active_data\(5),
	combout => \DUT|the_sdram_0|Selector107~0_combout\);

-- Location: LCCOMB_X17_Y10_N24
\DUT|the_sdram_0|Selector107~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector107~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[5]~30_combout\))) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|Selector107~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datac => \DUT|the_sdram_0|Selector107~0_combout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[5]~30_combout\,
	combout => \DUT|the_sdram_0|Selector107~1_combout\);

-- Location: LCCOMB_X41_Y14_N22
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[6]~6_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & ((\DUT|the_cpu_0|d_writedata\(22)))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- (\DUT|the_cpu_0|d_writedata\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datab => \DUT|the_cpu_0|d_writedata\(6),
	datac => \DUT|the_cpu_0|d_writedata\(22),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[6]~6_combout\);

-- Location: LCFF_X41_Y14_N23
\DUT|the_nios_system_clock_1|slave_writedata_d1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[6]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(6));

-- Location: LCCOMB_X28_Y12_N2
\DUT|the_nios_system_clock_1|master_writedata[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_writedata[6]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_writedata_d1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_writedata_d1\(6),
	combout => \DUT|the_nios_system_clock_1|master_writedata[6]~feeder_combout\);

-- Location: LCFF_X28_Y12_N3
\DUT|the_nios_system_clock_1|master_writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_writedata[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(6));

-- Location: LCCOMB_X18_Y12_N22
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[6]~6_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_writedata\(6))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|master_writedata\(6),
	datab => \DUT|the_nios_system_clock_1|master_writedata\(6),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[6]~6_combout\);

-- Location: LCFF_X17_Y12_N29
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[6]~6_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(6));

-- Location: LCFF_X18_Y12_N23
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[6]~6_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(6));

-- Location: LCCOMB_X17_Y10_N18
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[6]~31_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(6)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(6),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(6),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[6]~31_combout\);

-- Location: LCFF_X17_Y10_N19
\DUT|the_sdram_0|active_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[6]~31_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(6));

-- Location: LCCOMB_X17_Y10_N28
\DUT|the_sdram_0|Selector106~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector106~0_combout\ = (\DUT|the_sdram_0|m_state.000010000~regout\ & (((\DUT|the_sdram_0|active_data\(6))))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & ((\DUT|the_sdram_0|m_state.000000010~regout\ & 
-- ((\DUT|the_sdram_0|active_data\(6)))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|m_data[6]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_data[6]~_Duplicate_1_regout\,
	datab => \DUT|the_sdram_0|m_state.000010000~regout\,
	datac => \DUT|the_sdram_0|m_state.000000010~regout\,
	datad => \DUT|the_sdram_0|active_data\(6),
	combout => \DUT|the_sdram_0|Selector106~0_combout\);

-- Location: LCCOMB_X17_Y10_N10
\DUT|the_sdram_0|Selector106~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector106~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[6]~31_combout\)) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|Selector106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[6]~31_combout\,
	datab => \DUT|the_sdram_0|Selector106~0_combout\,
	datac => \DUT|the_sdram_0|m_data[8]~0_combout\,
	combout => \DUT|the_sdram_0|Selector106~1_combout\);

-- Location: LCCOMB_X29_Y14_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[7]~7_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & (\DUT|the_cpu_0|d_writedata\(23))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- ((\DUT|the_cpu_0|d_writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datac => \DUT|the_cpu_0|d_writedata\(23),
	datad => \DUT|the_cpu_0|d_writedata\(7),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[7]~7_combout\);

-- Location: LCFF_X29_Y14_N7
\DUT|the_nios_system_clock_1|slave_writedata_d1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[7]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(7));

-- Location: LCCOMB_X29_Y14_N26
\DUT|the_nios_system_clock_1|master_writedata[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_writedata[7]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_writedata_d1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_writedata_d1\(7),
	combout => \DUT|the_nios_system_clock_1|master_writedata[7]~feeder_combout\);

-- Location: LCFF_X29_Y14_N27
\DUT|the_nios_system_clock_1|master_writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_writedata[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(7));

-- Location: LCCOMB_X14_Y13_N2
\DUT|the_nios_system_clock_0|slave_writedata_d1[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[7]~7_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[7]~7_combout\);

-- Location: LCFF_X14_Y13_N3
\DUT|the_nios_system_clock_0|slave_writedata_d1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[7]~7_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(7));

-- Location: LCCOMB_X14_Y13_N16
\DUT|the_nios_system_clock_0|master_writedata[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[7]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(7),
	combout => \DUT|the_nios_system_clock_0|master_writedata[7]~feeder_combout\);

-- Location: LCFF_X14_Y13_N17
\DUT|the_nios_system_clock_0|master_writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(7));

-- Location: LCCOMB_X18_Y12_N8
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[7]~7_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_writedata\(7)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_writedata\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1|master_writedata\(7),
	datac => \DUT|the_nios_system_clock_0|master_writedata\(7),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[7]~7_combout\);

-- Location: LCFF_X17_Y12_N7
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[7]~7_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(7));

-- Location: LCCOMB_X17_Y10_N14
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[7]~32_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(7))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(7),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(7),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[7]~32_combout\);

-- Location: LCFF_X17_Y10_N15
\DUT|the_sdram_0|active_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[7]~32_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(7));

-- Location: LCFF_X17_Y10_N13
\DUT|the_sdram_0|m_data[7]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector105~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[7]~_Duplicate_1_regout\);

-- Location: LCCOMB_X17_Y10_N0
\DUT|the_sdram_0|Selector105~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector105~0_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (((\DUT|the_sdram_0|active_data\(7))))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((\DUT|the_sdram_0|m_state.000010000~regout\ & 
-- (\DUT|the_sdram_0|active_data\(7))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & ((\DUT|the_sdram_0|m_data[7]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000010~regout\,
	datab => \DUT|the_sdram_0|m_state.000010000~regout\,
	datac => \DUT|the_sdram_0|active_data\(7),
	datad => \DUT|the_sdram_0|m_data[7]~_Duplicate_1_regout\,
	combout => \DUT|the_sdram_0|Selector105~0_combout\);

-- Location: LCCOMB_X17_Y10_N12
\DUT|the_sdram_0|Selector105~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector105~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[7]~32_combout\)) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|Selector105~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[7]~32_combout\,
	datac => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datad => \DUT|the_sdram_0|Selector105~0_combout\,
	combout => \DUT|the_sdram_0|Selector105~1_combout\);

-- Location: LCFF_X17_Y10_N23
\DUT|the_sdram_0|m_data[8]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector104~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[8]~_Duplicate_1_regout\);

-- Location: LCCOMB_X37_Y15_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[8]~8_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & (\DUT|the_cpu_0|d_writedata\(24))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- ((\DUT|the_cpu_0|d_writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata\(24),
	datab => \DUT|the_cpu_0|d_writedata\(8),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[8]~8_combout\);

-- Location: LCFF_X37_Y15_N25
\DUT|the_nios_system_clock_1|slave_writedata_d1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[8]~8_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(8));

-- Location: LCCOMB_X22_Y15_N16
\DUT|the_nios_system_clock_1|master_writedata[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_writedata[8]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_writedata_d1\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_writedata_d1\(8),
	combout => \DUT|the_nios_system_clock_1|master_writedata[8]~feeder_combout\);

-- Location: LCFF_X22_Y15_N17
\DUT|the_nios_system_clock_1|master_writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_writedata[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(8));

-- Location: LCCOMB_X18_Y12_N18
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[8]~8_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_writedata\(8))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|master_writedata\(8),
	datab => \DUT|the_nios_system_clock_1|master_writedata\(8),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[8]~8_combout\);

-- Location: LCFF_X18_Y12_N19
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[8]~8_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(8));

-- Location: LCCOMB_X17_Y12_N10
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[8]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[8]~33_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(8)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(8),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(8),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[8]~33_combout\);

-- Location: LCFF_X17_Y12_N11
\DUT|the_sdram_0|active_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[8]~33_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(8));

-- Location: LCCOMB_X17_Y10_N26
\DUT|the_sdram_0|Selector104~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector104~0_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (((\DUT|the_sdram_0|active_data\(8))))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((\DUT|the_sdram_0|m_state.000010000~regout\ & 
-- ((\DUT|the_sdram_0|active_data\(8)))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & (\DUT|the_sdram_0|m_data[8]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000010~regout\,
	datab => \DUT|the_sdram_0|m_state.000010000~regout\,
	datac => \DUT|the_sdram_0|m_data[8]~_Duplicate_1_regout\,
	datad => \DUT|the_sdram_0|active_data\(8),
	combout => \DUT|the_sdram_0|Selector104~0_combout\);

-- Location: LCCOMB_X17_Y10_N22
\DUT|the_sdram_0|Selector104~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector104~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[8]~33_combout\))) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|Selector104~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|Selector104~0_combout\,
	datac => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[8]~33_combout\,
	combout => \DUT|the_sdram_0|Selector104~1_combout\);

-- Location: LCFF_X16_Y12_N11
\DUT|the_sdram_0|m_data[9]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector103~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[9]~_Duplicate_1_regout\);

-- Location: LCCOMB_X17_Y11_N2
\DUT|the_nios_system_clock_0|slave_writedata_d1[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[9]~9_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[9]~9_combout\);

-- Location: LCFF_X17_Y11_N3
\DUT|the_nios_system_clock_0|slave_writedata_d1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[9]~9_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(9));

-- Location: LCCOMB_X17_Y11_N24
\DUT|the_nios_system_clock_0|master_writedata[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[9]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(9),
	combout => \DUT|the_nios_system_clock_0|master_writedata[9]~feeder_combout\);

-- Location: LCFF_X17_Y11_N25
\DUT|the_nios_system_clock_0|master_writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(9));

-- Location: LCCOMB_X18_Y12_N20
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[9]~9_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_writedata\(9)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_writedata\(9),
	datac => \DUT|the_nios_system_clock_0|master_writedata\(9),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[9]~9_combout\);

-- Location: LCCOMB_X17_Y12_N12
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[9]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_writedata[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[9]~9_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[9]~feeder_combout\);

-- Location: LCFF_X17_Y12_N13
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[9]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(9));

-- Location: LCCOMB_X16_Y12_N28
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[9]~34_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(9))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(9),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(9),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[9]~34_combout\);

-- Location: LCFF_X16_Y12_N29
\DUT|the_sdram_0|active_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[9]~34_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(9));

-- Location: LCCOMB_X16_Y12_N14
\DUT|the_sdram_0|Selector103~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector103~0_combout\ = (\DUT|the_sdram_0|m_state.000010000~regout\ & (((\DUT|the_sdram_0|active_data\(9))))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & ((\DUT|the_sdram_0|m_state.000000010~regout\ & 
-- ((\DUT|the_sdram_0|active_data\(9)))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|m_data[9]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000010000~regout\,
	datab => \DUT|the_sdram_0|m_state.000000010~regout\,
	datac => \DUT|the_sdram_0|m_data[9]~_Duplicate_1_regout\,
	datad => \DUT|the_sdram_0|active_data\(9),
	combout => \DUT|the_sdram_0|Selector103~0_combout\);

-- Location: LCCOMB_X16_Y12_N10
\DUT|the_sdram_0|Selector103~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector103~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[9]~34_combout\))) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|Selector103~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|Selector103~0_combout\,
	datac => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[9]~34_combout\,
	combout => \DUT|the_sdram_0|Selector103~1_combout\);

-- Location: LCCOMB_X18_Y10_N2
\DUT|the_nios_system_clock_0|slave_writedata_d1[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[10]~10_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[10]~10_combout\);

-- Location: LCFF_X18_Y10_N3
\DUT|the_nios_system_clock_0|slave_writedata_d1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[10]~10_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(10));

-- Location: LCCOMB_X18_Y10_N0
\DUT|the_nios_system_clock_0|master_writedata[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[10]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(10),
	combout => \DUT|the_nios_system_clock_0|master_writedata[10]~feeder_combout\);

-- Location: LCFF_X18_Y10_N1
\DUT|the_nios_system_clock_0|master_writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[10]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(10));

-- Location: LCCOMB_X18_Y12_N6
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[10]~10_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_writedata\(10)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_writedata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_writedata\(10),
	datac => \DUT|the_nios_system_clock_0|master_writedata\(10),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[10]~10_combout\);

-- Location: LCCOMB_X17_Y12_N30
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[10]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_writedata[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[10]~10_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[10]~feeder_combout\);

-- Location: LCFF_X17_Y12_N31
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[10]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(10));

-- Location: LCCOMB_X16_Y12_N8
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[10]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[10]~35_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(10))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(10),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(10),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[10]~35_combout\);

-- Location: LCFF_X16_Y12_N9
\DUT|the_sdram_0|active_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[10]~35_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(10));

-- Location: LCFF_X16_Y12_N13
\DUT|the_sdram_0|m_data[10]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector102~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[10]~_Duplicate_1_regout\);

-- Location: LCCOMB_X16_Y12_N26
\DUT|the_sdram_0|Selector102~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector102~0_combout\ = (\DUT|the_sdram_0|m_state.000010000~regout\ & (((\DUT|the_sdram_0|active_data\(10))))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & ((\DUT|the_sdram_0|m_state.000000010~regout\ & 
-- (\DUT|the_sdram_0|active_data\(10))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((\DUT|the_sdram_0|m_data[10]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000010000~regout\,
	datab => \DUT|the_sdram_0|m_state.000000010~regout\,
	datac => \DUT|the_sdram_0|active_data\(10),
	datad => \DUT|the_sdram_0|m_data[10]~_Duplicate_1_regout\,
	combout => \DUT|the_sdram_0|Selector102~0_combout\);

-- Location: LCCOMB_X16_Y12_N12
\DUT|the_sdram_0|Selector102~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector102~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[10]~35_combout\)) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|Selector102~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[10]~35_combout\,
	datac => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datad => \DUT|the_sdram_0|Selector102~0_combout\,
	combout => \DUT|the_sdram_0|Selector102~1_combout\);

-- Location: LCCOMB_X36_Y17_N24
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[11]~11_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & ((\DUT|the_cpu_0|d_writedata\(27)))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- (\DUT|the_cpu_0|d_writedata\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_writedata\(11),
	datab => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datac => \DUT|the_cpu_0|d_writedata\(27),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[11]~11_combout\);

-- Location: LCFF_X36_Y17_N25
\DUT|the_nios_system_clock_1|slave_writedata_d1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[11]~11_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(11));

-- Location: LCFF_X28_Y12_N29
\DUT|the_nios_system_clock_1|master_writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_writedata_d1\(11),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(11));

-- Location: LCCOMB_X18_Y12_N0
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[11]~11_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_writedata\(11))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|master_writedata\(11),
	datac => \DUT|the_nios_system_clock_1|master_writedata\(11),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[11]~11_combout\);

-- Location: LCFF_X18_Y12_N1
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[11]~11_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(11));

-- Location: LCCOMB_X16_Y12_N4
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[11]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[11]~36_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(11)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(11),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(11),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[11]~36_combout\);

-- Location: LCFF_X16_Y12_N5
\DUT|the_sdram_0|active_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[11]~36_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(11));

-- Location: LCFF_X16_Y12_N23
\DUT|the_sdram_0|m_data[11]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector101~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[11]~_Duplicate_1_regout\);

-- Location: LCCOMB_X16_Y12_N6
\DUT|the_sdram_0|Selector101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector101~0_combout\ = (\DUT|the_sdram_0|m_state.000010000~regout\ & (((\DUT|the_sdram_0|active_data\(11))))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & ((\DUT|the_sdram_0|m_state.000000010~regout\ & 
-- (\DUT|the_sdram_0|active_data\(11))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((\DUT|the_sdram_0|m_data[11]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000010000~regout\,
	datab => \DUT|the_sdram_0|m_state.000000010~regout\,
	datac => \DUT|the_sdram_0|active_data\(11),
	datad => \DUT|the_sdram_0|m_data[11]~_Duplicate_1_regout\,
	combout => \DUT|the_sdram_0|Selector101~0_combout\);

-- Location: LCCOMB_X16_Y12_N22
\DUT|the_sdram_0|Selector101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector101~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[11]~36_combout\))) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|Selector101~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector101~0_combout\,
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[11]~36_combout\,
	datac => \DUT|the_sdram_0|m_data[8]~0_combout\,
	combout => \DUT|the_sdram_0|Selector101~1_combout\);

-- Location: LCCOMB_X18_Y11_N2
\DUT|the_nios_system_clock_0|slave_writedata_d1[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[12]~12_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[12]~12_combout\);

-- Location: LCFF_X18_Y11_N3
\DUT|the_nios_system_clock_0|slave_writedata_d1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[12]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(12));

-- Location: LCCOMB_X18_Y11_N0
\DUT|the_nios_system_clock_0|master_writedata[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[12]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(12),
	combout => \DUT|the_nios_system_clock_0|master_writedata[12]~feeder_combout\);

-- Location: LCFF_X18_Y11_N1
\DUT|the_nios_system_clock_0|master_writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(12));

-- Location: LCCOMB_X37_Y15_N4
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[12]~12_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & (\DUT|the_cpu_0|d_writedata\(28))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- ((\DUT|the_cpu_0|d_writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_writedata\(28),
	datac => \DUT|the_cpu_0|d_writedata\(12),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[12]~12_combout\);

-- Location: LCFF_X37_Y15_N5
\DUT|the_nios_system_clock_1|slave_writedata_d1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[12]~12_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(12));

-- Location: LCCOMB_X22_Y15_N28
\DUT|the_nios_system_clock_1|master_writedata[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_writedata[12]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_writedata_d1\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_writedata_d1\(12),
	combout => \DUT|the_nios_system_clock_1|master_writedata[12]~feeder_combout\);

-- Location: LCFF_X22_Y15_N29
\DUT|the_nios_system_clock_1|master_writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_writedata[12]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(12));

-- Location: LCCOMB_X18_Y12_N2
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[12]~12_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_writedata\(12))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|master_writedata\(12),
	datac => \DUT|the_nios_system_clock_1|master_writedata\(12),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[12]~12_combout\);

-- Location: LCFF_X18_Y12_N3
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[12]~12_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(12));

-- Location: LCCOMB_X16_Y12_N16
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[12]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[12]~37_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(12)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(12),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(12),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[12]~37_combout\);

-- Location: LCFF_X16_Y12_N25
\DUT|the_sdram_0|m_data[12]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector100~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[12]~_Duplicate_1_regout\);

-- Location: LCFF_X16_Y12_N17
\DUT|the_sdram_0|active_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[12]~37_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(12));

-- Location: LCCOMB_X16_Y12_N18
\DUT|the_sdram_0|Selector100~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector100~0_combout\ = (\DUT|the_sdram_0|m_state.000010000~regout\ & (((\DUT|the_sdram_0|active_data\(12))))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & ((\DUT|the_sdram_0|m_state.000000010~regout\ & 
-- ((\DUT|the_sdram_0|active_data\(12)))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|m_data[12]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000010000~regout\,
	datab => \DUT|the_sdram_0|m_state.000000010~regout\,
	datac => \DUT|the_sdram_0|m_data[12]~_Duplicate_1_regout\,
	datad => \DUT|the_sdram_0|active_data\(12),
	combout => \DUT|the_sdram_0|Selector100~0_combout\);

-- Location: LCCOMB_X16_Y12_N24
\DUT|the_sdram_0|Selector100~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector100~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[12]~37_combout\)) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|Selector100~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[12]~37_combout\,
	datac => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datad => \DUT|the_sdram_0|Selector100~0_combout\,
	combout => \DUT|the_sdram_0|Selector100~1_combout\);

-- Location: LCCOMB_X17_Y15_N2
\DUT|the_nios_system_clock_0|slave_writedata_d1[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[13]~13_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[13]~13_combout\);

-- Location: LCFF_X17_Y15_N3
\DUT|the_nios_system_clock_0|slave_writedata_d1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[13]~13_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(13));

-- Location: LCCOMB_X17_Y15_N8
\DUT|the_nios_system_clock_0|master_writedata[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[13]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(13),
	combout => \DUT|the_nios_system_clock_0|master_writedata[13]~feeder_combout\);

-- Location: LCFF_X17_Y15_N9
\DUT|the_nios_system_clock_0|master_writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[13]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(13));

-- Location: LCCOMB_X18_Y12_N28
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[13]~13_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_writedata\(13)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_writedata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_writedata\(13),
	datac => \DUT|the_nios_system_clock_0|master_writedata\(13),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[13]~13_combout\);

-- Location: LCFF_X16_Y13_N21
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[13]~13_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(13));

-- Location: LCFF_X18_Y12_N29
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[13]~13_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(13));

-- Location: LCCOMB_X16_Y12_N20
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[13]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[13]~38_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(13)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(13),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(13),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[13]~38_combout\);

-- Location: LCFF_X16_Y12_N21
\DUT|the_sdram_0|active_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[13]~38_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(13));

-- Location: LCFF_X16_Y12_N3
\DUT|the_sdram_0|m_data[13]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector99~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[13]~_Duplicate_1_regout\);

-- Location: LCCOMB_X16_Y12_N30
\DUT|the_sdram_0|Selector99~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector99~0_combout\ = (\DUT|the_sdram_0|m_state.000010000~regout\ & (((\DUT|the_sdram_0|active_data\(13))))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & ((\DUT|the_sdram_0|m_state.000000010~regout\ & 
-- (\DUT|the_sdram_0|active_data\(13))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((\DUT|the_sdram_0|m_data[13]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000010000~regout\,
	datab => \DUT|the_sdram_0|m_state.000000010~regout\,
	datac => \DUT|the_sdram_0|active_data\(13),
	datad => \DUT|the_sdram_0|m_data[13]~_Duplicate_1_regout\,
	combout => \DUT|the_sdram_0|Selector99~0_combout\);

-- Location: LCCOMB_X16_Y12_N2
\DUT|the_sdram_0|Selector99~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector99~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[13]~38_combout\))) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|Selector99~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|Selector99~0_combout\,
	datac => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[13]~38_combout\,
	combout => \DUT|the_sdram_0|Selector99~1_combout\);

-- Location: LCCOMB_X37_Y15_N6
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[14]~14_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & ((\DUT|the_cpu_0|d_writedata\(30)))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- (\DUT|the_cpu_0|d_writedata\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	datac => \DUT|the_cpu_0|d_writedata\(14),
	datad => \DUT|the_cpu_0|d_writedata\(30),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[14]~14_combout\);

-- Location: LCFF_X37_Y15_N7
\DUT|the_nios_system_clock_1|slave_writedata_d1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[14]~14_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(14));

-- Location: LCCOMB_X22_Y15_N22
\DUT|the_nios_system_clock_1|master_writedata[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_writedata[14]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_writedata_d1\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_writedata_d1\(14),
	combout => \DUT|the_nios_system_clock_1|master_writedata[14]~feeder_combout\);

-- Location: LCFF_X22_Y15_N23
\DUT|the_nios_system_clock_1|master_writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_writedata[14]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(14));

-- Location: LCCOMB_X18_Y14_N0
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[14]~14_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_writedata\(14))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|master_writedata\(14),
	datab => \DUT|the_nios_system_clock_1|master_writedata\(14),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[14]~14_combout\);

-- Location: LCCOMB_X18_Y14_N26
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[14]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_writedata[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[14]~14_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[14]~feeder_combout\);

-- Location: LCFF_X18_Y14_N27
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[14]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(14));

-- Location: LCCOMB_X17_Y10_N20
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[14]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[14]~39_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(14))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(14),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(14),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[14]~39_combout\);

-- Location: LCFF_X17_Y10_N21
\DUT|the_sdram_0|active_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[14]~39_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(14));

-- Location: LCCOMB_X17_Y10_N6
\DUT|the_sdram_0|Selector98~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector98~0_combout\ = (\DUT|the_sdram_0|m_state.000010000~regout\ & (((\DUT|the_sdram_0|active_data\(14))))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & ((\DUT|the_sdram_0|m_state.000000010~regout\ & 
-- ((\DUT|the_sdram_0|active_data\(14)))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|m_data[14]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_data[14]~_Duplicate_1_regout\,
	datab => \DUT|the_sdram_0|m_state.000010000~regout\,
	datac => \DUT|the_sdram_0|m_state.000000010~regout\,
	datad => \DUT|the_sdram_0|active_data\(14),
	combout => \DUT|the_sdram_0|Selector98~0_combout\);

-- Location: LCCOMB_X17_Y10_N16
\DUT|the_sdram_0|Selector98~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector98~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[14]~39_combout\)) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|Selector98~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[14]~39_combout\,
	datad => \DUT|the_sdram_0|Selector98~0_combout\,
	combout => \DUT|the_sdram_0|Selector98~1_combout\);

-- Location: LCCOMB_X19_Y15_N2
\DUT|the_nios_system_clock_0|slave_writedata_d1[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_writedata_d1[15]~15_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_writedata_d1[15]~15_combout\);

-- Location: LCFF_X19_Y15_N3
\DUT|the_nios_system_clock_0|slave_writedata_d1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_writedata_d1[15]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_writedata_d1\(15));

-- Location: LCCOMB_X19_Y15_N8
\DUT|the_nios_system_clock_0|master_writedata[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_writedata[15]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_writedata_d1\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_writedata_d1\(15),
	combout => \DUT|the_nios_system_clock_0|master_writedata[15]~feeder_combout\);

-- Location: LCFF_X19_Y15_N9
\DUT|the_nios_system_clock_0|master_writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_writedata[15]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_writedata\(15));

-- Location: LCCOMB_X36_Y16_N2
\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[15]~15_combout\ = (\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & (\DUT|the_cpu_0|d_writedata\(31))) # (!\DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1) & 
-- ((\DUT|the_cpu_0|d_writedata\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_cpu_0|d_writedata\(31),
	datac => \DUT|the_cpu_0|d_writedata\(15),
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[15]~15_combout\);

-- Location: LCFF_X36_Y16_N3
\DUT|the_nios_system_clock_1|slave_writedata_d1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[15]~15_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_writedata_d1\(15));

-- Location: LCFF_X25_Y14_N11
\DUT|the_nios_system_clock_1|master_writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_writedata_d1\(15),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_writedata\(15));

-- Location: LCCOMB_X18_Y14_N4
\DUT|the_sdram_0_s1|sdram_0_s1_writedata[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_writedata[15]~15_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_writedata\(15))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_writedata\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|master_writedata\(15),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_nios_system_clock_1|master_writedata\(15),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[15]~15_combout\);

-- Location: LCFF_X18_Y14_N5
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[15]~15_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(15));

-- Location: LCFF_X18_Y14_N15
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_writedata[15]~15_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(15));

-- Location: LCCOMB_X16_Y10_N12
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[15]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[15]~40_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(15))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(15),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(15),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[15]~40_combout\);

-- Location: LCFF_X16_Y10_N13
\DUT|the_sdram_0|active_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[15]~40_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_data\(15));

-- Location: LCFF_X16_Y10_N3
\DUT|the_sdram_0|m_data[15]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector97~1_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|m_data[15]~_Duplicate_1_regout\);

-- Location: LCCOMB_X16_Y10_N30
\DUT|the_sdram_0|Selector97~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector97~0_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|active_data\(15))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((\DUT|the_sdram_0|m_state.000010000~regout\ & 
-- (\DUT|the_sdram_0|active_data\(15))) # (!\DUT|the_sdram_0|m_state.000010000~regout\ & ((\DUT|the_sdram_0|m_data[15]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000010~regout\,
	datab => \DUT|the_sdram_0|active_data\(15),
	datac => \DUT|the_sdram_0|m_state.000010000~regout\,
	datad => \DUT|the_sdram_0|m_data[15]~_Duplicate_1_regout\,
	combout => \DUT|the_sdram_0|Selector97~0_combout\);

-- Location: LCCOMB_X16_Y10_N2
\DUT|the_sdram_0|Selector97~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector97~1_combout\ = (\DUT|the_sdram_0|m_data[8]~0_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[15]~40_combout\))) # (!\DUT|the_sdram_0|m_data[8]~0_combout\ & (\DUT|the_sdram_0|Selector97~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_data[8]~0_combout\,
	datab => \DUT|the_sdram_0|Selector97~0_combout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[15]~40_combout\,
	combout => \DUT|the_sdram_0|Selector97~1_combout\);

-- Location: LCFF_X35_Y16_N9
\DUT|the_HEX0|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX0|data_out\(0));

-- Location: LCFF_X35_Y16_N5
\DUT|the_HEX0|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX0|data_out\(2));

-- Location: LCFF_X35_Y16_N25
\DUT|the_HEX0|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX0|data_out\(4));

-- Location: LCFF_X35_Y16_N3
\DUT|the_HEX0|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX0|data_out\(5));

-- Location: LCFF_X41_Y13_N17
\DUT|the_HEX1|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX1|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX1|data_out\(0));

-- Location: LCFF_X41_Y13_N21
\DUT|the_HEX1|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX1|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX1|data_out\(2));

-- Location: LCFF_X41_Y13_N23
\DUT|the_HEX1|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX1|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX1|data_out\(3));

-- Location: LCFF_X41_Y13_N9
\DUT|the_HEX1|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX1|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX1|data_out\(4));

-- Location: LCFF_X41_Y13_N11
\DUT|the_HEX1|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX1|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX1|data_out\(5));

-- Location: LCFF_X42_Y13_N7
\DUT|the_HEX2|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX2|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX2|data_out\(4));

-- Location: LCFF_X42_Y13_N9
\DUT|the_HEX2|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX2|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX2|data_out\(5));

-- Location: LCFF_X42_Y13_N13
\DUT|the_HEX3|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX3|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX3|data_out\(4));

-- Location: LCFF_X42_Y13_N15
\DUT|the_HEX3|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX3|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX3|data_out\(5));

-- Location: LCFF_X42_Y13_N25
\DUT|the_HEX3|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX3|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX3|data_out\(6));

-- Location: LCFF_X15_Y13_N1
\DUT|the_HEX4|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX4|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX4|data_out\(4));

-- Location: LCFF_X15_Y13_N19
\DUT|the_HEX4|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX4|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX4|data_out\(5));

-- Location: LCFF_X15_Y13_N9
\DUT|the_HEX5|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX5|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX5|data_out\(1));

-- Location: LCFF_X15_Y13_N3
\DUT|the_HEX5|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX5|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX5|data_out\(2));

-- Location: LCFF_X15_Y13_N15
\DUT|the_HEX5|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX5|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX5|data_out\(4));

-- Location: LCFF_X15_Y13_N25
\DUT|the_HEX5|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX5|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX5|data_out\(5));

-- Location: LCFF_X15_Y17_N25
\DUT|the_HEX6|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX6|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX6|data_out\(0));

-- Location: LCFF_X15_Y17_N11
\DUT|the_HEX6|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX6|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX6|data_out\(1));

-- Location: LCFF_X15_Y17_N21
\DUT|the_HEX6|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX6|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX6|data_out\(2));

-- Location: LCFF_X15_Y17_N1
\DUT|the_HEX6|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX6|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX6|data_out\(4));

-- Location: LCFF_X15_Y17_N27
\DUT|the_HEX6|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX6|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX6|data_out\(5));

-- Location: LCFF_X15_Y17_N5
\DUT|the_HEX6|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX6|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX6|data_out\(6));

-- Location: LCFF_X15_Y17_N13
\DUT|the_HEX7|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX7|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX7|data_out\(3));

-- Location: LCFF_X15_Y17_N23
\DUT|the_HEX7|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX7|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX7|data_out\(4));

-- Location: LCFF_X15_Y17_N9
\DUT|the_HEX7|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX7|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX7|data_out\(5));

-- Location: LCFF_X15_Y17_N19
\DUT|the_HEX7|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(6),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_HEX7|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_HEX7|data_out\(6));

-- Location: LCFF_X41_Y14_N17
\DUT|the_leds|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(0));

-- Location: LCFF_X41_Y14_N3
\DUT|the_leds|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(1));

-- Location: LCFF_X40_Y14_N9
\DUT|the_leds|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(4));

-- Location: LCFF_X41_Y14_N9
\DUT|the_leds|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(5),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(5));

-- Location: LCFF_X41_Y14_N13
\DUT|the_leds|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(7),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(7));

-- Location: LCFF_X41_Y14_N15
\DUT|the_leds|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(8));

-- Location: LCFF_X37_Y15_N1
\DUT|the_leds|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(9),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(9));

-- Location: LCFF_X37_Y15_N3
\DUT|the_leds|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(12),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(12));

-- Location: LCFF_X40_Y14_N11
\DUT|the_leds|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(13),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(13));

-- Location: LCFF_X37_Y15_N15
\DUT|the_leds|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(16),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(16));

-- Location: LCFF_X41_Y14_N21
\DUT|the_leds|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(19),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(19));

-- Location: LCFF_X37_Y15_N9
\DUT|the_leds|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(24),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(24));

-- Location: LCFF_X37_Y15_N19
\DUT|the_leds|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_writedata\(25),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \DUT|the_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_leds|data_out\(25));

-- Location: LCFF_X15_Y11_N9
\DUT|the_sdram_0|i_addr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|i_state.111~regout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_addr\(11));

-- Location: LCFF_X21_Y16_N27
\DUT|the_nios_system_clock_0|slave_address_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address\(1),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(1));

-- Location: LCFF_X21_Y14_N31
\DUT|the_nios_system_clock_0|master_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_address_d1\(1),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(1));

-- Location: LCCOMB_X29_Y14_N8
\DUT|the_nios_system_clock_1|slave_address_d1[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_address_d1[1]~feeder_combout\ = \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0_data_master|cpu_0_data_master_dbs_address\(1),
	combout => \DUT|the_nios_system_clock_1|slave_address_d1[1]~feeder_combout\);

-- Location: LCFF_X29_Y14_N9
\DUT|the_nios_system_clock_1|slave_address_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_address_d1[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(1));

-- Location: LCCOMB_X21_Y14_N0
\DUT|the_nios_system_clock_1|master_address[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[1]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(1),
	combout => \DUT|the_nios_system_clock_1|master_address[1]~feeder_combout\);

-- Location: LCFF_X21_Y14_N1
\DUT|the_nios_system_clock_1|master_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[1]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(1));

-- Location: LCCOMB_X21_Y14_N22
\DUT|the_sdram_0_s1|sdram_0_s1_address[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[0]~14_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_address\(1))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|master_address\(1),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_nios_system_clock_1|master_address\(1),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[0]~14_combout\);

-- Location: LCFF_X21_Y14_N23
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[0]~14_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(18));

-- Location: LCFF_X16_Y13_N13
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_address[0]~14_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(18));

-- Location: LCCOMB_X16_Y13_N26
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[18]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[18]~15_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(18))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(18),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(18),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[18]~15_combout\);

-- Location: LCFF_X16_Y13_N27
\DUT|the_sdram_0|active_addr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[18]~15_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(0));

-- Location: LCCOMB_X15_Y11_N8
\DUT|the_sdram_0|Selector94~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector94~0_combout\ = (\DUT|the_sdram_0|m_addr[3]~0_combout\ & (!\DUT|the_sdram_0|WideOr9~0_combout\)) # (!\DUT|the_sdram_0|m_addr[3]~0_combout\ & ((\DUT|the_sdram_0|WideOr9~0_combout\ & (!\DUT|the_sdram_0|i_addr\(11))) # 
-- (!\DUT|the_sdram_0|WideOr9~0_combout\ & ((\DUT|the_sdram_0|active_addr\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_addr[3]~0_combout\,
	datab => \DUT|the_sdram_0|WideOr9~0_combout\,
	datac => \DUT|the_sdram_0|i_addr\(11),
	datad => \DUT|the_sdram_0|active_addr\(0),
	combout => \DUT|the_sdram_0|Selector94~0_combout\);

-- Location: LCCOMB_X11_Y13_N12
\DUT|the_sdram_0|m_addr[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|m_addr[3]~0_combout\ = (\DUT|the_sdram_0|WideOr9~0_combout\ & (((\DUT|the_sdram_0|m_state.000000010~regout\)))) # (!\DUT|the_sdram_0|WideOr9~0_combout\ & (!\DUT|the_sdram_0|pending~combout\ & (\DUT|the_sdram_0|f_pop~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|WideOr9~0_combout\,
	datab => \DUT|the_sdram_0|pending~combout\,
	datac => \DUT|the_sdram_0|f_pop~regout\,
	datad => \DUT|the_sdram_0|m_state.000000010~regout\,
	combout => \DUT|the_sdram_0|m_addr[3]~0_combout\);

-- Location: LCCOMB_X16_Y13_N14
\DUT|the_sdram_0|Selector94~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector94~1_combout\ = (\DUT|the_sdram_0|Selector94~0_combout\ & (((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[18]~15_combout\) # (!\DUT|the_sdram_0|m_addr[3]~0_combout\)))) # (!\DUT|the_sdram_0|Selector94~0_combout\ & 
-- (\DUT|the_sdram_0|active_addr\(9) & (\DUT|the_sdram_0|m_addr[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector94~0_combout\,
	datab => \DUT|the_sdram_0|active_addr\(9),
	datac => \DUT|the_sdram_0|m_addr[3]~0_combout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[18]~15_combout\,
	combout => \DUT|the_sdram_0|Selector94~1_combout\);

-- Location: LCCOMB_X10_Y13_N12
\DUT|the_sdram_0|m_addr[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|m_addr[3]~1_combout\ = (!\DUT|the_sdram_0|m_state.000100000~regout\ & !\DUT|the_sdram_0|m_state.000000100~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000100000~regout\,
	datac => \DUT|the_sdram_0|m_state.000000100~regout\,
	combout => \DUT|the_sdram_0|m_addr[3]~1_combout\);

-- Location: LCCOMB_X10_Y13_N22
\DUT|the_sdram_0|m_addr[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|m_addr[3]~2_combout\ = (\DUT|the_sdram_0|m_addr[3]~1_combout\ & (!\DUT|the_sdram_0|m_state.010000000~regout\ & (!\DUT|the_sdram_0|m_state.100000000~regout\ & !\DUT|the_sdram_0|Selector25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_addr[3]~1_combout\,
	datab => \DUT|the_sdram_0|m_state.010000000~regout\,
	datac => \DUT|the_sdram_0|m_state.100000000~regout\,
	datad => \DUT|the_sdram_0|Selector25~0_combout\,
	combout => \DUT|the_sdram_0|m_addr[3]~2_combout\);

-- Location: LCFF_X22_Y14_N1
\DUT|the_nios_system_clock_0|slave_address_d1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|ic_fill_ap_offset\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(2));

-- Location: LCCOMB_X22_Y14_N24
\DUT|the_nios_system_clock_0|master_address[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[2]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(2),
	combout => \DUT|the_nios_system_clock_0|master_address[2]~feeder_combout\);

-- Location: LCFF_X22_Y14_N25
\DUT|the_nios_system_clock_0|master_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(2));

-- Location: LCFF_X20_Y17_N1
\DUT|the_nios_system_clock_1|slave_address_d1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_address_offset_field\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(2));

-- Location: LCCOMB_X20_Y17_N8
\DUT|the_nios_system_clock_1|master_address[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[2]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(2),
	combout => \DUT|the_nios_system_clock_1|master_address[2]~feeder_combout\);

-- Location: LCFF_X20_Y17_N9
\DUT|the_nios_system_clock_1|master_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(2));

-- Location: LCCOMB_X21_Y14_N24
\DUT|the_sdram_0_s1|sdram_0_s1_address[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[1]~15_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_address\(2))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datab => \DUT|the_nios_system_clock_0|master_address\(2),
	datac => \DUT|the_nios_system_clock_1|master_address\(2),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[1]~15_combout\);

-- Location: LCFF_X17_Y13_N9
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_address[1]~15_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(19));

-- Location: LCFF_X21_Y14_N25
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[1]~15_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(19));

-- Location: LCCOMB_X17_Y13_N20
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[19]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[19]~16_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(19)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(19),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(19),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[19]~16_combout\);

-- Location: LCFF_X17_Y13_N21
\DUT|the_sdram_0|active_addr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[19]~16_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(1));

-- Location: LCCOMB_X17_Y13_N30
\DUT|the_sdram_0|Selector93~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector93~0_combout\ = (\DUT|the_sdram_0|WideOr9~0_combout\ & (!\DUT|the_sdram_0|i_addr\(11) & (!\DUT|the_sdram_0|m_addr[3]~0_combout\))) # (!\DUT|the_sdram_0|WideOr9~0_combout\ & (((\DUT|the_sdram_0|m_addr[3]~0_combout\) # 
-- (\DUT|the_sdram_0|active_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_addr\(11),
	datab => \DUT|the_sdram_0|WideOr9~0_combout\,
	datac => \DUT|the_sdram_0|m_addr[3]~0_combout\,
	datad => \DUT|the_sdram_0|active_addr\(1),
	combout => \DUT|the_sdram_0|Selector93~0_combout\);

-- Location: LCCOMB_X17_Y13_N18
\DUT|the_sdram_0|Selector93~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector93~1_combout\ = (\DUT|the_sdram_0|Selector93~0_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[19]~16_combout\) # ((!\DUT|the_sdram_0|m_addr[3]~0_combout\)))) # (!\DUT|the_sdram_0|Selector93~0_combout\ & 
-- (((\DUT|the_sdram_0|m_addr[3]~0_combout\ & \DUT|the_sdram_0|active_addr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[19]~16_combout\,
	datab => \DUT|the_sdram_0|Selector93~0_combout\,
	datac => \DUT|the_sdram_0|m_addr[3]~0_combout\,
	datad => \DUT|the_sdram_0|active_addr\(10),
	combout => \DUT|the_sdram_0|Selector93~1_combout\);

-- Location: LCCOMB_X23_Y13_N10
\DUT|the_nios_system_clock_0|slave_address_d1[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[3]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_ap_offset\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_ap_offset\(1),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[3]~feeder_combout\);

-- Location: LCFF_X23_Y13_N11
\DUT|the_nios_system_clock_0|slave_address_d1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(3));

-- Location: LCCOMB_X19_Y13_N2
\DUT|the_nios_system_clock_0|master_address[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[3]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(3),
	combout => \DUT|the_nios_system_clock_0|master_address[3]~feeder_combout\);

-- Location: LCFF_X19_Y13_N3
\DUT|the_nios_system_clock_0|master_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(3));

-- Location: LCCOMB_X19_Y13_N16
\DUT|the_sdram_0_s1|sdram_0_s1_address[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[2]~16_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_address\(3)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_address\(3),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_nios_system_clock_0|master_address\(3),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[2]~16_combout\);

-- Location: LCCOMB_X18_Y13_N12
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[20]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_address[2]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_address[2]~16_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[20]~feeder_combout\);

-- Location: LCFF_X18_Y13_N13
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[20]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(20));

-- Location: LCCOMB_X17_Y13_N4
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[20]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[20]~17_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(20))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(20),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(20),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[20]~17_combout\);

-- Location: LCFF_X17_Y13_N5
\DUT|the_sdram_0|active_addr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[20]~17_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(2));

-- Location: LCCOMB_X17_Y13_N6
\DUT|the_sdram_0|Selector92~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector92~0_combout\ = (\DUT|the_sdram_0|WideOr9~0_combout\ & (!\DUT|the_sdram_0|i_addr\(11) & (!\DUT|the_sdram_0|m_addr[3]~0_combout\))) # (!\DUT|the_sdram_0|WideOr9~0_combout\ & (((\DUT|the_sdram_0|m_addr[3]~0_combout\) # 
-- (\DUT|the_sdram_0|active_addr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_addr\(11),
	datab => \DUT|the_sdram_0|WideOr9~0_combout\,
	datac => \DUT|the_sdram_0|m_addr[3]~0_combout\,
	datad => \DUT|the_sdram_0|active_addr\(2),
	combout => \DUT|the_sdram_0|Selector92~0_combout\);

-- Location: LCCOMB_X17_Y13_N16
\DUT|the_sdram_0|Selector92~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector92~1_combout\ = (\DUT|the_sdram_0|Selector92~0_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[20]~17_combout\) # ((!\DUT|the_sdram_0|m_addr[3]~0_combout\)))) # (!\DUT|the_sdram_0|Selector92~0_combout\ & 
-- (((\DUT|the_sdram_0|m_addr[3]~0_combout\ & \DUT|the_sdram_0|active_addr\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector92~0_combout\,
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[20]~17_combout\,
	datac => \DUT|the_sdram_0|m_addr[3]~0_combout\,
	datad => \DUT|the_sdram_0|active_addr\(11),
	combout => \DUT|the_sdram_0|Selector92~1_combout\);

-- Location: LCCOMB_X20_Y13_N2
\DUT|the_nios_system_clock_1|slave_address_d1[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_address_d1[4]~feeder_combout\ = \DUT|the_cpu_0|d_address_offset_field\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|d_address_offset_field\(2),
	combout => \DUT|the_nios_system_clock_1|slave_address_d1[4]~feeder_combout\);

-- Location: LCFF_X20_Y13_N3
\DUT|the_nios_system_clock_1|slave_address_d1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_address_d1[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(4));

-- Location: LCCOMB_X19_Y13_N0
\DUT|the_nios_system_clock_1|master_address[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[4]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(4),
	combout => \DUT|the_nios_system_clock_1|master_address[4]~feeder_combout\);

-- Location: LCFF_X19_Y13_N1
\DUT|the_nios_system_clock_1|master_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(4));

-- Location: LCFF_X23_Y13_N29
\DUT|the_nios_system_clock_0|slave_address_d1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|ic_fill_ap_offset\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(4));

-- Location: LCCOMB_X19_Y13_N30
\DUT|the_nios_system_clock_0|master_address[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[4]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(4),
	combout => \DUT|the_nios_system_clock_0|master_address[4]~feeder_combout\);

-- Location: LCFF_X19_Y13_N31
\DUT|the_nios_system_clock_0|master_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[4]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(4));

-- Location: LCCOMB_X19_Y13_N18
\DUT|the_sdram_0_s1|sdram_0_s1_address[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[3]~17_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_address\(4)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_address\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datab => \DUT|the_nios_system_clock_1|master_address\(4),
	datad => \DUT|the_nios_system_clock_0|master_address\(4),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[3]~17_combout\);

-- Location: LCCOMB_X18_Y13_N8
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[21]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_address[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_address[3]~17_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[21]~feeder_combout\);

-- Location: LCFF_X18_Y13_N9
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[21]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(21));

-- Location: LCFF_X19_Y13_N19
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[3]~17_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(21));

-- Location: LCCOMB_X18_Y13_N30
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[21]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[21]~18_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(21)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(21),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(21),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[21]~18_combout\);

-- Location: LCFF_X18_Y13_N31
\DUT|the_sdram_0|active_addr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[21]~18_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(3));

-- Location: LCCOMB_X17_Y13_N2
\DUT|the_sdram_0|Selector91~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector91~0_combout\ = (\DUT|the_sdram_0|WideOr9~0_combout\ & (!\DUT|the_sdram_0|i_addr\(11) & (!\DUT|the_sdram_0|m_addr[3]~0_combout\))) # (!\DUT|the_sdram_0|WideOr9~0_combout\ & (((\DUT|the_sdram_0|m_addr[3]~0_combout\) # 
-- (\DUT|the_sdram_0|active_addr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_addr\(11),
	datab => \DUT|the_sdram_0|WideOr9~0_combout\,
	datac => \DUT|the_sdram_0|m_addr[3]~0_combout\,
	datad => \DUT|the_sdram_0|active_addr\(3),
	combout => \DUT|the_sdram_0|Selector91~0_combout\);

-- Location: LCCOMB_X17_Y13_N28
\DUT|the_sdram_0|Selector91~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector91~1_combout\ = (\DUT|the_sdram_0|m_addr[3]~0_combout\ & ((\DUT|the_sdram_0|Selector91~0_combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[21]~18_combout\)) # (!\DUT|the_sdram_0|Selector91~0_combout\ & 
-- ((\DUT|the_sdram_0|active_addr\(12)))))) # (!\DUT|the_sdram_0|m_addr[3]~0_combout\ & (((\DUT|the_sdram_0|Selector91~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[21]~18_combout\,
	datab => \DUT|the_sdram_0|active_addr\(12),
	datac => \DUT|the_sdram_0|m_addr[3]~0_combout\,
	datad => \DUT|the_sdram_0|Selector91~0_combout\,
	combout => \DUT|the_sdram_0|Selector91~1_combout\);

-- Location: LCFF_X18_Y13_N25
\DUT|the_sdram_0|active_addr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[31]~6_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(13));

-- Location: LCCOMB_X20_Y13_N12
\DUT|the_nios_system_clock_1|slave_address_d1[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_address_d1[5]~feeder_combout\ = \DUT|the_cpu_0|d_address_line_field\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|d_address_line_field\(0),
	combout => \DUT|the_nios_system_clock_1|slave_address_d1[5]~feeder_combout\);

-- Location: LCFF_X20_Y13_N13
\DUT|the_nios_system_clock_1|slave_address_d1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_address_d1[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(5));

-- Location: LCFF_X19_Y13_N5
\DUT|the_nios_system_clock_1|master_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_address_d1\(5),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(5));

-- Location: LCFF_X23_Y13_N7
\DUT|the_nios_system_clock_0|slave_address_d1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|ic_fill_line\(0),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(5));

-- Location: LCCOMB_X19_Y13_N10
\DUT|the_nios_system_clock_0|master_address[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[5]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(5),
	combout => \DUT|the_nios_system_clock_0|master_address[5]~feeder_combout\);

-- Location: LCFF_X19_Y13_N11
\DUT|the_nios_system_clock_0|master_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[5]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(5));

-- Location: LCCOMB_X19_Y13_N12
\DUT|the_sdram_0_s1|sdram_0_s1_address[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[4]~18_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_address\(5)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1|master_address\(5),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_nios_system_clock_0|master_address\(5),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[4]~18_combout\);

-- Location: LCFF_X19_Y13_N13
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[4]~18_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(22));

-- Location: LCCOMB_X18_Y13_N28
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[22]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[22]~19_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(22)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(22),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(22),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[22]~19_combout\);

-- Location: LCFF_X18_Y13_N29
\DUT|the_sdram_0|active_addr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[22]~19_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(4));

-- Location: LCCOMB_X18_Y13_N6
\DUT|the_sdram_0|Selector90~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector90~0_combout\ = (!\DUT|the_sdram_0|WideOr9~0_combout\ & ((\DUT|the_sdram_0|f_select~combout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[22]~19_combout\)) # (!\DUT|the_sdram_0|f_select~combout\ & 
-- ((\DUT|the_sdram_0|active_addr\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[22]~19_combout\,
	datab => \DUT|the_sdram_0|WideOr9~0_combout\,
	datac => \DUT|the_sdram_0|f_select~combout\,
	datad => \DUT|the_sdram_0|active_addr\(4),
	combout => \DUT|the_sdram_0|Selector90~0_combout\);

-- Location: LCCOMB_X10_Y13_N16
\DUT|the_sdram_0|Selector90~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector90~1_combout\ = (\DUT|the_sdram_0|Selector90~0_combout\) # ((\DUT|the_sdram_0|WideOr9~0_combout\ & ((\DUT|the_sdram_0|active_addr\(13)) # (!\DUT|the_sdram_0|m_state.000000010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|WideOr9~0_combout\,
	datab => \DUT|the_sdram_0|active_addr\(13),
	datac => \DUT|the_sdram_0|m_state.000000010~regout\,
	datad => \DUT|the_sdram_0|Selector90~0_combout\,
	combout => \DUT|the_sdram_0|Selector90~1_combout\);

-- Location: LCCOMB_X23_Y13_N0
\DUT|the_nios_system_clock_0|slave_address_d1[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[6]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_line\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_line\(1),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[6]~feeder_combout\);

-- Location: LCFF_X23_Y13_N1
\DUT|the_nios_system_clock_0|slave_address_d1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(6));

-- Location: LCFF_X19_Y13_N23
\DUT|the_nios_system_clock_0|master_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_address_d1\(6),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(6));

-- Location: LCCOMB_X20_Y13_N30
\DUT|the_nios_system_clock_1|slave_address_d1[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|slave_address_d1[6]~feeder_combout\ = \DUT|the_cpu_0|d_address_line_field\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|d_address_line_field\(1),
	combout => \DUT|the_nios_system_clock_1|slave_address_d1[6]~feeder_combout\);

-- Location: LCFF_X20_Y13_N31
\DUT|the_nios_system_clock_1|slave_address_d1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|slave_address_d1[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(6));

-- Location: LCCOMB_X19_Y13_N24
\DUT|the_nios_system_clock_1|master_address[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[6]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(6),
	combout => \DUT|the_nios_system_clock_1|master_address[6]~feeder_combout\);

-- Location: LCFF_X19_Y13_N25
\DUT|the_nios_system_clock_1|master_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[6]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(6));

-- Location: LCCOMB_X19_Y13_N14
\DUT|the_sdram_0_s1|sdram_0_s1_address[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[5]~19_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_address\(6))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|master_address\(6),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_nios_system_clock_1|master_address\(6),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[5]~19_combout\);

-- Location: LCFF_X19_Y13_N15
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[5]~19_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(23));

-- Location: LCCOMB_X18_Y13_N18
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[23]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[23]~20_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(23)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(23),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(23),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[23]~20_combout\);

-- Location: LCCOMB_X18_Y13_N20
\DUT|the_sdram_0|Selector89~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector89~0_combout\ = (!\DUT|the_sdram_0|WideOr9~0_combout\ & ((\DUT|the_sdram_0|f_select~combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[23]~20_combout\))) # (!\DUT|the_sdram_0|f_select~combout\ & 
-- (\DUT|the_sdram_0|active_addr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|active_addr\(5),
	datab => \DUT|the_sdram_0|WideOr9~0_combout\,
	datac => \DUT|the_sdram_0|f_select~combout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[23]~20_combout\,
	combout => \DUT|the_sdram_0|Selector89~0_combout\);

-- Location: LCFF_X18_Y13_N3
\DUT|the_sdram_0|active_addr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[32]~9_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(14));

-- Location: LCCOMB_X10_Y13_N10
\DUT|the_sdram_0|Selector89~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector89~1_combout\ = (\DUT|the_sdram_0|Selector89~0_combout\) # ((\DUT|the_sdram_0|WideOr9~0_combout\ & ((\DUT|the_sdram_0|active_addr\(14)) # (!\DUT|the_sdram_0|m_state.000000010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|WideOr9~0_combout\,
	datab => \DUT|the_sdram_0|Selector89~0_combout\,
	datac => \DUT|the_sdram_0|m_state.000000010~regout\,
	datad => \DUT|the_sdram_0|active_addr\(14),
	combout => \DUT|the_sdram_0|Selector89~1_combout\);

-- Location: LCCOMB_X29_Y17_N22
\DUT|the_cpu_0|d_address_line_field[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	datab => \DUT|the_cpu_0|A_mem_baddr\(7),
	datad => \DUT|the_cpu_0|M_alu_result\(7),
	combout => \DUT|the_cpu_0|d_address_line_field[2]~3_combout\);

-- Location: LCCOMB_X29_Y17_N14
\DUT|the_cpu_0|A_dc_wb_line[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_mem_baddr\(7),
	combout => \DUT|the_cpu_0|A_dc_wb_line[2]~feeder_combout\);

-- Location: LCFF_X29_Y17_N15
\DUT|the_cpu_0|A_dc_wb_line[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_line[2]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_line\(2));

-- Location: LCFF_X29_Y17_N23
\DUT|the_cpu_0|d_address_line_field[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_line_field[2]~3_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_line\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_line_field\(2));

-- Location: LCFF_X20_Y13_N25
\DUT|the_nios_system_clock_1|slave_address_d1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_address_line_field\(2),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(7));

-- Location: LCCOMB_X19_Y13_N26
\DUT|the_nios_system_clock_1|master_address[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[7]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(7),
	combout => \DUT|the_nios_system_clock_1|master_address[7]~feeder_combout\);

-- Location: LCFF_X19_Y13_N27
\DUT|the_nios_system_clock_1|master_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(7));

-- Location: LCCOMB_X23_Y13_N2
\DUT|the_nios_system_clock_0|slave_address_d1[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[7]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_line\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_line\(2),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[7]~feeder_combout\);

-- Location: LCFF_X23_Y13_N3
\DUT|the_nios_system_clock_0|slave_address_d1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(7));

-- Location: LCCOMB_X23_Y13_N8
\DUT|the_nios_system_clock_0|master_address[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[7]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(7),
	combout => \DUT|the_nios_system_clock_0|master_address[7]~feeder_combout\);

-- Location: LCFF_X23_Y13_N9
\DUT|the_nios_system_clock_0|master_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[7]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(7));

-- Location: LCCOMB_X19_Y13_N8
\DUT|the_sdram_0_s1|sdram_0_s1_address[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[6]~20_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_address\(7)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1|master_address\(7),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_nios_system_clock_0|master_address\(7),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[6]~20_combout\);

-- Location: LCFF_X19_Y13_N9
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[6]~20_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(24));

-- Location: LCCOMB_X17_Y13_N22
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[24]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[24]~21_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(24)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(24),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(24),
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[24]~21_combout\);

-- Location: LCFF_X17_Y13_N23
\DUT|the_sdram_0|active_addr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[24]~21_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(6));

-- Location: LCCOMB_X17_Y13_N24
\DUT|the_sdram_0|Selector88~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector88~0_combout\ = (\DUT|the_sdram_0|m_addr[3]~0_combout\ & (((!\DUT|the_sdram_0|WideOr9~0_combout\)))) # (!\DUT|the_sdram_0|m_addr[3]~0_combout\ & ((\DUT|the_sdram_0|WideOr9~0_combout\ & (!\DUT|the_sdram_0|i_addr\(11))) # 
-- (!\DUT|the_sdram_0|WideOr9~0_combout\ & ((\DUT|the_sdram_0|active_addr\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_addr\(11),
	datab => \DUT|the_sdram_0|m_addr[3]~0_combout\,
	datac => \DUT|the_sdram_0|active_addr\(6),
	datad => \DUT|the_sdram_0|WideOr9~0_combout\,
	combout => \DUT|the_sdram_0|Selector88~0_combout\);

-- Location: LCCOMB_X17_Y13_N10
\DUT|the_sdram_0|Selector88~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector88~1_combout\ = (\DUT|the_sdram_0|Selector88~0_combout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[24]~21_combout\) # ((!\DUT|the_sdram_0|m_addr[3]~0_combout\)))) # (!\DUT|the_sdram_0|Selector88~0_combout\ & 
-- (((\DUT|the_sdram_0|m_addr[3]~0_combout\ & \DUT|the_sdram_0|active_addr\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector88~0_combout\,
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[24]~21_combout\,
	datac => \DUT|the_sdram_0|m_addr[3]~0_combout\,
	datad => \DUT|the_sdram_0|active_addr\(15),
	combout => \DUT|the_sdram_0|Selector88~1_combout\);

-- Location: LCCOMB_X29_Y16_N10
\DUT|the_cpu_0|d_address_line_field[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|A_mem_baddr\(8),
	datab => \DUT|the_cpu_0|M_alu_result\(8),
	datad => \DUT|the_cpu_0|d_address_tag_field_nxt~0_combout\,
	combout => \DUT|the_cpu_0|d_address_line_field[3]~2_combout\);

-- Location: LCCOMB_X29_Y17_N12
\DUT|the_cpu_0|A_dc_wb_line[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|A_mem_baddr\(8),
	combout => \DUT|the_cpu_0|A_dc_wb_line[3]~feeder_combout\);

-- Location: LCFF_X29_Y17_N13
\DUT|the_cpu_0|A_dc_wb_line[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|A_dc_wb_line[3]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \DUT|the_cpu_0|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|A_dc_wb_line\(3));

-- Location: LCFF_X29_Y16_N11
\DUT|the_cpu_0|d_address_line_field[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_cpu_0|d_address_line_field[3]~2_combout\,
	sdata => \DUT|the_cpu_0|A_dc_wb_line\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \DUT|the_cpu_0|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_cpu_0|d_address_line_field\(3));

-- Location: LCFF_X28_Y12_N25
\DUT|the_nios_system_clock_1|slave_address_d1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_address_line_field\(3),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(8));

-- Location: LCCOMB_X18_Y12_N26
\DUT|the_nios_system_clock_1|master_address[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[8]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(8),
	combout => \DUT|the_nios_system_clock_1|master_address[8]~feeder_combout\);

-- Location: LCFF_X18_Y12_N27
\DUT|the_nios_system_clock_1|master_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(8));

-- Location: LCCOMB_X21_Y13_N16
\DUT|the_nios_system_clock_0|slave_address_d1[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[8]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_line\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_line\(3),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[8]~feeder_combout\);

-- Location: LCFF_X21_Y13_N17
\DUT|the_nios_system_clock_0|slave_address_d1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[8]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(8));

-- Location: LCFF_X18_Y12_N25
\DUT|the_nios_system_clock_0|master_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_0|slave_address_d1\(8),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(8));

-- Location: LCCOMB_X18_Y12_N16
\DUT|the_sdram_0_s1|sdram_0_s1_address[7]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[7]~21_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_address\(8)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_1|master_address\(8),
	datac => \DUT|the_nios_system_clock_0|master_address\(8),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[7]~21_combout\);

-- Location: LCFF_X18_Y12_N17
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[7]~21_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(25));

-- Location: LCFF_X17_Y12_N9
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_address[7]~21_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(25));

-- Location: LCCOMB_X10_Y13_N28
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[25]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[25]~22_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(25))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(25),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(25),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[25]~22_combout\);

-- Location: LCFF_X10_Y13_N29
\DUT|the_sdram_0|active_addr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[25]~22_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(7));

-- Location: LCCOMB_X17_Y13_N12
\DUT|the_sdram_0|Selector87~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector87~0_combout\ = (\DUT|the_sdram_0|WideOr9~0_combout\ & ((\DUT|the_sdram_0|m_addr[3]~0_combout\ & ((\DUT|the_sdram_0|active_addr\(16)))) # (!\DUT|the_sdram_0|m_addr[3]~0_combout\ & (!\DUT|the_sdram_0|i_addr\(11))))) # 
-- (!\DUT|the_sdram_0|WideOr9~0_combout\ & (((\DUT|the_sdram_0|m_addr[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_addr\(11),
	datab => \DUT|the_sdram_0|WideOr9~0_combout\,
	datac => \DUT|the_sdram_0|m_addr[3]~0_combout\,
	datad => \DUT|the_sdram_0|active_addr\(16),
	combout => \DUT|the_sdram_0|Selector87~0_combout\);

-- Location: LCCOMB_X10_Y13_N6
\DUT|the_sdram_0|Selector87~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector87~1_combout\ = (\DUT|the_sdram_0|Selector87~0_combout\ & (((\DUT|the_sdram_0|WideOr9~0_combout\) # (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[25]~22_combout\)))) # (!\DUT|the_sdram_0|Selector87~0_combout\ & 
-- (\DUT|the_sdram_0|active_addr\(7) & (!\DUT|the_sdram_0|WideOr9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|active_addr\(7),
	datab => \DUT|the_sdram_0|Selector87~0_combout\,
	datac => \DUT|the_sdram_0|WideOr9~0_combout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[25]~22_combout\,
	combout => \DUT|the_sdram_0|Selector87~1_combout\);

-- Location: LCCOMB_X11_Y12_N30
\DUT|the_sdram_0|Selector86~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector86~2_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|active_addr\(17))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((!\DUT|the_sdram_0|i_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000010~regout\,
	datac => \DUT|the_sdram_0|active_addr\(17),
	datad => \DUT|the_sdram_0|i_addr\(11),
	combout => \DUT|the_sdram_0|Selector86~2_combout\);

-- Location: LCCOMB_X10_Y12_N8
\DUT|the_sdram_0|Selector86~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector86~3_combout\ = (\DUT|the_sdram_0|m_state.001000000~regout\) # ((!\DUT|the_sdram_0|m_state.000010000~regout\ & (!\DUT|the_sdram_0|m_state.000001000~regout\ & \DUT|the_sdram_0|Selector86~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.001000000~regout\,
	datab => \DUT|the_sdram_0|m_state.000010000~regout\,
	datac => \DUT|the_sdram_0|m_state.000001000~regout\,
	datad => \DUT|the_sdram_0|Selector86~2_combout\,
	combout => \DUT|the_sdram_0|Selector86~3_combout\);

-- Location: LCCOMB_X22_Y14_N4
\DUT|the_nios_system_clock_0|slave_address_d1[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[19]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_tag\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_tag\(7),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[19]~feeder_combout\);

-- Location: LCFF_X22_Y14_N5
\DUT|the_nios_system_clock_0|slave_address_d1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[19]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(19));

-- Location: LCCOMB_X21_Y14_N14
\DUT|the_nios_system_clock_0|master_address[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[19]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(19),
	combout => \DUT|the_nios_system_clock_0|master_address[19]~feeder_combout\);

-- Location: LCFF_X21_Y14_N15
\DUT|the_nios_system_clock_0|master_address[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[19]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(19));

-- Location: LCFF_X20_Y17_N13
\DUT|the_nios_system_clock_1|slave_address_d1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_address_tag_field\(8),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(19));

-- Location: LCCOMB_X21_Y14_N16
\DUT|the_nios_system_clock_1|master_address[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[19]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(19),
	combout => \DUT|the_nios_system_clock_1|master_address[19]~feeder_combout\);

-- Location: LCFF_X21_Y14_N17
\DUT|the_nios_system_clock_1|master_address[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[19]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(19));

-- Location: LCCOMB_X21_Y14_N26
\DUT|the_sdram_0_s1|sdram_0_s1_address[18]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[18]~12_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_address\(19))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_address\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datab => \DUT|the_nios_system_clock_0|master_address\(19),
	datac => \DUT|the_nios_system_clock_1|master_address\(19),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[18]~12_combout\);

-- Location: LCFF_X18_Y14_N23
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_address[18]~12_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(36));

-- Location: LCCOMB_X14_Y12_N24
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[36]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[36]~13_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(36))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(36),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(36),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[36]~13_combout\);

-- Location: LCFF_X14_Y12_N25
\DUT|the_sdram_0|active_addr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[36]~13_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(18));

-- Location: LCCOMB_X11_Y12_N16
\DUT|the_sdram_0|Selector85~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector85~2_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|active_addr\(18))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((!\DUT|the_sdram_0|i_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|active_addr\(18),
	datac => \DUT|the_sdram_0|m_state.000000010~regout\,
	datad => \DUT|the_sdram_0|i_addr\(11),
	combout => \DUT|the_sdram_0|Selector85~2_combout\);

-- Location: LCCOMB_X10_Y12_N18
\DUT|the_sdram_0|Selector85~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector85~3_combout\ = (\DUT|the_sdram_0|m_state.001000000~regout\) # ((\DUT|the_sdram_0|Selector85~2_combout\ & (!\DUT|the_sdram_0|m_state.000001000~regout\ & !\DUT|the_sdram_0|m_state.000010000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector85~2_combout\,
	datab => \DUT|the_sdram_0|m_state.000001000~regout\,
	datac => \DUT|the_sdram_0|m_state.001000000~regout\,
	datad => \DUT|the_sdram_0|m_state.000010000~regout\,
	combout => \DUT|the_sdram_0|Selector85~3_combout\);

-- Location: LCCOMB_X11_Y12_N26
\DUT|the_sdram_0|Selector84~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector84~2_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|active_addr\(19))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((!\DUT|the_sdram_0|i_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|active_addr\(19),
	datac => \DUT|the_sdram_0|m_state.000000010~regout\,
	datad => \DUT|the_sdram_0|i_addr\(11),
	combout => \DUT|the_sdram_0|Selector84~2_combout\);

-- Location: LCCOMB_X10_Y12_N12
\DUT|the_sdram_0|Selector84~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector84~3_combout\ = (\DUT|the_sdram_0|m_state.001000000~regout\) # ((\DUT|the_sdram_0|Selector84~2_combout\ & (!\DUT|the_sdram_0|m_state.000001000~regout\ & !\DUT|the_sdram_0|m_state.000010000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector84~2_combout\,
	datab => \DUT|the_sdram_0|m_state.000001000~regout\,
	datac => \DUT|the_sdram_0|m_state.001000000~regout\,
	datad => \DUT|the_sdram_0|m_state.000010000~regout\,
	combout => \DUT|the_sdram_0|Selector84~3_combout\);

-- Location: LCCOMB_X22_Y14_N30
\DUT|the_nios_system_clock_0|slave_address_d1[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[21]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_tag\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_tag\(9),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[21]~feeder_combout\);

-- Location: LCFF_X22_Y14_N31
\DUT|the_nios_system_clock_0|slave_address_d1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[21]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(21));

-- Location: LCCOMB_X21_Y14_N10
\DUT|the_nios_system_clock_0|master_address[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[21]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(21),
	combout => \DUT|the_nios_system_clock_0|master_address[21]~feeder_combout\);

-- Location: LCFF_X21_Y14_N11
\DUT|the_nios_system_clock_0|master_address[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[21]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(21));

-- Location: LCCOMB_X21_Y14_N12
\DUT|the_sdram_0_s1|sdram_0_s1_address[20]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[20]~13_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_0|master_address\(21)))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_address\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1|master_address\(21),
	datac => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datad => \DUT|the_nios_system_clock_0|master_address\(21),
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[20]~13_combout\);

-- Location: LCCOMB_X16_Y13_N8
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[38]~feeder_combout\ = \DUT|the_sdram_0_s1|sdram_0_s1_address[20]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_sdram_0_s1|sdram_0_s1_address[20]~13_combout\,
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[38]~feeder_combout\);

-- Location: LCFF_X16_Y13_N9
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[38]~feeder_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(38));

-- Location: LCFF_X21_Y14_N13
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[20]~13_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(38));

-- Location: LCCOMB_X11_Y10_N8
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[38]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[38]~14_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(38)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(38),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(38),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[38]~14_combout\);

-- Location: LCFF_X11_Y10_N9
\DUT|the_sdram_0|active_addr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[38]~14_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(20));

-- Location: LCCOMB_X11_Y12_N20
\DUT|the_sdram_0|Selector83~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector83~2_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|active_addr\(20))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((!\DUT|the_sdram_0|i_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000010~regout\,
	datac => \DUT|the_sdram_0|active_addr\(20),
	datad => \DUT|the_sdram_0|i_addr\(11),
	combout => \DUT|the_sdram_0|Selector83~2_combout\);

-- Location: LCCOMB_X10_Y12_N6
\DUT|the_sdram_0|Selector83~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector83~3_combout\ = (\DUT|the_sdram_0|m_state.001000000~regout\) # ((!\DUT|the_sdram_0|m_state.000010000~regout\ & (!\DUT|the_sdram_0|m_state.000001000~regout\ & \DUT|the_sdram_0|Selector83~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.001000000~regout\,
	datab => \DUT|the_sdram_0|m_state.000010000~regout\,
	datac => \DUT|the_sdram_0|m_state.000001000~regout\,
	datad => \DUT|the_sdram_0|Selector83~2_combout\,
	combout => \DUT|the_sdram_0|Selector83~3_combout\);

-- Location: LCCOMB_X36_Y14_N12
\DUT|the_nios_system_clock_1_in|nios_system_clock_1_in_byteenable[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1_in|nios_system_clock_1_in_byteenable[0]~0_combout\ = ((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\) # ((\DUT|the_cpu_0|d_write~regout\ & 
-- !\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\))) # (!\DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\,
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\,
	combout => \DUT|the_nios_system_clock_1_in|nios_system_clock_1_in_byteenable[0]~0_combout\);

-- Location: LCFF_X36_Y14_N13
\DUT|the_nios_system_clock_1|slave_byteenable_d1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1_in|nios_system_clock_1_in_byteenable[0]~0_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_byteenable_d1\(0));

-- Location: LCFF_X31_Y12_N9
\DUT|the_nios_system_clock_1|master_byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_byteenable_d1\(0),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_byteenable\(0));

-- Location: LCCOMB_X31_Y12_N8
\DUT|the_sdram_0|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|comb~1_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_byteenable\(0) & ((!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~1_combout\) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\)))) # (!\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\ & (((!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~1_combout\)) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	datab => \DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\,
	datac => \DUT|the_nios_system_clock_1|master_byteenable\(0),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~1_combout\,
	combout => \DUT|the_sdram_0|comb~1_combout\);

-- Location: LCCOMB_X23_Y12_N0
\DUT|the_nios_system_clock_0|slave_byteenable_d1[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_byteenable_d1[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \DUT|the_nios_system_clock_0|slave_byteenable_d1[0]~feeder_combout\);

-- Location: LCFF_X23_Y12_N1
\DUT|the_nios_system_clock_0|slave_byteenable_d1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_byteenable_d1[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_byteenable_d1\(0));

-- Location: LCCOMB_X23_Y12_N18
\DUT|the_nios_system_clock_0|master_byteenable[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_byteenable[0]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_byteenable_d1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_byteenable_d1\(0),
	combout => \DUT|the_nios_system_clock_0|master_byteenable[0]~feeder_combout\);

-- Location: LCFF_X23_Y12_N19
\DUT|the_nios_system_clock_0|master_byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_byteenable[0]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_byteenable\(0));

-- Location: LCCOMB_X24_Y12_N24
\DUT|the_sdram_0|comb~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|comb~2_combout\ = (!\DUT|the_sdram_0_s1|in_a_write_cycle~combout\ & (!\DUT|the_sdram_0|comb~1_combout\ & ((!\DUT|the_nios_system_clock_0|master_byteenable\(0)) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	datab => \DUT|the_sdram_0_s1|in_a_write_cycle~combout\,
	datac => \DUT|the_sdram_0|comb~1_combout\,
	datad => \DUT|the_nios_system_clock_0|master_byteenable\(0),
	combout => \DUT|the_sdram_0|comb~2_combout\);

-- Location: LCFF_X24_Y12_N11
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0|comb~2_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(16));

-- Location: LCFF_X24_Y12_N25
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|comb~2_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(16));

-- Location: LCCOMB_X14_Y12_N6
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[16]~23_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(16)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(16),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(16),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[16]~23_combout\);

-- Location: LCFF_X14_Y12_N7
\DUT|the_sdram_0|active_dqm[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[16]~23_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_dqm\(0));

-- Location: LCCOMB_X11_Y13_N14
\DUT|the_sdram_0|Selector114~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector114~0_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|active_dqm\(0))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((\DUT|the_sdram_0|f_select~combout\ & 
-- ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[16]~23_combout\))) # (!\DUT|the_sdram_0|f_select~combout\ & (\DUT|the_sdram_0|active_dqm\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000010~regout\,
	datab => \DUT|the_sdram_0|active_dqm\(0),
	datac => \DUT|the_sdram_0|f_select~combout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[16]~23_combout\,
	combout => \DUT|the_sdram_0|Selector114~0_combout\);

-- Location: LCCOMB_X10_Y12_N20
\DUT|the_sdram_0|WideOr16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|WideOr16~0_combout\ = (\DUT|the_sdram_0|m_state.000001000~regout\) # ((\DUT|the_sdram_0|m_state.000010000~regout\) # (\DUT|the_sdram_0|m_state.000000010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|m_state.000001000~regout\,
	datac => \DUT|the_sdram_0|m_state.000010000~regout\,
	datad => \DUT|the_sdram_0|m_state.000000010~regout\,
	combout => \DUT|the_sdram_0|WideOr16~0_combout\);

-- Location: LCCOMB_X36_Y14_N22
\DUT|the_nios_system_clock_1_in|nios_system_clock_1_in_byteenable[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1_in|nios_system_clock_1_in_byteenable[1]~1_combout\ = ((\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\) # 
-- ((!\DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\ & \DUT|the_cpu_0|d_write~regout\))) # (!\DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_1_in|cpu_0_data_master_requests_nios_system_clock_1_in~combout\,
	datab => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~1_combout\,
	datac => \DUT|the_cpu_0|d_write~regout\,
	datad => \DUT|the_nios_system_clock_2_in|cpu_0_data_master_byteenable_nios_system_clock_2_in~0_combout\,
	combout => \DUT|the_nios_system_clock_1_in|nios_system_clock_1_in_byteenable[1]~1_combout\);

-- Location: LCFF_X36_Y14_N23
\DUT|the_nios_system_clock_1|slave_byteenable_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1_in|nios_system_clock_1_in_byteenable[1]~1_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_byteenable_d1\(1));

-- Location: LCFF_X31_Y12_N19
\DUT|the_nios_system_clock_1|master_byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_nios_system_clock_1|slave_byteenable_d1\(1),
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_byteenable\(1));

-- Location: LCCOMB_X31_Y12_N18
\DUT|the_sdram_0|comb~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|comb~3_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_1|master_byteenable\(1) & ((!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~1_combout\) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\)))) # (!\DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\ & (((!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~1_combout\)) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0_s1|nios_system_clock_1_out_granted_sdram_0_s1~0_combout\,
	datab => \DUT|the_sdram_0_s1|nios_system_clock_0_out_qualified_request_sdram_0_s1~0_combout\,
	datac => \DUT|the_nios_system_clock_1|master_byteenable\(1),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~1_combout\,
	combout => \DUT|the_sdram_0|comb~3_combout\);

-- Location: LCCOMB_X24_Y12_N20
\DUT|the_sdram_0|comb~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|comb~4_combout\ = (!\DUT|the_sdram_0_s1|in_a_write_cycle~combout\ & (!\DUT|the_sdram_0|comb~3_combout\ & ((!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\) # 
-- (!\DUT|the_nios_system_clock_0|master_byteenable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_nios_system_clock_0|master_byteenable\(1),
	datab => \DUT|the_sdram_0_s1|in_a_write_cycle~combout\,
	datac => \DUT|the_sdram_0|comb~3_combout\,
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0|comb~4_combout\);

-- Location: LCFF_X24_Y12_N21
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|comb~4_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(17));

-- Location: LCCOMB_X14_Y12_N8
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[17]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[17]~24_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(17)))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(17),
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(17),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[17]~24_combout\);

-- Location: LCFF_X14_Y12_N9
\DUT|the_sdram_0|active_dqm[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[17]~24_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_dqm\(1));

-- Location: LCCOMB_X14_Y12_N18
\DUT|the_sdram_0|Selector113~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector113~0_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (((\DUT|the_sdram_0|active_dqm\(1))))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((\DUT|the_sdram_0|f_select~combout\ & 
-- (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[17]~24_combout\)) # (!\DUT|the_sdram_0|f_select~combout\ & ((\DUT|the_sdram_0|active_dqm\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000010~regout\,
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[17]~24_combout\,
	datac => \DUT|the_sdram_0|active_dqm\(1),
	datad => \DUT|the_sdram_0|f_select~combout\,
	combout => \DUT|the_sdram_0|Selector113~0_combout\);

-- Location: LCCOMB_X10_Y11_N26
\DUT|the_sdram_0|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector21~0_combout\ = (\DUT|the_sdram_0|m_state.000000001~regout\ & (((\DUT|the_sdram_0|m_state.010000000~regout\)))) # (!\DUT|the_sdram_0|m_state.000000001~regout\ & (\DUT|the_sdram_0|i_cmd\(1) & (!\DUT|the_sdram_0|init_done~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|i_cmd\(1),
	datab => \DUT|the_sdram_0|init_done~regout\,
	datac => \DUT|the_sdram_0|m_state.000000001~regout\,
	datad => \DUT|the_sdram_0|m_state.010000000~regout\,
	combout => \DUT|the_sdram_0|Selector21~0_combout\);

-- Location: LCCOMB_X10_Y11_N10
\DUT|the_sdram_0|Selector21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector21~1_combout\ = (\DUT|the_sdram_0|WideOr9~0_combout\ & (((\DUT|the_sdram_0|Selector21~0_combout\)))) # (!\DUT|the_sdram_0|WideOr9~0_combout\ & (\DUT|the_sdram_0|always5~2_combout\ & ((\DUT|the_sdram_0|Selector21~0_combout\) # 
-- (\DUT|the_sdram_0|m_state.000000001~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|always5~2_combout\,
	datab => \DUT|the_sdram_0|Selector21~0_combout\,
	datac => \DUT|the_sdram_0|m_state.000000001~regout\,
	datad => \DUT|the_sdram_0|WideOr9~0_combout\,
	combout => \DUT|the_sdram_0|Selector21~1_combout\);

-- Location: LCCOMB_X10_Y11_N14
\DUT|the_sdram_0|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector0~0_combout\ = (\DUT|the_sdram_0|i_state.000~regout\ & ((\DUT|the_sdram_0|i_cmd\(3)) # (!\DUT|the_sdram_0|i_state.101~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|i_state.000~regout\,
	datac => \DUT|the_sdram_0|i_cmd\(3),
	datad => \DUT|the_sdram_0|i_state.101~regout\,
	combout => \DUT|the_sdram_0|Selector0~0_combout\);

-- Location: LCFF_X10_Y11_N15
\DUT|the_sdram_0|i_cmd[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|Selector0~0_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|i_cmd\(3));

-- Location: LCCOMB_X11_Y10_N24
\DUT|the_sdram_0|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector19~0_combout\ = (!\DUT|the_sdram_0|m_state.000000001~regout\ & ((\DUT|the_sdram_0|init_done~regout\ & ((!\DUT|the_sdram_0|refresh_request~regout\))) # (!\DUT|the_sdram_0|init_done~regout\ & (!\DUT|the_sdram_0|i_cmd\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000001~regout\,
	datab => \DUT|the_sdram_0|init_done~regout\,
	datac => \DUT|the_sdram_0|i_cmd\(3),
	datad => \DUT|the_sdram_0|refresh_request~regout\,
	combout => \DUT|the_sdram_0|Selector19~0_combout\);

-- Location: LCCOMB_X11_Y10_N26
\DUT|the_sdram_0|active_cs_n~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|active_cs_n~1_combout\ = (\DUT|the_sdram_0|active_cs_n~0_combout\ & ((\DUT|the_sdram_0|refresh_request~regout\) # ((\DUT|the_sdram_0|active_cs_n~regout\ & !\DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\)))) # 
-- (!\DUT|the_sdram_0|active_cs_n~0_combout\ & (((\DUT|the_sdram_0|active_cs_n~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|active_cs_n~0_combout\,
	datab => \DUT|the_sdram_0|refresh_request~regout\,
	datac => \DUT|the_sdram_0|active_cs_n~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|Equal1~0_combout\,
	combout => \DUT|the_sdram_0|active_cs_n~1_combout\);

-- Location: LCFF_X11_Y10_N27
\DUT|the_sdram_0|active_cs_n\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|active_cs_n~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_cs_n~regout\);

-- Location: LCCOMB_X11_Y10_N4
\DUT|the_sdram_0|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector19~2_combout\ = (\DUT|the_sdram_0|m_next.010000000~regout\ & (\DUT|the_sdram_0|m_state.001000000~regout\ & ((!\DUT|the_sdram_0|refresh_request~regout\)))) # (!\DUT|the_sdram_0|m_next.010000000~regout\ & 
-- ((\DUT|the_sdram_0|m_state.000000100~regout\) # ((\DUT|the_sdram_0|m_state.001000000~regout\ & !\DUT|the_sdram_0|refresh_request~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_next.010000000~regout\,
	datab => \DUT|the_sdram_0|m_state.001000000~regout\,
	datac => \DUT|the_sdram_0|m_state.000000100~regout\,
	datad => \DUT|the_sdram_0|refresh_request~regout\,
	combout => \DUT|the_sdram_0|Selector19~2_combout\);

-- Location: LCCOMB_X11_Y10_N2
\DUT|the_sdram_0|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector19~1_combout\ = (!\DUT|the_sdram_0|m_state.000000100~regout\ & (!\DUT|the_sdram_0|m_state.001000000~regout\ & (\DUT|the_sdram_0|m_state.000000001~regout\ & !\DUT|the_sdram_0|m_state.010000000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000100~regout\,
	datab => \DUT|the_sdram_0|m_state.001000000~regout\,
	datac => \DUT|the_sdram_0|m_state.000000001~regout\,
	datad => \DUT|the_sdram_0|m_state.010000000~regout\,
	combout => \DUT|the_sdram_0|Selector19~1_combout\);

-- Location: LCCOMB_X11_Y10_N6
\DUT|the_sdram_0|Selector19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector19~3_combout\ = (!\DUT|the_sdram_0|Selector19~0_combout\ & (((!\DUT|the_sdram_0|Selector19~2_combout\ & !\DUT|the_sdram_0|Selector19~1_combout\)) # (!\DUT|the_sdram_0|active_cs_n~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|Selector19~0_combout\,
	datab => \DUT|the_sdram_0|active_cs_n~regout\,
	datac => \DUT|the_sdram_0|Selector19~2_combout\,
	datad => \DUT|the_sdram_0|Selector19~1_combout\,
	combout => \DUT|the_sdram_0|Selector19~3_combout\);

-- Location: LCCOMB_X23_Y12_N6
\DUT|the_nios_system_clock_0|slave_address_d1[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|slave_address_d1[9]~feeder_combout\ = \DUT|the_cpu_0|ic_fill_line\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_cpu_0|ic_fill_line\(4),
	combout => \DUT|the_nios_system_clock_0|slave_address_d1[9]~feeder_combout\);

-- Location: LCFF_X23_Y12_N7
\DUT|the_nios_system_clock_0|slave_address_d1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|slave_address_d1[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|slave_address_d1\(9));

-- Location: LCCOMB_X23_Y12_N16
\DUT|the_nios_system_clock_0|master_address[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_0|master_address[9]~feeder_combout\ = \DUT|the_nios_system_clock_0|slave_address_d1\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_0|slave_address_d1\(9),
	combout => \DUT|the_nios_system_clock_0|master_address[9]~feeder_combout\);

-- Location: LCFF_X23_Y12_N17
\DUT|the_nios_system_clock_0|master_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_0|master_address[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_0|master_address\(9));

-- Location: LCFF_X27_Y13_N3
\DUT|the_nios_system_clock_1|slave_address_d1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	sdata => \DUT|the_cpu_0|d_address_line_field\(4),
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|slave_address_d1\(9));

-- Location: LCCOMB_X27_Y13_N16
\DUT|the_nios_system_clock_1|master_address[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_nios_system_clock_1|master_address[9]~feeder_combout\ = \DUT|the_nios_system_clock_1|slave_address_d1\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_nios_system_clock_1|slave_address_d1\(9),
	combout => \DUT|the_nios_system_clock_1|master_address[9]~feeder_combout\);

-- Location: LCFF_X27_Y13_N17
\DUT|the_nios_system_clock_1|master_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_nios_system_clock_1|master_address[9]~feeder_combout\,
	aclr => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_nios_system_clock_1|master_address\(9));

-- Location: LCCOMB_X24_Y12_N8
\DUT|the_sdram_0_s1|sdram_0_s1_address[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0_s1|sdram_0_s1_address[8]~0_combout\ = (\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & (\DUT|the_nios_system_clock_0|master_address\(9))) # 
-- (!\DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\ & ((\DUT|the_nios_system_clock_1|master_address\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_nios_system_clock_0|master_address\(9),
	datac => \DUT|the_nios_system_clock_1|master_address\(9),
	datad => \DUT|the_sdram_0_s1|nios_system_clock_0_out_granted_sdram_0_s1~0_combout\,
	combout => \DUT|the_sdram_0_s1|sdram_0_s1_address[8]~0_combout\);

-- Location: LCFF_X24_Y12_N9
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0_s1|sdram_0_s1_address[8]~0_combout\,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(26));

-- Location: LCFF_X24_Y12_N3
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	sdata => \DUT|the_sdram_0_s1|sdram_0_s1_address[8]~0_combout\,
	sload => VCC,
	ena => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(26));

-- Location: LCCOMB_X16_Y13_N0
\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[26]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[26]~0_combout\ = (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & (\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(26))) # 
-- (!\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\ & ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_1\(26),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|entry_0\(26),
	combout => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[26]~0_combout\);

-- Location: LCFF_X16_Y13_N1
\DUT|the_sdram_0|active_addr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	datain => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[26]~0_combout\,
	ena => \DUT|the_sdram_0|active_rnw~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_sdram_0|active_addr\(8));

-- Location: LCCOMB_X16_Y13_N16
\DUT|the_sdram_0|Selector96~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector96~0_combout\ = (\DUT|the_sdram_0|f_select~combout\ & ((\DUT|the_sdram_0|m_state.000000010~regout\ & (\DUT|the_sdram_0|active_addr\(8))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & 
-- ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[26]~0_combout\))))) # (!\DUT|the_sdram_0|f_select~combout\ & (\DUT|the_sdram_0|active_addr\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|active_addr\(8),
	datab => \DUT|the_sdram_0|f_select~combout\,
	datac => \DUT|the_sdram_0|m_state.000000010~regout\,
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[26]~0_combout\,
	combout => \DUT|the_sdram_0|Selector96~0_combout\);

-- Location: LCCOMB_X16_Y13_N2
\DUT|the_sdram_0|Selector95~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_sdram_0|Selector95~0_combout\ = (\DUT|the_sdram_0|m_state.000000010~regout\ & (((\DUT|the_sdram_0|active_addr\(21))))) # (!\DUT|the_sdram_0|m_state.000000010~regout\ & ((\DUT|the_sdram_0|f_select~combout\ & 
-- ((\DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[39]~2_combout\))) # (!\DUT|the_sdram_0|f_select~combout\ & (\DUT|the_sdram_0|active_addr\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_sdram_0|m_state.000000010~regout\,
	datab => \DUT|the_sdram_0|f_select~combout\,
	datac => \DUT|the_sdram_0|active_addr\(21),
	datad => \DUT|the_sdram_0|the_sdram_0_input_efifo_module|rd_data[39]~2_combout\,
	combout => \DUT|the_sdram_0|Selector95~0_combout\);

-- Location: CLKCTRL_X0_Y1_N1
\DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_e_DRAM_CLK\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "external clock output",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_e_DRAM_CLK_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_e_DRAM_CLK_outclk\);

-- Location: LCCOMB_X40_Y12_N4
\DUT|the_lcd_0_control_slave|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|LessThan0~0_combout\ = (((!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(0) & !\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(1))) # 
-- (!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(2))) # (!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(0),
	datab => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(3),
	datac => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(1),
	datad => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(2),
	combout => \DUT|the_lcd_0_control_slave|LessThan0~0_combout\);

-- Location: LCCOMB_X40_Y12_N26
\DUT|the_lcd_0_control_slave|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|Add0~10_combout\ = \DUT|the_lcd_0_control_slave|Add0~9\ $ (!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(5),
	cin => \DUT|the_lcd_0_control_slave|Add0~9\,
	combout => \DUT|the_lcd_0_control_slave|Add0~10_combout\);

-- Location: LCCOMB_X41_Y12_N4
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~6_combout\ = (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~2_combout\) # ((\DUT|the_lcd_0_control_slave|Add0~10_combout\ & 
-- \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_lcd_0_control_slave|Add0~10_combout\,
	datac => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]~0_combout\,
	datad => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~2_combout\,
	combout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~6_combout\);

-- Location: LCFF_X41_Y12_N5
\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk0~clkctrl_outclk\,
	datain => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_counter_load_value[5]~6_combout\,
	aclr => \DUT|nios_system_reset_sys_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(5));

-- Location: LCCOMB_X40_Y12_N0
\DUT|the_lcd_0_control_slave|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0_control_slave|LessThan0~1_combout\ = (!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4) & (\DUT|the_lcd_0_control_slave|LessThan0~0_combout\ & !\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4),
	datac => \DUT|the_lcd_0_control_slave|LessThan0~0_combout\,
	datad => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(5),
	combout => \DUT|the_lcd_0_control_slave|LessThan0~1_combout\);

-- Location: LCCOMB_X40_Y13_N26
\DUT|the_lcd_0|LCD_E~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0|LCD_E~0_combout\ = (\DUT|the_cpu_0|d_read~regout\ & (\DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\ & (\DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\ & 
-- \DUT|the_lcd_0_control_slave|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_cpu_0|d_read~regout\,
	datab => \DUT|the_HEX6_s1|cpu_0_data_master_requests_HEX6_s1~0_combout\,
	datac => \DUT|the_sysid_control_slave|cpu_0_data_master_requests_sysid_control_slave~2_combout\,
	datad => \DUT|the_lcd_0_control_slave|LessThan0~1_combout\,
	combout => \DUT|the_lcd_0|LCD_E~0_combout\);

-- Location: LCCOMB_X40_Y12_N12
\DUT|the_lcd_0|LCD_E~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0|LCD_E~2_combout\ = (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4) & (((\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(1)) # (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(2))))) # 
-- (!\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4) & (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(2) & ((\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(0)) # 
-- (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4),
	datab => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(0),
	datac => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(1),
	datad => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(2),
	combout => \DUT|the_lcd_0|LCD_E~2_combout\);

-- Location: LCCOMB_X40_Y12_N6
\DUT|the_lcd_0|LCD_E~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0|LCD_E~3_combout\ = (\DUT|the_lcd_0|LCD_E~1_combout\ & (\DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4) $ (((\DUT|the_lcd_0|LCD_E~2_combout\ & \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_lcd_0|LCD_E~1_combout\,
	datab => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(4),
	datac => \DUT|the_lcd_0|LCD_E~2_combout\,
	datad => \DUT|the_lcd_0_control_slave|lcd_0_control_slave_wait_counter\(3),
	combout => \DUT|the_lcd_0|LCD_E~3_combout\);

-- Location: LCCOMB_X40_Y13_N22
\DUT|the_lcd_0|LCD_E~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DUT|the_lcd_0|LCD_E~4_combout\ = (\DUT|the_lcd_0_control_slave|cpu_0_data_master_requests_lcd_0_control_slave~0_combout\ & (\DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\ & ((\DUT|the_lcd_0|LCD_E~0_combout\) # 
-- (\DUT|the_lcd_0|LCD_E~3_combout\)))) # (!\DUT|the_lcd_0_control_slave|cpu_0_data_master_requests_lcd_0_control_slave~0_combout\ & (((\DUT|the_lcd_0|LCD_E~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT|the_lcd_0_control_slave|d1_reasons_to_wait~regout\,
	datab => \DUT|the_lcd_0|LCD_E~0_combout\,
	datac => \DUT|the_lcd_0|LCD_E~3_combout\,
	datad => \DUT|the_lcd_0_control_slave|cpu_0_data_master_requests_lcd_0_control_slave~0_combout\,
	combout => \DUT|the_lcd_0|LCD_E~4_combout\);

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: LCCOMB_X29_Y26_N30
\auto_hub|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|clr_reg~regout\,
	combout => \auto_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X33_Y26_N22
\auto_hub|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(0));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(1));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(2));

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(3));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(4));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(5));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(6));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(7));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(8));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(9));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(10));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(11));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(12));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(13));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(14));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(15));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(16));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(17));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX0|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX0|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX0|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX0|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX0|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(4));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX0|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(5));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX0|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(6));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX1|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(0));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX1|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(1));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX1|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(2));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX1|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(3));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX1|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(4));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX1|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(5));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX1|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(6));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX2|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(0));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX2|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX2|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(2));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX2|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(3));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX2|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX2|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(5));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX2|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(6));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX3|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX3|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(1));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX3|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(2));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX3|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(3));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX3|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(4));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX3|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(5));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX3|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(6));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX4|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(0));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX4|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(1));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX4|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(2));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX4|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(3));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX4|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(4));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX4|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(5));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX4|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(6));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX5|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(0));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX5|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(1));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX5|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(2));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX5|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(3));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX5|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(4));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX5|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(5));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX5|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(6));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX6|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX6|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX6|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(2));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX6|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(3));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX6|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(4));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX6|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(5));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX6|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(6));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX7|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(0));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX7|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(1));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX7|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(2));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX7|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(3));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX7|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(4));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX7|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(5));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_HEX7|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(6));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(1));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(2));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(3));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(4));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(5));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(6));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(7));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(8));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(2));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(3));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(4));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(5));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(6));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(7));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(8));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(9));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(10));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(11));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(12));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(13));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(15));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(16));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_leds|data_out\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(17));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector94~1_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|m_addr[3]~2_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(0));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector93~1_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|m_addr[3]~2_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(1));

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector92~1_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|m_addr[3]~2_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(2));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector91~1_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|m_addr[3]~2_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(3));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector90~1_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|m_addr[3]~2_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(4));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector89~1_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|m_addr[3]~2_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(5));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector88~1_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|m_addr[3]~2_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(6));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector87~1_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|m_addr[3]~2_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sreset => \DUT|the_sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(7));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector86~3_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|m_addr[3]~2_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(8));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector85~3_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|m_addr[3]~2_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(9));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector84~3_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|m_addr[3]~2_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(10));

-- Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector83~3_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|m_addr[3]~2_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(11));

-- Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_LDQM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector114~0_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|WideOr16~0_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_LDQM);

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_UDQM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector113~0_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|WideOr16~0_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_UDQM);

-- Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|ALT_INV_Selector22~1_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_WE_N);

-- Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|ALT_INV_Selector21~1_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CAS_N);

-- Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_RAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|ALT_INV_Selector20~0_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_RAS_N);

-- Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|ALT_INV_Selector19~3_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CS_N);

-- Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_BA_0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector96~0_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|WideOr16~0_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_BA_0);

-- Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_BA_1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_sdram_0|Selector95~0_combout\,
	outclk => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_outclk\,
	outclkena => \DUT|the_sdram_0|WideOr16~0_combout\,
	areset => \DUT|nios_system_reset_sdram_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_BA_1);

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_clocks_0|DE_Clock_Generator_System|_clk1~clkctrl_e_DRAM_CLK_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CLK);

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CKE~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CKE);

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_ON~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_ON);

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_BLON~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_BLON);

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_RW~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_cpu_0|d_address_offset_field\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_RW);

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_EN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_lcd_0|LCD_E~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_EN);

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_RS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DUT|the_cpu_0|d_address_offset_field\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_RS);

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


