Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jul  6 15:33:46 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.425        0.000                      0                   99        0.181        0.000                      0                   99        1.600        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.425        0.000                      0                   99        0.181        0.000                      0                   99        1.600        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.667ns (26.245%)  route 1.874ns (73.755%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.790     1.744    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y134        LUT5 (Prop_lut5_I2_O)        0.168     1.912 f  bd_0_i/hls_inst/inst/C_address0[0]_INST_0/O
                         net (fo=4, routed)           0.652     2.564    bd_0_i/hls_inst/inst/C_address0[0]
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.164     2.728 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, routed)           0.432     3.160    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
    SLICE_X15Y134        LUT5 (Prop_lut5_I3_O)        0.053     3.213 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_1/O
                         net (fo=1, routed)           0.000     3.213    bd_0_i/hls_inst/inst/i_reg_130[9]_i_1_n_1
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X15Y134        FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/i_reg_130_reg[9]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.667ns (26.153%)  route 1.883ns (73.847%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.790     1.744    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y134        LUT5 (Prop_lut5_I2_O)        0.168     1.912 f  bd_0_i/hls_inst/inst/C_address0[0]_INST_0/O
                         net (fo=4, routed)           0.652     2.564    bd_0_i/hls_inst/inst/C_address0[0]
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.164     2.728 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, routed)           0.441     3.169    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
    SLICE_X14Y134        LUT6 (Prop_lut6_I2_O)        0.053     3.222 r  bd_0_i/hls_inst/inst/i_reg_130[6]_i_1/O
                         net (fo=1, routed)           0.000     3.222    bd_0_i/hls_inst/inst/i_reg_130[6]_i_1_n_1
    SLICE_X14Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[6]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X14Y134        FDRE (Setup_fdre_C_D)        0.071     4.674    bd_0_i/hls_inst/inst/i_reg_130_reg[6]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.667ns (27.151%)  route 1.790ns (72.849%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.790     1.744    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y134        LUT5 (Prop_lut5_I2_O)        0.168     1.912 f  bd_0_i/hls_inst/inst/C_address0[0]_INST_0/O
                         net (fo=4, routed)           0.652     2.564    bd_0_i/hls_inst/inst/C_address0[0]
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.164     2.728 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, routed)           0.347     3.076    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
    SLICE_X17Y133        LUT6 (Prop_lut6_I1_O)        0.053     3.129 r  bd_0_i/hls_inst/inst/i_reg_130[7]_i_1/O
                         net (fo=1, routed)           0.000     3.129    bd_0_i/hls_inst/inst/i_fu_97_p2[7]
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[7]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X17Y133        FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/i_reg_130_reg[7]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.667ns (27.174%)  route 1.788ns (72.826%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.790     1.744    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y134        LUT5 (Prop_lut5_I2_O)        0.168     1.912 f  bd_0_i/hls_inst/inst/C_address0[0]_INST_0/O
                         net (fo=4, routed)           0.652     2.564    bd_0_i/hls_inst/inst/C_address0[0]
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.164     2.728 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, routed)           0.345     3.074    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
    SLICE_X17Y133        LUT6 (Prop_lut6_I4_O)        0.053     3.127 r  bd_0_i/hls_inst/inst/i_reg_130[8]_i_1/O
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/i_reg_130[8]_i_1_n_1
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X17Y133        FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/i_reg_130_reg[8]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.439ns (21.531%)  route 1.600ns (78.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.666     1.620    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y135        LUT5 (Prop_lut5_I3_O)        0.157     1.777 r  bd_0_i/hls_inst/inst/i_0_reg_80[9]_i_1/O
                         net (fo=10, routed)          0.934     2.711    bd_0_i/hls_inst/inst/i_0_reg_80
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y134        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.439ns (21.531%)  route 1.600ns (78.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.666     1.620    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y135        LUT5 (Prop_lut5_I3_O)        0.157     1.777 r  bd_0_i/hls_inst/inst/i_0_reg_80[9]_i_1/O
                         net (fo=10, routed)          0.934     2.711    bd_0_i/hls_inst/inst/i_0_reg_80
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y134        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.439ns (21.531%)  route 1.600ns (78.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.666     1.620    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y135        LUT5 (Prop_lut5_I3_O)        0.157     1.777 r  bd_0_i/hls_inst/inst/i_0_reg_80[9]_i_1/O
                         net (fo=10, routed)          0.934     2.711    bd_0_i/hls_inst/inst/i_0_reg_80
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y134        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.676ns (28.136%)  route 1.727ns (71.864%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.664     1.618    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X17Y135        LUT5 (Prop_lut5_I2_O)        0.172     1.790 f  bd_0_i/hls_inst/inst/i_reg_130[9]_i_2/O
                         net (fo=2, routed)           0.673     2.463    bd_0_i/hls_inst/inst/i_reg_130[9]_i_2_n_1
    SLICE_X17Y134        LUT6 (Prop_lut6_I3_O)        0.169     2.632 f  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=2, routed)           0.389     3.022    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_2_n_1
    SLICE_X16Y133        LUT6 (Prop_lut6_I1_O)        0.053     3.075 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     3.075    bd_0_i/hls_inst/inst/ap_NS_fsm[3]
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X16Y133        FDRE (Setup_fdre_C_D)        0.072     4.675    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.467ns (19.786%)  route 1.893ns (80.214%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y134        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/Q
                         net (fo=22, routed)          0.637     1.617    bd_0_i/hls_inst/inst/icmp_ln97_reg_126
    SLICE_X18Y133        LUT3 (Prop_lut3_I0_O)        0.053     1.670 r  bd_0_i/hls_inst/inst/i_reg_130[8]_i_2/O
                         net (fo=12, routed)          0.819     2.490    bd_0_i/hls_inst/inst/i_reg_130[8]_i_2_n_1
    SLICE_X15Y134        LUT6 (Prop_lut6_I1_O)        0.053     2.543 r  bd_0_i/hls_inst/inst/i_reg_130[4]_i_2/O
                         net (fo=2, routed)           0.437     2.979    bd_0_i/hls_inst/inst/i_reg_130[4]_i_2_n_1
    SLICE_X19Y134        LUT6 (Prop_lut6_I2_O)        0.053     3.032 r  bd_0_i/hls_inst/inst/i_reg_130[4]_i_1/O
                         net (fo=1, routed)           0.000     3.032    bd_0_i/hls_inst/inst/i_fu_97_p2[4]
    SLICE_X19Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X19Y134        FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/i_reg_130_reg[4]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.032    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.467ns (20.102%)  route 1.856ns (79.898%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y134        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/Q
                         net (fo=22, routed)          0.637     1.617    bd_0_i/hls_inst/inst/icmp_ln97_reg_126
    SLICE_X18Y133        LUT3 (Prop_lut3_I0_O)        0.053     1.670 r  bd_0_i/hls_inst/inst/i_reg_130[8]_i_2/O
                         net (fo=12, routed)          0.819     2.490    bd_0_i/hls_inst/inst/i_reg_130[8]_i_2_n_1
    SLICE_X15Y134        LUT6 (Prop_lut6_I1_O)        0.053     2.543 r  bd_0_i/hls_inst/inst/i_reg_130[4]_i_2/O
                         net (fo=2, routed)           0.400     2.942    bd_0_i/hls_inst/inst/i_reg_130[4]_i_2_n_1
    SLICE_X17Y133        LUT5 (Prop_lut5_I0_O)        0.053     2.995 r  bd_0_i/hls_inst/inst/i_reg_130[3]_i_1/O
                         net (fo=1, routed)           0.000     2.995    bd_0_i/hls_inst/inst/i_fu_97_p2[3]
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X17Y133        FDRE (Setup_fdre_C_D)        0.034     4.637    bd_0_i/hls_inst/inst/i_reg_130_reg[3]
  -------------------------------------------------------------------
                         required time                          4.637    
                         arrival time                          -2.995    
  -------------------------------------------------------------------
                         slack                                  1.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_80_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.819%)  route 0.129ns (50.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[0]/Q
                         net (fo=5, routed)           0.129     0.512    bd_0_i/hls_inst/inst/i_0_reg_80_reg_n_1_[0]
    SLICE_X15Y134        LUT6 (Prop_lut6_I2_O)        0.028     0.540 r  bd_0_i/hls_inst/inst/i_reg_130[2]_i_1/O
                         net (fo=1, routed)           0.000     0.540    bd_0_i/hls_inst/inst/i_fu_97_p2[2]
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y134        FDRE (Hold_fdre_C_D)         0.061     0.359    bd_0_i/hls_inst/inst/i_reg_130_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_130_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.511%)  route 0.141ns (52.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y133        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_reg_130_reg[8]/Q
                         net (fo=4, routed)           0.141     0.525    bd_0_i/hls_inst/inst/i_reg_130_reg[8]
    SLICE_X17Y133        LUT6 (Prop_lut6_I0_O)        0.028     0.553 r  bd_0_i/hls_inst/inst/i_reg_130[8]_i_1/O
                         net (fo=1, routed)           0.000     0.553    bd_0_i/hls_inst/inst/i_reg_130[8]_i_1_n_1
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[8]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y133        FDRE (Hold_fdre_C_D)         0.061     0.359    bd_0_i/hls_inst/inst/i_reg_130_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_130_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.624%)  route 0.161ns (52.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/i_reg_130_reg[6]/Q
                         net (fo=6, routed)           0.161     0.562    bd_0_i/hls_inst/inst/i_reg_130_reg[6]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.028     0.590 r  bd_0_i/hls_inst/inst/i_reg_130[6]_i_1/O
                         net (fo=1, routed)           0.000     0.590    bd_0_i/hls_inst/inst/i_reg_130[6]_i_1_n_1
    SLICE_X14Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/i_reg_130_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_80_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.706%)  route 0.152ns (54.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[1]/Q
                         net (fo=4, routed)           0.152     0.535    bd_0_i/hls_inst/inst/i_0_reg_80_reg_n_1_[1]
    SLICE_X15Y134        LUT5 (Prop_lut5_I4_O)        0.028     0.563 r  bd_0_i/hls_inst/inst/i_reg_130[1]_i_1/O
                         net (fo=1, routed)           0.000     0.563    bd_0_i/hls_inst/inst/i_fu_97_p2[1]
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y134        FDRE (Hold_fdre_C_D)         0.060     0.358    bd_0_i/hls_inst/inst/i_reg_130_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.462%)  route 0.162ns (52.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDSE (Prop_fdse_C_Q)         0.118     0.401 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.162     0.563    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.028     0.591 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.000     0.591    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_i_1_n_1
    SLICE_X16Y134        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y134        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y134        FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_130_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.542%)  route 0.153ns (54.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y134        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_reg_130_reg[4]/Q
                         net (fo=4, routed)           0.153     0.536    bd_0_i/hls_inst/inst/i_reg_130_reg[4]
    SLICE_X19Y134        LUT6 (Prop_lut6_I5_O)        0.028     0.564 r  bd_0_i/hls_inst/inst/i_reg_130[5]_i_1/O
                         net (fo=1, routed)           0.000     0.564    bd_0_i/hls_inst/inst/i_fu_97_p2[5]
    SLICE_X19Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X19Y134        FDRE (Hold_fdre_C_D)         0.060     0.358    bd_0_i/hls_inst/inst/i_reg_130_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.579%)  route 0.137ns (48.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y134        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]/Q
                         net (fo=3, routed)           0.137     0.538    bd_0_i/hls_inst/inst/i_0_reg_80_reg_n_1_[4]
    SLICE_X19Y134        LUT6 (Prop_lut6_I1_O)        0.028     0.566 r  bd_0_i/hls_inst/inst/i_reg_130[4]_i_1/O
                         net (fo=1, routed)           0.000     0.566    bd_0_i/hls_inst/inst/i_fu_97_p2[4]
    SLICE_X19Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X19Y134        FDRE (Hold_fdre_C_D)         0.060     0.358    bd_0_i/hls_inst/inst/i_reg_130_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_130_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.739%)  route 0.165ns (62.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y133        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_reg_130_reg[7]/Q
                         net (fo=4, routed)           0.165     0.548    bd_0_i/hls_inst/inst/i_reg_130_reg[7]
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y134        FDRE (Hold_fdre_C_D)         0.040     0.338    bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_130_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.478%)  route 0.167ns (62.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y134        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_reg_130_reg[2]/Q
                         net (fo=2, routed)           0.167     0.550    bd_0_i/hls_inst/inst/i_reg_130_reg[2]
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y134        FDRE (Hold_fdre_C_D)         0.037     0.335    bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.335    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.832%)  route 0.173ns (54.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y134        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=6, routed)           0.173     0.574    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0
    SLICE_X16Y134        LUT6 (Prop_lut6_I2_O)        0.028     0.602 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_i_1/O
                         net (fo=1, routed)           0.000     0.602    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_i_1_n_1
    SLICE_X16Y134        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y134        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y134        FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X21Y124  bd_0_i/hls_inst/inst/wt_reg_145_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X21Y124  bd_0_i/hls_inst/inst/wt_reg_145_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X15Y134  bd_0_i/hls_inst/inst/i_reg_130_reg[0]/C
Min Period        n/a     FDSE/C   n/a            0.700         4.000       3.300      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X16Y134  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X16Y134  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X20Y123  bd_0_i/hls_inst/inst/hist_addr_reg_150_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X21Y124  bd_0_i/hls_inst/inst/wt_reg_145_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X21Y124  bd_0_i/hls_inst/inst/wt_reg_145_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X21Y124  bd_0_i/hls_inst/inst/wt_reg_145_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X21Y124  bd_0_i/hls_inst/inst/wt_reg_145_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X15Y134  bd_0_i/hls_inst/inst/i_reg_130_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X15Y134  bd_0_i/hls_inst/inst/i_reg_130_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.350         2.000       1.650      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.350         2.000       1.650      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.000       1.650      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.000       1.650      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X16Y134  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X16Y134  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C



