/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
/*
 * Synaptics AS370 clock gate IDs and src IDs
 *
 * Copyright (C) 2019 Synaptics Incorporated
 *
 * Author: Shaojun Feng <Shaojun.Feng@synaptics.com>
 */

/* gate clks */
#define CLK_USB0CORE		0
#define CLK_SDIOSYS		1
#define CLK_PCIE0SYS		2
#define CLK_EMMCSYS		3
#define CLK_PBRIDGECORE		4
#define CLK_NPUAXI		5
#define CLK_GETHRGMIISYS	6

/* source */
#define SRC_SYSPLL2_PLLOUT	0
#define SRC_SYSPLL0_PLLOUTF	1
#define SRC_SYSPLL1_PLLOUTF	2
#define SRC_SYSPLL2_PLLOUTF	3
#define SRC_SYSPLL1_PLLOUT	4


#define SRC_SYSPLL0_PLLOUT	8

