# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU.srcs/sources_1/new/ALU.v" \
"../../../../CPU.srcs/sources_1/new/BranchAdd.v" \
"../../../../CPU.srcs/sources_1/new/Control.v" \
"../../../../CPU.srcs/sources_1/new/DATAMEM.v" \
"../../../../CPU.srcs/sources_1/new/INSTMEM.v" \
"../../../../CPU.srcs/sources_1/new/MUX2X32.v" \
"../../../../CPU.srcs/sources_1/new/MUXBranch.v" \
"../../../../CPU.srcs/sources_1/new/MUXWrAddr.v" \
"../../../../CPU.srcs/sources_1/new/MUXWrite.v" \
"../../../../CPU.srcs/sources_1/new/PC.v" \
"../../../../CPU.srcs/sources_1/new/PC_ADD.v" \
"../../../../CPU.srcs/sources_1/new/RIGISTERS.v" \
"../../../../CPU.srcs/sources_1/new/SLX2.v" \
"../../../../CPU.srcs/sources_1/new/SignExtend.v" \
"../../../../CPU.srcs/sources_1/new/top.v" \
"../../../../CPU.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
