+incdir../sim/sim_def_dir
+incdir../sim/class_dir
+incdir../rtl/glb_def
+incdir../sim/tb_ova_rgb
+incdir../rtl
+incdir../rtl/fifo
+incdir../rtl/i2c_ctrl
+incdir../rtl/rgb_ctrl
+incdir../rtl/axi_interface
+incdir../rtl/top
+incdir../rtl/ova_ctrl
../sim/class_dir/intf_sync.sv
../sim/class_dir/i2c_slave.sv
../sim/class_dir/glb_clk_rst_gen.sv
../sim/class_dir/ov7725_data_gen.sv
../sim/class_dir/intf_ov7725_data.sv
../sim/class_dir/intf_i2c.sv
../rtl/fifo/top_asfifo.v
../rtl/fifo/fifo_pointer.v
../rtl/fifo/fifo_memory.v
../rtl/i2c_ctrl/i2c_drive.v
../rtl/i2c_ctrl/dff_high.v
../rtl/i2c_ctrl/dff_low.v
../rtl/rgb_ctrl/rgb_top.v
../rtl/rgb_ctrl/sync.v
../rtl/rgb_ctrl/clk_div.v
../rtl/axi_interface/axi_slave.sv
../rtl/axi_interface/intf_2_fifo.sv
../rtl/axi_interface/intf_rd_data_channel.sv
../rtl/axi_interface/intf_rd_addr_channel.sv
../rtl/axi_interface/glb_signal.sv
../rtl/axi_interface/intf_wr_rsp_channel.sv
../rtl/axi_interface/intf_wr_addr_channel.sv
../rtl/axi_interface/intf_wr_data_channel.sv
../rtl/ova_ctrl/ova_read.v
../rtl/ova_ctrl/ova_cfg.v
../rtl/ova_ctrl/ova_top.v
../rtl/top/top.sv
../rtl/top/top_verilog_wrapper.sv


../sim/class_dir/axi_read.sv
../sim/class_dir/axi_write.sv
../sim/tb_ova_rgb/tb_ova_rgb.sv

