vtr_designs/verilog/koios/conv_layer_submodules/matmul_4x4_systolic.v.out
     mac_int                        12

vtr_designs/verilog/koios/conv_layer_submodules/systolic_pe_matrix.v.out
     mac_int                        12

vtr_designs/verilog/koios/conv_layer_submodules/seq_mac.v.out
     mac_int                         1

vtr_designs/verilog/koios/conv_layer_submodules/processing_element.v.out
     mac_int                         1

vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v.out
     fNToRecFN                      16

vtr_designs/verilog/koios/softmax_submodules/comparator.v.out
     fNToRecFN                       2

vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v.out
     abs_unit_18                    48

vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v.out
     dsp_signed_mac_18_13_23_32     48

vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v.out
     dsp_signed_mult_18x18_unit_18_18_1     24

vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v.out
     fp_rounding_unit_1_32_11       48

vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v.out
     fp_rounding_unit_1_37_10       48

vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v.out
     shift_register_unit_1_3        48

vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v.out
     dual_port_ram                   3

vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_1.v.out
     td_fused_top_ap_hadd_6_full_dsp_16      5

vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_2.v.out
     td_fused_top_ap_hadd_6_full_dsp_16      1

vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_poolOutputs.v.out
     FPAddSub                        4

vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_accum_2.v.out
     td_fused_top_ap_hadd_6_full_dsp_16      2

vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_3.v.out
     td_fused_top_ap_hadd_6_full_dsp_16      1

vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_2.v.out
     td_fused_top_ap_hadd_6_full_dsp_16      2

vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_3_3.v.out
     td_fused_top_ap_hadd_6_full_dsp_16      1

vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_4_1.v.out
     td_fused_top_ap_hadd_6_full_dsp_16      2

vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_accum_3.v.out
     td_fused_top_ap_hadd_6_full_dsp_16      1

vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_1.v.out
     td_fused_top_ap_hadd_6_full_dsp_16      3

vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_poolOutputs.v.out
     FPAddSub                        4

vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_poolOutputs.v.out
     FPAddSub                        4

vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v.out
     abs_unit_18                    16

vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v.out
     dsp_signed_mac_18_13_23_32     16

vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v.out
     fp_rounding_unit_1_32_11       16

vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v.out
     shift_register_unit_1_3        16

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_accum_1.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      2

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_accum_2.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      1

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_poolOutputs.v.out
     FPAddSub                        1

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_accum_2.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      1

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_accum_2.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      1

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_accum_1.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      2

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_accum_1.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      2

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_accum_2.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      1

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_accum_1.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      2

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_accum_1.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      2

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_3.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      1

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_accum_1.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      2

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_2.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      1

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_accum_1.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      2

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_accum_2.v.out
     td_fused_top_ap_hadd_3_full_dsp_16      1

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_poolOutputs.v.out
     FPAddSub                        1

vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_poolOutputs.v.out
     FPAddSub                        1

vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v.out
     abs_unit_18                    32

vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v.out
     dsp_signed_mac_18_13_23_32     32

vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v.out
     dsp_signed_mult_18x18_unit_18_18_1     16

vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v.out
     fp_rounding_unit_1_32_11       32

vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v.out
     fp_rounding_unit_1_37_10       32

vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v.out
     shift_register_unit_1_3        32

effecitive data points: 2286
