Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\question_mark\Desktop\lab3_test1\src\DE2_115\SRAM.qsys --block-symbol-file --output-directory=C:\Users\question_mark\Desktop\lab3_test1\src\DE2_115\SRAM --family="Cyclone IV E" --part=EP4CE40F29C7
Progress: Loading DE2_115/SRAM.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding sram_0 [altera_up_avalon_sram 15.0]
Progress: Parameterizing module sram_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: SRAM.sram_0: sram_0.avalon_sram_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\question_mark\Desktop\lab3_test1\src\DE2_115\SRAM.qsys --synthesis=VERILOG --output-directory=C:\Users\question_mark\Desktop\lab3_test1\src\DE2_115\SRAM\synthesis --family="Cyclone IV E" --part=EP4CE40F29C7
Progress: Loading DE2_115/SRAM.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding sram_0 [altera_up_avalon_sram 15.0]
Progress: Parameterizing module sram_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: SRAM.sram_0: sram_0.avalon_sram_slave must be connected to an Avalon-MM master
Info: SRAM: Generating SRAM "SRAM" for QUARTUS_SYNTH
Info: sram_0: Starting Generation of SRAM or SSRAM Controller
Info: sram_0: "SRAM" instantiated altera_up_avalon_sram "sram_0"
Info: rst_controller: "SRAM" instantiated altera_reset_controller "rst_controller"
Info: SRAM: Done "SRAM" with 3 modules, 5 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
