Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec  4 08:59:35 2024
| Host         : Chris-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AddSub_timing_summary_routed.rpt -pb AddSub_timing_summary_routed.pb -rpx AddSub_timing_summary_routed.rpx -warn_on_violation
| Design       : AddSub
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.977ns  (logic 4.980ns (35.632%)  route 8.997ns (64.368%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.272     6.254    Select_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I0_O)        0.152     6.406 r  a_OBUF_inst_i_3/O
                         net (fo=8, routed)           1.073     7.479    C1
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.326     7.805 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.652    10.457    Cout_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.977 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    13.977    Cout
    H17                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.658ns  (logic 5.021ns (36.760%)  route 8.638ns (63.240%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.272     6.254    Select_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I0_O)        0.152     6.406 r  a_OBUF_inst_i_3/O
                         net (fo=8, routed)           0.883     7.289    C1
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.326     7.615 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.483    10.098    f_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.658 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    13.658    f
    T11                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.573ns  (logic 5.037ns (37.111%)  route 8.536ns (62.889%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.272     6.254    Select_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I0_O)        0.152     6.406 r  a_OBUF_inst_i_3/O
                         net (fo=8, routed)           0.379     6.785    C1
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.326     7.111 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.885     9.996    a_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.573 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    13.573    a
    T10                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.530ns  (logic 5.010ns (37.031%)  route 8.520ns (62.969%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.272     6.254    Select_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I0_O)        0.152     6.406 r  a_OBUF_inst_i_3/O
                         net (fo=8, routed)           0.670     7.076    C1
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.326     7.402 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.577     9.980    d_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.530 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    13.530    d
    K13                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.372ns  (logic 5.016ns (37.507%)  route 8.357ns (62.493%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.272     6.254    Select_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I0_O)        0.152     6.406 r  a_OBUF_inst_i_3/O
                         net (fo=8, routed)           0.376     6.782    C1
    SLICE_X1Y82          LUT6 (Prop_lut6_I3_O)        0.326     7.108 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.709     9.817    b_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.372 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    13.372    b
    R10                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.935ns  (logic 4.994ns (38.606%)  route 7.941ns (61.394%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.272     6.254    Select_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I0_O)        0.152     6.406 r  a_OBUF_inst_i_3/O
                         net (fo=8, routed)           0.727     7.133    C1
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.326     7.459 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.943     9.401    e_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.935 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    12.935    e
    P15                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.818ns  (logic 4.951ns (38.625%)  route 7.867ns (61.375%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           4.969     5.951    Select_IBUF
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.150     6.101 r  a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.641     6.742    y_comp_2
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.326     7.068 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.257     9.325    c_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.818 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    12.818    c
    K16                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.765ns  (logic 4.997ns (39.148%)  route 7.768ns (60.852%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.272     6.254    Select_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I0_O)        0.152     6.406 r  a_OBUF_inst_i_3/O
                         net (fo=8, routed)           0.485     6.891    C1
    SLICE_X0Y84          LUT6 (Prop_lut6_I1_O)        0.326     7.217 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.011     9.228    g_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.765 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    12.765    g
    L18                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.532ns (61.849%)  route 0.945ns (38.151%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=8, routed)           0.478     0.731    x_IBUF[2]
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.045     0.776 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.468     1.243    e_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.477 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     2.477    e
    P15                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.657ns  (logic 1.536ns (57.803%)  route 1.121ns (42.197%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=8, routed)           0.645     0.898    x_IBUF[2]
    SLICE_X0Y84          LUT6 (Prop_lut6_I3_O)        0.045     0.943 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.476     1.419    g_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.657 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     2.657    g
    L18                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.549ns (57.747%)  route 1.134ns (42.253%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           0.422     0.687    y_IBUF[1]
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.045     0.732 r  a_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.129     0.861    Result_1
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.045     0.906 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.582     1.489    c_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.683 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     2.683    c
    K16                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.559ns (56.640%)  route 1.194ns (43.360%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=8, routed)           0.479     0.732    x_IBUF[2]
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.045     0.777 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.715     1.492    f_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.753 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     2.753    f
    T11                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.542ns (54.837%)  route 1.270ns (45.163%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  y_IBUF[3]_inst/O
                         net (fo=2, routed)           0.512     0.787    y_IBUF[3]
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.045     0.832 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.758     1.590    Cout_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.812 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.812    Cout
    H17                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.885ns  (logic 1.549ns (53.680%)  route 1.337ns (46.320%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=8, routed)           0.639     0.892    x_IBUF[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.045     0.937 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.697     1.634    d_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.885 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     2.885    d
    K13                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.949ns  (logic 1.554ns (52.702%)  route 1.395ns (47.298%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=8, routed)           0.599     0.852    x_IBUF[2]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.045     0.897 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.796     1.693    b_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.949 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     2.949    b
    R10                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.025ns  (logic 1.575ns (52.076%)  route 1.450ns (47.924%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=8, routed)           0.600     0.853    x_IBUF[2]
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.045     0.898 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.850     1.748    a_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.025 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     3.025    a
    T10                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------





