

|              |                               | Selime | Alix | Ben | Augustin |
| ------------ | ----------------------------- | ------------------ | ---------------- | ------------------------ | ---------------- |
| Lab 4        | Program Counter               |                    |                  |                          |                  |
|              | ALU                           |                    |                  |                        |                  |
|              | Register File                 |                    |                  |                        |                  |
|              | Instruction Memory            |                    |                  |                          |                |
|              | Control Unit                  |                    |                  |                          |                |
|              | Sign Extend                   |                    |                  |                          |                |
|              | Testbench                     |                    |                |                          |                  |
| Single Cycle | Data Memory                   |                  |                  |                        |                 |
|              | Program Counter (refactor)    |                    |                |                          |                  |
|              | ALU (refactor)                |                    |                |                          |                |
|              | Register File (refactor)      |                    |                  |                        |                  |
|              | Instruction Memory (refactor) |                |                 |                          |                  |
|              | Control Unit (refactor)       |                   |                |                         |                |
|              | Sign Extend (refactor)        |                    |                |                          |                 |
| Pipeline     | Pipeline flip-flop stages     |                  |                 |                          |                  |
|              | Hazard unit                   |                  |                |                          |                  |
| Cache        | Memory (refactor)             |                   |                |                          |                  |
|              | Direct mapped cache           |                  |                |                        |                |
|              | Two-way set associative cache |                  |                |                        |                |
