    15.294.138.843      Number of clock cycless                   
    17.242.953.577      Number of instruction              #    1,13  insns per Number of clock cycles        
                 0      cpu-migrations                                              
       4,119614679 seconds time elapsed
            38.090      Number of X87 uops executed                                                      [57,06%]
       982.394.299      Number of SSE or AVX-128 double precision FP scalar uops executed                                                      [57,06%]
                 0      Number of SSE or AVX-128 single precision FP scalar uops executed                                                      [57,15%]
                 0      Number of SSE or AVX-128 single precision FP packed uops executed                                                      [57,32%]
                 0      Counts 256-bit packed floating point                                                      [57,26%]
                 0      Counts 256-bit packed single-precision                                                      [57,16%]
     7.847.739.704      Counts 256-bit packed double-precision                                                      [57,06%]
       3,940683482 seconds time elapsed
            21.366      Cache misses              #   26,131 % of all cache refs     [50,05%]
            81.764      Cache references                                             [75,03%]
        81.837.085      mem-loads:p                                                  [75,03%]
       591.013.324      mem-stores:p                                                 [24,97%]
       3,972834882 seconds time elapsed
     7.168.726.971      L1-dcache-loads                                              [80,00%]
           112.090      L1-dcache-load-misses     #    0,00% of all L1-dcache hits   [80,00%]
       591.076.315      L1-dcache-stores                                             [80,00%]
            29.349      L1-dcache-store-misses                                       [80,00%]
                 0      L1-dcache-prefetches                                        
             7.324      L1-dcache-prefetch-misses                                    [80,00%]
       3,940167360 seconds time elapsed
                 0      L1-icache-loads                                             
           162.672      L1-icache-load-misses                                       
                 0      L1-icache-prefetches                                        
                 0      L1-icache-prefetch-misses                                   
       4,096481040 seconds time elapsed
            12.989      LLC-loads                                                    [66,61%]
            11.945      LLC-load-misses           #   91,96% of all LL-cache hits    [66,61%]
            10.234      LLC-stores                                                   [66,68%]
            11.972      LLC-store-misses                                             [66,80%]
             7.891      LLC-prefetches                                               [66,71%]
             7.185      LLC-prefetch-misses                                          [66,61%]
       4,073604511 seconds time elapsed
     7.168.598.215      dTLB-loads                                                  
             2.626      dTLB-load-misses          #    0,00% of all dTLB cache hits 
       590.702.249      dTLB-stores                                                 
               575      dTLB-store-misses                                           
                 0      dTLB-prefetches                                             
                 0      dTLB-prefetch-misses                                        
       4,050804253 seconds time elapsed
             9.756      iTLB-loads                                                  
             1.569      iTLB-load-misses          #   16,08% of all iTLB cache hits 
        46.396.373      branch-loads                                                
            21.393      branch-load-misses                                          
       3,944034550 seconds time elapsed
    30.496.790.048      Stalled cycles                                                      [50,05%]
         2.271.612      CYCLES_L2_PENDING                                                     [50,08%]
    15.257.794.194      CYCLES_LDM_PENDING                                                     [50,08%]
         2.332.230      CYCLES_L1D_PENDING                                                     [50,08%]
     2.908.330.717      CYCLES_NO_EXECUTE                                                     [49,98%]
           394.065      STALLS_L2_PENDING                                                      [49,92%]
           477.040      STALLS_L1D_PENDING                                                     [37,54%]
     2.898.042.861      STALLS_LDM_PENDING                                                     [50,00%]
       3,942423680 seconds time elapsed
             9.133      Counts arithmetic multiply operations                                                      
           135.975      Cycles that the divider is active, includes integer and floating point                                                     
                 0      Number of cycles the divider is activated, includes integer and floating point                                                     
       3,940938523 seconds time elapsed
    25.182.180.898      Uops executed                                                      [49,91%]
    25.189.583.207      Counts total number of uops executed from any thread per cycle                                                      [49,91%]
    25.189.300.985      Counts total number of uops executed per thread each cycle                                                      [49,99%]
    49.996.034.629      Number of cycles with no uops executed                                                      [50,20%]
                 0      Cycles where at least 1 uop was executed per thread:p                                                    [50,15%]
                 0      Cycles where at least 2 uops were executed per thread:p                                                    [50,10%]
                 0      Cycles where at least 3 uops were executed per thread:p                                                    [50,01%]
                 0      Cycles where at least 4 uops were executed per thread:p                                                    [49,91%]
       3,961002067 seconds time elapsed
     9.047.464.834      Uops dispatch to specific ports                                                      [57,19%]
     6.290.510.297      Cycles in which a uop is dispatched on port 0                                                      [57,23%]
     5.382.994.796      Cycles in which a uop is dispatched on port 1                                                      [57,26%]
     3.833.247.118      Cycles in which a uop is dispatched on port 2                                                      [57,26%]
     3.926.473.001      Cycles in which a uop is dispatched on port 3                                                      [57,16%]
       590.919.792      Cycles in which a uop is dispatched on port 4                                                      [57,06%]
     5.412.420.332      Cycles in which a uop is dispatched on port 5                                                      [56,99%]
       3,959094508 seconds time elapsed
    18.882.413.828      Uops issued                                                      [57,16%]
    18.879.708.457      Number of uops issued by the RAT to the Reservation Station (RS)                                                      [57,16%]
    11.442.479.457      Alias to ANY:c=1:i=1:t=1                                                     [57,16%]
    15.257.524.043      Alias to ANY:c=1:i=1                                                     [57,16%]
            25.962      Number of flags-merge uops allocated. Such uops adds delay                                                      [57,13%]
            15.841      Number of slow LEA or similar uops allocated                                                      [57,20%]
                 0      Number of multiply packed scalar single precision uops allocated                                                      [57,14%]
       3,977488991 seconds time elapsed
                 0      Ilnstruction Cache accesses                                                     
           178.626      Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accesses                                                     
         1.538.600      Number of cycles wher a code-fetch stalled due to L1 instruction cache miss or iTLB miss                                                     
        13.539.144      Number of Instruction Cache,Buffer                                                     
       3,963929557 seconds time elapsed
        20.412.238      Instruction Length Decoder stalls                                                     
             1.786      Stall caused by changing prefix length of the instruction                                                     
        20.410.475      Stall cycles due to IQ full                                                     
       3,998230718 seconds time elapsed
            27.143      Resource related stall cycles                                                      [80,00%]
    10.488.357.528      Cycles stalled due to Resource Related reason                                                      [80,01%]
    10.486.561.304      Cycles stalled due to no eligible RS entry available                                                      [80,00%]
           126.825      Cycles stalled due to no store buffers available                                                      [80,00%]
             9.371      Cycles stalled due to re-order buffer full                                                      [79,99%]
       4,040495836 seconds time elapsed
