-- SN74175: Quad D-Type Flip-Flops with Clear

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library ttl;
use ttl.misc.all;

entity sn74175 is
  port (
    clk   : in std_logic; -- pin 9
    clr_n : in std_logic; -- pin 1

    d0 : in std_logic; -- pin 4
    d1 : in std_logic; -- pin 5
    d2 : in std_logic; -- pin 12
    d3 : in std_logic; -- pin 13

    q0   : out std_logic; -- pin 2
    q0_n : out std_logic; -- pin 3
    q1   : out std_logic; -- pin 7
    q1_n : out std_logic; -- pin 6
    q2   : out std_logic; -- pin 10
    q2_n : out std_logic; -- pin 11
    q3   : out std_logic; -- pin 15
    q3_n : out std_logic  -- pin 14
    );
end;

architecture ttl of sn74175 is
begin

  u0 : ff_dc port map (clk => clk, clr => clr_n, d => d0, q => q0, q_n => q0_n);
  u1 : ff_dc port map (clk => clk, clr => clr_n, d => d1, q => q1, q_n => q1_n);
  u2 : ff_dc port map (clk => clk, clr => clr_n, d => d2, q => q2, q_n => q2_n);
  u3 : ff_dc port map (clk => clk, clr => clr_n, d => d3, q => q3, q_n => q3_n);

end;

-- OpenAI Codex implementation
architecture behavioral of sn74175 is
begin
  process (clk, clr_n)
  begin
    if clr_n = '0' then                      -- asynchronous, activeâ€‘low clear
      q0 <= '0'; q0_n <= '1';
      q1 <= '0'; q1_n <= '1';
      q2 <= '0'; q2_n <= '1';
      q3 <= '0'; q3_n <= '1';
    elsif rising_edge(clk) then              -- load inputs on clock edge
      q0 <= d0; q0_n <= not d0;
      q1 <= d1; q1_n <= not d1;
      q2 <= d2; q2_n <= not d2;
      q3 <= d3; q3_n <= not d3;
    end if;
  end process;
end architecture;
