// Seed: 4192772709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout tri id_2;
  assign module_2.id_3 = 0;
  input wire id_1;
  assign id_2 = -1 ? -1 : -1;
  assign id_2 = id_4;
  assign module_1.id_0 = 0;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1
);
  initial begin : LABEL_0
    force id_1 = id_0;
  end
  tri1 id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd94
) (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    input tri0 _id_3,
    output logic id_4,
    input supply1 id_5
);
  logic [7:0][1 : -1] id_7;
  assign id_7 = id_4++;
  assign id_4 = id_5;
  bit id_8;
  always @*
    if (1) begin : LABEL_0
      if (1 - 1) assume (1);
    end else begin : LABEL_1
      if (-1 == 1'b0) id_4 <= id_1;
      if (-1'b0) id_4 = ~id_0;
      else begin : LABEL_2
        id_7[-1 : 1] = 1;
      end
      id_8 <= id_7 == id_4++;
    end
  assign id_4 = ~id_1;
  logic [id_3 : -1 'h0] id_9;
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
