\hypertarget{group___s_p_i___peripheral___access___layer}{}\section{S\+PI Peripheral Access Layer}
\label{group___s_p_i___peripheral___access___layer}\index{SPI Peripheral Access Layer@{SPI Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___s_p_i___register___masks}{S\+P\+I Register Masks}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_p_i___type}{S\+P\+I\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gadeaa49ab944c7dcae2a868b0450232c8}{S\+P\+I0\+\_\+\+B\+A\+SE}}~(0x40076000u)
\item 
\#define \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gaf26e39c91b262cc480085abcc450d3d5}{S\+P\+I0}}~((\mbox{\hyperlink{struct_s_p_i___type}{S\+P\+I\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gadeaa49ab944c7dcae2a868b0450232c8}{S\+P\+I0\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}}~(0x40077000u)
\item 
\#define \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gad483be344a28ac800be8f03654a9612f}{S\+P\+I1}}~((\mbox{\hyperlink{struct_s_p_i___type}{S\+P\+I\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s_p_i___peripheral___access___layer_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gab542f6d657e05e21cc2c9e66ae3ceb41}{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}~\{ \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gadeaa49ab944c7dcae2a868b0450232c8}{S\+P\+I0\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}} \}
\item 
\#define \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_ga3a16fecfe27c2052ab60e014be3f66f6}{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gaf26e39c91b262cc480085abcc450d3d5}{S\+P\+I0}}, \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gad483be344a28ac800be8f03654a9612f}{S\+P\+I1}} \}
\item 
\#define \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_ga30fd955e8b934f6ea091b7476a020d59}{S\+P\+I\+\_\+\+I\+R\+QS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_p_i___peripheral___access___layer_gaf26e39c91b262cc480085abcc450d3d5}\label{group___s_p_i___peripheral___access___layer_gaf26e39c91b262cc480085abcc450d3d5}} 
\index{SPI Peripheral Access Layer@{SPI Peripheral Access Layer}!SPI0@{SPI0}}
\index{SPI0@{SPI0}!SPI Peripheral Access Layer@{SPI Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SPI0}{SPI0}}
{\footnotesize\ttfamily \#define S\+P\+I0~((\mbox{\hyperlink{struct_s_p_i___type}{S\+P\+I\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gadeaa49ab944c7dcae2a868b0450232c8}{S\+P\+I0\+\_\+\+B\+A\+SE}})}

Peripheral S\+P\+I0 base pointer \mbox{\Hypertarget{group___s_p_i___peripheral___access___layer_gadeaa49ab944c7dcae2a868b0450232c8}\label{group___s_p_i___peripheral___access___layer_gadeaa49ab944c7dcae2a868b0450232c8}} 
\index{SPI Peripheral Access Layer@{SPI Peripheral Access Layer}!SPI0\_BASE@{SPI0\_BASE}}
\index{SPI0\_BASE@{SPI0\_BASE}!SPI Peripheral Access Layer@{SPI Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SPI0\_BASE}{SPI0\_BASE}}
{\footnotesize\ttfamily \#define S\+P\+I0\+\_\+\+B\+A\+SE~(0x40076000u)}

Peripheral S\+P\+I0 base address \mbox{\Hypertarget{group___s_p_i___peripheral___access___layer_gad483be344a28ac800be8f03654a9612f}\label{group___s_p_i___peripheral___access___layer_gad483be344a28ac800be8f03654a9612f}} 
\index{SPI Peripheral Access Layer@{SPI Peripheral Access Layer}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!SPI Peripheral Access Layer@{SPI Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SPI1}{SPI1}}
{\footnotesize\ttfamily \#define S\+P\+I1~((\mbox{\hyperlink{struct_s_p_i___type}{S\+P\+I\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s_p_i___peripheral___access___layer_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}})}

Peripheral S\+P\+I1 base pointer \mbox{\Hypertarget{group___s_p_i___peripheral___access___layer_ga50cd8b47929f18b05efbd0f41253bf8d}\label{group___s_p_i___peripheral___access___layer_ga50cd8b47929f18b05efbd0f41253bf8d}} 
\index{SPI Peripheral Access Layer@{SPI Peripheral Access Layer}!SPI1\_BASE@{SPI1\_BASE}}
\index{SPI1\_BASE@{SPI1\_BASE}!SPI Peripheral Access Layer@{SPI Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SPI1\_BASE}{SPI1\_BASE}}
{\footnotesize\ttfamily \#define S\+P\+I1\+\_\+\+B\+A\+SE~(0x40077000u)}

Peripheral S\+P\+I1 base address \mbox{\Hypertarget{group___s_p_i___peripheral___access___layer_gab542f6d657e05e21cc2c9e66ae3ceb41}\label{group___s_p_i___peripheral___access___layer_gab542f6d657e05e21cc2c9e66ae3ceb41}} 
\index{SPI Peripheral Access Layer@{SPI Peripheral Access Layer}!SPI\_BASE\_ADDRS@{SPI\_BASE\_ADDRS}}
\index{SPI\_BASE\_ADDRS@{SPI\_BASE\_ADDRS}!SPI Peripheral Access Layer@{SPI Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SPI\_BASE\_ADDRS}{SPI\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gadeaa49ab944c7dcae2a868b0450232c8}{S\+P\+I0\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}} \}}

Array initializer of S\+PI peripheral base addresses \mbox{\Hypertarget{group___s_p_i___peripheral___access___layer_ga3a16fecfe27c2052ab60e014be3f66f6}\label{group___s_p_i___peripheral___access___layer_ga3a16fecfe27c2052ab60e014be3f66f6}} 
\index{SPI Peripheral Access Layer@{SPI Peripheral Access Layer}!SPI\_BASE\_PTRS@{SPI\_BASE\_PTRS}}
\index{SPI\_BASE\_PTRS@{SPI\_BASE\_PTRS}!SPI Peripheral Access Layer@{SPI Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SPI\_BASE\_PTRS}{SPI\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gaf26e39c91b262cc480085abcc450d3d5}{S\+P\+I0}}, \mbox{\hyperlink{group___s_p_i___peripheral___access___layer_gad483be344a28ac800be8f03654a9612f}{S\+P\+I1}} \}}

Array initializer of S\+PI peripheral base pointers \mbox{\Hypertarget{group___s_p_i___peripheral___access___layer_ga30fd955e8b934f6ea091b7476a020d59}\label{group___s_p_i___peripheral___access___layer_ga30fd955e8b934f6ea091b7476a020d59}} 
\index{SPI Peripheral Access Layer@{SPI Peripheral Access Layer}!SPI\_IRQS@{SPI\_IRQS}}
\index{SPI\_IRQS@{SPI\_IRQS}!SPI Peripheral Access Layer@{SPI Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SPI\_IRQS}{SPI\_IRQS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+I\+R\+QS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} \}}

Interrupt vectors for the S\+PI peripheral type 