Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Apr 28 21:18:52 2018
| Host         : idea-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gtx3g_test_timing_summary_routed.rpt -rpx gtx3g_test_timing_summary_routed.rpx
| Design       : gtx3g_test
| Device       : 7z100i-ffg900
| Speed File   : -2L  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: simple_uart_inst_1/clk_br_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.058        0.000                      0                 2603        0.080        0.000                      0                 2603        2.691        0.000                       0                  1311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
drpclk_in_i                                                                                 {0.000 5.000}        10.000          100.000         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
refclk_p_in                                                                                 {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
drpclk_in_i                                                                                 6.557        0.000                      0                 1448        0.104        0.000                      0                 1448        4.286        0.000                       0                   749  
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        4.289        0.000                      0                 1102        0.080        0.000                      0                 1102        2.691        0.000                       0                   560  
refclk_p_in                                                                                                                                                                                                                             5.174        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                            To Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                            --------                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  drpclk_in_i                                                                                 0.058        0.000                      0                    2        0.302        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                            From Clock                                                                            To Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                            ----------                                                                            --------                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                     drpclk_in_i                                                                           drpclk_in_i                                                                                 8.062        0.000                      0                   47        0.340        0.000                      0                   47  
**async_default**                                                                     gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        4.037        0.000                      0                    6        1.241        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        6.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 trans_timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_succeeded_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.487ns (14.746%)  route 2.816ns (85.254%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.602     5.594    xlnx_opt_
    SLICE_X2Y68          FDRE                                         r  trans_timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.259     5.853 f  trans_timer_reg[30]/Q
                         net (fo=2, routed)           0.557     6.410    trans_timer_reg[30]
    SLICE_X3Y67          LUT5 (Prop_lut5_I3_O)        0.049     6.459 f  trans_timer[0]_i_12/O
                         net (fo=2, routed)           0.453     6.911    trans_timer[0]_i_12_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.136     7.047 f  test_succeeded_i_3/O
                         net (fo=2, routed)           1.806     8.854    gtx3g_exdes_i/gt0_frame_check/trans_timer_reg[28]
    SLICE_X60Y59         LUT6 (Prop_lut6_I3_O)        0.043     8.897 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_1/O
                         net (fo=1, routed)           0.000     8.897    gtx3g_exdes_i_n_3
    SLICE_X60Y59         FDRE                                         r  test_succeeded_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.345    14.786    xlnx_opt_
    SLICE_X60Y59         FDRE                                         r  test_succeeded_reg/C
                         clock pessimism              0.639    15.425    
                         clock uncertainty           -0.035    15.390    
    SLICE_X60Y59         FDRE (Setup_fdre_C_D)        0.064    15.454    test_succeeded_reg
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 trans_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_failed_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.388ns (12.218%)  route 2.788ns (87.782%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.600ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.608     5.600    xlnx_opt_
    SLICE_X2Y63          FDRE                                         r  trans_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.259     5.859 r  trans_timer_reg[11]/Q
                         net (fo=3, routed)           0.539     6.398    trans_timer_reg[11]
    SLICE_X3Y66          LUT4 (Prop_lut4_I0_O)        0.043     6.441 f  test_succeeded_i_7/O
                         net (fo=1, routed)           0.355     6.796    test_succeeded_i_7_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I4_O)        0.043     6.839 f  test_succeeded_i_2/O
                         net (fo=2, routed)           1.894     8.733    gtx3g_exdes_i/gt0_frame_check/trans_timer_reg[19]
    SLICE_X61Y59         LUT6 (Prop_lut6_I2_O)        0.043     8.776 r  gtx3g_exdes_i/gt0_frame_check/test_failed_i_1/O
                         net (fo=1, routed)           0.000     8.776    gtx3g_exdes_i_n_4
    SLICE_X61Y59         FDRE                                         r  test_failed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.345    14.786    xlnx_opt_
    SLICE_X61Y59         FDRE                                         r  test_failed_reg/C
                         clock pessimism              0.639    15.425    
                         clock uncertainty           -0.035    15.390    
    SLICE_X61Y59         FDRE (Setup_fdre_C_D)        0.034    15.424    test_failed_reg
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.635ns (22.660%)  route 2.167ns (77.340%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.705     5.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223     5.920 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/Q
                         net (fo=5, routed)           0.784     6.704    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked
    SLICE_X196Y20        LUT3 (Prop_lut3_I0_O)        0.047     6.751 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.552     7.303    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X199Y20        LUT6 (Prop_lut6_I0_O)        0.134     7.437 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.437    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X199Y20        MUXF7 (Prop_muxf7_I0_O)      0.107     7.544 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.451     7.995    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X197Y21        LUT6 (Prop_lut6_I3_O)        0.124     8.119 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.380     8.499    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X196Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.573    15.014    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X196Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.641    15.655    
                         clock uncertainty           -0.035    15.620    
    SLICE_X196Y20        FDRE (Setup_fdre_C_CE)      -0.178    15.442    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.635ns (22.660%)  route 2.167ns (77.340%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.705     5.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223     5.920 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/Q
                         net (fo=5, routed)           0.784     6.704    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked
    SLICE_X196Y20        LUT3 (Prop_lut3_I0_O)        0.047     6.751 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.552     7.303    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X199Y20        LUT6 (Prop_lut6_I0_O)        0.134     7.437 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.437    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X199Y20        MUXF7 (Prop_muxf7_I0_O)      0.107     7.544 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.451     7.995    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X197Y21        LUT6 (Prop_lut6_I3_O)        0.124     8.119 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.380     8.499    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X196Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.573    15.014    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X196Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.641    15.655    
                         clock uncertainty           -0.035    15.620    
    SLICE_X196Y20        FDRE (Setup_fdre_C_CE)      -0.178    15.442    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.635ns (22.660%)  route 2.167ns (77.340%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.705     5.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223     5.920 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/Q
                         net (fo=5, routed)           0.784     6.704    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked
    SLICE_X196Y20        LUT3 (Prop_lut3_I0_O)        0.047     6.751 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.552     7.303    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X199Y20        LUT6 (Prop_lut6_I0_O)        0.134     7.437 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.437    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X199Y20        MUXF7 (Prop_muxf7_I0_O)      0.107     7.544 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.451     7.995    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X197Y21        LUT6 (Prop_lut6_I3_O)        0.124     8.119 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.380     8.499    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X196Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.573    15.014    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X196Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.641    15.655    
                         clock uncertainty           -0.035    15.620    
    SLICE_X196Y20        FDRE (Setup_fdre_C_CE)      -0.178    15.442    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 simple_uart_inst_1/num_char_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/char_buf_reg[6][0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.447ns (16.286%)  route 2.298ns (83.714%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.552     5.544    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X9Y62          FDCE                                         r  simple_uart_inst_1/num_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.223     5.767 f  simple_uart_inst_1/num_char_reg[4]/Q
                         net (fo=37, routed)          0.642     6.409    simple_uart_inst_1/num_char_reg__0[4]
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.043     6.452 r  simple_uart_inst_1/num_char[7]_i_1/O
                         net (fo=9, routed)           0.672     7.125    rst_generator_inst_0/E[0]
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.047     7.172 f  rst_generator_inst_0/char_buf[0][6]_i_2/O
                         net (fo=16, routed)          0.471     7.643    simple_uart_inst_1/rst_reg_reg
    SLICE_X11Y60         LUT6 (Prop_lut6_I3_O)        0.134     7.777 r  simple_uart_inst_1/char_buf[6][6]_i_1/O
                         net (fo=7, routed)           0.512     8.289    simple_uart_inst_1/char_buf[6][6]_i_1_n_0
    SLICE_X11Y56         FDRE                                         r  simple_uart_inst_1/char_buf_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.418    14.859    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  simple_uart_inst_1/char_buf_reg[6][0]/C
                         clock pessimism              0.639    15.498    
                         clock uncertainty           -0.035    15.463    
    SLICE_X11Y56         FDRE (Setup_fdre_C_CE)      -0.201    15.262    simple_uart_inst_1/char_buf_reg[6][0]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.635ns (23.147%)  route 2.108ns (76.853%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.705     5.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223     5.920 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/Q
                         net (fo=5, routed)           0.784     6.704    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked
    SLICE_X196Y20        LUT3 (Prop_lut3_I0_O)        0.047     6.751 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.552     7.303    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X199Y20        LUT6 (Prop_lut6_I0_O)        0.134     7.437 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.437    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X199Y20        MUXF7 (Prop_muxf7_I0_O)      0.107     7.544 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.451     7.995    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X197Y21        LUT6 (Prop_lut6_I3_O)        0.124     8.119 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.321     8.440    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X197Y21        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.571    15.012    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X197Y21        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.641    15.653    
                         clock uncertainty           -0.035    15.618    
    SLICE_X197Y21        FDRE (Setup_fdre_C_CE)      -0.201    15.417    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 simple_uart_inst_1/num_char_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/char_buf_reg[6][4]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.447ns (16.509%)  route 2.261ns (83.491%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.552     5.544    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X9Y62          FDCE                                         r  simple_uart_inst_1/num_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.223     5.767 f  simple_uart_inst_1/num_char_reg[4]/Q
                         net (fo=37, routed)          0.642     6.409    simple_uart_inst_1/num_char_reg__0[4]
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.043     6.452 r  simple_uart_inst_1/num_char[7]_i_1/O
                         net (fo=9, routed)           0.672     7.125    rst_generator_inst_0/E[0]
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.047     7.172 f  rst_generator_inst_0/char_buf[0][6]_i_2/O
                         net (fo=16, routed)          0.471     7.643    simple_uart_inst_1/rst_reg_reg
    SLICE_X11Y60         LUT6 (Prop_lut6_I3_O)        0.134     7.777 r  simple_uart_inst_1/char_buf[6][6]_i_1/O
                         net (fo=7, routed)           0.474     8.252    simple_uart_inst_1/char_buf[6][6]_i_1_n_0
    SLICE_X8Y57          FDRE                                         r  simple_uart_inst_1/char_buf_reg[6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.418    14.859    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  simple_uart_inst_1/char_buf_reg[6][4]/C
                         clock pessimism              0.663    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X8Y57          FDRE (Setup_fdre_C_CE)      -0.178    15.309    simple_uart_inst_1/char_buf_reg[6][4]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.105ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.577ns (21.877%)  route 2.060ns (78.123%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.705     5.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X200Y26        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y26        FDRE (Prop_fdre_C_Q)         0.259     5.956 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          1.004     6.960    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/reset_time_out_reg_n_0
    SLICE_X202Y26        LUT3 (Prop_lut3_I1_O)        0.043     7.003 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[3]_i_12__0/O
                         net (fo=1, routed)           0.325     7.328    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[3]_i_12__0_n_0
    SLICE_X203Y24        LUT6 (Prop_lut6_I0_O)        0.043     7.371 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.371    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[3]_i_8__0_n_0
    SLICE_X203Y24        MUXF7 (Prop_muxf7_I1_O)      0.108     7.479 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3__0/O
                         net (fo=1, routed)           0.444     7.923    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X203Y25        LUT6 (Prop_lut6_I3_O)        0.124     8.047 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.288     8.335    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock_n_1
    SLICE_X203Y26        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.569    15.010    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X203Y26        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.666    15.676    
                         clock uncertainty           -0.035    15.641    
    SLICE_X203Y26        FDRE (Setup_fdre_C_CE)      -0.201    15.440    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  7.105    

Slack (MET) :             7.105ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.577ns (21.877%)  route 2.060ns (78.123%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.705     5.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X200Y26        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y26        FDRE (Prop_fdre_C_Q)         0.259     5.956 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          1.004     6.960    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/reset_time_out_reg_n_0
    SLICE_X202Y26        LUT3 (Prop_lut3_I1_O)        0.043     7.003 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[3]_i_12__0/O
                         net (fo=1, routed)           0.325     7.328    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[3]_i_12__0_n_0
    SLICE_X203Y24        LUT6 (Prop_lut6_I0_O)        0.043     7.371 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.371    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[3]_i_8__0_n_0
    SLICE_X203Y24        MUXF7 (Prop_muxf7_I1_O)      0.108     7.479 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3__0/O
                         net (fo=1, routed)           0.444     7.923    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X203Y25        LUT6 (Prop_lut6_I3_O)        0.124     8.047 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.288     8.335    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock_n_1
    SLICE_X203Y26        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.569    15.010    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X203Y26        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.666    15.676    
                         clock uncertainty           -0.035    15.641    
    SLICE_X203Y26        FDRE (Setup_fdre_C_CE)      -0.201    15.440    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  7.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.385%)  route 0.074ns (36.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.733     2.781    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X197Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y20        FDRE (Prop_fdre_C_Q)         0.100     2.881 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_out_2ms_reg/Q
                         net (fo=4, routed)           0.074     2.955    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_out_2ms_reg_n_0
    SLICE_X196Y20        LUT6 (Prop_lut6_I3_O)        0.028     2.983 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.983    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[0]_i_1_n_0
    SLICE_X196Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.974     3.463    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X196Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism             -0.671     2.792    
    SLICE_X196Y20        FDRE (Hold_fdre_C_D)         0.087     2.879    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.739     2.787    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X205Y14        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y14        FDRE (Prop_fdre_C_Q)         0.100     2.887 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.942    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync1
    SLICE_X205Y14        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.980     3.469    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X205Y14        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.682     2.787    
    SLICE_X205Y14        FDRE (Hold_fdre_C_D)         0.047     2.834    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.738     2.786    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y16        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y16        FDRE (Prop_fdre_C_Q)         0.100     2.886 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.941    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync1
    SLICE_X205Y16        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.978     3.467    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y16        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.681     2.786    
    SLICE_X205Y16        FDRE (Hold_fdre_C_D)         0.047     2.833    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.735     2.783    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y19        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y19        FDRE (Prop_fdre_C_Q)         0.100     2.883 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.938    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync1
    SLICE_X205Y19        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.975     3.464    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y19        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/C
                         clock pessimism             -0.681     2.783    
    SLICE_X205Y19        FDRE (Hold_fdre_C_D)         0.047     2.830    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.731     2.779    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y23        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y23        FDRE (Prop_fdre_C_Q)         0.100     2.879 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.934    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync1
    SLICE_X205Y23        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.970     3.459    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y23        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.680     2.779    
    SLICE_X205Y23        FDRE (Hold_fdre_C_D)         0.047     2.826    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.735     2.783    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X199Y18        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y18        FDRE (Prop_fdre_C_Q)         0.100     2.883 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.938    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync1
    SLICE_X199Y18        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.976     3.465    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X199Y18        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.682     2.783    
    SLICE_X199Y18        FDRE (Hold_fdre_C_D)         0.047     2.830    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.732     2.780    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X199Y21        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y21        FDRE (Prop_fdre_C_Q)         0.100     2.880 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.935    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X199Y21        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.973     3.462    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X199Y21        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.682     2.780    
    SLICE_X199Y21        FDRE (Hold_fdre_C_D)         0.047     2.827    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.738     2.786    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X203Y35        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y35        FDRE (Prop_fdre_C_Q)         0.100     2.886 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.941    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X203Y35        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.980     3.469    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X203Y35        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.683     2.786    
    SLICE_X203Y35        FDRE (Hold_fdre_C_D)         0.047     2.833    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.738     2.786    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X201Y35        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y35        FDRE (Prop_fdre_C_Q)         0.100     2.886 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.941    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X201Y35        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.980     3.469    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X201Y35        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.683     2.786    
    SLICE_X201Y35        FDRE (Hold_fdre_C_D)         0.047     2.833    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.737     2.785    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X199Y33        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y33        FDRE (Prop_fdre_C_Q)         0.100     2.885 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.940    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X199Y33        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.978     3.467    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X199Y33        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.682     2.785    
    SLICE_X199Y33        FDRE (Hold_fdre_C_D)         0.047     2.832    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_in }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y0   gtx3g_exdes_i/gtx3g_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                       n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0       sysclk_in_IBUF_BUFG_collapsed_inst/I
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X201Y15       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X201Y15       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg3/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X201Y15       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X188Y22       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X188Y22       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[3]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X197Y27       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/mmcm_lock_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X198Y7        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X198Y7        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X198Y7        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X205Y14       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X205Y14       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X205Y14       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X196Y14       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X196Y14       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X196Y14       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X203Y35       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X195Y16       gtx3g_exdes_i/gtx3g_support_i/common_reset_i/init_wait_done_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X195Y16       gtx3g_exdes_i/gtx3g_support_i/common_reset_i/state_reg/C
High Pulse Width  Fast    FDCE/C                       n/a            0.350         5.000       4.650      SLICE_X197Y19       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/init_wait_done_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X203Y30       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X203Y30       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X203Y30       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X203Y31       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X203Y31       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X203Y31       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X203Y31       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.352ns (16.619%)  route 1.766ns (83.381%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.219ns = ( 9.886 - 6.667 ) 
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.710     3.440    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X201Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y20        FDRE (Prop_fdre_C_Q)         0.223     3.663 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.474     4.137    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X200Y20        LUT4 (Prop_lut4_I2_O)        0.043     4.180 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.455     4.635    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X200Y18        LUT4 (Prop_lut4_I2_O)        0.043     4.678 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.335     5.013    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X200Y17        LUT2 (Prop_lut2_I0_O)        0.043     5.056 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.502     5.558    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X201Y21        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.571     9.886    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X201Y21        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.197    10.083    
                         clock uncertainty           -0.035    10.048    
    SLICE_X201Y21        FDRE (Setup_fdre_C_CE)      -0.201     9.847    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.445ns (21.267%)  route 1.647ns (78.733%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.705     3.435    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X198Y23        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y23        FDRE (Prop_fdre_C_Q)         0.236     3.671 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/Q
                         net (fo=3, routed)           0.704     4.375    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/D[5]
    SLICE_X197Y23        LUT6 (Prop_lut6_I1_O)        0.123     4.498 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_6/O
                         net (fo=1, routed)           0.354     4.852    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_6_n_0
    SLICE_X196Y23        LUT4 (Prop_lut4_I3_O)        0.043     4.895 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_2/O
                         net (fo=3, routed)           0.263     5.158    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_2_n_0
    SLICE_X196Y23        LUT2 (Prop_lut2_I0_O)        0.043     5.201 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_1/O
                         net (fo=16, routed)          0.326     5.527    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_0
    SLICE_X197Y25        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.568     9.883    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X197Y25        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[14]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X197Y25        FDRE (Setup_fdre_C_CE)      -0.201     9.819    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[14]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.445ns (21.267%)  route 1.647ns (78.733%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.705     3.435    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X198Y23        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y23        FDRE (Prop_fdre_C_Q)         0.236     3.671 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/Q
                         net (fo=3, routed)           0.704     4.375    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/D[5]
    SLICE_X197Y23        LUT6 (Prop_lut6_I1_O)        0.123     4.498 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_6/O
                         net (fo=1, routed)           0.354     4.852    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_6_n_0
    SLICE_X196Y23        LUT4 (Prop_lut4_I3_O)        0.043     4.895 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_2/O
                         net (fo=3, routed)           0.263     5.158    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_2_n_0
    SLICE_X196Y23        LUT2 (Prop_lut2_I0_O)        0.043     5.201 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_1/O
                         net (fo=16, routed)          0.326     5.527    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_0
    SLICE_X197Y25        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.568     9.883    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X197Y25        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[15]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X197Y25        FDRE (Setup_fdre_C_CE)      -0.201     9.819    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.445ns (21.267%)  route 1.647ns (78.733%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.705     3.435    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X198Y23        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y23        FDRE (Prop_fdre_C_Q)         0.236     3.671 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/Q
                         net (fo=3, routed)           0.704     4.375    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/D[5]
    SLICE_X197Y23        LUT6 (Prop_lut6_I1_O)        0.123     4.498 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_6/O
                         net (fo=1, routed)           0.354     4.852    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_6_n_0
    SLICE_X196Y23        LUT4 (Prop_lut4_I3_O)        0.043     4.895 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_2/O
                         net (fo=3, routed)           0.263     5.158    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_2_n_0
    SLICE_X196Y23        LUT2 (Prop_lut2_I0_O)        0.043     5.201 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_1/O
                         net (fo=16, routed)          0.326     5.527    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_0
    SLICE_X197Y25        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.568     9.883    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X197Y25        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[8]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X197Y25        FDRE (Setup_fdre_C_CE)      -0.201     9.819    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.445ns (21.267%)  route 1.647ns (78.733%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.705     3.435    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X198Y23        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y23        FDRE (Prop_fdre_C_Q)         0.236     3.671 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/Q
                         net (fo=3, routed)           0.704     4.375    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/D[5]
    SLICE_X197Y23        LUT6 (Prop_lut6_I1_O)        0.123     4.498 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_6/O
                         net (fo=1, routed)           0.354     4.852    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_6_n_0
    SLICE_X196Y23        LUT4 (Prop_lut4_I3_O)        0.043     4.895 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_2/O
                         net (fo=3, routed)           0.263     5.158    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_2_n_0
    SLICE_X196Y23        LUT2 (Prop_lut2_I0_O)        0.043     5.201 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_1/O
                         net (fo=16, routed)          0.326     5.527    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_0
    SLICE_X197Y25        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.568     9.883    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X197Y25        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[9]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X197Y25        FDRE (Setup_fdre_C_CE)      -0.201     9.819    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.352ns (16.769%)  route 1.747ns (83.231%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 9.889 - 6.667 ) 
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.710     3.440    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X201Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y20        FDRE (Prop_fdre_C_Q)         0.223     3.663 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.474     4.137    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X200Y20        LUT4 (Prop_lut4_I2_O)        0.043     4.180 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.455     4.635    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X200Y18        LUT4 (Prop_lut4_I2_O)        0.043     4.678 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.335     5.013    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X200Y17        LUT2 (Prop_lut2_I0_O)        0.043     5.056 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.483     5.539    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X201Y19        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.574     9.889    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X201Y19        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.197    10.086    
                         clock uncertainty           -0.035    10.051    
    SLICE_X201Y19        FDRE (Setup_fdre_C_CE)      -0.201     9.850    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.352ns (16.769%)  route 1.747ns (83.231%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 9.889 - 6.667 ) 
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.710     3.440    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X201Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y20        FDRE (Prop_fdre_C_Q)         0.223     3.663 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.474     4.137    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X200Y20        LUT4 (Prop_lut4_I2_O)        0.043     4.180 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.455     4.635    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X200Y18        LUT4 (Prop_lut4_I2_O)        0.043     4.678 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.335     5.013    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X200Y17        LUT2 (Prop_lut2_I0_O)        0.043     5.056 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.483     5.539    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X201Y19        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.574     9.889    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X201Y19        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.197    10.086    
                         clock uncertainty           -0.035    10.051    
    SLICE_X201Y19        FDRE (Setup_fdre_C_CE)      -0.201     9.850    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.352ns (16.769%)  route 1.747ns (83.231%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 9.889 - 6.667 ) 
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.710     3.440    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X201Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y20        FDRE (Prop_fdre_C_Q)         0.223     3.663 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.474     4.137    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X200Y20        LUT4 (Prop_lut4_I2_O)        0.043     4.180 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.455     4.635    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X200Y18        LUT4 (Prop_lut4_I2_O)        0.043     4.678 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.335     5.013    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X200Y17        LUT2 (Prop_lut2_I0_O)        0.043     5.056 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.483     5.539    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X201Y19        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.574     9.889    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X201Y19        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.197    10.086    
                         clock uncertainty           -0.035    10.051    
    SLICE_X201Y19        FDRE (Setup_fdre_C_CE)      -0.201     9.850    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.352ns (16.769%)  route 1.747ns (83.231%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 9.889 - 6.667 ) 
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.710     3.440    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X201Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y20        FDRE (Prop_fdre_C_Q)         0.223     3.663 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.474     4.137    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X200Y20        LUT4 (Prop_lut4_I2_O)        0.043     4.180 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.455     4.635    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X200Y18        LUT4 (Prop_lut4_I2_O)        0.043     4.678 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.335     5.013    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X200Y17        LUT2 (Prop_lut2_I0_O)        0.043     5.056 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.483     5.539    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X201Y19        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.574     9.889    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X201Y19        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.197    10.086    
                         clock uncertainty           -0.035    10.051    
    SLICE_X201Y19        FDRE (Setup_fdre_C_CE)      -0.201     9.850    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.445ns (21.289%)  route 1.645ns (78.711%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.705     3.435    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X198Y23        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y23        FDRE (Prop_fdre_C_Q)         0.236     3.671 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r_track_reg[5]/Q
                         net (fo=3, routed)           0.704     4.375    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/D[5]
    SLICE_X197Y23        LUT6 (Prop_lut6_I1_O)        0.123     4.498 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_6/O
                         net (fo=1, routed)           0.354     4.852    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_6_n_0
    SLICE_X196Y23        LUT4 (Prop_lut4_I3_O)        0.043     4.895 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_2/O
                         net (fo=3, routed)           0.263     5.158    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_2_n_0
    SLICE_X196Y23        LUT2 (Prop_lut2_I0_O)        0.043     5.201 r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1[15]_i_1/O
                         net (fo=16, routed)          0.324     5.525    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_0
    SLICE_X196Y25        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.568     9.883    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X196Y25        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[12]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X196Y25        FDRE (Setup_fdre_C_CE)      -0.178     9.842    gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  4.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_frame_check/rx_data_r3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.899%)  route 0.113ns (53.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.741     1.528    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X204Y38        FDRE                                         r  gtx3g_exdes_i/gt1_frame_check/rx_data_r3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y38        FDRE (Prop_fdre_C_Q)         0.100     1.628 r  gtx3g_exdes_i/gt1_frame_check/rx_data_r3_reg[5]/Q
                         net (fo=2, routed)           0.113     1.741    gtx3g_exdes_i/gt1_frame_check/rx_data_r3[5]
    SLICE_X202Y39        SRL16E                                       r  gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.983     1.817    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X202Y39        SRL16E                                       r  gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.255     1.562    
    SLICE_X202Y39        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.661    gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_frame_check/rx_data_r3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.957%)  route 0.113ns (53.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.742     1.529    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X204Y40        FDRE                                         r  gtx3g_exdes_i/gt1_frame_check/rx_data_r3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y40        FDRE (Prop_fdre_C_Q)         0.100     1.629 r  gtx3g_exdes_i/gt1_frame_check/rx_data_r3_reg[0]/Q
                         net (fo=2, routed)           0.113     1.742    gtx3g_exdes_i/gt1_frame_check/rx_data_r3[0]
    SLICE_X202Y39        SRL16E                                       r  gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.983     1.817    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X202Y39        SRL16E                                       r  gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.255     1.562    
    SLICE_X202Y39        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.654    gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_frame_check/start_of_packet_detected_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_frame_check/begin_r_reg/D
                            (rising edge-triggered cell FDSE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.180%)  route 0.065ns (33.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.740     1.527    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X203Y38        FDRE                                         r  gtx3g_exdes_i/gt1_frame_check/start_of_packet_detected_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y38        FDRE (Prop_fdre_C_Q)         0.100     1.627 f  gtx3g_exdes_i/gt1_frame_check/start_of_packet_detected_r_reg/Q
                         net (fo=2, routed)           0.065     1.692    gtx3g_exdes_i/gt1_frame_check/start_of_packet_detected_r
    SLICE_X202Y38        LUT3 (Prop_lut3_I1_O)        0.028     1.720 r  gtx3g_exdes_i/gt1_frame_check/begin_r_i_1__0/O
                         net (fo=1, routed)           0.000     1.720    gtx3g_exdes_i/gt1_frame_check/next_begin_c
    SLICE_X202Y38        FDSE                                         r  gtx3g_exdes_i/gt1_frame_check/begin_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.983     1.817    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X202Y38        FDSE                                         r  gtx3g_exdes_i/gt1_frame_check/begin_r_reg/C
                         clock pessimism             -0.279     1.538    
    SLICE_X202Y38        FDSE (Hold_fdse_C_D)         0.087     1.625    gtx3g_exdes_i/gt1_frame_check/begin_r_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.884%)  route 0.114ns (49.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.731     1.518    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X200Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y22        FDRE (Prop_fdre_C_Q)         0.118     1.636 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[6]/Q
                         net (fo=2, routed)           0.114     1.750    gtx3g_exdes_i/gt0_frame_check/rx_data_r3[6]
    SLICE_X198Y22        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.972     1.806    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X198Y22        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.255     1.551    
    SLICE_X198Y22        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.645    gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r3_reg/D
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.739     1.526    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y37        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y37        FDCE (Prop_fdce_C_Q)         0.100     1.626 r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/Q
                         net (fo=1, routed)           0.055     1.681    gtx3g_exdes_i/gt1_rxresetdone_r2
    SLICE_X203Y37        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.981     1.815    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y37        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/C
                         clock pessimism             -0.289     1.526    
    SLICE_X203Y37        FDCE (Hold_fdce_C_D)         0.047     1.573    gtx3g_exdes_i/gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.730     1.517    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/gt1_txusrclk_in
    SLICE_X205Y25        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y25        FDRE (Prop_fdre_C_Q)         0.100     1.617 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.672    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X205Y25        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.969     1.803    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/gt1_txusrclk_in
    SLICE_X205Y25        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.286     1.517    
    SLICE_X205Y25        FDRE (Hold_fdre_C_D)         0.047     1.564    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.218%)  route 0.056ns (35.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.738     1.525    gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X205Y33        FDRE                                         r  gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y33        FDRE (Prop_fdre_C_Q)         0.100     1.625 r  gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/data_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.681    gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1_n_10
    SLICE_X204Y33        FDRE                                         r  gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.978     1.812    gtx3g_exdes_i/gt1_frame_gen/GT1_RXUSRCLK2_OUT
    SLICE_X204Y33        FDRE                                         r  gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[22]/C
                         clock pessimism             -0.276     1.536    
    SLICE_X204Y33        FDRE (Hold_fdre_C_D)         0.033     1.569    gtx3g_exdes_i/gt1_frame_gen/TX_DATA_OUT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.734     1.521    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/gt1_txusrclk_in
    SLICE_X204Y29        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y29        FDRE (Prop_fdre_C_Q)         0.100     1.621 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     1.681    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X204Y29        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.974     1.808    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/gt1_txusrclk_in
    SLICE_X204Y29        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.287     1.521    
    SLICE_X204Y29        FDRE (Hold_fdre_C_D)         0.047     1.568    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/prbs_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.163%)  route 0.108ns (45.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.739     1.526    gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X205Y34        FDRE                                         r  gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/prbs_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y34        FDRE (Prop_fdre_C_Q)         0.100     1.626 r  gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/prbs_reg_reg[12]/Q
                         net (fo=2, routed)           0.108     1.734    gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/prbs_reg_reg_n_0_[12]
    SLICE_X202Y34        LUT5 (Prop_lut5_I0_O)        0.028     1.762 r  gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/data_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.762    gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/data_reg[12]_i_1__0_n_0
    SLICE_X202Y34        FDRE                                         r  gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.979     1.813    gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X202Y34        FDRE                                         r  gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/data_reg_reg[12]/C
                         clock pessimism             -0.255     1.558    
    SLICE_X202Y34        FDRE (Hold_fdre_C_D)         0.087     1.645    gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[4]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.192%)  route 0.155ns (60.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.731     1.518    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y22        FDRE (Prop_fdre_C_Q)         0.100     1.618 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[4]/Q
                         net (fo=2, routed)           0.155     1.773    gtx3g_exdes_i/gt0_frame_check/rx_data_r3[4]
    SLICE_X198Y22        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[4]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.972     1.806    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X198Y22        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[4]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.255     1.551    
    SLICE_X198Y22        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.653    gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[4]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         6.667       4.243      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         6.667       5.259      BUFGCTRL_X0Y1       gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/I
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[10]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[11]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[12]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[13]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[14]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[15]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[1]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[2]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[3]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[10]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[11]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[12]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[13]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[14]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[15]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[1]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[2]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y22       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[3]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  refclk_p_in
  To Clock:  refclk_p_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk_p_in
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { refclk_p_in }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK1  n/a            1.493         6.667       5.174      GTXE2_COMMON_X0Y0  gtx3g_exdes_i/gtx3g_support_i/common0_i/gtxe2_common_i/GTREFCLK1
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         6.667       5.259      IBUFDS_GTE2_X0Y6   gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/I



---------------------------------------------------------------------------------------------------
From Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/sm_link_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_succeeded_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.327ns  (logic 0.345ns (7.973%)  route 3.982ns (92.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 6634.786 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.432ns = ( 6630.430 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.702  6630.430    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y24        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/sm_link_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y24        FDRE (Prop_fdre_C_Q)         0.259  6630.688 r  gtx3g_exdes_i/gt0_frame_check/sm_link_reg/Q
                         net (fo=12, routed)          1.241  6631.929    gtx3g_exdes_i/gt0_frame_check/gt0_track_data_i
    SLICE_X202Y37        LUT2 (Prop_lut2_I0_O)        0.043  6631.972 r  gtx3g_exdes_i/gt0_frame_check/track_data_i_OBUF_inst_i_1/O
                         net (fo=3, routed)           2.742  6634.714    gtx3g_exdes_i/gt0_frame_check/track_data_i_OBUF
    SLICE_X60Y59         LUT6 (Prop_lut6_I1_O)        0.043  6634.757 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_1/O
                         net (fo=1, routed)           0.000  6634.757    gtx3g_exdes_i_n_3
    SLICE_X60Y59         FDRE                                         r  test_succeeded_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.345  6634.786    xlnx_opt_
    SLICE_X60Y59         FDRE                                         r  test_succeeded_reg/C
                         clock pessimism              0.000  6634.786    
                         clock uncertainty           -0.035  6634.751    
    SLICE_X60Y59         FDRE (Setup_fdre_C_D)        0.064  6634.815    test_succeeded_reg
  -------------------------------------------------------------------
                         required time                       6634.815    
                         arrival time                       -6634.757    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/sm_link_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_failed_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.268ns  (logic 0.345ns (8.084%)  route 3.923ns (91.916%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 6634.786 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.432ns = ( 6630.430 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.702  6630.430    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y24        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/sm_link_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y24        FDRE (Prop_fdre_C_Q)         0.259  6630.688 f  gtx3g_exdes_i/gt0_frame_check/sm_link_reg/Q
                         net (fo=12, routed)          1.241  6631.929    gtx3g_exdes_i/gt0_frame_check/gt0_track_data_i
    SLICE_X202Y37        LUT2 (Prop_lut2_I0_O)        0.043  6631.972 f  gtx3g_exdes_i/gt0_frame_check/track_data_i_OBUF_inst_i_1/O
                         net (fo=3, routed)           2.682  6634.654    gtx3g_exdes_i/gt0_frame_check/track_data_i_OBUF
    SLICE_X61Y59         LUT6 (Prop_lut6_I1_O)        0.043  6634.697 r  gtx3g_exdes_i/gt0_frame_check/test_failed_i_1/O
                         net (fo=1, routed)           0.000  6634.697    gtx3g_exdes_i_n_4
    SLICE_X61Y59         FDRE                                         r  test_failed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.345  6634.786    xlnx_opt_
    SLICE_X61Y59         FDRE                                         r  test_failed_reg/C
                         clock pessimism              0.000  6634.786    
                         clock uncertainty           -0.035  6634.751    
    SLICE_X61Y59         FDRE (Setup_fdre_C_D)        0.034  6634.785    test_failed_reg
  -------------------------------------------------------------------
                         required time                       6634.785    
                         arrival time                       -6634.697    
  -------------------------------------------------------------------
                         slack                                  0.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_frame_check/sm_link_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_failed_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.156ns (7.004%)  route 2.071ns (92.996%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.740     1.527    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X203Y38        FDRE                                         r  gtx3g_exdes_i/gt1_frame_check/sm_link_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y38        FDRE (Prop_fdre_C_Q)         0.100     1.627 f  gtx3g_exdes_i/gt1_frame_check/sm_link_reg/Q
                         net (fo=12, routed)          0.629     2.256    gtx3g_exdes_i/gt0_frame_check/gt1_track_data_i
    SLICE_X202Y37        LUT2 (Prop_lut2_I1_O)        0.028     2.284 f  gtx3g_exdes_i/gt0_frame_check/track_data_i_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.442     3.726    gtx3g_exdes_i/gt0_frame_check/track_data_i_OBUF
    SLICE_X61Y59         LUT6 (Prop_lut6_I1_O)        0.028     3.754 r  gtx3g_exdes_i/gt0_frame_check/test_failed_i_1/O
                         net (fo=1, routed)           0.000     3.754    gtx3g_exdes_i_n_4
    SLICE_X61Y59         FDRE                                         r  test_failed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.868     3.357    xlnx_opt_
    SLICE_X61Y59         FDRE                                         r  test_failed_reg/C
                         clock pessimism              0.000     3.357    
                         clock uncertainty            0.035     3.392    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.060     3.452    test_failed_reg
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_frame_check/sm_link_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_succeeded_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.156ns (6.861%)  route 2.118ns (93.139%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.740     1.527    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X203Y38        FDRE                                         r  gtx3g_exdes_i/gt1_frame_check/sm_link_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y38        FDRE (Prop_fdre_C_Q)         0.100     1.627 r  gtx3g_exdes_i/gt1_frame_check/sm_link_reg/Q
                         net (fo=12, routed)          0.629     2.256    gtx3g_exdes_i/gt0_frame_check/gt1_track_data_i
    SLICE_X202Y37        LUT2 (Prop_lut2_I1_O)        0.028     2.284 r  gtx3g_exdes_i/gt0_frame_check/track_data_i_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.489     3.773    gtx3g_exdes_i/gt0_frame_check/track_data_i_OBUF
    SLICE_X60Y59         LUT6 (Prop_lut6_I1_O)        0.028     3.801 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_1/O
                         net (fo=1, routed)           0.000     3.801    gtx3g_exdes_i_n_3
    SLICE_X60Y59         FDRE                                         r  test_succeeded_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.868     3.357    xlnx_opt_
    SLICE_X60Y59         FDRE                                         r  test_succeeded_reg/C
                         clock pessimism              0.000     3.357    
                         clock uncertainty            0.035     3.392    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.087     3.479    test_succeeded_reg
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.801    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        8.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.062ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[0]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.259ns (14.769%)  route 1.495ns (85.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.551     5.543    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.259     5.802 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          1.495     7.297    sysrst
    SLICE_X6Y62          FDCE                                         f  char_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.468    14.909    xlnx_opt_
    SLICE_X6Y62          FDCE                                         r  char_reg[0]/C
                         clock pessimism              0.639    15.548    
                         clock uncertainty           -0.035    15.513    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.154    15.359    char_reg[0]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  8.062    

Slack (MET) :             8.062ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[6]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.259ns (14.769%)  route 1.495ns (85.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.551     5.543    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.259     5.802 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          1.495     7.297    sysrst
    SLICE_X6Y62          FDCE                                         f  char_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.468    14.909    xlnx_opt_
    SLICE_X6Y62          FDCE                                         r  char_reg[6]/C
                         clock pessimism              0.639    15.548    
                         clock uncertainty           -0.035    15.513    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.154    15.359    char_reg[6]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  8.062    

Slack (MET) :             8.113ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[4]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.259ns (15.512%)  route 1.411ns (84.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.551     5.543    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.259     5.802 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          1.411     7.213    sysrst
    SLICE_X6Y61          FDCE                                         f  char_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.468    14.909    xlnx_opt_
    SLICE_X6Y61          FDCE                                         r  char_reg[4]/C
                         clock pessimism              0.639    15.548    
                         clock uncertainty           -0.035    15.513    
    SLICE_X6Y61          FDCE (Recov_fdce_C_CLR)     -0.187    15.326    char_reg[4]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  8.113    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[1]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.259ns (15.512%)  route 1.411ns (84.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.551     5.543    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.259     5.802 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          1.411     7.213    sysrst
    SLICE_X6Y61          FDCE                                         f  char_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.468    14.909    xlnx_opt_
    SLICE_X6Y61          FDCE                                         r  char_reg[1]/C
                         clock pessimism              0.639    15.548    
                         clock uncertainty           -0.035    15.513    
    SLICE_X6Y61          FDCE (Recov_fdce_C_CLR)     -0.154    15.359    char_reg[1]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[3]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.259ns (15.512%)  route 1.411ns (84.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.551     5.543    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.259     5.802 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          1.411     7.213    sysrst
    SLICE_X6Y61          FDCE                                         f  char_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.468    14.909    xlnx_opt_
    SLICE_X6Y61          FDCE                                         r  char_reg[3]/C
                         clock pessimism              0.639    15.548    
                         clock uncertainty           -0.035    15.513    
    SLICE_X6Y61          FDCE (Recov_fdce_C_CLR)     -0.154    15.359    char_reg[3]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[6]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.259ns (16.912%)  route 1.272ns (83.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.551     5.543    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.259     5.802 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          1.272     7.074    simple_uart_inst_1/AR[0]
    SLICE_X0Y61          FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.470    14.911    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[6]/C
                         clock pessimism              0.639    15.550    
                         clock uncertainty           -0.035    15.515    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.154    15.361    simple_uart_inst_1/cnt_clk_100m_reg[6]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[7]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.259ns (16.912%)  route 1.272ns (83.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.551     5.543    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.259     5.802 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          1.272     7.074    simple_uart_inst_1/AR[0]
    SLICE_X0Y61          FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.470    14.911    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[7]/C
                         clock pessimism              0.639    15.550    
                         clock uncertainty           -0.035    15.515    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.154    15.361    simple_uart_inst_1/cnt_clk_100m_reg[7]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[2]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.259ns (18.865%)  route 1.114ns (81.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.551     5.543    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.259     5.802 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          1.114     6.916    sysrst
    SLICE_X5Y61          FDCE                                         f  char_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.468    14.909    xlnx_opt_
    SLICE_X5Y61          FDCE                                         r  char_reg[2]/C
                         clock pessimism              0.639    15.548    
                         clock uncertainty           -0.035    15.513    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.212    15.301    char_reg[2]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[5]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.259ns (18.865%)  route 1.114ns (81.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.551     5.543    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.259     5.802 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          1.114     6.916    sysrst
    SLICE_X5Y61          FDCE                                         f  char_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.468    14.909    xlnx_opt_
    SLICE_X5Y61          FDCE                                         r  char_reg[5]/C
                         clock pessimism              0.639    15.548    
                         clock uncertainty           -0.035    15.513    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.212    15.301    char_reg[5]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.443ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvalid_reg/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.259ns (18.865%)  route 1.114ns (81.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.551     5.543    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.259     5.802 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          1.114     6.916    sysrst
    SLICE_X4Y61          FDCE                                         f  wvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         1.468    14.909    xlnx_opt_
    SLICE_X4Y61          FDCE                                         r  wvalid_reg/C
                         clock pessimism              0.639    15.548    
                         clock uncertainty           -0.035    15.513    
    SLICE_X4Y61          FDCE (Recov_fdce_C_CLR)     -0.154    15.359    wvalid_reg
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  8.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/num_char_reg[1]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.774%)  route 0.186ns (61.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.690     2.738    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.118     2.856 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          0.186     3.042    simple_uart_inst_1/AR[0]
    SLICE_X8Y62          FDCE                                         f  simple_uart_inst_1/num_char_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.913     3.402    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  simple_uart_inst_1/num_char_reg[1]/C
                         clock pessimism             -0.650     2.752    
    SLICE_X8Y62          FDCE (Remov_fdce_C_CLR)     -0.050     2.702    simple_uart_inst_1/num_char_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/num_char_reg[2]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.774%)  route 0.186ns (61.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.690     2.738    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.118     2.856 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          0.186     3.042    simple_uart_inst_1/AR[0]
    SLICE_X8Y62          FDCE                                         f  simple_uart_inst_1/num_char_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.913     3.402    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  simple_uart_inst_1/num_char_reg[2]/C
                         clock pessimism             -0.650     2.752    
    SLICE_X8Y62          FDCE (Remov_fdce_C_CLR)     -0.050     2.702    simple_uart_inst_1/num_char_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/num_char_reg[3]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.774%)  route 0.186ns (61.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.690     2.738    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.118     2.856 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          0.186     3.042    simple_uart_inst_1/AR[0]
    SLICE_X8Y62          FDCE                                         f  simple_uart_inst_1/num_char_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.913     3.402    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  simple_uart_inst_1/num_char_reg[3]/C
                         clock pessimism             -0.650     2.752    
    SLICE_X8Y62          FDCE (Remov_fdce_C_CLR)     -0.050     2.702    simple_uart_inst_1/num_char_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/num_char_reg[7]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.774%)  route 0.186ns (61.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.690     2.738    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.118     2.856 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          0.186     3.042    simple_uart_inst_1/AR[0]
    SLICE_X8Y62          FDCE                                         f  simple_uart_inst_1/num_char_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.913     3.402    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  simple_uart_inst_1/num_char_reg[7]/C
                         clock pessimism             -0.650     2.752    
    SLICE_X8Y62          FDCE (Remov_fdce_C_CLR)     -0.050     2.702    simple_uart_inst_1/num_char_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/num_char_reg[0]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.774%)  route 0.186ns (61.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.690     2.738    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.118     2.856 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          0.186     3.042    simple_uart_inst_1/AR[0]
    SLICE_X9Y62          FDCE                                         f  simple_uart_inst_1/num_char_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.913     3.402    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X9Y62          FDCE                                         r  simple_uart_inst_1/num_char_reg[0]/C
                         clock pessimism             -0.650     2.752    
    SLICE_X9Y62          FDCE (Remov_fdce_C_CLR)     -0.069     2.683    simple_uart_inst_1/num_char_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/num_char_reg[4]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.774%)  route 0.186ns (61.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.690     2.738    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.118     2.856 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          0.186     3.042    simple_uart_inst_1/AR[0]
    SLICE_X9Y62          FDCE                                         f  simple_uart_inst_1/num_char_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.913     3.402    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X9Y62          FDCE                                         r  simple_uart_inst_1/num_char_reg[4]/C
                         clock pessimism             -0.650     2.752    
    SLICE_X9Y62          FDCE (Remov_fdce_C_CLR)     -0.069     2.683    simple_uart_inst_1/num_char_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/num_char_reg[5]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.774%)  route 0.186ns (61.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.690     2.738    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.118     2.856 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          0.186     3.042    simple_uart_inst_1/AR[0]
    SLICE_X9Y62          FDCE                                         f  simple_uart_inst_1/num_char_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.913     3.402    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X9Y62          FDCE                                         r  simple_uart_inst_1/num_char_reg[5]/C
                         clock pessimism             -0.650     2.752    
    SLICE_X9Y62          FDCE (Remov_fdce_C_CLR)     -0.069     2.683    simple_uart_inst_1/num_char_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/num_char_reg[6]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.774%)  route 0.186ns (61.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.690     2.738    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.118     2.856 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          0.186     3.042    simple_uart_inst_1/AR[0]
    SLICE_X9Y62          FDCE                                         f  simple_uart_inst_1/num_char_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.913     3.402    simple_uart_inst_1/sysclk_in_IBUF_BUFG
    SLICE_X9Y62          FDCE                                         r  simple_uart_inst_1/num_char_reg[6]/C
                         clock pessimism             -0.650     2.752    
    SLICE_X9Y62          FDCE (Remov_fdce_C_CLR)     -0.069     2.683    simple_uart_inst_1/num_char_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_char_reg[2]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.118ns (30.159%)  route 0.273ns (69.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.690     2.738    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.118     2.856 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          0.273     3.129    sysrst
    SLICE_X4Y62          FDCE                                         f  cnt_char_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.944     3.433    xlnx_opt_
    SLICE_X4Y62          FDCE                                         r  cnt_char_reg[2]/C
                         clock pessimism             -0.629     2.804    
    SLICE_X4Y62          FDCE (Remov_fdce_C_CLR)     -0.050     2.754    cnt_char_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_char_reg[3]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.118ns (30.159%)  route 0.273ns (69.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.690     2.738    rst_generator_inst_0/sysclk_in_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.118     2.856 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=99, routed)          0.273     3.129    sysrst
    SLICE_X4Y62          FDCE                                         f  cnt_char_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=748, routed)         0.944     3.433    xlnx_opt_
    SLICE_X4Y62          FDCE                                         r  cnt_char_reg[3]/C
                         clock pessimism             -0.629     2.804    
    SLICE_X4Y62          FDCE (Remov_fdce_C_CLR)     -0.050     2.754    cnt_char_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.052ns (48.611%)  route 1.112ns (51.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 9.894 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.714     5.341    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X203Y36        LUT1 (Prop_lut1_I0_O)        0.043     5.384 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.398     5.782    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X203Y37        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.579     9.894    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y37        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
                         clock pessimism              0.172    10.066    
                         clock uncertainty           -0.035    10.031    
    SLICE_X203Y37        FDCE (Recov_fdce_C_CLR)     -0.212     9.819    gtx3g_exdes_i/gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.052ns (48.611%)  route 1.112ns (51.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 9.894 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.714     5.341    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X203Y36        LUT1 (Prop_lut1_I0_O)        0.043     5.384 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.398     5.782    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X203Y37        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.579     9.894    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y37        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/C
                         clock pessimism              0.172    10.066    
                         clock uncertainty           -0.035    10.031    
    SLICE_X203Y37        FDCE (Recov_fdce_C_CLR)     -0.212     9.819    gtx3g_exdes_i/gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.052ns (48.611%)  route 1.112ns (51.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 9.894 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.714     5.341    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X203Y36        LUT1 (Prop_lut1_I0_O)        0.043     5.384 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.398     5.782    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X203Y37        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.579     9.894    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y37        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r_reg/C
                         clock pessimism              0.172    10.066    
                         clock uncertainty           -0.035    10.031    
    SLICE_X203Y37        FDCE (Recov_fdce_C_CLR)     -0.212     9.819    gtx3g_exdes_i/gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 1.052ns (54.755%)  route 0.869ns (45.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 9.889 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.553     5.175    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X202Y19        LUT1 (Prop_lut1_I0_O)        0.043     5.218 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.317     5.535    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X202Y19        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.574     9.889    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X202Y19        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.172    10.061    
                         clock uncertainty           -0.035    10.026    
    SLICE_X202Y19        FDCE (Recov_fdce_C_CLR)     -0.187     9.839    gtx3g_exdes_i/gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 1.052ns (54.755%)  route 0.869ns (45.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 9.889 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.553     5.175    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X202Y19        LUT1 (Prop_lut1_I0_O)        0.043     5.218 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.317     5.535    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X202Y19        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.574     9.889    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X202Y19        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r_reg/C
                         clock pessimism              0.172    10.061    
                         clock uncertainty           -0.035    10.026    
    SLICE_X202Y19        FDCE (Recov_fdce_C_CLR)     -0.187     9.839    gtx3g_exdes_i/gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 1.052ns (54.755%)  route 0.869ns (45.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 9.889 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.553     5.175    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X202Y19        LUT1 (Prop_lut1_I0_O)        0.043     5.218 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.317     5.535    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X202Y19        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         1.574     9.889    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X202Y19        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.172    10.061    
                         clock uncertainty           -0.035    10.026    
    SLICE_X202Y19        FDCE (Recov_fdce_C_CLR)     -0.154     9.872    gtx3g_exdes_i/gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  4.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.631ns (60.079%)  route 0.419ns (39.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.907     1.694    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.297 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.277     2.574    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X202Y19        LUT1 (Prop_lut1_I0_O)        0.028     2.602 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.143     2.745    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X202Y19        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.975     1.809    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X202Y19        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/C
                         clock pessimism             -0.255     1.554    
    SLICE_X202Y19        FDCE (Remov_fdce_C_CLR)     -0.050     1.504    gtx3g_exdes_i/gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.631ns (60.079%)  route 0.419ns (39.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.907     1.694    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.297 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.277     2.574    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X202Y19        LUT1 (Prop_lut1_I0_O)        0.028     2.602 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.143     2.745    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X202Y19        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.975     1.809    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X202Y19        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.255     1.554    
    SLICE_X202Y19        FDCE (Remov_fdce_C_CLR)     -0.050     1.504    gtx3g_exdes_i/gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.631ns (60.079%)  route 0.419ns (39.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.907     1.694    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.297 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.277     2.574    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X202Y19        LUT1 (Prop_lut1_I0_O)        0.028     2.602 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.143     2.745    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X202Y19        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.975     1.809    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X202Y19        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r_reg/C
                         clock pessimism             -0.255     1.554    
    SLICE_X202Y19        FDCE (Remov_fdce_C_CLR)     -0.050     1.504    gtx3g_exdes_i/gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.631ns (53.424%)  route 0.550ns (46.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.910     1.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.300 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.364     2.665    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X203Y36        LUT1 (Prop_lut1_I0_O)        0.028     2.693 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.186     2.879    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X203Y37        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.981     1.815    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y37        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
                         clock pessimism             -0.255     1.560    
    SLICE_X203Y37        FDCE (Remov_fdce_C_CLR)     -0.069     1.491    gtx3g_exdes_i/gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.631ns (53.424%)  route 0.550ns (46.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.910     1.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.300 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.364     2.665    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X203Y36        LUT1 (Prop_lut1_I0_O)        0.028     2.693 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.186     2.879    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X203Y37        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.981     1.815    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y37        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/C
                         clock pessimism             -0.255     1.560    
    SLICE_X203Y37        FDCE (Remov_fdce_C_CLR)     -0.069     1.491    gtx3g_exdes_i/gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.631ns (53.424%)  route 0.550ns (46.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.910     1.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.300 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.364     2.665    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X203Y36        LUT1 (Prop_lut1_I0_O)        0.028     2.693 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.186     2.879    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X203Y37        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=559, routed)         0.981     1.815    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y37        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r_reg/C
                         clock pessimism             -0.255     1.560    
    SLICE_X203Y37        FDCE (Remov_fdce_C_CLR)     -0.069     1.491    gtx3g_exdes_i/gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  1.388    





