INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:59:35 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 buffer47/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer28/dataReg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 2.323ns (30.277%)  route 5.350ns (69.723%))
  Logic Levels:           23  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1683, unset)         0.508     0.508    buffer47/clk
    SLICE_X33Y78         FDRE                                         r  buffer47/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer47/outs_reg[1]/Q
                         net (fo=2, routed)           0.328     1.052    addi12/Q[1]
    SLICE_X37Y78         LUT2 (Prop_lut2_I1_O)        0.043     1.095 r  addi12/Memory[1][6]_i_20/O
                         net (fo=1, routed)           0.000     1.095    addi12/Memory[1][6]_i_20_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.352 r  addi12/Memory_reg[1][6]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.352    addi12/Memory_reg[1][6]_i_13_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.401 r  addi12/Memory_reg[1][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.401    addi12/Memory_reg[1][6]_i_12_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.450 r  addi12/Memory_reg[3][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     1.450    addi12/Memory_reg[3][0]_i_104_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.499 r  addi12/Memory_reg[3][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     1.499    addi12/Memory_reg[3][0]_i_103_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.548 r  addi12/Memory_reg[3][0]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.548    addi12/Memory_reg[3][0]_i_102_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.701 r  addi12/Memory_reg[3][0]_i_101/O[1]
                         net (fo=1, routed)           0.340     2.041    addi16/Memory_reg[3][0]_i_13_2[21]
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.119     2.160 r  addi16/Memory[3][0]_i_59/O
                         net (fo=1, routed)           0.000     2.160    addi16/Memory[3][0]_i_59_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.347 r  addi16/Memory_reg[3][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.347    addi16/Memory_reg[3][0]_i_19_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     2.454 r  addi16/Memory_reg[3][0]_i_15/O[2]
                         net (fo=3, routed)           0.397     2.851    cmpi4/Memory_reg[1][0]_i_2_0[26]
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.118     2.969 r  cmpi4/Memory[1][0]_i_5/O
                         net (fo=1, routed)           0.000     2.969    cmpi4/Memory[1][0]_i_5_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     3.246 r  cmpi4/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.586     3.832    buffer15/control/result[0]
    SLICE_X32Y70         LUT6 (Prop_lut6_I0_O)        0.122     3.954 f  buffer15/control/Head[0]_i_7/O
                         net (fo=4, routed)           0.312     4.266    buffer60/fifo/fullReg_reg_1
    SLICE_X30Y71         LUT6 (Prop_lut6_I2_O)        0.043     4.309 r  buffer60/fifo/fullReg_i_2__22/O
                         net (fo=3, routed)           0.264     4.573    fork27/control/generateBlocks[0].regblock/Head_reg[0]_1
    SLICE_X30Y74         LUT5 (Prop_lut5_I4_O)        0.043     4.616 f  fork27/control/generateBlocks[0].regblock/Head[0]_i_2__0/O
                         net (fo=5, routed)           0.347     4.963    fork27/control/generateBlocks[0].regblock/fullReg_reg
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.053     5.016 f  fork27/control/generateBlocks[0].regblock/transmitValue_i_3__27/O
                         net (fo=5, routed)           0.356     5.372    buffer39/control/i___2_i_1
    SLICE_X28Y75         LUT6 (Prop_lut6_I1_O)        0.131     5.503 f  buffer39/control/join_inputs/i___2_i_2/O
                         net (fo=1, routed)           0.264     5.767    fork26/control/generateBlocks[1].regblock/addi12_result_ready
    SLICE_X27Y75         LUT6 (Prop_lut6_I4_O)        0.043     5.810 f  fork26/control/generateBlocks[1].regblock/i___2_i_1/O
                         net (fo=11, routed)          0.268     6.077    fork16/control/generateBlocks[2].regblock/fullReg_i_16_0
    SLICE_X25Y78         LUT6 (Prop_lut6_I3_O)        0.043     6.120 r  fork16/control/generateBlocks[2].regblock/fullReg_i_18/O
                         net (fo=1, routed)           0.219     6.339    buffer39/control/fullReg_i_8__0
    SLICE_X24Y78         LUT6 (Prop_lut6_I3_O)        0.043     6.382 r  buffer39/control/fullReg_i_16/O
                         net (fo=1, routed)           0.526     6.909    fork15/control/generateBlocks[2].regblock/fullReg_i_3__25_3
    SLICE_X23Y69         LUT6 (Prop_lut6_I5_O)        0.043     6.952 r  fork15/control/generateBlocks[2].regblock/fullReg_i_8__0/O
                         net (fo=1, routed)           0.437     7.389    buffer39/control/outs_reg[0]_17
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043     7.432 f  buffer39/control/fullReg_i_3__25/O
                         net (fo=24, routed)          0.358     7.790    fork12/control/generateBlocks[0].regblock/transmitValue_reg_1
    SLICE_X17Y80         LUT6 (Prop_lut6_I3_O)        0.043     7.833 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.347     8.181    buffer28/E[0]
    SLICE_X16Y84         FDRE                                         r  buffer28/dataReg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=1683, unset)         0.483     9.183    buffer28/clk
    SLICE_X16Y84         FDRE                                         r  buffer28/dataReg_reg[20]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X16Y84         FDRE (Setup_fdre_C_CE)      -0.169     8.978    buffer28/dataReg_reg[20]
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  0.798    




