# 5-stage-pipelined-risc-processor
5 stage pipelined risc processor written using SystemC
