#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov 16 23:20:43 2023
# Process ID: 9324
# Current directory: E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7632 E:\Xilinx\FPGA_Prjs\dzy\referance\top_lcd_touch_4_3_800_640\prj\top_lcd_touch.xpr
# Log file: E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/prj/vivado.log
# Journal file: E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/prj\vivado.jou
# Running On: xyh, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16889 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/prj/top_lcd_touch.xpr
INFO: [Project 1-313] Project file moved from 'D:/Desktop/28_top_lcd_touch/prj' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/prj/top_lcd_touch.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'top_lcd_touch.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/rd_id.v] -no_script -reset -force -quiet
remove_files  E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/rd_id.v
synth_design -top top_lcd_touch -part xc7z020clg400-2 -lint 
Command: synth_design -top top_lcd_touch -part xc7z020clg400-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2130.941 ; gain = 399.480
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top_lcd_touch' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/top_lcd_touch.v:18]
INFO: [Synth 8-6157] synthesizing module 'touch_top' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/touch_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'i2c_dri' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/i2c_dri.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 250000 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/i2c_dri.v:210]
INFO: [Synth 8-6155] done synthesizing module 'i2c_dri' (1#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/i2c_dri.v:1]
INFO: [Synth 8-6157] synthesizing module 'touch_dri' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/touch_dri.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'touch_dri' (2#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/touch_dri.v:1]
INFO: [Synth 8-6155] done synthesizing module 'touch_top' (3#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/touch_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_char' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_rgb_char.v:18]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/clk_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (4#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'binary2bcd' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/binary2bcd.v:19]
INFO: [Synth 8-6155] done synthesizing module 'binary2bcd' (5#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/binary2bcd.v:19]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v:19]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (6#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v:19]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_driver.v:18]
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (7#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_driver.v:18]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_char' (8#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_rgb_char.v:18]
INFO: [Synth 8-6155] done synthesizing module 'top_lcd_touch' (9#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/top_lcd_touch.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2256.480 ; gain = 525.020
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 16 23:22:09 2023
| Host         : xyh running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-1  | 9            | 0        |
| ASSIGN-6  | 1            | 0        |
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 11) of add/sub cluster ending with expression '((CHAR_HEIGHT + CHAR_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v', Line 123.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 11) of add/sub cluster ending with expression '((CHAR_HEIGHT + CHAR_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v', Line 130.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 11) of add/sub cluster ending with expression '((CHAR_HEIGHT + CHAR_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v', Line 137.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 11) of add/sub cluster ending with expression '((CHAR_HEIGHT + CHAR_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v', Line 144.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 11 6) of add/sub cluster ending with expression '((CHAR_HEIGHT + CHAR_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v', Line 151.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 11) of add/sub cluster ending with expression '((CHAR_HEIGHT + CHAR_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v', Line 158.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 11) of add/sub cluster ending with expression '((CHAR_HEIGHT + CHAR_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v', Line 165.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 11) of add/sub cluster ending with expression '((CHAR_HEIGHT + CHAR_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v', Line 172.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 11) of add/sub cluster ending with expression '((CHAR_HEIGHT + CHAR_POS_Y) - pixel_ypos)' could yield maximum size of 12, but only width of 9 is being used.
Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v', Line 179.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'data' are not read. First unused bit index is 12. 
RTL Name 'data', Hierarchy 'lcd_display', File 'E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v', Line 23.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'touch_int_in' was assigned but not read. 
RTL Name 'touch_int_in', Hierarchy 'touch_dri', File 'E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/touch_dri.v', Line 75.
INFO: [Synth 37-85] Total of 11 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 2256.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/prj/top_lcd_touch.srcs/constrs_1/new/top_lcd_touch.xdc]
Finished Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/prj/top_lcd_touch.srcs/constrs_1/new/top_lcd_touch.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2320.598 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2320.598 ; gain = 959.926
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: top_lcd_touch
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2320.598 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_lcd_touch' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/top_lcd_touch.v:18]
INFO: [Synth 8-6157] synthesizing module 'touch_top' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/touch_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'i2c_dri' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/i2c_dri.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 250000 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/i2c_dri.v:210]
INFO: [Synth 8-6155] done synthesizing module 'i2c_dri' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/i2c_dri.v:1]
INFO: [Synth 8-6157] synthesizing module 'touch_dri' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/touch_dri.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'touch_dri' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/touch_dri.v:1]
INFO: [Synth 8-6155] done synthesizing module 'touch_top' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/touch/touch_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_char' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_rgb_char.v:18]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/clk_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'binary2bcd' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/binary2bcd.v:19]
INFO: [Synth 8-6155] done synthesizing module 'binary2bcd' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/binary2bcd.v:19]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v:19]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_display.v:19]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_driver.v:18]
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_driver.v:18]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_char' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/lcd_rgb_char/lcd_rgb_char.v:18]
INFO: [Synth 8-6155] done synthesizing module 'top_lcd_touch' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/rtl/top_lcd_touch.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2329.105 ; gain = 8.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2329.105 ; gain = 8.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2329.105 ; gain = 8.508
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2329.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/prj/top_lcd_touch.srcs/constrs_1/new/top_lcd_touch.xdc]
Finished Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/prj/top_lcd_touch.srcs/constrs_1/new/top_lcd_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2390.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2456.137 ; gain = 135.539
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2456.137 ; gain = 135.539
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Nov 16 23:23:41 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/prj/top_lcd_touch.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Nov 16 23:28:29 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/top_lcd_touch_4_3_800_640/prj/top_lcd_touch.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2502.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 3093.480 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 3093.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3093.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3194.340 ; gain = 692.227
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 23:31:41 2023...
