# Synopsys Constraint Checker, version maplat, Build 1796R, built Aug  4 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Jun 15 15:40:11 2018


##### DESIGN INFO #######################################################

Top View:                "OSP_Carrier_Basic"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                   Ending                                     |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
primary_pll|CLKOP_inferred_clock           primary_pll|CLKOP_inferred_clock           |     1000.000         |     No paths         |     No paths         |     No paths                         
primary_pll|CLKOP_inferred_clock           car_clock_gen|divider_derived_clock[1]     |     1000.000         |     No paths         |     No paths         |     No paths                         
car_clock_gen|divider_derived_clock[1]     car_clock_gen|divider_derived_clock[1]     |     1000.000         |     1000.000         |     500.000          |     500.000                          
car_clock_gen|divider_derived_clock[1]     i2s_dio_1|sclk_ctr_derived_clock[1]        |     No paths         |     1000.000         |     500.000          |     No paths                         
car_clock_gen|divider_derived_clock[1]     i2s_dio_0|sclk_ctr_derived_clock[1]        |     No paths         |     1000.000         |     500.000          |     No paths                         
i2s_dio_1|sclk_ctr_derived_clock[1]        car_clock_gen|divider_derived_clock[1]     |     No paths         |     No paths         |     500.000          |     No paths                         
i2s_dio_1|sclk_ctr_derived_clock[1]        i2s_dio_1|sclk_ctr_derived_clock[1]        |     1000.000         |     1000.000         |     No paths         |     No paths                         
i2s_dio_0|sclk_ctr_derived_clock[1]        car_clock_gen|divider_derived_clock[1]     |     No paths         |     No paths         |     500.000          |     No paths                         
i2s_dio_0|sclk_ctr_derived_clock[1]        i2s_dio_0|sclk_ctr_derived_clock[1]        |     1000.000         |     1000.000         |     No paths         |     No paths                         
=================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:codec_clk
p:db_clk
p:db_leds[0]
p:db_leds[1]
p:db_leds[2]
p:db_leds[3]
p:db_leds[4]
p:db_leds[5]
p:db_leds[6]
p:db_leds[7]
p:db_reset
p:db_switches[0]
p:db_switches[1]
p:db_switches[2]
p:db_switches[3]
p:i2s1_d0
p:i2s1_d1
p:i2s1_ws
p:i2s2_d0
p:i2s2_d1
p:i2s2_ws
p:l_lvds_io (bidir end point)
p:l_lvds_io (bidir start point)
p:r_lvds_io (bidir end point)
p:r_lvds_io (bidir start point)
p:spi1_clk
p:spi1_cs0
p:spi1_cs2
p:spi1_miso
p:spi1_mosi
p:spi3_clk
p:spi3_cs0
p:spi3_cs3
p:spi3_miso
p:spi3_mosi
p:xtal_in
p:xtal_out


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
