
"C:/lscc/radiant/1.0/tcltk/bin/tclsh" "FinalProject_impl_1_synthesize.tcl"

synthesis -f FinalProject_impl_1_lattice.synproj
synthesis:  version Radiant (64-bit) 1.0.0.350.6

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.
Sun Apr 21 18:18:11 2019


Command Line:  C:\lscc\radiant\1.0\ispfpga\bin\nt64\synthesis.exe -f FinalProject_impl_1_lattice.synproj -gui -msgset C:/Users/Jonathan/my_designs/FinalProject/promote.xml 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family : iCE40UP


### Device  : iCE40UP5K


### Package : SG48


### Speed   : High-Performance_1.2V


                                                         


INFO - User-Selected Strategy SettingsOptimization goal = Area
Top-level module name = topvhd.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = FinalProject_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-vh2008

-path C:/Users/Jonathan/my_designs/FinalProject (searchpath added)
-path C:/Users/Jonathan/my_designs/FinalProject/impl_1 (searchpath added)
-path C:/Users/Jonathan/my_designs/FinalProject/pll (searchpath added)
-path C:/lscc/radiant/1.0/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/1.0/ip/pmi/pmi.v
Verilog design file = C:/Users/Jonathan/my_designs/FinalProject/pll/rtl/pll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/1.0/ip/pmi/pmi.vhd
VHDL library = work
VHDL design file = C:/Users/Jonathan/my_designs/FinalProject/toplevel.vhd
VHDL library = work
VHDL design file = C:/Users/Jonathan/my_designs/FinalProject/vga.vhd
VHDL library = work
VHDL design file = C:/Users/Jonathan/my_designs/FinalProject/toplevelNES.vhd
VHDL library = work
VHDL design file = C:/Users/Jonathan/my_designs/FinalProject/pattern_gen.vhd
VHDL library = work
VHDL design file = C:/Users/Jonathan/my_designs/FinalProject/game.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/1.0/ip/pmi/pmi.v. VERI-1482
INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(1):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_add.v(50):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(2):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_complex_mult.v(52):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(3):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(4):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_mac.v(52):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(5):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_multaddsub.v(52):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(6):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_mult.v(51):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(7):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dp.v(47):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(8):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dq.v(45):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(9):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_sub.v(50):analyzing included file . VERI-1328Analyzing Verilog file c:/users/jonathan/my_designs/finalproject/pll/rtl/pll.v. VERI-1482
INFO - "c:/users/jonathan/my_designs/finalproject/pll/rtl/pll.v(9):analyzing included file . VERI-1328Analyzing VHDL file c:/lscc/radiant/1.0/ip/pmi/pmi.vhd. VHDL-1481
INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.vhd(4):analyzing package . VHDL-1014Analyzing VHDL file c:/users/jonathan/my_designs/finalproject/toplevel.vhd. VHDL-1481
INFO - "c:/users/jonathan/my_designs/finalproject/toplevel.vhd(4):analyzing entity . VHDL-1012INFO - "c:/users/jonathan/my_designs/finalproject/toplevel.vhd(16):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/jonathan/my_designs/finalproject/vga.vhd. VHDL-1481
INFO - "c:/users/jonathan/my_designs/finalproject/vga.vhd(4):analyzing entity . VHDL-1012INFO - "c:/users/jonathan/my_designs/finalproject/vga.vhd(15):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/jonathan/my_designs/finalproject/toplevelnes.vhd. VHDL-1481
INFO - "c:/users/jonathan/my_designs/finalproject/toplevelnes.vhd(5):analyzing entity . VHDL-1012INFO - "c:/users/jonathan/my_designs/finalproject/toplevelnes.vhd(17):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/jonathan/my_designs/finalproject/pattern_gen.vhd. VHDL-1481
INFO - "c:/users/jonathan/my_designs/finalproject/pattern_gen.vhd(6):analyzing entity . VHDL-1012INFO - "c:/users/jonathan/my_designs/finalproject/pattern_gen.vhd(28):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/jonathan/my_designs/finalproject/game.vhd. VHDL-1481
INFO - "c:/users/jonathan/my_designs/finalproject/game.vhd(5):analyzing entity . VHDL-1012INFO - "c:/users/jonathan/my_designs/finalproject/game.vhd(16):analyzing architecture . VHDL-1010child process exited abnormally
Fail to run synthesis -f FinalProject_impl_1_lattice.synproj -gui -msgset C:/Users/Jonathan/my_designs/FinalProject/promote.xml 
