# Generated by Yosys 0.9+3901 (git sha1 9f7cd10c, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os)
autoidx 11
attribute \top 1
attribute \src "test.v:1.1-19.10"
module \test
  attribute \src "test.v:16.15-16.21"
  wire width 16 \_GEN_0
  attribute \src "test.v:17.15-17.21"
  wire width 16 \_GEN_1
  attribute \src "test.v:9.9-9.11"
  wire \_T
  attribute \src "test.v:10.15-10.19"
  wire width 16 \_T_2
  attribute \src "test.v:11.9-11.13"
  wire \_T_3
  attribute \src "test.v:12.15-12.19"
  wire width 16 \_T_4
  attribute \src "test.v:13.9-13.13"
  wire \_T_5
  attribute \src "test.v:14.15-14.19"
  wire width 16 \_T_6
  attribute \src "test.v:15.15-15.19"
  wire width 16 \_T_8
  attribute \src "test.v:2.17-2.22"
  wire input 1 \clock
  attribute \src "test.v:6.17-6.26"
  wire width 2 input 5 \io_opcode
  attribute \src "test.v:7.17-7.26"
  wire width 16 output 6 \io_result
  attribute \src "test.v:4.17-4.21"
  wire width 16 input 3 \io_x
  attribute \src "test.v:5.17-5.21"
  wire width 16 input 4 \io_y
  attribute \src "test.v:3.17-3.22"
  wire input 2 \reset
  attribute \src "test.v:10.22-10.33"
  cell $add $add$test.v:10$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \io_x
    connect \B \io_y
    connect \Y \_T_2
  end
  attribute \src "test.v:12.22-12.33"
  cell $and $and$test.v:12$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \io_x
    connect \B \io_y
    connect \Y \_T_4
  end
  attribute \src "test.v:11.16-11.33"
  cell $eq $eq$test.v:11$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_opcode
    connect \B 2'10
    connect \Y \_T_3
  end
  attribute \src "test.v:13.16-13.33"
  cell $eq $eq$test.v:13$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_opcode
    connect \B 2'11
    connect \Y \_T_5
  end
  attribute \src "test.v:9.14-9.31"
  cell $eq $eq$test.v:9$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_opcode
    connect \B 1'1
    connect \Y \_T
  end
  attribute \src "test.v:14.22-14.33"
  cell $or $or$test.v:14$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \io_x
    connect \B \io_y
    connect \Y \_T_6
  end
  attribute \src "test.v:15.22-15.33"
  cell $sub $sub$test.v:15$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \io_x
    connect \B \io_y
    connect \Y \_T_8
  end
  attribute \src "test.v:16.24-16.42"
  cell $mux $ternary$test.v:16$8
    parameter \WIDTH 16
    connect \A \_T_8
    connect \B \_T_6
    connect \S \_T_5
    connect \Y \_GEN_0
  end
  attribute \src "test.v:17.24-17.44"
  cell $mux $ternary$test.v:17$9
    parameter \WIDTH 16
    connect \A \_GEN_0
    connect \B \_T_4
    connect \S \_T_3
    connect \Y \_GEN_1
  end
  attribute \src "test.v:18.22-18.40"
  cell $mux $ternary$test.v:18$10
    parameter \WIDTH 16
    connect \A \_GEN_1
    connect \B \_T_2
    connect \S \_T
    connect \Y \io_result
  end
end
