ARM. 2011a. Embedded Trace Macrocell Architecture Specification. http://infocenter.arm.com/help/topic/com.arm.doc.ihi0014q/IHI0014Q_etm_architecture_spec.pdf.
ARM. 2011b. RealView Debugger User Guide—Version 4.1.2. http://infocenter.arm.com/help/index.jsp? topic=/com.arm.doc.dui0153n/Babdjcjf.html.
Fabrice Bellard, QEMU, a fast and portable dynamic translator, Proceedings of the annual conference on USENIX Annual Technical Conference, p.41-41, April 10-15, 2005, Anaheim, CA
Martin Burtscher , Ilya Ganusov , Sandra J. Jackson , Jian Ke , Paruj Ratanaworabhan , Nana B. Sam, The VPC Trace-Compression Algorithms, IEEE Transactions on Computers, v.54 n.11, p.1329-1344, November 2005[doi>10.1109/TC.2005.186]
Eric S. Chung , James C. Hoe, High-level design and validation of the BlueSPARC multithreaded processor, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.10, p.1459-1470, October 2010[doi>10.1109/TCAD.2010.2057870]
GNU. 2015a. GCC, the GNU Compiler Collection. Retrieved August 14, 2015, from http://gcc.gnu.org.
GNU. 2015b. GDB: The GNU Project Debugger. Retrieved April 14, 2015, from http://www.gnu.org/software/gdb.
Patrice Godefroid and Nachiappan Nagappan. 2008. Concurrency at Microsoft: An exploratory survey. In Proceedings of the Workshop on Exploiting Concurrency Efficiently and Correctly.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
B. Hailpern , P. Santhanam, Software debugging, testing, and verification, IBM Systems Journal, v.41 n.1, p.4-12, January 2002[doi>10.1147/sj.411.0004]
Andrew B. T. Hopkins and Klaus D. McDonald-Maier. 2006a. Debug support for complex systems on-chip: A review. IEE Proceedings on Computers and Digital Techniques 153, 4, 197--207.
Andrew B. T. Hopkins , Klaus D. McDonald-Maier, Debug Support Strategy for Systems-on-Chips with Multiple Processor Cores, IEEE Transactions on Computers, v.55 n.2, p.174-184, February 2006[doi>10.1109/TC.2006.22]
IEEE-ISTO 5001. 2012. The Nexus 5001 Forum Standard for a Global Embedded Processor Debug Interface. Available at http://nexus5001.org.
Yuan-Long Jeang , Ching-Ta Chen , Chih-Chung Tai, A New and Efficient Real-Time Address Tracer for Embedded Microprocessors, Proceedings of the First International Conference on Innovative Computing, Information and Control, p.14-17, August 30-September 01, 2006[doi>10.1109/ICICIC.2006.207]
Daniel A. Jiménez, Fast Path-Based Neural Branch Prediction, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.243, December 03-05, 2003
Chung-Fu Kao, Shyh-Ming Huang, and Ing-Jer Huang. 2007. A hardware approach to real-time program trace compression for embedded processors. IEEE Transactions on Circuits and Systems I: Regular Papers 54, 3, 530--543.
Bojan Mihajlovic, Warren J. Gross, and Zeljko Zilic. 2013. Software debugging infrastructure for multi-core systems-on-chip. In Multicore Technology: Architecture, Reconfiguration, and Modeling, M. Y. Qadri and S. Sangwine (Eds.). CRC Press, 257--282.
Bojan Mihajlović , Željko Žilić, Real-time address trace compression for emulated and real system-on-chip processor core debugging, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland[doi>10.1145/1973009.1973075]
Bojan Mihajlović , Željko Žilić , Warren J. Gross, Dynamically Instrumenting the QEMU Emulator for Linux Process Trace Generation with the GDB Debugger, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.5s, November 2014[doi>10.1145/2678022]
Aleksandar Milenkovic , Vladimir Uzelac , Milena Milenkovic , Martin Burtscher, Caches and Predictors for Real-Time, Unobtrusive, and Cost-Effective Program Tracing in Embedded Systems, IEEE Transactions on Computers, v.60 n.7, p.992-1005, July 2011[doi>10.1109/TC.2010.146]
Milena Milenkovic , Aleksandar Milenkovic , Martin Burtscher, Algorithms and Hardware Structures for Unobtrusive Real-Time Compression of Instruction and Data Address Traces, Proceedings of the 2007 Data Compression Conference, p.283-292, March 27-29, 2007[doi>10.1109/DCC.2007.10]
William Orme. 2008. Debug and Trace for Multicore SoCs. White Paper. ARM Corp. Available at http://www.arm.com/files/pdf/CoresightWhitepaper.pdf.
Bernhard Plattner, Real-Time Execution Monitoring, IEEE Transactions on Software Engineering, v.10 n.6, p.756-764, November 1984[doi>10.1109/TSE.1984.5010304]
Vladimir Uzelac , Aleksandar Milenkovic, A real-time program trace compressor utilizing double move-to-front method, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630102]
Vladimir Uzelac , Aleksandar Milenković , Martin Burtscher , Milena Milenković, Real-time unobtrusive program execution trace compression using branch predictor events, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878921.1878938]
Vladimir Uzelac , Aleksandar Milenkovic , Milena Milenkovic , Martin Burtscher, Using Branch Predictors and Variable Encoding for On-the-Fly Program Tracing, IEEE Transactions on Computers, v.63 n.4, p.1008-1020, April 2014[doi>10.1109/TC.2012.267]
Fu-Ching Yang , Cheng-Lung Chiang , Ing-Jer Huang, A reverse-encoding-based on-chip bus tracer for efficient circular-buffer utilization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.5, p.732-741, May 2010[doi>10.1109/TVLSI.2009.2014872]
J. Ziv , A. Lempel, A universal algorithm for sequential data compression, IEEE Transactions on Information Theory, v.23 n.3, p.337-343, May 1977[doi>10.1109/TIT.1977.1055714]
