module main(
  input wire clk,
  input wire cond
);
  // ===== Pipe stage 0:

  // Registers for pipe stage 0:
  logic p0_cond;
  always_ff @ (posedge clk) begin
    p0_cond <= cond;
  end

  // ===== Pipe stage 1:
  `ifdef SIMULATION
  always_ff @ (posedge clk) begin
    if (p0_cond) begin
      $display("This is a simple trace.");
    end
  end
  `endif  // SIMULATION
endmodule
