############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "fc"
set_directive_unroll "fc/in_loop"
set_directive_pipeline "fc/Loop2"
set_directive_unroll "fc/Loop1"
