Analysis & Synthesis report for rra
Tue Mar 15 13:04:07 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |rra|rra_controller:controller|c_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Physical Synthesis Netlist Optimizations
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_lower
 16. Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_middle
 17. Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_upper
 18. Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_wrist
 19. Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_gripper
 20. Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_base
 21. Parameter Settings for Inferred Entity Instance: rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2
 22. Parameter Settings for Inferred Entity Instance: rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult1
 25. Parameter Settings for Inferred Entity Instance: rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0
 26. lpm_mult Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "rra_feedback:feedback"
 28. Port Connectivity Checks: "rra_servo_controller:rra_servo_base"
 29. Port Connectivity Checks: "rra_servo_controller:rra_servo_gripper"
 30. Port Connectivity Checks: "rra_servo_controller:rra_servo_wrist"
 31. Port Connectivity Checks: "rra_servo_controller:rra_servo_upper"
 32. Port Connectivity Checks: "rra_servo_controller:rra_servo_middle"
 33. Port Connectivity Checks: "rra_servo_controller:rra_servo_lower"
 34. Port Connectivity Checks: "rra_key_in:keypad"
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 15 13:04:06 2016      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; rra                                        ;
; Top-level Entity Name              ; rra                                        ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 20,128                                     ;
;     Total combinational functions  ; 10,731                                     ;
;     Dedicated logic registers      ; 10,167                                     ;
; Total registers                    ; 10167                                      ;
; Total pins                         ; 76                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 3                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; rra                ; rra                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; ../rra_feedback.vhd              ; yes             ; User VHDL File               ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra_feedback.vhd                   ;         ;
; ../rra_7seg.vhd                  ; yes             ; User VHDL File               ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra_7seg.vhd                       ;         ;
; ../rra_servo_controller.vhd      ; yes             ; User VHDL File               ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra_servo_controller.vhd           ;         ;
; ../rra_memory.vhd                ; yes             ; User VHDL File               ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra_memory.vhd                     ;         ;
; ../rra_key_in.vhd                ; yes             ; User VHDL File               ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra_key_in.vhd                     ;         ;
; ../rra_controller.vhd            ; yes             ; User VHDL File               ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra_controller.vhd                 ;         ;
; ../rra.vhd                       ; yes             ; User VHDL File               ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd                            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf                                        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc                                       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                        ;         ;
; db/lpm_divide_gvo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/lpm_divide_gvo.tdf      ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/abs_divider_kbg.tdf     ;         ;
; db/alt_u_div_t5f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/alt_u_div_t5f.tdf       ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/add_sub_unc.tdf         ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/add_sub_vnc.tdf         ;         ;
; db/lpm_abs_pt9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/lpm_abs_pt9.tdf         ;         ;
; db/lpm_abs_av9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/lpm_abs_av9.tdf         ;         ;
; db/lpm_divide_kvo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/lpm_divide_kvo.tdf      ;         ;
; db/abs_divider_obg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/abs_divider_obg.tdf     ;         ;
; db/alt_u_div_56f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/alt_u_div_56f.tdf       ;         ;
; db/lpm_abs_st9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/lpm_abs_st9.tdf         ;         ;
; db/lpm_abs_bv9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/lpm_abs_bv9.tdf         ;         ;
; db/lpm_divide_2jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/lpm_divide_2jm.tdf      ;         ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/sign_div_unsign_3nh.tdf ;         ;
; db/alt_u_div_h8f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/alt_u_div_h8f.tdf       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                          ;         ;
; db/mult_u6t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/mult_u6t.tdf            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf                                          ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc                                           ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc                                          ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc                                           ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc                                          ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc                                        ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                      ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                    ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                                           ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf                                          ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                       ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                           ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                          ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                               ;         ;
; db/add_sub_efh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/add_sub_efh.tdf         ;         ;
; db/add_sub_ifh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/Testing/db/add_sub_ifh.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf                                          ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 20,128    ;
;                                             ;           ;
; Total combinational functions               ; 10731     ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 7390      ;
;     -- 3 input functions                    ; 1743      ;
;     -- <=2 input functions                  ; 1598      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 8828      ;
;     -- arithmetic mode                      ; 1903      ;
;                                             ;           ;
; Total registers                             ; 10167     ;
;     -- Dedicated logic registers            ; 10167     ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 76        ;
; Embedded Multiplier 9-bit elements          ; 3         ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 10178     ;
; Total fan-out                               ; 78121     ;
; Average fan-out                             ; 3.71      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |rra                                         ; 10731 (464)       ; 10167 (162)  ; 0           ; 3            ; 1       ; 1         ; 76   ; 0            ; |rra                                                                                                                                          ; work         ;
;    |rra_controller:controller|               ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_controller:controller                                                                                                                ; work         ;
;    |rra_feedback:feedback|                   ; 1334 (49)         ; 81 (40)      ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |rra|rra_feedback:feedback                                                                                                                    ; work         ;
;       |rra_7seg4:segments|                   ; 1285 (211)        ; 41 (41)      ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments                                                                                                 ; work         ;
;          |lpm_divide:Div0|                   ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_2jm:auto_generated|  ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0|lpm_divide_2jm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_3nh:divider| ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider                       ; work         ;
;                   |alt_u_div_h8f:divider|    ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider ; work         ;
;          |lpm_divide:Div1|                   ; 426 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1                                                                                 ; work         ;
;             |lpm_divide_kvo:auto_generated|  ; 426 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated                                                   ; work         ;
;                |abs_divider_obg:divider|     ; 426 (40)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider                           ; work         ;
;                   |alt_u_div_56f:divider|    ; 357 (357)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider     ; work         ;
;                   |lpm_abs_bv9:my_abs_num|   ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|lpm_abs_bv9:my_abs_num    ; work         ;
;          |lpm_divide:Div2|                   ; 560 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2                                                                                 ; work         ;
;             |lpm_divide_gvo:auto_generated|  ; 560 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated                                                   ; work         ;
;                |abs_divider_kbg:divider|     ; 560 (61)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider                           ; work         ;
;                   |alt_u_div_t5f:divider|    ; 450 (450)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider     ; work         ;
;                   |lpm_abs_av9:my_abs_num|   ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_av9:my_abs_num    ; work         ;
;          |lpm_mult:Mult0|                    ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0                                                                                  ; work         ;
;             |multcore:mult_core|             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0|multcore:mult_core                                                               ; work         ;
;          |lpm_mult:Mult1|                    ; 21 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult1                                                                                  ; work         ;
;             |mult_u6t:auto_generated|        ; 21 (21)           ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |rra|rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult1|mult_u6t:auto_generated                                                          ; work         ;
;    |rra_key_in:keypad|                       ; 73 (73)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_key_in:keypad                                                                                                                        ; work         ;
;    |rra_memory:memory|                       ; 6935 (6935)       ; 9489 (9489)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_memory:memory                                                                                                                        ; work         ;
;    |rra_servo_controller:rra_servo_base|     ; 327 (327)         ; 77 (77)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_servo_controller:rra_servo_base                                                                                                      ; work         ;
;    |rra_servo_controller:rra_servo_gripper|  ; 308 (308)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_servo_controller:rra_servo_gripper                                                                                                   ; work         ;
;    |rra_servo_controller:rra_servo_lower|    ; 338 (338)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_servo_controller:rra_servo_lower                                                                                                     ; work         ;
;    |rra_servo_controller:rra_servo_middle|   ; 308 (308)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_servo_controller:rra_servo_middle                                                                                                    ; work         ;
;    |rra_servo_controller:rra_servo_upper|    ; 327 (327)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_servo_controller:rra_servo_upper                                                                                                     ; work         ;
;    |rra_servo_controller:rra_servo_wrist|    ; 308 (308)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rra|rra_servo_controller:rra_servo_wrist                                                                                                     ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 3           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 1           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rra|rra_controller:controller|c_state                                                                                                                    ;
+---------------------------+------------------+---------------------------+---------------------------+------------------------+-----------------------+-------------------+
; Name                      ; c_state.s_MOVING ; c_state.s_GET_MEMORY_NEXT ; c_state.s_SET_MEMORY_NEXT ; c_state.s_CHECK_KEYPAD ; c_state.s_LOAD_KEYPAD ; c_state.s_WAITING ;
+---------------------------+------------------+---------------------------+---------------------------+------------------------+-----------------------+-------------------+
; c_state.s_WAITING         ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                 ;
; c_state.s_LOAD_KEYPAD     ; 0                ; 0                         ; 0                         ; 0                      ; 1                     ; 1                 ;
; c_state.s_CHECK_KEYPAD    ; 0                ; 0                         ; 0                         ; 1                      ; 0                     ; 1                 ;
; c_state.s_SET_MEMORY_NEXT ; 0                ; 0                         ; 1                         ; 0                      ; 0                     ; 1                 ;
; c_state.s_GET_MEMORY_NEXT ; 0                ; 1                         ; 0                         ; 0                      ; 0                     ; 1                 ;
; c_state.s_MOVING          ; 1                ; 0                         ; 0                         ; 0                      ; 0                     ; 1                 ;
+---------------------------+------------------+---------------------------+---------------------------+------------------------+-----------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                             ;
+-----------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                             ; Reason for Removal                                                 ;
+-----------------------------------------------------------+--------------------------------------------------------------------+
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[13] ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[13] ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[13]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[13] ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[13]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[13] ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[13]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[13] ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[13]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[13] ;
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[12] ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[12] ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[12]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[12] ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[12]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[12] ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[12]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[12] ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[12]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[12] ;
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[11] ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[11] ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[11]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[11] ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[11]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[11] ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[11]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[11] ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[11]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[11] ;
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[10] ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[10] ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[10]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[10] ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[10]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[10] ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[10]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[10] ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[10]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[10] ;
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[9]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[9]  ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[9]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[9]  ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[9]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[9]  ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[9]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[9]  ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[9]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[9]  ;
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[8]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[8]  ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[8]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[8]  ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[8]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[8]  ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[8]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[8]  ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[8]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[8]  ;
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[7]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[7]  ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[7]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[7]  ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[7]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[7]  ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[7]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[7]  ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[7]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[7]  ;
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[6]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[6]  ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[6]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[6]  ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[6]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[6]  ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[6]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[6]  ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[6]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[6]  ;
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[5]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[5]  ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[5]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[5]  ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[5]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[5]  ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[5]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[5]  ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[5]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[5]  ;
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[4]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[4]  ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[4]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[4]  ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[4]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[4]  ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[4]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[4]  ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[4]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[4]  ;
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[3]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[3]  ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[3]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[3]  ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[3]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[3]  ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[3]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[3]  ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[3]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[3]  ;
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[2]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[2]  ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[2]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[2]  ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[2]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[2]  ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[2]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[2]  ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[2]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[2]  ;
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[1]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[1]  ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[1]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[1]  ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[1]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[1]  ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[1]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[1]  ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[1]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[1]  ;
; rra_servo_controller:rra_servo_gripper|clk_1khz_count[0]  ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[0]  ;
; rra_servo_controller:rra_servo_lower|clk_1khz_count[0]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[0]  ;
; rra_servo_controller:rra_servo_middle|clk_1khz_count[0]   ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[0]  ;
; rra_servo_controller:rra_servo_upper|clk_1khz_count[0]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[0]  ;
; rra_servo_controller:rra_servo_wrist|clk_1khz_count[0]    ; Merged with rra_servo_controller:rra_servo_base|clk_1khz_count[0]  ;
; rra_servo_controller:rra_servo_gripper|clk_10mhz_count[2] ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[2] ;
; rra_servo_controller:rra_servo_lower|clk_10mhz_count[2]   ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[2] ;
; rra_servo_controller:rra_servo_middle|clk_10mhz_count[2]  ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[2] ;
; rra_servo_controller:rra_servo_upper|clk_10mhz_count[2]   ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[2] ;
; rra_servo_controller:rra_servo_wrist|clk_10mhz_count[2]   ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[2] ;
; rra_servo_controller:rra_servo_gripper|clk_10mhz_count[1] ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[1] ;
; rra_servo_controller:rra_servo_lower|clk_10mhz_count[1]   ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[1] ;
; rra_servo_controller:rra_servo_middle|clk_10mhz_count[1]  ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[1] ;
; rra_servo_controller:rra_servo_upper|clk_10mhz_count[1]   ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[1] ;
; rra_servo_controller:rra_servo_wrist|clk_10mhz_count[1]   ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[1] ;
; rra_servo_controller:rra_servo_gripper|clk_10mhz_count[0] ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[0] ;
; rra_servo_controller:rra_servo_lower|clk_10mhz_count[0]   ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[0] ;
; rra_servo_controller:rra_servo_middle|clk_10mhz_count[0]  ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[0] ;
; rra_servo_controller:rra_servo_upper|clk_10mhz_count[0]   ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[0] ;
; rra_servo_controller:rra_servo_wrist|clk_10mhz_count[0]   ; Merged with rra_servo_controller:rra_servo_base|clk_10mhz_count[0] ;
; Total Number of Removed Registers = 85                    ;                                                                    ;
+-----------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10167 ;
; Number of registers using Synchronous Clear  ; 246   ;
; Number of registers using Synchronous Load   ; 119   ;
; Number of registers using Asynchronous Clear ; 9818  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9688  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; rra_servo_controller:rra_servo_lower|delay[3]   ; 5       ;
; rra_servo_controller:rra_servo_lower|delay[1]   ; 5       ;
; rra_servo_controller:rra_servo_middle|delay[3]  ; 5       ;
; rra_servo_controller:rra_servo_middle|delay[1]  ; 5       ;
; rra_servo_controller:rra_servo_upper|delay[3]   ; 5       ;
; rra_servo_controller:rra_servo_upper|delay[1]   ; 5       ;
; rra_servo_controller:rra_servo_wrist|delay[3]   ; 5       ;
; rra_servo_controller:rra_servo_wrist|delay[1]   ; 5       ;
; rra_servo_controller:rra_servo_gripper|delay[3] ; 5       ;
; rra_servo_controller:rra_servo_gripper|delay[1] ; 5       ;
; rra_servo_controller:rra_servo_base|delay[3]    ; 5       ;
; rra_servo_controller:rra_servo_base|delay[1]    ; 5       ;
; Total number of inverted registers = 12         ;         ;
+-------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                ; Action           ; Reason              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; rra_feedback:feedback|rra_7seg4:segments|Add0~0                                                                                                                     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Add1~0                                                                                                                     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Add1~0_RTM082                                                                                                              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Add1~0_RTM082                                                                                                              ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Add1~62_RTM0112                                                                                                            ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Add1~62_RTM0112                                                                                                            ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Add2~0                                                                                                                     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Add2~56                                                                                                                    ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Add3~0                                                                                                                     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal0~8_Duplicate_14                                                                                                      ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal0~8_Duplicate_RTM0133                                                                                                 ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal0~8_Duplicate_RTM0133                                                                                                 ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal0~8_RTM041                                                                                                            ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal0~8_RTM041                                                                                                            ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal0~9                                                                                                                   ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal0~11                                                                                                                  ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal0~11_Duplicate_13                                                                                                     ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal0~11_RTM086                                                                                                           ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal0~11_RTM086                                                                                                           ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal0~11_RTM086_RTM0134                                                                                                   ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal4~0                                                                                                                   ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal10~12_Duplicate_19                                                                                                    ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal10~13                                                                                                                 ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal10~13_Duplicate_17                                                                                                    ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal10~14_Duplicate_18                                                                                                    ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal10~14_Duplicate_18_Duplicate                                                                                          ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal14~0                                                                                                                  ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal14~0_RTM0113                                                                                                          ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|Equal19~0                                                                                                                  ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor0~4                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor0~4_RTM06                                                                                                           ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor0~4_RTM06                                                                                                           ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor0~4_RTM06_RTM083                                                                                                    ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor0~4_RTM06_RTM087                                                                                                    ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor0~6                                                                                                                 ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor0~6_RTM042                                                                                                          ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor0~7                                                                                                                 ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor0~7_RTM0118                                                                                                         ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor0~8                                                                                                                 ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor1~0                                                                                                                 ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor1~1                                                                                                                 ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor1~3                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor1~3_RTM051                                                                                                          ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor1~3_RTM051                                                                                                          ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor1~4                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor1~4_RTM074                                                                                                          ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor1~4_RTM074                                                                                                          ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor2~0                                                                                                                 ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor2~1                                                                                                                 ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor2~3                                                                                                                 ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideNor2~4                                                                                                                 ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr0~1                                                                                                                  ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr0~1_RTM012                                                                                                           ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr1                                                                                                                    ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr1_RTM07                                                                                                              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr2                                                                                                                    ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr2_RTM020                                                                                                             ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr2_RTM024                                                                                                             ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr2~0                                                                                                                  ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr2~0_RTM0117                                                                                                          ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr2~1                                                                                                                  ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr2~1_RTM023                                                                                                           ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr2~1_RTM023                                                                                                           ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr4                                                                                                                    ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr4_RTM027                                                                                                             ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr4_RTM028                                                                                                             ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr5                                                                                                                    ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr5_RTM031                                                                                                             ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr5_RTM032                                                                                                             ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr6                                                                                                                    ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr6_RTM075                                                                                                             ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr7~0                                                                                                                  ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr8                                                                                                                    ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr8_RTM055                                                                                                             ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr8_RTM059                                                                                                             ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr8~0                                                                                                                  ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr8~0_RTM058                                                                                                           ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr8~0_RTM058                                                                                                           ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr10                                                                                                                   ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr10_RTM062                                                                                                            ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr10_RTM063                                                                                                            ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr11                                                                                                                   ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr11_RTM066                                                                                                            ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr11_RTM067                                                                                                            ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr13                                                                                                                   ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr14                                                                                                                   ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr14~2                                                                                                                 ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|WideOr17                                                                                                                   ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[102]~13           ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[113]~29           ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[114]~26           ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|add_sub_9_result_int[3]~0  ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|add_sub_9_result_int[3]~1  ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|add_sub_10_result_int[3]~1 ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[65]~213               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[70]~204               ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[74]~227               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[75]~224               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[83]~234               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[92]~242               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[101]~251              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[110]~259              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[119]~268              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[128]~276              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[137]~285              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[146]~294              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[155]~301              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[164]~309              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[173]~318              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[182]~326              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[191]~335              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|StageOut[200]~342              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_7_result_int[2]~0      ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_7_result_int[2]~1      ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_8_result_int[2]~0      ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_8_result_int[8]~13     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_9_result_int[2]~0      ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_10_result_int[2]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_11_result_int[2]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_12_result_int[2]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_13_result_int[2]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_14_result_int[2]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_15_result_int[2]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_16_result_int[2]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_17_result_int[2]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_18_result_int[2]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_19_result_int[2]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_20_result_int[2]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_21_result_int[2]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|alt_u_div_56f:divider|add_sub_22_result_int[2]~1     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|lpm_abs_bv9:my_abs_num|_~6                           ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|op_1~1                                               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1|lpm_divide_kvo:auto_generated|abs_divider_obg:divider|quotient[0]~15                                       ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|_~1                                                  ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[19]~230               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[25]~237               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[26]~235               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[31]~244               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[37]~252               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[43]~256               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[49]~263               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[55]~271               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[61]~275               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[67]~282               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[73]~290               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[79]~294               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[85]~301               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[91]~309               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[97]~313               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[103]~320              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[109]~328              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[115]~332              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[121]~339              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[127]~347              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[133]~354              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[139]~358              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[145]~365              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[151]~373              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[157]~377              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[163]~384              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[169]~389              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[175]~393              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|StageOut[181]~397              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_3_result_int[1]~0      ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_3_result_int[1]~1      ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_4_result_int[1]~0      ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_5_result_int[1]~0      ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_6_result_int[1]~0      ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_7_result_int[1]~0      ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_8_result_int[1]~0      ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_9_result_int[1]~0      ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_10_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_11_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_12_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_13_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_14_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_15_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_16_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_17_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_18_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_19_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_20_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_21_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_22_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_23_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_24_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_25_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_26_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_27_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_28_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_29_result_int[1]~0     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_30_result_int[1]~1     ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_av9:my_abs_num|cs1a[24]~10                   ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_av9:my_abs_num|cs1a[24]~10_RESYN148_BDD149   ; Created          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_av9:my_abs_num|cs1a[24]~10_RESYN150_BDD151   ; Created          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|op_1~1                                               ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|quotient[0]~3                                        ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|quotient[3]~0                                        ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|quotient[3]~0_Duplicate_30                           ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|quotient[3]~0_RTM0147                                ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[0]                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[1]                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[2]                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[2]_OTERM34                                                                                                         ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[2]_OTERM38_OTERM103                                                                                                ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[2]_OTERM38_OTERM105                                                                                                ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[2]_OTERM40                                                                                                         ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[3]                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[3]_OTERM19_OTERM93_OTERM120                                                                                        ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[3]_OTERM22_OTERM95_NEW_REG114_RTM0116                                                                              ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[3]_OTERM22_OTERM95_NEW_REG114_RTM0116                                                                              ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[3]_OTERM22_OTERM95_OTERM115                                                                                        ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[4]                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[4]_OTERM14                                                                                                         ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[5]                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[5]_OTERM3_OTERM89                                                                                                  ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[5]_OTERM3_OTERM91_OTERM130                                                                                         ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[5]_OTERM5_OTERM79                                                                                                  ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[5]_OTERM5_OTERM81                                                                                                  ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[5]_OTERM5_OTERM85_OTERM132                                                                                         ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[6]                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1[6]_OTERM9                                                                                                          ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1~0                                                                                                                  ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg1~0_RTM017                                                                                                           ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[0]                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[0]_OTERM65_OTERM128                                                                                                ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[1]                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[3]                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[3]_OTERM54_OTERM107                                                                                                ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[3]_OTERM54_OTERM109                                                                                                ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[3]_OTERM54_OTERM111                                                                                                ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[4]                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[4]_OTERM44                                                                                                         ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[4]_OTERM46                                                                                                         ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[5]                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[5]_OTERM77_OTERM99                                                                                                 ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[5]_OTERM77_OTERM101_OTERM136                                                                                       ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[5]_OTERM77_OTERM101_OTERM138                                                                                       ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[6]                                                                                                                 ; Deleted          ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[6]_OTERM71_OTERM124_OTERM140                                                                                       ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[6]_OTERM71_OTERM124_OTERM142                                                                                       ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[6]_OTERM71_OTERM124_OTERM144                                                                                       ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2[6]_OTERM71_OTERM124_OTERM146                                                                                       ; Retimed Register ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2~0                                                                                                                  ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg2~0_RTM052                                                                                                           ; Modified         ; Timing optimization ;
; rra_feedback:feedback|rra_7seg4:segments|o_7seg3~0                                                                                                                  ; Modified         ; Timing optimization ;
; rra_key_in:keypad|Add0~0                                                                                                                                            ; Deleted          ; Timing optimization ;
; rra_key_in:keypad|Mux20~0                                                                                                                                           ; Deleted          ; Timing optimization ;
; rra_key_in:keypad|Mux23~0                                                                                                                                           ; Deleted          ; Timing optimization ;
; rra_key_in:keypad|Mux26~0                                                                                                                                           ; Deleted          ; Timing optimization ;
; rra_key_in:keypad|Mux29~0                                                                                                                                           ; Deleted          ; Timing optimization ;
; rra_key_in:keypad|key_count[1]~0                                                                                                                                    ; Modified         ; Timing optimization ;
; rra_key_in:keypad|key_next[1]~15                                                                                                                                    ; Modified         ; Timing optimization ;
; rra_key_in:keypad|key_next[4]~20                                                                                                                                    ; Modified         ; Timing optimization ;
; rra_key_in:keypad|key_next[7]~14                                                                                                                                    ; Modified         ; Timing optimization ;
; rra_key_in:keypad|key_next[10]~21                                                                                                                                   ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_base|Add1~0                                                                                                                          ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_base|Add2~0                                                                                                                          ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_base|current[0]~14                                                                                                                   ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_gripper|Add1~0                                                                                                                       ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_gripper|Add2~0                                                                                                                       ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_gripper|current[0]~14                                                                                                                ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_lower|Add1~0                                                                                                                         ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_lower|Add2~0                                                                                                                         ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_lower|current[0]~14                                                                                                                  ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_middle|Add1~0                                                                                                                        ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_middle|Add2~0                                                                                                                        ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_middle|current[0]~14                                                                                                                 ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_upper|Add1~0                                                                                                                         ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_upper|Add2~0                                                                                                                         ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_upper|current[0]~14                                                                                                                  ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_wrist|Add1~0                                                                                                                         ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_wrist|Add2~0                                                                                                                         ; Modified         ; Timing optimization ;
; rra_servo_controller:rra_servo_wrist|current[0]~14                                                                                                                  ; Modified         ; Timing optimization ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_base|clk_10mhz_count[0] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_middle|clk_1khz         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |rra|addr[5]                                                ;
; 8:1                ; 12 bits   ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |rra|rra_feedback:feedback|segVal[6]                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |rra|rra_servo_controller:rra_servo_base|clk_1khz_count[9]  ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |rra|rra_servo_controller:rra_servo_lower|pwm_count[15]     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |rra|rra_servo_controller:rra_servo_lower|pwm_count_i[15]   ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |rra|rra_servo_controller:rra_servo_middle|pwm_count[3]     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |rra|rra_servo_controller:rra_servo_middle|pwm_count_i[4]   ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |rra|rra_servo_controller:rra_servo_upper|pwm_count[5]      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |rra|rra_servo_controller:rra_servo_upper|pwm_count_i[1]    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |rra|rra_servo_controller:rra_servo_wrist|pwm_count[8]      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |rra|rra_servo_controller:rra_servo_gripper|pwm_count[6]    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |rra|rra_servo_controller:rra_servo_wrist|pwm_count_i[1]    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |rra|rra_servo_controller:rra_servo_gripper|pwm_count_i[7]  ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |rra|rra_servo_controller:rra_servo_base|pwm_count[12]      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |rra|rra_servo_controller:rra_servo_base|pwm_count_i[0]     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_lower|current[7]        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_middle|current[0]       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_upper|current[9]        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_wrist|current[0]        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_gripper|current[1]      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_base|current[9]         ;
; 8:1                ; 72 bits   ; 360 LEs       ; 360 LEs              ; 0 LEs                  ; Yes        ; |rra|rra_memory:memory|data_out[36]                         ;
; 19:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |rra|rra_key_in:keypad|key_next[12]                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |rra|t_lower_pos[10]                                        ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |rra|t_middle_pos[6]                                        ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |rra|t_upper_pos[0]                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |rra|t_wrist_pos[6]                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |rra|t_gripper_pos[5]                                       ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |rra|t_base_pos[0]                                          ;
; 9:1                ; 72 bits   ; 432 LEs       ; 432 LEs              ; 0 LEs                  ; Yes        ; |rra|rra_memory:memory|data_out_prev[19]                    ;
; 21:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |rra|rra_key_in:keypad|key_next[7]                          ;
; 21:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |rra|rra_key_in:keypad|key_next[3]                          ;
; 21:1               ; 3 bits    ; 42 LEs        ; 18 LEs               ; 24 LEs                 ; Yes        ; |rra|rra_key_in:keypad|key_next[2]                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_lower|current[12]       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_lower|current[5]        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_middle|current[13]      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_middle|current[6]       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_upper|current[12]       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_upper|current[4]        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_wrist|current[13]       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_wrist|current[10]       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_gripper|current[13]     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_gripper|current[10]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_base|current[12]        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |rra|rra_servo_controller:rra_servo_base|current[6]         ;
; 4:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |rra|rra_memory:memory|Mux11                                ;
; 8:1                ; 72 bits   ; 360 LEs       ; 360 LEs              ; 0 LEs                  ; No         ; |rra|rra_memory:memory|Mux60                                ;
; 16:1               ; 72 bits   ; 720 LEs       ; 720 LEs              ; 0 LEs                  ; No         ; |rra|rra_memory:memory|Mux60                                ;
; 32:1               ; 72 bits   ; 1512 LEs      ; 1512 LEs             ; 0 LEs                  ; No         ; |rra|rra_memory:memory|Mux60                                ;
; 64:1               ; 72 bits   ; 3024 LEs      ; 3024 LEs             ; 0 LEs                  ; No         ; |rra|rra_memory:memory|Mux60                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_lower ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; step           ; 1     ; Signed Integer                                           ;
; max_steps      ; 2000  ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_middle ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; step           ; 1     ; Signed Integer                                            ;
; max_steps      ; 2000  ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_upper ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; step           ; 1     ; Signed Integer                                           ;
; max_steps      ; 2000  ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_wrist ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; step           ; 1     ; Signed Integer                                           ;
; max_steps      ; 2000  ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_gripper ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; step           ; 1     ; Signed Integer                                             ;
; max_steps      ; 2000  ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_base ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; step           ; 1     ; Signed Integer                                          ;
; max_steps      ; 2000  ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                         ;
; LPM_WIDTHD             ; 5              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_gvo ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_kvo ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+-------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                      ;
+------------------------------------------------+-------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                   ;
; LPM_WIDTHB                                     ; 8           ; Untyped                                   ;
; LPM_WIDTHP                                     ; 32          ; Untyped                                   ;
; LPM_WIDTHR                                     ; 32          ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                   ;
; LATENCY                                        ; 0           ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped                                   ;
; USE_EAB                                        ; OFF         ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_u6t    ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                   ;
+------------------------------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                      ;
+------------------------------------------------+-------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 12          ; Untyped                                   ;
; LPM_WIDTHB                                     ; 10          ; Untyped                                   ;
; LPM_WIDTHP                                     ; 22          ; Untyped                                   ;
; LPM_WIDTHR                                     ; 22          ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                   ;
; LATENCY                                        ; 0           ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped                                   ;
; USE_EAB                                        ; OFF         ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                   ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                   ;
+------------------------------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                  ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 2                                                       ;
; Entity Instance                       ; rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                      ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 32                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                     ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                                      ;
;     -- LPM_WIDTHB                     ; 10                                                      ;
;     -- LPM_WIDTHP                     ; 22                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                     ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
+---------------------------------------+---------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "rra_feedback:feedback" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; i_ch1[13..12] ; Input ; Info     ; Stuck at GND   ;
; i_ch2[13..12] ; Input ; Info     ; Stuck at GND   ;
; i_ch3[13..12] ; Input ; Info     ; Stuck at GND   ;
; i_ch4[13..12] ; Input ; Info     ; Stuck at GND   ;
; i_ch5[13..12] ; Input ; Info     ; Stuck at GND   ;
; i_ch6[13..12] ; Input ; Info     ; Stuck at GND   ;
+---------------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rra_servo_controller:rra_servo_base"                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_current_i ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_offset    ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rra_servo_controller:rra_servo_gripper"                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_current_i ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_offset    ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rra_servo_controller:rra_servo_wrist"                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_current_i ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_offset    ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rra_servo_controller:rra_servo_upper"                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; o_current_i    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_offset[5..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_offset[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rra_servo_controller:rra_servo_middle"                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_current_i ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_offset    ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rra_servo_controller:rra_servo_lower"                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; o_current_i    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_offset[5..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_offset[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rra_key_in:keypad"                                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; key_out[11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; key_out[6]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; key_out[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Mar 15 13:02:43 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rra -c rra
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/matt/google drive/uwe/year 3 - group design/rra/hardware/rra_feedback.vhd
    Info (12022): Found design unit 1: rra_feedback-rtl
    Info (12023): Found entity 1: rra_feedback
Info (12021): Found 2 design units, including 1 entities, in source file /users/matt/google drive/uwe/year 3 - group design/rra/hardware/rra_7seg.vhd
    Info (12022): Found design unit 1: rra_7seg4-rtl
    Info (12023): Found entity 1: rra_7seg4
Info (12021): Found 2 design units, including 1 entities, in source file /users/matt/google drive/uwe/year 3 - group design/rra/hardware/rra_servo_controller.vhd
    Info (12022): Found design unit 1: rra_servo_controller-rtl
    Info (12023): Found entity 1: rra_servo_controller
Info (12021): Found 2 design units, including 1 entities, in source file /users/matt/google drive/uwe/year 3 - group design/rra/hardware/rra_memory.vhd
    Info (12022): Found design unit 1: rra_memory-rtl
    Info (12023): Found entity 1: rra_memory
Info (12021): Found 2 design units, including 1 entities, in source file /users/matt/google drive/uwe/year 3 - group design/rra/hardware/rra_key_in.vhd
    Info (12022): Found design unit 1: rra_key_in-rtl
    Info (12023): Found entity 1: rra_key_in
Info (12021): Found 2 design units, including 1 entities, in source file /users/matt/google drive/uwe/year 3 - group design/rra/hardware/rra_controller.vhd
    Info (12022): Found design unit 1: rra_controller-v1
    Info (12023): Found entity 1: rra_controller
Info (12021): Found 2 design units, including 1 entities, in source file /users/matt/google drive/uwe/year 3 - group design/rra/hardware/rra.vhd
    Info (12022): Found design unit 1: rra-v1
    Info (12023): Found entity 1: rra
Info (12127): Elaborating entity "rra" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at rra.vhd(175): object "c_lower_pos_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at rra.vhd(177): object "c_middle_pos_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at rra.vhd(179): object "c_upper_pos_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at rra.vhd(181): object "c_wrist_pos_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at rra.vhd(183): object "c_gripper_pos_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at rra.vhd(185): object "c_base_pos_i" assigned a value but never read
Warning (10492): VHDL Process Statement warning at rra.vhd(373): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra.vhd(507): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "rra_key_in" for hierarchy "rra_key_in:keypad"
Info (12128): Elaborating entity "rra_memory" for hierarchy "rra_memory:memory"
Info (12128): Elaborating entity "rra_controller" for hierarchy "rra_controller:controller"
Warning (10492): VHDL Process Statement warning at rra_controller.vhd(69): signal "moved" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "rra_servo_controller" for hierarchy "rra_servo_controller:rra_servo_lower"
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(87): signal "i_speed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(88): signal "i_target" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(89): signal "current" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(90): signal "current_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at rra_servo_controller.vhd(46): inferring latch(es) for signal or variable "o_current_i", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(128): signal "i_rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(159): signal "i_rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "o_current_i[0]" at rra_servo_controller.vhd(46)
Info (10041): Inferred latch for "o_current_i[1]" at rra_servo_controller.vhd(46)
Info (10041): Inferred latch for "o_current_i[2]" at rra_servo_controller.vhd(46)
Info (10041): Inferred latch for "o_current_i[3]" at rra_servo_controller.vhd(46)
Info (10041): Inferred latch for "o_current_i[4]" at rra_servo_controller.vhd(46)
Info (10041): Inferred latch for "o_current_i[5]" at rra_servo_controller.vhd(46)
Info (10041): Inferred latch for "o_current_i[6]" at rra_servo_controller.vhd(46)
Info (10041): Inferred latch for "o_current_i[7]" at rra_servo_controller.vhd(46)
Info (10041): Inferred latch for "o_current_i[8]" at rra_servo_controller.vhd(46)
Info (10041): Inferred latch for "o_current_i[9]" at rra_servo_controller.vhd(46)
Info (10041): Inferred latch for "o_current_i[10]" at rra_servo_controller.vhd(46)
Info (10041): Inferred latch for "o_current_i[11]" at rra_servo_controller.vhd(46)
Info (12128): Elaborating entity "rra_feedback" for hierarchy "rra_feedback:feedback"
Info (12128): Elaborating entity "rra_7seg4" for hierarchy "rra_feedback:feedback|rra_7seg4:segments"
Info (286030): Timing-Driven Synthesis is running
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rra_feedback:feedback|rra_7seg4:segments|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rra_feedback:feedback|rra_7seg4:segments|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rra_feedback:feedback|rra_7seg4:segments|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rra_feedback:feedback|rra_7seg4:segments|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rra_feedback:feedback|rra_7seg4:segments|Mult0"
Info (12130): Elaborated megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2"
Info (12133): Instantiated megafunction "rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gvo.tdf
    Info (12023): Found entity 1: lpm_divide_gvo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf
    Info (12023): Found entity 1: alt_u_div_t5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_pt9.tdf
    Info (12023): Found entity 1: lpm_abs_pt9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_av9.tdf
    Info (12023): Found entity 1: lpm_abs_av9
Info (12130): Elaborated megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1"
Info (12133): Instantiated megafunction "rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kvo.tdf
    Info (12023): Found entity 1: lpm_divide_kvo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf
    Info (12023): Found entity 1: abs_divider_obg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_56f.tdf
    Info (12023): Found entity 1: alt_u_div_56f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_st9.tdf
    Info (12023): Found entity 1: lpm_abs_st9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_bv9.tdf
    Info (12023): Found entity 1: lpm_abs_bv9
Info (12130): Elaborated megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0"
Info (12133): Instantiated megafunction "rra_feedback:feedback|rra_7seg4:segments|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_h8f.tdf
    Info (12023): Found entity 1: alt_u_div_h8f
Info (12130): Elaborated megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_u6t.tdf
    Info (12023): Found entity 1: mult_u6t
Info (12130): Elaborated megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_efh.tdf
    Info (12023): Found entity 1: add_sub_efh
Info (12131): Elaborated megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ifh.tdf
    Info (12023): Found entity 1: add_sub_ifh
Info (12131): Elaborated megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "rra_feedback:feedback|rra_7seg4:segments|lpm_mult:Mult0"
Info (13014): Ignored 103 buffer(s)
    Info (13016): Ignored 53 CARRY_SUM buffer(s)
    Info (13019): Ignored 50 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register rra_servo_controller:rra_servo_lower|current[13] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_lower|current[12] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_lower|current[11] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_lower|current[10] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_lower|current[6] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_lower|current[5] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_lower|current[4] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_lower|current[3] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_lower|current[2] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_middle|current[13] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_middle|current[12] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_middle|current[11] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_middle|current[10] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_middle|current[6] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_middle|current[5] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_middle|current[4] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_middle|current[3] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_middle|current[2] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_upper|current[13] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_upper|current[12] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_upper|current[11] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_upper|current[10] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_upper|current[6] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_upper|current[5] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_upper|current[4] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_upper|current[3] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_upper|current[2] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_wrist|current[13] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_wrist|current[12] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_wrist|current[11] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_wrist|current[10] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_wrist|current[6] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_wrist|current[5] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_wrist|current[4] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_wrist|current[3] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_wrist|current[2] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_gripper|current[13] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_gripper|current[12] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_gripper|current[11] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_gripper|current[10] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_gripper|current[6] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_gripper|current[5] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_gripper|current[4] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_gripper|current[3] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_gripper|current[2] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_base|current[13] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_base|current[12] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_base|current[11] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_base|current[10] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_base|current[6] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_base|current[5] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_base|current[4] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_base|current[3] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_base|current[2] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_lower|delay[3] will power up to High
    Critical Warning (18010): Register rra_servo_controller:rra_servo_lower|delay[1] will power up to High
    Critical Warning (18010): Register rra_servo_controller:rra_servo_middle|delay[3] will power up to High
    Critical Warning (18010): Register rra_servo_controller:rra_servo_middle|delay[1] will power up to High
    Critical Warning (18010): Register rra_servo_controller:rra_servo_upper|delay[3] will power up to High
    Critical Warning (18010): Register rra_servo_controller:rra_servo_upper|delay[1] will power up to High
    Critical Warning (18010): Register rra_servo_controller:rra_servo_wrist|delay[3] will power up to High
    Critical Warning (18010): Register rra_servo_controller:rra_servo_wrist|delay[1] will power up to High
    Critical Warning (18010): Register rra_servo_controller:rra_servo_gripper|delay[3] will power up to High
    Critical Warning (18010): Register rra_servo_controller:rra_servo_gripper|delay[1] will power up to High
    Critical Warning (18010): Register rra_servo_controller:rra_servo_base|delay[3] will power up to High
    Critical Warning (18010): Register rra_servo_controller:rra_servo_base|delay[1] will power up to High
    Critical Warning (18010): Register rra_servo_controller:rra_servo_lower|delay[0] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_middle|delay[0] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_upper|delay[0] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_wrist|delay[0] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_gripper|delay[0] will power up to Low
    Critical Warning (18010): Register rra_servo_controller:rra_servo_base|delay[0] will power up to Low
Info (128000): Starting physical synthesis optimizations for speed
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rra.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1648 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 604 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:17
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 20298 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 60 output pins
    Info (21061): Implemented 20219 logic cells
    Info (21062): Implemented 3 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 680 megabytes
    Info: Processing ended: Tue Mar 15 13:04:07 2016
    Info: Elapsed time: 00:01:24
    Info: Total CPU time (on all processors): 00:01:22


