\doxysubsubsubsection{SPI Interrupt Definition }
\hypertarget{group___s_p_i___interrupt__definition}{}\label{group___s_p_i___interrupt__definition}\index{SPI Interrupt Definition@{SPI Interrupt Definition}}
Collaboration diagram for SPI Interrupt Definition\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s_p_i___interrupt__definition}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___interrupt__definition_ga6f0778617fc5f58086e4e29cd3781f18}{SPI\+\_\+\+IT\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___interrupt__definition_ga6c6ea3686830c60d9363f97a5d1011cc}{SPI\+\_\+\+IT\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___interrupt__definition_gace6a9377da7f18ea8b5c73163c2278d6}{SPI\+\_\+\+IT\+\_\+\+ERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___s_p_i___interrupt__definition_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_p_i___interrupt__definition_gace6a9377da7f18ea8b5c73163c2278d6}\index{SPI Interrupt Definition@{SPI Interrupt Definition}!SPI\_IT\_ERR@{SPI\_IT\_ERR}}
\index{SPI\_IT\_ERR@{SPI\_IT\_ERR}!SPI Interrupt Definition@{SPI Interrupt Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_IT\_ERR}{SPI\_IT\_ERR}}
{\footnotesize\ttfamily \label{group___s_p_i___interrupt__definition_gace6a9377da7f18ea8b5c73163c2278d6} 
\#define SPI\+\_\+\+IT\+\_\+\+ERR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00306}{306}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___interrupt__definition_ga6c6ea3686830c60d9363f97a5d1011cc}\index{SPI Interrupt Definition@{SPI Interrupt Definition}!SPI\_IT\_RXNE@{SPI\_IT\_RXNE}}
\index{SPI\_IT\_RXNE@{SPI\_IT\_RXNE}!SPI Interrupt Definition@{SPI Interrupt Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_IT\_RXNE}{SPI\_IT\_RXNE}}
{\footnotesize\ttfamily \label{group___s_p_i___interrupt__definition_ga6c6ea3686830c60d9363f97a5d1011cc} 
\#define SPI\+\_\+\+IT\+\_\+\+RXNE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00305}{305}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___interrupt__definition_ga6f0778617fc5f58086e4e29cd3781f18}\index{SPI Interrupt Definition@{SPI Interrupt Definition}!SPI\_IT\_TXE@{SPI\_IT\_TXE}}
\index{SPI\_IT\_TXE@{SPI\_IT\_TXE}!SPI Interrupt Definition@{SPI Interrupt Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_IT\_TXE}{SPI\_IT\_TXE}}
{\footnotesize\ttfamily \label{group___s_p_i___interrupt__definition_ga6f0778617fc5f58086e4e29cd3781f18} 
\#define SPI\+\_\+\+IT\+\_\+\+TXE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00304}{304}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

