0.7
2020.2
Jun 10 2021
19:45:28
/home/jwyngaard/Work/UCT/OneDrive/3096/PracsGit/EEE3096S-2021/WorkPackage6/VivadoProjectWP6/WP6_Vivado.sim/sim_1/behav/xsim/glbl.v,1634547127,verilog,,,,glbl,,,,,,,,
/home/jwyngaard/Work/UCT/OneDrive/3096/PracsGit/EEE3096S-2021/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sim_1/new/RegMem_tb.v,1634547127,verilog,,,,tb_reg_mem,,,,,,,,
/home/jwyngaard/Work/UCT/OneDrive/3096/PracsGit/EEE3096S-2021/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/RegMem.v,1634547127,verilog,,/home/jwyngaard/Work/UCT/OneDrive/3096/PracsGit/EEE3096S-2021/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sim_1/new/RegMem_tb.v,,reg_mem,,,,,,,,
/home/jwyngaard/Work/UCT/OneDrive/3096/PracsGit/EEE3096S-2021/WorkPackage6/WP6_Vivado/WP6_Vivado.srcs/sources_1/ALU_Prac.v,1634501557,verilog,,,,ALU,,,,,,,,
