{"vcs1":{"timestamp_begin":1695504282.434382898, "rt":0.61, "ut":0.27, "st":0.25}}
{"vcselab":{"timestamp_begin":1695504283.139823962, "rt":0.60, "ut":0.44, "st":0.11}}
{"link":{"timestamp_begin":1695504283.799187641, "rt":0.70, "ut":0.27, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695504281.553476890}
{"VCS_COMP_START_TIME": 1695504281.553476890}
{"VCS_COMP_END_TIME": 1695504285.329568379}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -debug -R hw3prob4.sv"}
{"vcs1": {"peak_mem": 337308}}
{"stitch_vcselab": {"peak_mem": 222576}}
