Classic Timing Analyzer report for counter
Wed May 08 08:01:15 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'c_clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 48.032 ns                                      ; D:u5|tmp ; outl[6]  ; c_clk      ; --       ; 0            ;
; Clock Setup: 'c_clk'         ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; D:u0|tmp ; D:u0|tmp ; c_clk      ; c_clk    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; c_clk           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'c_clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; D:u0|tmp ; D:u0|tmp ; c_clk      ; c_clk    ; None                        ; None                      ; 1.522 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; D:u4|tmp ; D:u4|tmp ; c_clk      ; c_clk    ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; D:u2|tmp ; D:u2|tmp ; c_clk      ; c_clk    ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; D:u1|tmp ; D:u1|tmp ; c_clk      ; c_clk    ; None                        ; None                      ; 1.511 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; D:u3|tmp ; D:u3|tmp ; c_clk      ; c_clk    ; None                        ; None                      ; 1.511 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; D:u5|tmp ; D:u5|tmp ; c_clk      ; c_clk    ; None                        ; None                      ; 1.505 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+----------+---------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To      ; From Clock ;
+-------+--------------+------------+----------+---------+------------+
; N/A   ; None         ; 48.032 ns  ; D:u5|tmp ; outl[6] ; c_clk      ;
; N/A   ; None         ; 47.718 ns  ; D:u5|tmp ; outl[0] ; c_clk      ;
; N/A   ; None         ; 47.456 ns  ; D:u5|tmp ; outl[5] ; c_clk      ;
; N/A   ; None         ; 47.315 ns  ; D:u5|tmp ; outl[1] ; c_clk      ;
; N/A   ; None         ; 47.027 ns  ; D:u5|tmp ; outl[4] ; c_clk      ;
; N/A   ; None         ; 47.010 ns  ; D:u5|tmp ; outl[2] ; c_clk      ;
; N/A   ; None         ; 46.865 ns  ; D:u5|tmp ; outl[3] ; c_clk      ;
; N/A   ; None         ; 45.890 ns  ; D:u4|tmp ; outl[6] ; c_clk      ;
; N/A   ; None         ; 45.669 ns  ; D:u5|tmp ; outh[4] ; c_clk      ;
; N/A   ; None         ; 45.612 ns  ; D:u5|tmp ; outh[6] ; c_clk      ;
; N/A   ; None         ; 45.608 ns  ; D:u5|tmp ; outh[5] ; c_clk      ;
; N/A   ; None         ; 45.576 ns  ; D:u4|tmp ; outl[0] ; c_clk      ;
; N/A   ; None         ; 45.314 ns  ; D:u4|tmp ; outl[5] ; c_clk      ;
; N/A   ; None         ; 45.173 ns  ; D:u4|tmp ; outl[1] ; c_clk      ;
; N/A   ; None         ; 45.100 ns  ; D:u5|tmp ; outh[3] ; c_clk      ;
; N/A   ; None         ; 45.049 ns  ; D:u5|tmp ; outh[0] ; c_clk      ;
; N/A   ; None         ; 45.036 ns  ; D:u5|tmp ; outh[1] ; c_clk      ;
; N/A   ; None         ; 45.026 ns  ; D:u5|tmp ; outh[2] ; c_clk      ;
; N/A   ; None         ; 44.885 ns  ; D:u4|tmp ; outl[4] ; c_clk      ;
; N/A   ; None         ; 44.868 ns  ; D:u4|tmp ; outl[2] ; c_clk      ;
; N/A   ; None         ; 44.723 ns  ; D:u4|tmp ; outl[3] ; c_clk      ;
; N/A   ; None         ; 43.527 ns  ; D:u4|tmp ; outh[4] ; c_clk      ;
; N/A   ; None         ; 43.470 ns  ; D:u4|tmp ; outh[6] ; c_clk      ;
; N/A   ; None         ; 43.466 ns  ; D:u4|tmp ; outh[5] ; c_clk      ;
; N/A   ; None         ; 42.958 ns  ; D:u4|tmp ; outh[3] ; c_clk      ;
; N/A   ; None         ; 42.907 ns  ; D:u4|tmp ; outh[0] ; c_clk      ;
; N/A   ; None         ; 42.894 ns  ; D:u4|tmp ; outh[1] ; c_clk      ;
; N/A   ; None         ; 42.884 ns  ; D:u4|tmp ; outh[2] ; c_clk      ;
; N/A   ; None         ; 42.459 ns  ; D:u3|tmp ; outl[6] ; c_clk      ;
; N/A   ; None         ; 42.145 ns  ; D:u3|tmp ; outl[0] ; c_clk      ;
; N/A   ; None         ; 41.883 ns  ; D:u3|tmp ; outl[5] ; c_clk      ;
; N/A   ; None         ; 41.742 ns  ; D:u3|tmp ; outl[1] ; c_clk      ;
; N/A   ; None         ; 41.454 ns  ; D:u3|tmp ; outl[4] ; c_clk      ;
; N/A   ; None         ; 41.437 ns  ; D:u3|tmp ; outl[2] ; c_clk      ;
; N/A   ; None         ; 41.292 ns  ; D:u3|tmp ; outl[3] ; c_clk      ;
; N/A   ; None         ; 40.096 ns  ; D:u3|tmp ; outh[4] ; c_clk      ;
; N/A   ; None         ; 40.039 ns  ; D:u3|tmp ; outh[6] ; c_clk      ;
; N/A   ; None         ; 40.035 ns  ; D:u3|tmp ; outh[5] ; c_clk      ;
; N/A   ; None         ; 39.865 ns  ; D:u2|tmp ; outl[6] ; c_clk      ;
; N/A   ; None         ; 39.551 ns  ; D:u2|tmp ; outl[0] ; c_clk      ;
; N/A   ; None         ; 39.527 ns  ; D:u3|tmp ; outh[3] ; c_clk      ;
; N/A   ; None         ; 39.476 ns  ; D:u3|tmp ; outh[0] ; c_clk      ;
; N/A   ; None         ; 39.463 ns  ; D:u3|tmp ; outh[1] ; c_clk      ;
; N/A   ; None         ; 39.453 ns  ; D:u3|tmp ; outh[2] ; c_clk      ;
; N/A   ; None         ; 39.289 ns  ; D:u2|tmp ; outl[5] ; c_clk      ;
; N/A   ; None         ; 39.148 ns  ; D:u2|tmp ; outl[1] ; c_clk      ;
; N/A   ; None         ; 38.860 ns  ; D:u2|tmp ; outl[4] ; c_clk      ;
; N/A   ; None         ; 38.843 ns  ; D:u2|tmp ; outl[2] ; c_clk      ;
; N/A   ; None         ; 38.698 ns  ; D:u2|tmp ; outl[3] ; c_clk      ;
; N/A   ; None         ; 37.502 ns  ; D:u2|tmp ; outh[4] ; c_clk      ;
; N/A   ; None         ; 37.445 ns  ; D:u2|tmp ; outh[6] ; c_clk      ;
; N/A   ; None         ; 37.441 ns  ; D:u2|tmp ; outh[5] ; c_clk      ;
; N/A   ; None         ; 36.933 ns  ; D:u2|tmp ; outh[3] ; c_clk      ;
; N/A   ; None         ; 36.882 ns  ; D:u2|tmp ; outh[0] ; c_clk      ;
; N/A   ; None         ; 36.869 ns  ; D:u2|tmp ; outh[1] ; c_clk      ;
; N/A   ; None         ; 36.859 ns  ; D:u2|tmp ; outh[2] ; c_clk      ;
; N/A   ; None         ; 24.655 ns  ; D:u1|tmp ; outl[6] ; c_clk      ;
; N/A   ; None         ; 24.341 ns  ; D:u1|tmp ; outl[0] ; c_clk      ;
; N/A   ; None         ; 24.079 ns  ; D:u1|tmp ; outl[5] ; c_clk      ;
; N/A   ; None         ; 23.938 ns  ; D:u1|tmp ; outl[1] ; c_clk      ;
; N/A   ; None         ; 23.650 ns  ; D:u1|tmp ; outl[4] ; c_clk      ;
; N/A   ; None         ; 23.633 ns  ; D:u1|tmp ; outl[2] ; c_clk      ;
; N/A   ; None         ; 23.488 ns  ; D:u1|tmp ; outl[3] ; c_clk      ;
; N/A   ; None         ; 20.823 ns  ; D:u1|tmp ; outh[4] ; c_clk      ;
; N/A   ; None         ; 20.766 ns  ; D:u1|tmp ; outh[6] ; c_clk      ;
; N/A   ; None         ; 20.762 ns  ; D:u1|tmp ; outh[5] ; c_clk      ;
; N/A   ; None         ; 20.254 ns  ; D:u1|tmp ; outh[3] ; c_clk      ;
; N/A   ; None         ; 20.203 ns  ; D:u1|tmp ; outh[0] ; c_clk      ;
; N/A   ; None         ; 20.190 ns  ; D:u1|tmp ; outh[1] ; c_clk      ;
; N/A   ; None         ; 20.180 ns  ; D:u1|tmp ; outh[2] ; c_clk      ;
; N/A   ; None         ; 14.894 ns  ; D:u0|tmp ; outl[6] ; c_clk      ;
; N/A   ; None         ; 14.583 ns  ; D:u0|tmp ; outl[0] ; c_clk      ;
; N/A   ; None         ; 14.167 ns  ; D:u0|tmp ; outl[1] ; c_clk      ;
; N/A   ; None         ; 13.028 ns  ; D:u0|tmp ; outl[2] ; c_clk      ;
; N/A   ; None         ; 12.895 ns  ; D:u0|tmp ; outl[5] ; c_clk      ;
; N/A   ; None         ; 12.873 ns  ; D:u0|tmp ; outl[3] ; c_clk      ;
; N/A   ; None         ; 12.465 ns  ; D:u0|tmp ; outl[4] ; c_clk      ;
+-------+--------------+------------+----------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 08 08:01:15 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found combinational loop of 2 nodes
    Warning: Node "LessThan0~0"
    Warning: Node "lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[20]~76"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "c_clk" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "D:u4|tmp" as buffer
    Info: Detected ripple clock "D:u3|tmp" as buffer
    Info: Detected ripple clock "D:u2|tmp" as buffer
    Info: Detected ripple clock "D:u1|tmp" as buffer
    Info: Detected ripple clock "D:u0|tmp" as buffer
Info: Clock "c_clk" Internal fmax is restricted to 304.04 MHz between source register "D:u0|tmp" and destination register "D:u0|tmp"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.522 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N3; Fanout = 7; REG Node = 'D:u0|tmp'
            Info: 2: + IC(0.931 ns) + CELL(0.591 ns) = 1.522 ns; Loc. = LC_X4_Y4_N3; Fanout = 7; REG Node = 'D:u0|tmp'
            Info: Total cell delay = 0.591 ns ( 38.83 % )
            Info: Total interconnect delay = 0.931 ns ( 61.17 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "c_clk" to destination register is 4.591 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'c_clk'
                Info: 2: + IC(2.510 ns) + CELL(0.918 ns) = 4.591 ns; Loc. = LC_X4_Y4_N3; Fanout = 7; REG Node = 'D:u0|tmp'
                Info: Total cell delay = 2.081 ns ( 45.33 % )
                Info: Total interconnect delay = 2.510 ns ( 54.67 % )
            Info: - Longest clock path from clock "c_clk" to source register is 4.591 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'c_clk'
                Info: 2: + IC(2.510 ns) + CELL(0.918 ns) = 4.591 ns; Loc. = LC_X4_Y4_N3; Fanout = 7; REG Node = 'D:u0|tmp'
                Info: Total cell delay = 2.081 ns ( 45.33 % )
                Info: Total interconnect delay = 2.510 ns ( 54.67 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "c_clk" to destination pin "outl[6]" through register "D:u5|tmp" is 48.032 ns
    Info: + Longest clock path from clock "c_clk" to source register is 18.807 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'c_clk'
        Info: 2: + IC(2.510 ns) + CELL(1.294 ns) = 4.967 ns; Loc. = LC_X4_Y4_N3; Fanout = 7; REG Node = 'D:u0|tmp'
        Info: 3: + IC(1.866 ns) + CELL(1.294 ns) = 8.127 ns; Loc. = LC_X7_Y4_N8; Fanout = 8; REG Node = 'D:u1|tmp'
        Info: 4: + IC(0.875 ns) + CELL(1.294 ns) = 10.296 ns; Loc. = LC_X7_Y4_N9; Fanout = 13; REG Node = 'D:u2|tmp'
        Info: 5: + IC(2.137 ns) + CELL(1.294 ns) = 13.727 ns; Loc. = LC_X7_Y2_N9; Fanout = 14; REG Node = 'D:u3|tmp'
        Info: 6: + IC(0.875 ns) + CELL(1.294 ns) = 15.896 ns; Loc. = LC_X7_Y2_N8; Fanout = 13; REG Node = 'D:u4|tmp'
        Info: 7: + IC(1.993 ns) + CELL(0.918 ns) = 18.807 ns; Loc. = LC_X5_Y2_N9; Fanout = 12; REG Node = 'D:u5|tmp'
        Info: Total cell delay = 8.551 ns ( 45.47 % )
        Info: Total interconnect delay = 10.256 ns ( 54.53 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 28.849 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y2_N9; Fanout = 12; REG Node = 'D:u5|tmp'
        Info: 2: + IC(0.000 ns) + CELL(2.025 ns) = 2.025 ns; Loc. = LC_X6_Y2_N5; Fanout = 46; COMB LOOP Node = 'LessThan0~0'
            Info: Loc. = LC_X6_Y2_N5; Node "LessThan0~0"
            Info: Loc. = LC_X7_Y2_N0; Node "lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[20]~76"
        Info: 3: + IC(0.792 ns) + CELL(0.978 ns) = 3.795 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 4.610 ns; Loc. = LC_X6_Y2_N3; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~16'
        Info: 5: + IC(0.693 ns) + CELL(0.978 ns) = 6.281 ns; Loc. = LC_X6_Y2_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15'
        Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.404 ns; Loc. = LC_X6_Y2_N7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13'
        Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 6.527 ns; Loc. = LC_X6_Y2_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11'
        Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 7.342 ns; Loc. = LC_X6_Y2_N9; Fanout = 9; COMB Node = 'lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8'
        Info: 9: + IC(2.544 ns) + CELL(0.511 ns) = 10.397 ns; Loc. = LC_X5_Y3_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[21]~32'
        Info: 10: + IC(0.694 ns) + CELL(0.978 ns) = 12.069 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15'
        Info: 11: + IC(0.000 ns) + CELL(0.815 ns) = 12.884 ns; Loc. = LC_X5_Y3_N4; Fanout = 8; COMB Node = 'lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10'
        Info: 12: + IC(2.571 ns) + CELL(0.200 ns) = 15.655 ns; Loc. = LC_X4_Y2_N7; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[27]~79'
        Info: 13: + IC(1.875 ns) + CELL(0.954 ns) = 18.484 ns; Loc. = LC_X5_Y4_N4; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~23'
        Info: 14: + IC(0.000 ns) + CELL(0.975 ns) = 19.459 ns; Loc. = LC_X5_Y4_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12'
        Info: 15: + IC(1.684 ns) + CELL(0.511 ns) = 21.654 ns; Loc. = LC_X7_Y4_N4; Fanout = 7; COMB Node = 'lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[32]~73'
        Info: 16: + IC(1.835 ns) + CELL(0.511 ns) = 24.000 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'Mux7~6'
        Info: 17: + IC(2.527 ns) + CELL(2.322 ns) = 28.849 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'outl[6]'
        Info: Total cell delay = 13.634 ns ( 47.26 % )
        Info: Total interconnect delay = 15.215 ns ( 52.74 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Wed May 08 08:01:15 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


