
---------- Begin Simulation Statistics ----------
final_tick                               573045845000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65108                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701652                       # Number of bytes of host memory used
host_op_rate                                    65325                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9407.89                       # Real time elapsed on the host
host_tick_rate                               60911205                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612528813                       # Number of instructions simulated
sim_ops                                     614566395                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.573046                       # Number of seconds simulated
sim_ticks                                573045845000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.250704                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79723113                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91372458                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8117354                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124421540                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10520411                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10665941                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          145530                       # Number of indirect misses.
system.cpu0.branchPred.lookups              158476746                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061488                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018205                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5469377                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143206226                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16161507                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058482                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54261099                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580267870                       # Number of instructions committed
system.cpu0.commit.committedOps             581287353                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1048087461                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.554617                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.312431                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    761972008     72.70%     72.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    174659093     16.66%     89.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40181698      3.83%     93.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36407575      3.47%     96.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11139064      1.06%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4177085      0.40%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1417615      0.14%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1971816      0.19%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16161507      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1048087461                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887318                       # Number of function calls committed.
system.cpu0.commit.int_insts                561261381                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179949244                       # Number of loads committed
system.cpu0.commit.membars                    2037583                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037589      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322224594     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967441     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70904088     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581287353                       # Class of committed instruction
system.cpu0.commit.refs                     251871553                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580267870                       # Number of Instructions Simulated
system.cpu0.committedOps                    581287353                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.957080                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.957080                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            149583512                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2662514                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78748918                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             651276632                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               452597848                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                447027085                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5475775                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4555441                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3550292                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  158476746                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                113342815                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    603798193                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3254423                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          223                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     667753008                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16247506                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139550                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         446312317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90243524                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.588002                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1058234512                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.633835                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912170                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               586963969     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               345281720     32.63%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                75641284      7.15%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                39055755      3.69%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4861152      0.46%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4078075      0.39%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  309551      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021653      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021353      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1058234512                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       77396267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5537704                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               148643122                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.539847                       # Inst execution rate
system.cpu0.iew.exec_refs                   268394493                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74895320                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              123980266                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199796498                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2021826                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2405338                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78510869                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          635532226                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193499173                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5178820                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            613067327                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                838757                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2053521                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5475775                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3906826                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66754                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8364012                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29231                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7384                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2388122                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19847254                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6588560                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7384                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       843702                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4694002                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                251326935                       # num instructions consuming a value
system.cpu0.iew.wb_count                    607214637                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.884301                       # average fanout of values written-back
system.cpu0.iew.wb_producers                222248643                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.534694                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     607253286                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               748455656                       # number of integer regfile reads
system.cpu0.int_regfile_writes              388284197                       # number of integer regfile writes
system.cpu0.ipc                              0.510965                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.510965                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038454      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339894416     54.98%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138219      0.67%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018058      0.16%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196311301     31.75%     87.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74845651     12.11%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             618246148                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     51                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                100                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               126                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1192740                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001929                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 206771     17.34%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                893270     74.89%     92.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                92697      7.77%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             617400383                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2295978589                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    607214591                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        689783682                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 629471326                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                618246148                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6060900                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54244869                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            59142                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3002418                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29326696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1058234512                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.584224                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800922                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          607303577     57.39%     57.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          315455567     29.81%     87.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111647393     10.55%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18457517      1.74%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3538930      0.33%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1243582      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             416027      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             121900      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              50019      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1058234512                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.544408                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15416947                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2785039                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199796498                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78510869                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    883                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1135630779                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10461262                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              135591781                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370561556                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6290783                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               459270528                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3363669                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8942                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            786579439                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             644068923                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          413684425                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                442548418                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4522517                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5475775                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15256129                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43122861                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       786579399                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         91881                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2829                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14138411                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2821                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1667463434                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1281250870                       # The number of ROB writes
system.cpu0.timesIdled                       14439713                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  850                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.733018                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4379700                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5939944                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           817605                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7577144                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            207924                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         364809                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          156885                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8481712                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3201                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017924                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           483996                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095032                       # Number of branches committed
system.cpu1.commit.bw_lim_events               721279                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054429                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4109548                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32260943                       # Number of instructions committed
system.cpu1.commit.committedOps              33279042                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    179750918                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185140                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.837335                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    165570742     92.11%     92.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7194409      4.00%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2462983      1.37%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2093186      1.16%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       527005      0.29%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       157533      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       953275      0.53%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        70506      0.04%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       721279      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    179750918                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320764                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31045853                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248249                       # Number of loads committed
system.cpu1.commit.membars                    2035969                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035969      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081205     57.34%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266173     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895557      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33279042                       # Class of committed instruction
system.cpu1.commit.refs                      12161742                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32260943                       # Number of Instructions Simulated
system.cpu1.committedOps                     33279042                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.599839                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.599839                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            159896576                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               336932                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4251223                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39187379                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5053915                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12978791                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                484181                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               574181                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2098587                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8481712                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5066367                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    174183394                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                49832                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      39776381                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          216                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1635646                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046949                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5510569                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4587624                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.220177                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         180512050                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.225995                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.661452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               155902890     86.37%     86.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14264788      7.90%     94.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5996901      3.32%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3029247      1.68%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1146144      0.63%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  168991      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2803      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      63      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     223      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           180512050                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         144028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              509658                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7609360                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.198863                       # Inst execution rate
system.cpu1.iew.exec_refs                    12888955                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2942522                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              139466736                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10197854                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018578                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           319650                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2969476                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37381520                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9946433                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           587568                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35925793                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                716003                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1080758                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                484181                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2943786                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        16757                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          110974                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3497                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          234                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       949605                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        55983                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           127                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        88289                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        421369                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20676335                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35665218                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.882430                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18245415                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.197421                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35671498                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44192355                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24288071                       # number of integer regfile writes
system.cpu1.ipc                              0.178577                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178577                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036105      5.58%      5.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21517770     58.93%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11027562     30.20%     94.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1931783      5.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36513361                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1076072                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029471                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 176585     16.41%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                804872     74.80%     91.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                94613      8.79%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35553314                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         254665620                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35665206                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41484077                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34326760                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36513361                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054760                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4102477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            50802                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           331                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1609858                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    180512050                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.202277                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.659687                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          157993278     87.53%     87.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14809533      8.20%     95.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4285183      2.37%     98.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1527948      0.85%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1381614      0.77%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             196929      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             208708      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              84587      0.05%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24270      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      180512050                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.202115                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6150818                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          524056                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10197854                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2969476                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       180656078                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   965428692                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              149529918                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22411554                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6757922                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6298068                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1052015                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4659                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47246236                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38343508                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26448889                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13205362                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2877982                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                484181                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10964897                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4037335                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47246224                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29624                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               599                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13410704                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           597                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   216417917                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75539223                       # The number of ROB writes
system.cpu1.timesIdled                           1816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3468881                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1840                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3481164                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 83806                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4704779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9368381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1106493                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        55547                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33421958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2167688                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66821817                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2223235                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3512784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1643368                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3020105                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              335                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            248                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1191384                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1191383                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3512784                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           157                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14072548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14072548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    406242240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               406242240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              524                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4704908                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4704908    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4704908                       # Request fanout histogram
system.membus.respLayer1.occupancy        24325953800                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17087302565                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   573045845000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   573045845000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       747233500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   946040406.637317                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       158000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2513863500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   567815210500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5230634500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     95579822                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        95579822                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     95579822                       # number of overall hits
system.cpu0.icache.overall_hits::total       95579822                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17762993                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17762993                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17762993                       # number of overall misses
system.cpu0.icache.overall_misses::total     17762993                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232168352994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232168352994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232168352994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232168352994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    113342815                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    113342815                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    113342815                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    113342815                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156719                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156719                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156719                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156719                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13070.339722                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13070.339722                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13070.339722                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13070.339722                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4085                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          421                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               97                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.113402                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   140.333333                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16747866                       # number of writebacks
system.cpu0.icache.writebacks::total         16747866                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1015093                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1015093                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1015093                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1015093                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16747900                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16747900                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16747900                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16747900                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205882531998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205882531998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205882531998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205882531998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147763                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147763                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147763                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147763                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12293.035664                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12293.035664                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12293.035664                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12293.035664                       # average overall mshr miss latency
system.cpu0.icache.replacements              16747866                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     95579822                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       95579822                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17762993                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17762993                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232168352994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232168352994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    113342815                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    113342815                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156719                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156719                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13070.339722                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13070.339722                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1015093                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1015093                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16747900                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16747900                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205882531998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205882531998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147763                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147763                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12293.035664                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12293.035664                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999941                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          112327388                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16747867                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.706967                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999941                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        243433529                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       243433529                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227761954                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227761954                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227761954                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227761954                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     25606287                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25606287                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     25606287                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25606287                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 526048792409                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 526048792409                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 526048792409                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 526048792409                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253368241                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253368241                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253368241                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253368241                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101064                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101064                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101064                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101064                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20543.735701                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20543.735701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20543.735701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20543.735701                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3106297                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        82163                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            75986                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            946                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.879859                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.853066                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15599719                       # number of writebacks
system.cpu0.dcache.writebacks::total         15599719                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10399843                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10399843                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10399843                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10399843                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15206444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15206444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15206444                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15206444                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 251162854730                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 251162854730                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 251162854730                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 251162854730                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060017                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060017                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060017                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060017                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16516.869738                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16516.869738                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16516.869738                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16516.869738                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15599719                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163683430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163683430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18782545                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18782545                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 337657188500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 337657188500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182465975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182465975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.102937                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.102937                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17977.179796                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17977.179796                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6457919                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6457919                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12324626                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12324626                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 180156644000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 180156644000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067545                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067545                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14617.615496                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14617.615496                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64078524                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64078524                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6823742                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6823742                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 188391603909                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 188391603909                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70902266                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70902266                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.096242                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.096242                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27608.254226                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27608.254226                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3941924                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3941924                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2881818                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2881818                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  71006210730                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  71006210730                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040645                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040645                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24639.380672                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24639.380672                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1167                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1167                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          738                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          738                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7555000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7555000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.387402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.387402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10237.127371                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10237.127371                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       628000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       628000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006824                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006824                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48307.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48307.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1692                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1692                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       675000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       675000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1836                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1836                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.078431                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.078431                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4687.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4687.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       531000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       531000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.078431                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.078431                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3687.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3687.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612230                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612230                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405975                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405975                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30306985500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30306985500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018205                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018205                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398716                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398716                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 74652.344356                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 74652.344356                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405975                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405975                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  29901010500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  29901010500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398716                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398716                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 73652.344356                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 73652.344356                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.954733                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243989341                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15612192                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.628128                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.954733                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998585                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998585                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524392598                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524392598                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16710103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14597284                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 805                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              306123                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31614315                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16710103                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14597284                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                805                       # number of overall hits
system.l2.overall_hits::.cpu1.data             306123                       # number of overall hits
system.l2.overall_hits::total                31614315                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             37793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1000582                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1238                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            742872                       # number of demand (read+write) misses
system.l2.demand_misses::total                1782485                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            37793                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1000582                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1238                       # number of overall misses
system.l2.overall_misses::.cpu1.data           742872                       # number of overall misses
system.l2.overall_misses::total               1782485                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3361010000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  95281603999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    114290500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  74963263995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     173720168494                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3361010000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  95281603999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    114290500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  74963263995                       # number of overall miss cycles
system.l2.overall_miss_latency::total    173720168494                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16747896                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15597866                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1048995                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33396800                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16747896                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15597866                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1048995                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33396800                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002257                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.064149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.605972                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.708175                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053373                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002257                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.064149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.605972                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.708175                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053373                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88932.077369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95226.182361                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92318.659128                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100910.067946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97459.540189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88932.077369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95226.182361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92318.659128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100910.067946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97459.540189                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2410554                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1643368                       # number of writebacks
system.l2.writebacks::total                   1643368                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             88                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         122443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          53700                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              176235                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            88                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        122443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         53700                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             176235                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37705                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       878139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       689172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1606250                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       878139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       689172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3162764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4769014                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2978058500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  77950035000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    101734000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  63706951497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 144736778997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2978058500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  77950035000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    101734000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  63706951497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 254414608474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 399151387471                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.056299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.604014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.656983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048096                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.056299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.604014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.656983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142799                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78983.118950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88767.307909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82442.463533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92439.843025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90108.500543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78983.118950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88767.307909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82442.463533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92439.843025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80440.591987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83696.837013                       # average overall mshr miss latency
system.l2.replacements                        6812336                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4255568                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4255568                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4255568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4255568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29055147                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29055147                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29055147                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29055147                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3162764                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3162764                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 254414608474                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 254414608474                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80440.591987                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80440.591987                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   23                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       361000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       389500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.411765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.656716                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12033.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2035.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8852.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       597000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       270500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       867500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.411765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.656716                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19321.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19715.909091                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3277.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2681.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       181000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       220500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.733333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20111.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20045.454545                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2594733                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           143700                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2738433                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         683518                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         597438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1280956                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  66358541999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  60205876498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  126564418497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3278251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       741138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4019389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.208501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.806109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.318694                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97083.825150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100773.430043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98804.657222                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        64034                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        27079                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91113                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       619484                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       570359                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1189843                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  55379195000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  52312884999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 107692079999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.188968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.769572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.296026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89395.682536                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91719.224206                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90509.487385                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16710103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16710908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        37793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1238                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39031                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3361010000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    114290500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3475300500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16747896                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16749939                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.605972                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88932.077369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92318.659128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89039.494248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           88                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            92                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37705                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38939                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2978058500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    101734000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3079792500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002251                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.604014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78983.118950                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82442.463533                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79092.747631                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12002551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       162423                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12164974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       317064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       145434                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          462498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  28923062000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  14757387497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  43680449497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12319615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       307857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12627472                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.472408                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91221.526253                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101471.371873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94444.623538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        58409                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        26621                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        85030                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       258655                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       118813                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       377468                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  22570840000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  11394066498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  33964906498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020995                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.385936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87262.337863                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95899.156641                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89980.889765                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          469                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               486                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          237                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           31                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             268                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5040000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1019500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6059500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           48                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           754                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.335694                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.645833                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.355438                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21265.822785                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 32887.096774                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22610.074627                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           94                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          117                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          143                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          151                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2865494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       161000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3026494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.202550                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.166667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.200265                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20038.419580                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20125                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20043.006623                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999868                       # Cycle average of tags in use
system.l2.tags.total_refs                    69629582                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6812933                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.220206                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.733086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.861522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.269323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.216211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.916433                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.464579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.044711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.160458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.311194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 540479813                       # Number of tag accesses
system.l2.tags.data_accesses                540479813                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2413248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56285760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         78976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      44134976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    198153728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          301066688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2413248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        78976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2492224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    105175552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       105175552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         879465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         689609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3096152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4704167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1643368                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1643368                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4211265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         98222089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           137818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77018229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    345790358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             525379759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4211265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       137818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4349083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183537762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183537762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183537762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4211265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        98222089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          137818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77018229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    345790358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            708917521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1624491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    846927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    674972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3078267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003276579750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        99440                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        99440                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9155350                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1530425                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4704167                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1643368                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4704167                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1643368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  65062                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18877                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            197828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            190546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            212230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            300587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            360674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            398748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            482376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            396039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            417644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            309940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           271393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           234521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           252306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           210590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           201568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           202115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            146013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            153279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            195207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            151132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68008                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 148043759364                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23195525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            235026978114                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31912.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50662.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3593162                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1042572                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4704167                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1643368                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  937241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  987117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1052715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  580800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  467172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  331550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   98609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   51420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   19936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 105132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 107226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 102481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 101551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1627827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.259014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.535526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.491117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       444061     27.28%     27.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       759736     46.67%     73.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       119515      7.34%     81.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       114797      7.05%     88.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        48791      3.00%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23227      1.43%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22149      1.36%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15001      0.92%     95.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        80550      4.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1627827                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        99440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.649930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.178105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        99435     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         99440                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        99440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.336102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.313998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.890854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85091     85.57%     85.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1690      1.70%     87.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8250      8.30%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3010      3.03%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              987      0.99%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              274      0.28%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               96      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         99440                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              296902720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4163968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103965568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               301066688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            105175552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       518.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    525.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  573045745500                       # Total gap between requests
system.mem_ctrls.avgGap                      90278.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2413120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     54203328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        78976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     43198208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    197009088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103965568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4211041.788462840952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94588117.989058971405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 137817.943693492794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75383511.418706819415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 343792891.474503219128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181426266.165493279696                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       879465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       689609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3096152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1643368                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1412410352                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41730479808                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     49969071                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35120056796                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 156714062087                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13671661271704                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37457.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47449.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40493.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50927.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50615.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8319293.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5606335140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2979822615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14994549780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3727628100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45235660080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106130157060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130676840640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       309350993415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.836378                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 338621602096                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19135220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 215289022904                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6016392480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3197780850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18128659920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4752063540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45235660080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     143874337260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      98892267840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       320097161970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.589099                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 255548622265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19135220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 298362002735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                153                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           77                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6265182201.298701                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28965390168.917629                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           74     96.10%     96.10% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.30%     97.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.30%     98.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.30%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221324314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             77                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    90626815500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 482419029500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5063993                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5063993                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5063993                       # number of overall hits
system.cpu1.icache.overall_hits::total        5063993                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2374                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2374                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2374                       # number of overall misses
system.cpu1.icache.overall_misses::total         2374                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    147973500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    147973500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    147973500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    147973500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5066367                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5066367                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5066367                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5066367                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000469                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000469                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000469                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000469                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62330.876158                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62330.876158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62330.876158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62330.876158                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          233                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          233                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2011                       # number of writebacks
system.cpu1.icache.writebacks::total             2011                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          331                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          331                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          331                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          331                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2043                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2043                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2043                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2043                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    126332500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    126332500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    126332500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    126332500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000403                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000403                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000403                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000403                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61836.759667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61836.759667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61836.759667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61836.759667                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2011                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5063993                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5063993                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2374                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2374                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    147973500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    147973500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5066367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5066367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000469                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000469                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62330.876158                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62330.876158                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          331                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          331                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2043                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2043                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    126332500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    126332500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61836.759667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61836.759667                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.983245                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5057953                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2011                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2515.143212                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        298916500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.983245                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999476                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999476                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10134777                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10134777                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9331674                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9331674                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9331674                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9331674                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2345244                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2345244                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2345244                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2345244                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 145207013756                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 145207013756                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 145207013756                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 145207013756                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11676918                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11676918                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11676918                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11676918                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200844                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200844                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200844                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200844                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61915.525104                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61915.525104                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61915.525104                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61915.525104                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       868990                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        28473                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19125                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            328                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.437386                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.807927                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1047901                       # number of writebacks
system.cpu1.dcache.writebacks::total          1047901                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1709650                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1709650                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1709650                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1709650                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       635594                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       635594                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       635594                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       635594                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  45642506035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  45642506035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  45642506035                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  45642506035                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054432                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054432                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054432                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054432                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71810.788074                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71810.788074                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71810.788074                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71810.788074                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1047901                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8442568                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8442568                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1339216                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1339216                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  73574061500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  73574061500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9781784                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9781784                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136909                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136909                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 54938.158968                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54938.158968                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1031136                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1031136                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       308080                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       308080                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17164547500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17164547500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031495                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031495                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 55714.579005                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55714.579005                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       889106                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        889106                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1006028                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1006028                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  71632952256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  71632952256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895134                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895134                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.530848                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.530848                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71203.736135                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71203.736135                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       678514                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       678514                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       327514                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       327514                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28477958535                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28477958535                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172818                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172818                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86951.881553                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86951.881553                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          137                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          137                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6154000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6154000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.300439                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.300439                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44919.708029                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44919.708029                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3163000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3163000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096491                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096491                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71886.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71886.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          324                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          324                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       690500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       690500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.253456                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.253456                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6277.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6277.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       582500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       582500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.253456                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.253456                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5295.454545                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5295.454545                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591878                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591878                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426046                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426046                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35151111500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35151111500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418544                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418544                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82505.437206                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82505.437206                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426046                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426046                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34725065500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34725065500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418544                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418544                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81505.437206                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81505.437206                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.792783                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10982211                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1061519                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.345751                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        298928000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.792783                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899774                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899774                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26453010                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26453010                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 573045845000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29378148                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5898936                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29141919                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5168968                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4922324                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             353                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           252                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            605                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4044808                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4044808                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16749943                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12628206                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          754                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          754                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50243661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46810909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3158788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100219455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2143728704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1996645504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       259456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    134201600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4274835264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11761357                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106850688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45158987                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075560                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.269196                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41804878     92.57%     92.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3296992      7.30%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  56139      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    978      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45158987                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66808405480                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23419311987                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25142396322                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1593306682                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3069989                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22508                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               909741545500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132096                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703240                       # Number of bytes of host memory used
host_op_rate                                   132419                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6324.23                       # Real time elapsed on the host
host_tick_rate                               53239008                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835407725                       # Number of instructions simulated
sim_ops                                     837446705                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.336696                       # Number of seconds simulated
sim_ticks                                336695700500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.863096                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64441721                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64530065                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4372245                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75692099                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5341                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          22627                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17286                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77317279                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1760                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           753                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4370425                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40088921                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10162613                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2780                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      105934146                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175335028                       # Number of instructions committed
system.cpu0.commit.committedOps             175335639                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    644879994                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.271889                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.243030                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    598393506     92.79%     92.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13072907      2.03%     94.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13521800      2.10%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2216543      0.34%     97.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       842854      0.13%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1278195      0.20%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       234824      0.04%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5156752      0.80%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10162613      1.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    644879994                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10323                       # Number of function calls committed.
system.cpu0.commit.int_insts                174118213                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52397833                       # Number of loads committed
system.cpu0.commit.membars                        973                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1024      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121559428     69.33%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52398530     29.88%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1375305      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175335639                       # Class of committed instruction
system.cpu0.commit.refs                      53773929                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175335028                       # Number of Instructions Simulated
system.cpu0.committedOps                    175335639                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.783166                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.783166                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            475066219                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1887                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55864963                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             303396783                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43626401                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                128648575                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4372250                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3704                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10512289                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77317279                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66796173                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    589272341                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1391809                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     345926091                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 176                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                8748140                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.116561                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68579121                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64447062                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.521506                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         662225734                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.522371                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.816267                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               415844083     62.79%     62.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               167195078     25.25%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69519473     10.50%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3916505      0.59%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3271008      0.49%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   20636      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2457192      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     467      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1292      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           662225734                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     214                       # number of floating regfile writes
system.cpu0.idleCycles                        1095846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4614857                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52234163                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.482255                       # Inst execution rate
system.cpu0.iew.exec_refs                   155241966                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1489132                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               70238772                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83664540                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2006                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3819267                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2242511                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          279263311                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            153752834                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3796050                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            319890162                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                566266                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            277734642                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4372250                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            278430736                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      9151334                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          151088                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1346                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1654                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31266707                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       866415                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1654                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1399407                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3215450                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                190857616                       # num instructions consuming a value
system.cpu0.iew.wb_count                    229879747                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.751526                       # average fanout of values written-back
system.cpu0.iew.wb_producers                143434479                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.346559                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     230727384                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               396714360                       # number of integer regfile reads
system.cpu0.int_regfile_writes              177010724                       # number of integer regfile writes
system.cpu0.ipc                              0.264329                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.264329                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1279      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            166176817     51.34%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1902      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  259      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           155838284     48.14%     99.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1667349      0.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             323686211                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          320                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               327                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   17020927                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.052585                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 976999      5.74%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              16042725     94.25%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1202      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             340705538                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1329726388                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    229879427                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        383192235                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 279260239                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                323686211                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3072                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      103927675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3107946                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           292                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     65759854                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    662225734                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.488785                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.152849                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          511650128     77.26%     77.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           75854671     11.45%     88.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29796857      4.50%     93.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12998172      1.96%     95.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17879768      2.70%     97.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            9177845      1.39%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2951111      0.45%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1209109      0.18%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             708073      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      662225734                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.487978                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4967774                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          485089                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83664540                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2242511                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    579                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       663321580                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10069822                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              356572208                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133876529                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11814017                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51034450                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             114541125                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               308195                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            392334369                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             292436792                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          224925509                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                129324331                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                972341                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4372250                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            120835791                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91048988                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       392334057                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         86704                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1173                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 57877264                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1154                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   915984085                       # The number of ROB reads
system.cpu0.rob.rob_writes                  579909338                       # The number of ROB writes
system.cpu0.timesIdled                          16201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  255                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.539064                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11079944                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11131252                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1536721                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20322396                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2695                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12376                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9681                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22278981                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          327                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           466                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1536268                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10982160                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2219242                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2598                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       34048042                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47543884                       # Number of instructions committed
system.cpu1.commit.committedOps              47544671                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    124908179                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.380637                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.312440                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107372214     85.96%     85.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8310411      6.65%     92.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4064646      3.25%     95.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       968499      0.78%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       579127      0.46%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       770397      0.62%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        88459      0.07%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       535184      0.43%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2219242      1.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    124908179                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4168                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46328538                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10872955                       # Number of loads committed
system.cpu1.commit.membars                       1145                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1145      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35219123     74.08%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10873421     22.87%     96.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1450742      3.05%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47544671                       # Class of committed instruction
system.cpu1.commit.refs                      12324163                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47543884                       # Number of Instructions Simulated
system.cpu1.committedOps                     47544671                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.748726                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.748726                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             74250341                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  468                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9881816                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              90260278                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11670500                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40735794                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1546667                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1474                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2267398                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22278981                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12455368                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    116055498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               375175                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     102276624                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3094240                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.170478                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12868072                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11082639                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.782619                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         130470700                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.783917                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.154291                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                71197386     54.57%     54.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34140186     26.17%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15790059     12.10%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5130953      3.93%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2040400      1.56%     98.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   27871      0.02%     98.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2143298      1.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      56      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     491      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           130470700                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         214415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1674331                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14596150                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.519924                       # Inst execution rate
system.cpu1.iew.exec_refs                    17764516                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1629075                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               41209404                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19014058                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1579                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1934558                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2306406                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           81409518                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16135441                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1362014                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             67946306                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                244427                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             15182210                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1546667                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15593865                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       170206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           82257                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        10251                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8141103                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       855198                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         10251                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1034564                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        639767                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 50863207                       # num instructions consuming a value
system.cpu1.iew.wb_count                     65358221                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.747276                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38008862                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.500120                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      65656783                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                89555896                       # number of integer regfile reads
system.cpu1.int_regfile_writes               49434585                       # number of integer regfile writes
system.cpu1.ipc                              0.363805                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.363805                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1330      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             50963970     73.53%     73.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1610      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16666603     24.05%     97.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1674647      2.42%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              69308320                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     304945                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004400                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  76649     25.14%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                228259     74.85%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   37      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              69611935                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         269466000                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     65358221                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        115284590                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  81406614                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 69308320                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2904                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       33864847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            73715                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           306                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21981145                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    130470700                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.531218                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.041758                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           93171725     71.41%     71.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18768873     14.39%     85.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10807758      8.28%     94.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4045062      3.10%     97.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2413053      1.85%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             764262      0.59%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             280658      0.22%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             123197      0.09%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              96112      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      130470700                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.530346                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3448570                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          930433                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19014058                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2306406                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    185                       # number of misc regfile reads
system.cpu1.numCycles                       130685115                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   542620146                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               62095699                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35113590                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2766573                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13447411                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8936315                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               208127                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            117896781                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              87105342                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           65586402                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40633427                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                971525                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1546667                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12700698                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                30472812                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       117896781                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         46798                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1179                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8044743                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1175                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   204281325                       # The number of ROB reads
system.cpu1.rob.rob_writes                  168754728                       # The number of ROB writes
system.cpu1.timesIdled                           2587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         21907358                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                20030                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            22154963                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                623311                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     29517687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      58829196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       266135                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       174976                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13835576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10795820                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27671196                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10970796                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           29497603                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       527903                       # Transaction distribution
system.membus.trans_dist::CleanEvict         28784168                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1540                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            425                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17547                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17544                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      29497608                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             5                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     88344343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               88344343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1922755200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1922755200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1345                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          29517125                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                29517125    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            29517125                       # Request fanout histogram
system.membus.respLayer1.occupancy       151182069728                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         67800784661                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   336695700500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   336695700500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    296171735.294118                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   76210698.886606                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       530500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    318537000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   331660781000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5034919500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66779114                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66779114                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66779114                       # number of overall hits
system.cpu0.icache.overall_hits::total       66779114                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17057                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17057                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17057                       # number of overall misses
system.cpu0.icache.overall_misses::total        17057                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    987224000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    987224000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    987224000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    987224000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66796171                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66796171                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66796171                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66796171                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000255                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000255                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 57877.938676                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57877.938676                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 57877.938676                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57877.938676                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1431                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.363636                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15486                       # number of writebacks
system.cpu0.icache.writebacks::total            15486                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1570                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1570                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1570                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1570                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15487                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15487                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15487                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15487                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    886388500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    886388500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    886388500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    886388500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 57234.357849                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57234.357849                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 57234.357849                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57234.357849                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15486                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66779114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66779114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17057                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17057                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    987224000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    987224000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66796171                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66796171                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 57877.938676                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57877.938676                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1570                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1570                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15487                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15487                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    886388500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    886388500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 57234.357849                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57234.357849                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66794933                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15518                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4304.351914                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        133607828                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       133607828                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     49106600                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        49106600                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     49106600                       # number of overall hits
system.cpu0.dcache.overall_hits::total       49106600                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21059832                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21059832                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21059832                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21059832                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1495171007800                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1495171007800                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1495171007800                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1495171007800                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70166432                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70166432                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70166432                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70166432                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.300141                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.300141                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.300141                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.300141                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70996.340702                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70996.340702                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70996.340702                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70996.340702                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    415565320                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        57786                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          9373750                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1064                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.332879                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    54.310150                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12661952                       # number of writebacks
system.cpu0.dcache.writebacks::total         12661952                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8395794                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8395794                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8395794                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8395794                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12664038                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12664038                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12664038                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12664038                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1056130817486                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1056130817486                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1056130817486                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1056130817486                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.180486                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.180486                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.180486                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.180486                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83396.055625                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83396.055625                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83396.055625                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83396.055625                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12661952                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     48110258                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       48110258                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20681579                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20681579                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1471160078000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1471160078000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     68791837                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     68791837                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.300640                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.300640                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 71133.837412                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71133.837412                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8063461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8063461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12618118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12618118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1053638476500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1053638476500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 83502.030691                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83502.030691                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       996342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        996342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       378253                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       378253                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  24010929800                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  24010929800                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1374595                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1374595                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.275174                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.275174                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63478.491380                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63478.491380                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       332333                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       332333                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45920                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45920                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2492340986                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2492340986                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033406                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033406                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 54275.718336                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54275.718336                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          683                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          683                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          169                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6513000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6513000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.198357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.198357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38538.461538                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38538.461538                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          158                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          158                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012911                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012911                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16590.909091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16590.909091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          508                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          508                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          234                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          234                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1060500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1060500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          742                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          742                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.315364                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.315364                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4532.051282                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4532.051282                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          234                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          234                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       827500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       827500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.315364                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.315364                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3536.324786                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3536.324786                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           94                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           94                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       381500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       381500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          753                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          753                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.124834                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.124834                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4058.510638                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4058.510638                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           93                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           93                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       287500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       287500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.123506                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.123506                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3091.397849                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3091.397849                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998819                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           61774882                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12662704                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.878491                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998819                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999963                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        153000230                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       153000230                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2081032                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 937                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              354357                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2443021                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6695                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2081032                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                937                       # number of overall hits
system.l2.overall_hits::.cpu1.data             354357                       # number of overall hits
system.l2.overall_hits::total                 2443021                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8792                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10580342                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1714                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            798289                       # number of demand (read+write) misses
system.l2.demand_misses::total               11389137                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8792                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10580342                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1714                       # number of overall misses
system.l2.overall_misses::.cpu1.data           798289                       # number of overall misses
system.l2.overall_misses::total              11389137                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    790581000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1008196596452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    163185000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85935816454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1095086178906                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    790581000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1008196596452                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    163185000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85935816454                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1095086178906                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12661374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1152646                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13832158                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12661374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1152646                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13832158                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.567702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.835639                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.646548                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.692571                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.823381                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.567702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.835639                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.646548                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.692571                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.823381                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89920.495905                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95289.603725                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95207.117853                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107650.007020                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96151.813689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89920.495905                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95289.603725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95207.117853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107650.007020                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96151.813689                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              79495                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2615                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.399618                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  18071780                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              527903                       # number of writebacks
system.l2.writebacks::total                    527903                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1481965                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          53314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1535336                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1481965                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         53314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1535336                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         8764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9098377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       744975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9853801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9098377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       744975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     20027259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         29881060                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    700917500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 834234027463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    143891500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75049924459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 910128760922                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    700917500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 834234027463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    143891500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75049924459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1491033912007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2401162672929                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.565894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.718593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.635609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.646317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.712383                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.565894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.718593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.635609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.646317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.160260                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79976.894112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91690.422090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85395.548961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100741.534225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92363.217090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79976.894112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91690.422090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85395.548961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100741.534225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74450.223668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80357.345855                       # average overall mshr miss latency
system.l2.replacements                       39360234                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       597898                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           597898                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       597898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       597898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12973429                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12973429                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12973429                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12973429                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     20027259                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       20027259                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1491033912007                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1491033912007                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74450.223668                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74450.223668                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             348                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              88                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  436                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           496                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           112                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                608                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     11314500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1709500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     13024000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          844                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1044                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.587678                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.560000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.582375                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 22811.491935                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 15263.392857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21421.052632                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          496                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          112                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           608                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      9873500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2174000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12047500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.587678                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.560000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.582375                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19906.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19410.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19814.967105                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       245000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       305500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20416.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20366.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            19557                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16593                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36150                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          25000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          22903                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               47903                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2167119500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1992132000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4159251500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84053                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.561079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.579882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.569914                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86684.780000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86981.268829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86826.534873                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15255                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15110                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            30365                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data         9745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1000632500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    845389000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1846021500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.218709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.197311                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.208654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102681.631606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108480.559476                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105258.381800                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           937                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8792                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1714                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    790581000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    163185000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    953766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.567702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.646548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.579226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89920.495905                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95207.117853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90782.981154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1685                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    700917500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    143891500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    844809000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.565894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.635609                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.576083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79976.894112                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85395.548961                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80850.703417                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2061475                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       337764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2399239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     10555342                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       775386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11330728                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1006029476952                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  83943684454                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1089973161406                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12616817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1113150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13729967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.836609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.696569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.825255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95309.983983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108260.510835                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96196.216290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1466710                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38204                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1504914                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9088632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       737182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9825814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 833233394963                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  74204535459                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 907437930422                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.720359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.662249                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.715647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91678.637111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100659.722374                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92352.443311                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               5                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        95000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        95000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    45530536                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  39360298                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.156763                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.649194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.021962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.618937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.122297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.583412                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.244519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.244046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.493491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 258599570                       # Number of tag accesses
system.l2.tags.data_accesses                258599570                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        560832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     585006080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        107840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      47742528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1255552320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1888969600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       560832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       107840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        668672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33785792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33785792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9140720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         745977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     19618005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            29515150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       527903                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             527903                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1665694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1737491982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           320289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        141797261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3729041737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5610316963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1665694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       320289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1985983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      100345184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            100345184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      100345184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1665694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1737491982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          320289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       141797261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3729041737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5710662147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    503316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9084638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    739226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  19556266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018008240750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30759                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30759                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            47579160                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             475026                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    29515152                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     527903                       # Number of write requests accepted
system.mem_ctrls.readBursts                  29515152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   527903                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 124573                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24587                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            364488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            358790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            328946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            405783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5710020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6409309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4436996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3591019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2749527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1854321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1024397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           473746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           398418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           449161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           456709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           378949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             46186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23179                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 821186289125                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               146952895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1372259645375                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27940.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46690.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 25501658                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  428933                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              29515152                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               527903                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2242929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2987778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3743361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3847938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3906084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3664311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2843892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2291130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1503636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  960221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 603881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 402722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 175672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  95794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  60671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  34842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  18066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3963298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    482.730542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   363.446505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.572167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       132152      3.33%      3.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1560722     39.38%     42.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       233717      5.90%     48.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       500310     12.62%     61.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       275367      6.95%     68.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       125274      3.16%     71.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       158932      4.01%     75.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       117180      2.96%     78.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       859644     21.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3963298                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     955.513086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    206.934840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  19776.382293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30743     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-884735           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30759                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.363243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.333099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.074361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26373     85.74%     85.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              690      2.24%     87.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2291      7.45%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              716      2.33%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              319      1.04%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              155      0.50%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               74      0.24%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               37      0.12%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               30      0.10%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               28      0.09%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               21      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               10      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30759                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1880997056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7972672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32212288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1888969728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33785792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5586.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        95.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5610.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        44.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  336695786500                       # Total gap between requests
system.mem_ctrls.avgGap                      11207.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       560896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    581416832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       107840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     47310464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1251601024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32212288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1665884.058415530715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1726831768.675941467285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 320289.210227084579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 140514012.889808207750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3717306226.783849716187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 95671812.714460253716                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9140720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       745977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     19618006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       527903                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    336821098                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 455247511914                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     73473554                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  44094889303                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 872506949506                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8085796050916                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38432.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49804.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43604.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59110.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44474.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15316821.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9964212720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5296100865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         55586527920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1273794840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26578262880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     149063016480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3764398560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       251526314265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        747.043440                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8443849639                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11242920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 317008930861                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18333784980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9744615045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        154262206140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1353519900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26578262880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     152310812640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1029412320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       363612613905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1079.944334                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1310918299                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11242920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 324141862201                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1685423745.341615                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3398323916.329777                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   9161417000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    65342477500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 271353223000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12452557                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12452557                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12452557                       # number of overall hits
system.cpu1.icache.overall_hits::total       12452557                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2811                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2811                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2811                       # number of overall misses
system.cpu1.icache.overall_misses::total         2811                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    188720499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    188720499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    188720499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    188720499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12455368                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12455368                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12455368                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12455368                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000226                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000226                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000226                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000226                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67136.427962                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67136.427962                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67136.427962                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67136.427962                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    63.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2651                       # number of writebacks
system.cpu1.icache.writebacks::total             2651                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          160                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          160                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2651                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2651                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2651                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2651                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    177773000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    177773000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    177773000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    177773000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67058.845719                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67058.845719                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67058.845719                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67058.845719                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2651                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12452557                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12452557                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2811                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2811                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    188720499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    188720499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12455368                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12455368                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000226                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000226                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67136.427962                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67136.427962                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          160                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2651                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2651                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    177773000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    177773000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67058.845719                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67058.845719                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12463291                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2683                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4645.281774                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24913387                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24913387                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13136345                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13136345                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13136345                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13136345                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3149466                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3149466                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3149466                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3149466                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 213374432483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 213374432483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 213374432483                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 213374432483                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16285811                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16285811                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16285811                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16285811                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193387                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193387                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193387                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193387                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67749.400210                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67749.400210                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67749.400210                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67749.400210                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10503495                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        26692                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           181640                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            347                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.825892                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.922190                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1152953                       # number of writebacks
system.cpu1.dcache.writebacks::total          1152953                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1994460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1994460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1994460                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1994460                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1155006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1155006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1155006                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1155006                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91987187484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91987187484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91987187484                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91987187484                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.070921                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.070921                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.070921                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.070921                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79642.172841                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79642.172841                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79642.172841                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79642.172841                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1152953                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12054159                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12054159                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2781712                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2781712                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 189713756500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 189713756500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14835871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14835871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.187499                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.187499                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68200.358808                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68200.358808                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1666546                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1666546                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1115166                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1115166                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  89740651000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  89740651000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.075167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.075167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80472.908069                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80472.908069                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1082186                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1082186                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       367754                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       367754                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23660675983                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23660675983                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1449940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1449940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.253634                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.253634                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64338.323942                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64338.323942                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       327914                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       327914                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39840                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39840                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2246536484                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2246536484                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027477                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027477                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56388.967972                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56388.967972                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          668                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          668                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12463500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12463500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.179361                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.179361                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 85366.438356                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 85366.438356                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           59                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           59                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6767500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6767500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.106880                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.106880                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 77787.356322                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77787.356322                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          598                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          598                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          198                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          198                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1172000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1172000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          796                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          796                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.248744                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248744                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5919.191919                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5919.191919                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          198                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          198                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       974000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       974000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248744                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248744                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4919.191919                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4919.191919                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          306                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            306                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          160                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          160                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       782000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       782000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          466                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          466                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.343348                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.343348                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4887.500000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4887.500000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          160                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          160                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       622000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       622000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.343348                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.343348                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3887.500000                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3887.500000                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.069016                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14297368                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1154776                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.381075                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.069016                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.970907                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.970907                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33730523                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33730523                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 336695700500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13751317                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1125801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13235139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        38832331                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         31434146                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1976                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           431                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2407                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84235                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84235                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18138                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13733181                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            5                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            5                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37988557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3461263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41504232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1982208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1620692736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       339328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147558208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1770572480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        70799121                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34003328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         84632415                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.134859                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347573                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               73393963     86.72%     86.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11063476     13.07%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 174976      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           84632415                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27668733304                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18998086525                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23237982                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1734442559                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3979494                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
