$date
	Sun Oct 23 08:52:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#126417
b10000 !
1"
#126418
b10000 &
b10000 %
1$
#126419
0"
#126422
b1000 &
b1000 %
#126426
b100 &
b100 %
#126430
b10 &
b10 %
#126434
b1 &
b1 %
1#
#126438
b0 &
0#
b0 %
0$
#1105119
b11110 !
1"
#1105122
b11110 &
b11110 %
1$
#1105123
0"
#1105126
b1111 &
b1111 %
#1105130
b101110 &
b101110 %
#1105134
b10111 &
b10111 %
#1105138
b1000110 &
b1000110 %
#1105142
b100011 &
b100011 %
#1105146
b1101010 &
b1101010 %
#1105150
b110101 &
b110101 %
#1105154
b10100000 &
b10100000 %
#1105158
b1010000 &
b1010000 %
#1105162
b101000 &
b101000 %
#1105166
b10100 &
b10100 %
#1105170
b1010 &
b1010 %
#1105174
b101 &
b101 %
#1105178
b10000 &
b10000 %
#1105182
b1000 &
b1000 %
#1105186
b100 &
b100 %
#1105190
b10 &
b10 %
#1105194
b1 &
b1 %
1#
#1105198
b0 &
0#
b0 %
0$
#2115107
b1010 !
1"
#2115110
b1010 &
b1010 %
1$
#2115111
0"
#2115114
b101 &
b101 %
#2115118
b10000 &
b10000 %
#2115122
b1000 &
b1000 %
#2115126
b100 &
b100 %
#2115130
b10 &
b10 %
#2115134
b1 &
1#
b1 %
#2115138
b0 &
b0 %
0#
0$
#4500012
