.//hdd/home/jschallert/IC_CAD/cadence/and2_run1/testfixture.verilog
