$date
	Sun May 08 23:19:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LatchSR_tb $end
$var wire 1 ! q_tb $end
$var reg 1 " reset_tb $end
$var reg 1 # set_tb $end
$scope module uut $end
$var wire 1 " reset $end
$var wire 1 # set $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#10000
1!
1#
#20000
0!
1"
0#
#30000
0"
#40000
1!
1#
#50000
0#
#60000
