# compile verilog/system verilog design source files
verilog fifo_generator_v13_2_5  \
"../../../../Projet_Lena_Tg.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v" \
"../../../../Projet_Lena_Tg.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib  \
"../../../../Projet_Lena_Tg.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
