{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 14:49:10 2017 " "Info: Processing started: Wed Nov 22 14:49:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta yinyue -c yinyue " "Info: Command: quartus_sta yinyue -c yinyue" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "yinyue.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'yinyue.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_48mhz clk_48mhz " "Info: create_clock -period 1.000 -name clk_48mhz clk_48mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk6mhz:inst2\|clk_6mhz div_clk6mhz:inst2\|clk_6mhz " "Info: create_clock -period 1.000 -name div_clk6mhz:inst2\|clk_6mhz div_clk6mhz:inst2\|clk_6mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk12mhz:inst\|clk_12mhz div_clk12mhz:inst\|clk_12mhz " "Info: create_clock -period 1.000 -name div_clk12mhz:inst\|clk_12mhz div_clk12mhz:inst\|clk_12mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk4hz:inst1\|clk_4hz div_clk4hz:inst1\|clk_4hz " "Info: create_clock -period 1.000 -name div_clk4hz:inst1\|clk_4hz div_clk4hz:inst1\|clk_4hz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name song:inst4\|divider\[0\] song:inst4\|divider\[0\] " "Info: create_clock -period 1.000 -name song:inst4\|divider\[0\] song:inst4\|divider\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk1mhz:inst5\|clk_1mhz div_clk1mhz:inst5\|clk_1mhz " "Info: create_clock -period 1.000 -name div_clk1mhz:inst5\|clk_1mhz div_clk1mhz:inst5\|clk_1mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk1khz:inst6\|clk_1khz div_clk1khz:inst6\|clk_1khz " "Info: create_clock -period 1.000 -name div_clk1khz:inst6\|clk_1khz div_clk1khz:inst6\|clk_1khz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.203 " "Info: Worst-case setup slack is -7.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.203      -150.049 div_clk4hz:inst1\|clk_4hz  " "Info:    -7.203      -150.049 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.684      -224.665 div_clk12mhz:inst\|clk_12mhz  " "Info:    -3.684      -224.665 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.380       -70.290 clk_48mhz  " "Info:    -3.380       -70.290 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.993       -41.902 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -2.993       -41.902 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.864       -12.711 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.864       -12.711 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.556        -8.046 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -1.556        -8.046 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001        -0.001 song:inst4\|divider\[0\]  " "Info:    -0.001        -0.001 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.211 " "Info: Worst-case hold slack is -3.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.211       -12.788 div_clk12mhz:inst\|clk_12mhz  " "Info:    -3.211       -12.788 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333        -2.333 clk_48mhz  " "Info:    -2.333        -2.333 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924        -3.939 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -0.924        -3.939 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.756        -2.018 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -0.756        -2.018 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 song:inst4\|divider\[0\]  " "Info:     0.382         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 div_clk4hz:inst1\|clk_4hz  " "Info:     0.452         0.000 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.805         0.000 div_clk1khz:inst6\|clk_1khz  " "Info:     1.805         0.000 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.201 clk_48mhz  " "Info:    -3.000       -37.201 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -104.090 div_clk12mhz:inst\|clk_12mhz  " "Info:    -1.487      -104.090 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -46.097 div_clk4hz:inst1\|clk_4hz  " "Info:    -1.487       -46.097 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -20.818 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -1.487       -20.818 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -10.409 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.487       -10.409 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -1.487        -8.922 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 song:inst4\|divider\[0\]  " "Info:    -1.487        -1.487 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.667 " "Info: Worst-case setup slack is -6.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.667      -137.356 div_clk4hz:inst1\|clk_4hz  " "Info:    -6.667      -137.356 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.394      -205.789 div_clk12mhz:inst\|clk_12mhz  " "Info:    -3.394      -205.789 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166       -65.543 clk_48mhz  " "Info:    -3.166       -65.543 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.772       -38.808 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -2.772       -38.808 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.649       -11.247 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.649       -11.247 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.372        -7.008 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -1.372        -7.008 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100         0.000 song:inst4\|divider\[0\]  " "Info:     0.100         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.981 " "Info: Worst-case hold slack is -2.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.981       -11.884 div_clk12mhz:inst\|clk_12mhz  " "Info:    -2.981       -11.884 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.157        -2.157 clk_48mhz  " "Info:    -2.157        -2.157 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.886        -4.281 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -0.886        -4.281 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -2.079 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -0.742        -2.079 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337         0.000 song:inst4\|divider\[0\]  " "Info:     0.337         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 div_clk4hz:inst1\|clk_4hz  " "Info:     0.401         0.000 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.704         0.000 div_clk1khz:inst6\|clk_1khz  " "Info:     1.704         0.000 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.201 clk_48mhz  " "Info:    -3.000       -37.201 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -104.090 div_clk12mhz:inst\|clk_12mhz  " "Info:    -1.487      -104.090 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -46.097 div_clk4hz:inst1\|clk_4hz  " "Info:    -1.487       -46.097 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -20.818 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -1.487       -20.818 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -10.409 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.487       -10.409 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -1.487        -8.922 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.544 song:inst4\|divider\[0\]  " "Info:    -1.487        -1.544 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.555 " "Info: Worst-case setup slack is -2.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.555       -48.430 div_clk4hz:inst1\|clk_4hz  " "Info:    -2.555       -48.430 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.952       -53.235 div_clk12mhz:inst\|clk_12mhz  " "Info:    -0.952       -53.235 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868       -16.722 clk_48mhz  " "Info:    -0.868       -16.722 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.757       -10.598 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -0.757       -10.598 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290        -1.895 div_clk1khz:inst6\|clk_1khz  " "Info:    -0.290        -1.895 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093        -0.279 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -0.093        -0.279 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581         0.000 song:inst4\|divider\[0\]  " "Info:     0.581         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.426 " "Info: Worst-case hold slack is -1.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.426        -5.660 div_clk12mhz:inst\|clk_12mhz  " "Info:    -1.426        -5.660 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.088        -1.088 clk_48mhz  " "Info:    -1.088        -1.088 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391        -1.539 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -0.391        -1.539 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.369        -1.120 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -0.369        -1.120 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163         0.000 song:inst4\|divider\[0\]  " "Info:     0.163         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 div_clk4hz:inst1\|clk_4hz  " "Info:     0.186         0.000 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797         0.000 div_clk1khz:inst6\|clk_1khz  " "Info:     0.797         0.000 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -27.472 clk_48mhz  " "Info:    -3.000       -27.472 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -70.000 div_clk12mhz:inst\|clk_12mhz  " "Info:    -1.000       -70.000 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -31.000 div_clk4hz:inst1\|clk_4hz  " "Info:    -1.000       -31.000 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -14.000 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -1.000       -14.000 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.000        -7.000 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -1.000        -6.000 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 song:inst4\|divider\[0\]  " "Info:    -1.000        -1.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 14:49:17 2017 " "Info: Processing ended: Wed Nov 22 14:49:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
