---
MainSourceFile:  /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /opt/Xillinx/2025.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1035758
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /opt/Xillinx/2025.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1036224
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /opt/Xillinx/2025.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1036691
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /opt/Xillinx/2025.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1331233
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_2P + BRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      102
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Resource with core_name: DivnS pragma is ignored, because this core doesn''t exist at all '
    FileOffset:      251
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Resource with core_name: DivnS pragma is ignored, because this core doesn''t exist at all '
    FileOffset:      427
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Resource with core_name: DivnS pragma is ignored, because this core doesn''t exist at all '
    FileOffset:      759
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_765_1:  '
    FileOffset:      765
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1822583
        Length:          0
        ReplacementText: 'VITIS_LOOP_765_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_772_2:  '
    FileOffset:      772
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1822722
        Length:          0
        ReplacementText: 'VITIS_LOOP_772_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_776_3:  '
    FileOffset:      776
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1822862
        Length:          0
        ReplacementText: 'VITIS_LOOP_776_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_784_4:  '
    FileOffset:      784
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1823106
        Length:          0
        ReplacementText: 'VITIS_LOOP_784_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_813_5:  '
    FileOffset:      813
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1824664
        Length:          0
        ReplacementText: 'VITIS_LOOP_813_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_839_6:  '
    FileOffset:      839
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1825341
        Length:          0
        ReplacementText: 'VITIS_LOOP_839_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_22_1:  '
    FileOffset:      22
    FilePath:        ggm_tree.cpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1826729
        Length:          0
        ReplacementText: 'VITIS_LOOP_22_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_25_2:  '
    FileOffset:      25
    FilePath:        ggm_tree.cpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1826800
        Length:          0
        ReplacementText: 'VITIS_LOOP_25_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_51_1:  '
    FileOffset:      51
    FilePath:        ggm_tree.cpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1827476
        Length:          0
        ReplacementText: 'VITIS_LOOP_51_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_67_1:  '
    FileOffset:      67
    FilePath:        ggm_tree.cpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1827886
        Length:          0
        ReplacementText: 'VITIS_LOOP_67_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_76_1:  '
    FileOffset:      76
    FilePath:        ggm_tree.cpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1828069
        Length:          0
        ReplacementText: 'VITIS_LOOP_76_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_155_1:  '
    FileOffset:      155
    FilePath:        ggm_tree.cpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1829879
        Length:          0
        ReplacementText: 'VITIS_LOOP_155_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_188_1:  '
    FileOffset:      188
    FilePath:        ggm_tree.cpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1830609
        Length:          0
        ReplacementText: 'VITIS_LOOP_188_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_226_1:  '
    FileOffset:      226
    FilePath:        ggm_tree.cpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1831573
        Length:          0
        ReplacementText: 'VITIS_LOOP_226_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_288_1:  '
    FileOffset:      288
    FilePath:        ggm_tree.cpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1833169
        Length:          0
        ReplacementText: 'VITIS_LOOP_288_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_294_2:  '
    FileOffset:      294
    FilePath:        ggm_tree.cpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1833287
        Length:          0
        ReplacementText: 'VITIS_LOOP_294_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_340_3:  '
    FileOffset:      340
    FilePath:        ggm_tree.cpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1834517
        Length:          0
        ReplacementText: 'VITIS_LOOP_340_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_383_4:  '
    FileOffset:      383
    FilePath:        ggm_tree.cpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1835878
        Length:          0
        ReplacementText: 'VITIS_LOOP_383_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_400_5:  '
    FileOffset:      400
    FilePath:        ggm_tree.cpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/ggm_tree.pp.0.cpp
        Offset:          1836375
        Length:          0
        ReplacementText: 'VITIS_LOOP_400_5: '
...
