NDSummary.OnToolTipsLoaded("SystemVerilogModule:system_wrapper",{34:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype34\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/8/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/8/2\"><span class=\"SHKeyword\">module</span> system_wrapper #(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">FPGA_TECHNOLOGY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">FPGA_FAMILY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">4</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">SPEED_GRADE</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"4/3/5/4\" style=\"grid-area:3/4/4/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"3/5/4/6\" data-NarrowGridArea=\"4/4/5/5\" style=\"grid-area:3/5/4/6\"><span class=\"SHNumber\">20</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"4/2/5/3\" data-NarrowGridArea=\"5/1/6/2\" style=\"grid-area:4/2/5/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"4/3/5/4\" data-NarrowGridArea=\"5/2/6/3\" style=\"grid-area:4/3/5/4\">DEV_PACKAGE</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"4/4/5/5\" data-NarrowGridArea=\"5/3/6/4\" style=\"grid-area:4/4/5/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"4/5/5/6\" data-NarrowGridArea=\"5/4/6/5\" style=\"grid-area:4/5/5/6\"><span class=\"SHNumber\">3</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"5/2/6/3\" data-NarrowGridArea=\"6/1/7/2\" style=\"grid-area:5/2/6/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"5/3/6/4\" data-NarrowGridArea=\"6/2/7/3\" style=\"grid-area:5/3/6/4\">DELAY_REFCLK_FREQUENCY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"5/4/6/5\" data-NarrowGridArea=\"6/3/7/4\" style=\"grid-area:5/4/6/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"5/5/6/6\" data-NarrowGridArea=\"6/4/7/5\" style=\"grid-area:5/5/6/6\"><span class=\"SHNumber\">200</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"6/2/7/3\" data-NarrowGridArea=\"7/1/8/2\" style=\"grid-area:6/2/7/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"6/3/7/4\" data-NarrowGridArea=\"7/2/8/3\" style=\"grid-area:6/3/7/4\">ADC_INIT_DELAY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"6/4/7/5\" data-NarrowGridArea=\"7/3/8/4\" style=\"grid-area:6/4/7/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"6/5/7/6\" data-NarrowGridArea=\"7/4/8/5\" style=\"grid-area:6/5/7/6\"><span class=\"SHNumber\">20</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"7/2/8/3\" data-NarrowGridArea=\"8/1/9/2\" style=\"grid-area:7/2/8/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"7/3/8/4\" data-NarrowGridArea=\"8/2/9/3\" style=\"grid-area:7/3/8/4\">DAC_INIT_DELAY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"7/4/8/5\" data-NarrowGridArea=\"8/3/9/4\" style=\"grid-area:7/4/8/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"7/5/8/6\" data-NarrowGridArea=\"8/4/9/5\" style=\"grid-area:7/5/8/6\"><span class=\"SHNumber\">0</span></div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"7/6/8/7\" data-NarrowGridArea=\"9/1/10/6\" style=\"grid-area:7/6/8/7\">) ( <span class=\"SHKeyword\">inout</span> [<span class=\"SHNumber\">14</span>:<span class=\"SHNumber\">0</span>] ddr_addr, <span class=\"SHKeyword\">inout</span> [ <span class=\"SHNumber\">2</span>:<span class=\"SHNumber\">0</span>] ddr_ba, <span class=\"SHKeyword\">inout</span> ddr_cas_n, <span class=\"SHKeyword\">inout</span> ddr_ck_n, <span class=\"SHKeyword\">inout</span> ddr_ck_p, <span class=\"SHKeyword\">inout</span> ddr_cke, <span class=\"SHKeyword\">inout</span> ddr_cs_n, <span class=\"SHKeyword\">inout</span> [ <span class=\"SHNumber\">3</span>:<span class=\"SHNumber\">0</span>] ddr_dm, <span class=\"SHKeyword\">inout</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] ddr_dq, <span class=\"SHKeyword\">inout</span> [ <span class=\"SHNumber\">3</span>:<span class=\"SHNumber\">0</span>] ddr_dqs_n, <span class=\"SHKeyword\">inout</span> [ <span class=\"SHNumber\">3</span>:<span class=\"SHNumber\">0</span>] ddr_dqs_p, <span class=\"SHKeyword\">inout</span> ddr_odt, <span class=\"SHKeyword\">inout</span> ddr_ras_n, <span class=\"SHKeyword\">inout</span> ddr_reset_n, <span class=\"SHKeyword\">inout</span> ddr_we_n, <span class=\"SHKeyword\">inout</span> fixed_io_ddr_vrn, <span class=\"SHKeyword\">inout</span> fixed_io_ddr_vrp, <span class=\"SHKeyword\">inout</span> [<span class=\"SHNumber\">53</span>:<span class=\"SHNumber\">0</span>] fixed_io_mio, <span class=\"SHKeyword\">inout</span> fixed_io_ps_clk, <span class=\"SHKeyword\">inout</span> fixed_io_ps_porb, <span class=\"SHKeyword\">inout</span> fixed_io_ps_srstb, <span class=\"SHKeyword\">inout</span> iic_scl_fmc, <span class=\"SHKeyword\">inout</span> iic_sda_fmc, <span class=\"SHKeyword\">inout</span> [ <span class=\"SHNumber\">15</span>:<span class=\"SHNumber\">0</span>] gpio_bd, <span class=\"SHKeyword\">input</span> rx_clk_in_0_p, <span class=\"SHKeyword\">input</span> rx_clk_in_0_n, <span class=\"SHKeyword\">input</span> rx_frame_in_0_p, <span class=\"SHKeyword\">input</span> rx_frame_in_0_n, <span class=\"SHKeyword\">input</span> [ <span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] rx_data_in_0_p, <span class=\"SHKeyword\">input</span> [ <span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] rx_data_in_0_n, <span class=\"SHKeyword\">output</span> tx_clk_out_0_p, <span class=\"SHKeyword\">output</span> tx_clk_out_0_n, <span class=\"SHKeyword\">output</span> tx_frame_out_0_p, <span class=\"SHKeyword\">output</span> tx_frame_out_0_n, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] tx_data_out_0_p, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] tx_data_out_0_n, <span class=\"SHKeyword\">inout</span> [ <span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>] gpio_status_0, <span class=\"SHKeyword\">inout</span> [ <span class=\"SHNumber\">3</span>:<span class=\"SHNumber\">0</span>] gpio_ctl_0, <span class=\"SHKeyword\">inout</span> gpio_en_agc_0, <span class=\"SHKeyword\">inout</span> gpio_resetb_0, <span class=\"SHKeyword\">inout</span> gpio_debug_1_0, <span class=\"SHKeyword\">inout</span> gpio_debug_2_0, <span class=\"SHKeyword\">inout</span> gpio_calsw_1_0, <span class=\"SHKeyword\">inout</span> gpio_calsw_2_0, <span class=\"SHKeyword\">inout</span> gpio_ad5355_rfen, <span class=\"SHKeyword\">inout</span> gpio_ad5355_lock, <span class=\"SHKeyword\">output</span> enable_0, <span class=\"SHKeyword\">output</span> txnrx_0, <span class=\"SHKeyword\">input</span> rx_clk_in_1_p, <span class=\"SHKeyword\">input</span> rx_clk_in_1_n, <span class=\"SHKeyword\">input</span> rx_frame_in_1_p, <span class=\"SHKeyword\">input</span> rx_frame_in_1_n, <span class=\"SHKeyword\">input</span> [ <span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] rx_data_in_1_p, <span class=\"SHKeyword\">input</span> [ <span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] rx_data_in_1_n, <span class=\"SHKeyword\">output</span> tx_clk_out_1_p, <span class=\"SHKeyword\">output</span> tx_clk_out_1_n, <span class=\"SHKeyword\">output</span> tx_frame_out_1_p, <span class=\"SHKeyword\">output</span> tx_frame_out_1_n, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] tx_data_out_1_p, <span class=\"SHKeyword\">output</span> [ <span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] tx_data_out_1_n, <span class=\"SHKeyword\">inout</span> [ <span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>] gpio_status_1, <span class=\"SHKeyword\">inout</span> [ <span class=\"SHNumber\">3</span>:<span class=\"SHNumber\">0</span>] gpio_ctl_1, <span class=\"SHKeyword\">inout</span> gpio_en_agc_1, <span class=\"SHKeyword\">inout</span> gpio_resetb_1, <span class=\"SHKeyword\">inout</span> gpio_debug_3_1, <span class=\"SHKeyword\">inout</span> gpio_debug_4_1, <span class=\"SHKeyword\">inout</span> gpio_calsw_3_1, <span class=\"SHKeyword\">inout</span> gpio_calsw_4_1, <span class=\"SHKeyword\">inout</span> gpio_debug_3_1, <span class=\"SHKeyword\">inout</span> gpio_debug_4_1, <span class=\"SHKeyword\">inout</span> gpio_calsw_3_1, <span class=\"SHKeyword\">inout</span> gpio_calsw_4_1, <span class=\"SHKeyword\">output</span> txnrx_1, <span class=\"SHKeyword\">output</span> enable_1, <span class=\"SHKeyword\">output</span> mcs_sync, <span class=\"SHKeyword\">output</span> spi_ad9361_0, <span class=\"SHKeyword\">output</span> spi_ad9361_1, <span class=\"SHKeyword\">output</span> spi_ad5355, <span class=\"SHKeyword\">output</span> spi_clk, <span class=\"SHKeyword\">output</span> spi_mosi, <span class=\"SHKeyword\">input</span> spi_miso, <span class=\"SHKeyword\">input</span> ref_clk_p, <span class=\"SHKeyword\">input</span> ref_clk_n )</div></div></div></div><div class=\"TTSummary\">System wrapper for pl and ps for zc702 board.</div></div>"});