# MinGW does not support an executable header.
:ivl_version "0.9.3 " "(v0_9_3)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005B3BF0 .scope module, "dmx1" "dmx1" 2 28;
 .timescale 0 0;
v005AB690_0 .net "key", 1 0, C4<zz>; 0 drivers
v005AB6E8_0 .var "s", 3 0;
v005AB740_0 .net "x", 0 0, C4<z>; 0 drivers
E_005B5C90 .event negedge, v005AB740_0;
E_005B5C70/0 .event edge, v005AB6E8_0, v005AB690_0;
E_005B5C70/1 .event posedge, v005AB740_0;
E_005B5C70 .event/or E_005B5C70/0, E_005B5C70/1;
S_005B3C78 .scope module, "dmx2" "dmx2" 2 52;
 .timescale 0 0;
v005AB798_0 .net "key", 2 0, C4<zzz>; 0 drivers
v005AB7F0_0 .var "s", 7 0;
v005AB848_0 .net "x", 0 0, C4<z>; 0 drivers
E_005B5CB0 .event negedge, v005AB848_0;
E_005B5D10/0 .event edge, v005AB7F0_0, v005AB798_0;
E_005B5D10/1 .event posedge, v005AB848_0;
E_005B5D10 .event/or E_005B5D10/0, E_005B5D10/1;
S_005B3D00 .scope module, "mux1" "mux1" 3 24;
 .timescale 0 0;
v005AB8A0_0 .net "i0", 7 0, C4<zzzzzzzz>; 0 drivers
v005AB8F8_0 .net "i1", 7 0, C4<zzzzzzzz>; 0 drivers
v005AB950_0 .net "key", 0 0, C4<z>; 0 drivers
v005AB9A8_0 .var "s", 7 0;
E_005B5CF0 .event edge, v005AB8A0_0, v005AB8F8_0, v005AB950_0;
S_005B3D88 .scope module, "mux2" "mux2" 3 42;
 .timescale 0 0;
v005ABA00_0 .net "i0", 7 0, C4<zzzzzzzz>; 0 drivers
v005ABA58_0 .net "i1", 7 0, C4<zzzzzzzz>; 0 drivers
v005ABAB0_0 .net "i2", 7 0, C4<zzzzzzzz>; 0 drivers
v005ABB08_0 .net "i3", 7 0, C4<zzzzzzzz>; 0 drivers
v005ABB60_0 .net "key", 1 0, C4<zz>; 0 drivers
v005ABBB8_0 .var "s", 7 0;
E_005B5D30/0 .event edge, v005ABB08_0, v005ABAB0_0, v005ABA58_0, v005ABA00_0;
E_005B5D30/1 .event edge, v005ABB60_0;
E_005B5D30 .event/or E_005B5D30/0, E_005B5D30/1;
S_005B3E10 .scope module, "mux3bits" "mux3bits" 3 59;
 .timescale 0 0;
v005ABC10_0 .net "i0", 7 0, C4<zzzzzzzz>; 0 drivers
v005ABC68_0 .net "i1", 7 0, C4<zzzzzzzz>; 0 drivers
v005ABCC0_0 .net "i2", 7 0, C4<zzzzzzzz>; 0 drivers
v005ABD18_0 .net "i3", 7 0, C4<zzzzzzzz>; 0 drivers
v005ABD70_0 .net "i4", 7 0, C4<zzzzzzzz>; 0 drivers
v005ABDC8_0 .net "i5", 7 0, C4<zzzzzzzz>; 0 drivers
v005ABE20_0 .net "i6", 7 0, C4<zzzzzzzz>; 0 drivers
v005ABE78_0 .net "i7", 7 0, C4<zzzzzzzz>; 0 drivers
v005ABED0_0 .net "key", 2 0, C4<zzz>; 0 drivers
v005ABF28_0 .var "s", 7 0;
E_005B5D70/0 .event edge, v005ABE78_0, v005ABE20_0, v005ABDC8_0, v005ABD70_0;
E_005B5D70/1 .event edge, v005ABD18_0, v005ABCC0_0, v005ABC68_0, v005ABC10_0;
E_005B5D70/2 .event edge, v005ABED0_0;
E_005B5D70 .event/or E_005B5D70/0, E_005B5D70/1, E_005B5D70/2;
S_005B3E98 .scope module, "principal" "principal" 4 60;
 .timescale 0 0;
v005ED9B8_0 .var "addr", 0 0;
v005EDA10_0 .var "clear", 0 0;
v005EDA98_0 .net "clk", 0 0, v005ED960_0; 1 drivers
v005EDAF0_0 .var "in0", 3 0;
v005EDB48_0 .net "out0", 3 0, v005EA3A0_0; 1 drivers
v005EDBA0_0 .var "rw", 0 0;
S_005B4608 .scope module, "clock" "clock" 4 66, 5 4, S_005B3E98;
 .timescale 0 0;
v005ED960_0 .var "clk", 0 0;
S_005B3F20 .scope module, "ram1" "ram2x4" 4 67, 4 45, S_005B3E98;
 .timescale 0 0;
v005ED598_0 .net "addr", 0 0, v005ED9B8_0; 1 drivers
v005ED5F0_0 .net "clear", 0 0, v005EDA10_0; 1 drivers
v005ED648_0 .alias "clk", 0 0, v005EDA98_0;
v005ED6A0_0 .var "demux", 0 0;
v005ED6F8_0 .net "rw", 0 0, v005EDBA0_0; 1 drivers
v005ED750_0 .alias "s", 3 0, v005EDB48_0;
RS_005B98E4 .resolv tri, L_005EE438, L_005EE4E8, L_005EE598, L_005EE648;
v005ED7A8_0 .net8 "s0", 3 0, RS_005B98E4; 4 drivers
RS_005B98FC .resolv tri, L_005EF768, L_005EF818, L_005EF8C8, L_005EF978;
v005ED800_0 .net8 "s1", 3 0, RS_005B98FC; 4 drivers
v005ED858_0 .net "w0", 0 0, v005ED4E8_0; 1 drivers
v005ED8B0_0 .net "w1", 0 0, v005ED540_0; 1 drivers
v005ED908_0 .net "x", 3 0, v005EDAF0_0; 1 drivers
S_005B4580 .scope module, "dmx" "dmx0" 4 51, 2 6, S_005B3F20;
 .timescale 0 0;
v005ED438_0 .net "a", 0 0, v005ED6A0_0; 1 drivers
v005ED490_0 .alias "key", 0 0, v005ED598_0;
v005ED4E8_0 .var "s0", 0 0;
v005ED540_0 .var "s1", 0 0;
E_005B6070 .event edge, v005ED438_0, v005EBB48_0, v005ECF68_0, v005EA348_0;
S_005B42D8 .scope module, "ram1" "ram1x4" 4 52, 4 11, S_005B3F20;
 .timescale 0 0;
L_005EB490 .functor NOT 1, L_005EDBF8, C4<0>, C4<0>, C4<0>;
L_005EB458 .functor NOT 1, L_005EDC50, C4<0>, C4<0>, C4<0>;
L_005EB5A8 .functor NOT 1, L_005EDCA8, C4<0>, C4<0>, C4<0>;
L_005EB650 .functor NOT 1, L_005EDD00, C4<0>, C4<0>, C4<0>;
L_005EB6F8 .functor AND 1, v005ED4E8_0, v005EDBA0_0, v005ED960_0, C4<1>;
L_005EB7D8 .functor AND 1, L_005EE490, v005ED4E8_0, C4<1>, C4<1>;
L_005EB340 .functor AND 1, L_005EE540, v005ED4E8_0, C4<1>, C4<1>;
L_005EB8B8 .functor AND 1, L_005EE5F0, v005ED4E8_0, C4<1>, C4<1>;
L_005EB960 .functor AND 1, L_005EE6A0, v005ED4E8_0, C4<1>, C4<1>;
v005EC9B8_0 .net *"_s1", 0 0, L_005EDBF8; 1 drivers
v005ECA10_0 .net *"_s3", 0 0, L_005EDC50; 1 drivers
v005ECA98_0 .net *"_s43", 0 0, L_005EE1D0; 1 drivers
v005ECAF0_0 .net *"_s47", 0 0, L_005EE280; 1 drivers
v005ECB48_0 .net *"_s5", 0 0, L_005EDCA8; 1 drivers
v005ECBA0_0 .net *"_s51", 0 0, L_005EE330; 1 drivers
v005ECBF8_0 .net *"_s55", 0 0, L_005EE3E0; 1 drivers
v005ECC50_0 .net *"_s56", 0 0, L_005EB7D8; 1 drivers
v005ECCA8_0 .net *"_s59", 0 0, L_005EE490; 1 drivers
v005ECD00_0 .net *"_s60", 0 0, L_005EB340; 1 drivers
v005ECD58_0 .net *"_s63", 0 0, L_005EE540; 1 drivers
v005ECDB0_0 .net *"_s64", 0 0, L_005EB8B8; 1 drivers
v005ECE08_0 .net *"_s67", 0 0, L_005EE5F0; 1 drivers
v005ECE60_0 .net *"_s68", 0 0, L_005EB960; 1 drivers
v005ECEB8_0 .net *"_s7", 0 0, L_005EDD00; 1 drivers
v005ECF10_0 .net *"_s71", 0 0, L_005EE6A0; 1 drivers
v005ECF68_0 .alias "addr", 0 0, v005ED858_0;
v005ECFC0_0 .alias "clear", 0 0, v005ED5F0_0;
v005ED018_0 .alias "clk", 0 0, v005EDA98_0;
v005ED070_0 .net "not0", 0 0, L_005EB490; 1 drivers
v005ED0C8_0 .net "not1", 0 0, L_005EB458; 1 drivers
v005ED120_0 .net "not2", 0 0, L_005EB5A8; 1 drivers
v005ED178_0 .net "not3", 0 0, L_005EB650; 1 drivers
RS_005BA10C .resolv tri, L_005EE178, L_005EE228, L_005EE2D8, L_005EE388;
v005ED1D0_0 .net8 "out1", 3 0, RS_005BA10C; 4 drivers
RS_005BA124 .resolv tri, L_005EDD58, L_005EDE60, L_005EDF68, L_005EE070;
v005ED228_0 .net8 "q", 3 0, RS_005BA124; 4 drivers
RS_005BA13C .resolv tri, L_005EDDB0, L_005EDEB8, L_005EDFC0, L_005EE0C8;
v005ED280_0 .net8 "qnot", 3 0, RS_005BA13C; 4 drivers
v005ED2D8_0 .alias "rw", 0 0, v005ED6F8_0;
v005ED330_0 .alias "s", 3 0, v005ED7A8_0;
v005ED388_0 .net "w", 0 0, L_005EB6F8; 1 drivers
v005ED3E0_0 .alias "x", 3 0, v005ED908_0;
L_005EDBF8 .part v005EDAF0_0, 0, 1;
L_005EDC50 .part v005EDAF0_0, 1, 1;
L_005EDCA8 .part v005EDAF0_0, 2, 1;
L_005EDD00 .part v005EDAF0_0, 3, 1;
L_005EDD58 .part/pv v005EC908_0, 0, 1, 4;
L_005EDDB0 .part/pv v005EC960_0, 0, 1, 4;
L_005EDE08 .part v005EDAF0_0, 0, 1;
L_005EDE60 .part/pv v005EC6A0_0, 1, 1, 4;
L_005EDEB8 .part/pv v005EC6F8_0, 1, 1, 4;
L_005EDF10 .part v005EDAF0_0, 1, 1;
L_005EDF68 .part/pv v005EC438_0, 2, 1, 4;
L_005EDFC0 .part/pv v005EC490_0, 2, 1, 4;
L_005EE018 .part v005EDAF0_0, 2, 1;
L_005EE070 .part/pv v005EC1D0_0, 3, 1, 4;
L_005EE0C8 .part/pv v005EC228_0, 3, 1, 4;
L_005EE120 .part v005EDAF0_0, 3, 1;
L_005EE178 .part/pv L_005EE1D0, 0, 1, 4;
L_005EE1D0 .part RS_005BA124, 0, 1;
L_005EE228 .part/pv L_005EE280, 1, 1, 4;
L_005EE280 .part RS_005BA124, 1, 1;
L_005EE2D8 .part/pv L_005EE330, 2, 1, 4;
L_005EE330 .part RS_005BA124, 2, 1;
L_005EE388 .part/pv L_005EE3E0, 3, 1, 4;
L_005EE3E0 .part RS_005BA124, 3, 1;
L_005EE438 .part/pv L_005EB7D8, 0, 1, 4;
L_005EE490 .part RS_005BA10C, 0, 1;
L_005EE4E8 .part/pv L_005EB340, 1, 1, 4;
L_005EE540 .part RS_005BA10C, 1, 1;
L_005EE598 .part/pv L_005EB8B8, 2, 1, 4;
L_005EE5F0 .part RS_005BA10C, 2, 1;
L_005EE648 .part/pv L_005EB960, 3, 1, 4;
L_005EE6A0 .part RS_005BA10C, 3, 1;
S_005B44F8 .scope module, "flip1" "jkff" 4 25, 6 7, S_005B42D8;
 .timescale 0 0;
v005EC750_0 .alias "clear", 0 0, v005ED5F0_0;
v005EC7A8_0 .alias "clk", 0 0, v005ED388_0;
v005EC800_0 .net "j", 0 0, L_005EDE08; 1 drivers
v005EC858_0 .alias "k", 0 0, v005ED070_0;
v005EC8B0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005EC908_0 .var "q", 0 0;
v005EC960_0 .var "qnot", 0 0;
E_005B5F50 .event posedge, v005EA3F8_0, v005EC8B0_0, v005EC070_0;
S_005B4470 .scope module, "flip2" "jkff" 4 26, 6 7, S_005B42D8;
 .timescale 0 0;
v005EC4E8_0 .alias "clear", 0 0, v005ED5F0_0;
v005EC540_0 .alias "clk", 0 0, v005ED388_0;
v005EC598_0 .net "j", 0 0, L_005EDF10; 1 drivers
v005EC5F0_0 .alias "k", 0 0, v005ED0C8_0;
v005EC648_0 .net "preset", 0 0, C4<0>; 1 drivers
v005EC6A0_0 .var "q", 0 0;
v005EC6F8_0 .var "qnot", 0 0;
E_005B5F70 .event posedge, v005EA3F8_0, v005EC648_0, v005EC070_0;
S_005B43E8 .scope module, "flip3" "jkff" 4 27, 6 7, S_005B42D8;
 .timescale 0 0;
v005EC280_0 .alias "clear", 0 0, v005ED5F0_0;
v005EC2D8_0 .alias "clk", 0 0, v005ED388_0;
v005EC330_0 .net "j", 0 0, L_005EE018; 1 drivers
v005EC388_0 .alias "k", 0 0, v005ED120_0;
v005EC3E0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005EC438_0 .var "q", 0 0;
v005EC490_0 .var "qnot", 0 0;
E_005B5F30 .event posedge, v005EA3F8_0, v005EC3E0_0, v005EC070_0;
S_005B4360 .scope module, "flip4" "jkff" 4 28, 6 7, S_005B42D8;
 .timescale 0 0;
v005EC018_0 .alias "clear", 0 0, v005ED5F0_0;
v005EC070_0 .alias "clk", 0 0, v005ED388_0;
v005EC0C8_0 .net "j", 0 0, L_005EE120; 1 drivers
v005EC120_0 .alias "k", 0 0, v005ED178_0;
v005EC178_0 .net "preset", 0 0, C4<0>; 1 drivers
v005EC1D0_0 .var "q", 0 0;
v005EC228_0 .var "qnot", 0 0;
E_005B5EF0 .event posedge, v005EA3F8_0, v005EC178_0, v005EC070_0;
S_005B4030 .scope module, "ram2" "ram1x4" 4 53, 4 11, S_005B3F20;
 .timescale 0 0;
L_005EBA08 .functor NOT 1, L_005EE6F8, C4<0>, C4<0>, C4<0>;
L_005EEAD0 .functor NOT 1, L_005EE750, C4<0>, C4<0>, C4<0>;
L_005EEB78 .functor NOT 1, L_005EE7A8, C4<0>, C4<0>, C4<0>;
L_005EEC20 .functor NOT 1, L_005EE800, C4<0>, C4<0>, C4<0>;
L_005EECC8 .functor AND 1, v005ED540_0, v005EDBA0_0, v005ED960_0, C4<1>;
L_005EEDE0 .functor AND 1, L_005EF7C0, v005ED540_0, C4<1>, C4<1>;
L_005EB378 .functor AND 1, L_005EF870, v005ED540_0, C4<1>, C4<1>;
L_005EEEC0 .functor AND 1, L_005EF920, v005ED540_0, C4<1>, C4<1>;
L_005EEF68 .functor AND 1, L_005EF9D0, v005ED540_0, C4<1>, C4<1>;
v005EAD98_0 .net *"_s1", 0 0, L_005EE6F8; 1 drivers
v005EADF0_0 .net *"_s3", 0 0, L_005EE750; 1 drivers
v005EAE48_0 .net *"_s43", 0 0, L_005EF500; 1 drivers
v005EAEA0_0 .net *"_s47", 0 0, L_005EF5B0; 1 drivers
v005EAEF8_0 .net *"_s5", 0 0, L_005EE7A8; 1 drivers
v005EAF50_0 .net *"_s51", 0 0, L_005EF660; 1 drivers
v005EAFA8_0 .net *"_s55", 0 0, L_005EF710; 1 drivers
v005EB000_0 .net *"_s56", 0 0, L_005EEDE0; 1 drivers
v005EB058_0 .net *"_s59", 0 0, L_005EF7C0; 1 drivers
v005EB0B0_0 .net *"_s60", 0 0, L_005EB378; 1 drivers
v005EB108_0 .net *"_s63", 0 0, L_005EF870; 1 drivers
v005EB160_0 .net *"_s64", 0 0, L_005EEEC0; 1 drivers
v005EB1B8_0 .net *"_s67", 0 0, L_005EF920; 1 drivers
v005EB210_0 .net *"_s68", 0 0, L_005EEF68; 1 drivers
v005EBA98_0 .net *"_s7", 0 0, L_005EE800; 1 drivers
v005EBAF0_0 .net *"_s71", 0 0, L_005EF9D0; 1 drivers
v005EBB48_0 .alias "addr", 0 0, v005ED8B0_0;
v005EBBA0_0 .alias "clear", 0 0, v005ED5F0_0;
v005EBBF8_0 .alias "clk", 0 0, v005EDA98_0;
v005EBC50_0 .net "not0", 0 0, L_005EBA08; 1 drivers
v005EBCA8_0 .net "not1", 0 0, L_005EEAD0; 1 drivers
v005EBD00_0 .net "not2", 0 0, L_005EEB78; 1 drivers
v005EBD58_0 .net "not3", 0 0, L_005EEC20; 1 drivers
RS_005B9D04 .resolv tri, L_005EF4A8, L_005EF558, L_005EF608, L_005EF6B8;
v005EBDB0_0 .net8 "out1", 3 0, RS_005B9D04; 4 drivers
RS_005B9D1C .resolv tri, L_005EE858, L_005EE960, L_005EF298, L_005EF3A0;
v005EBE08_0 .net8 "q", 3 0, RS_005B9D1C; 4 drivers
RS_005B9D34 .resolv tri, L_005EE8B0, L_005EE9B8, L_005EF2F0, L_005EF3F8;
v005EBE60_0 .net8 "qnot", 3 0, RS_005B9D34; 4 drivers
v005EBEB8_0 .alias "rw", 0 0, v005ED6F8_0;
v005EBF10_0 .alias "s", 3 0, v005ED800_0;
v005EBF68_0 .net "w", 0 0, L_005EECC8; 1 drivers
v005EBFC0_0 .alias "x", 3 0, v005ED908_0;
L_005EE6F8 .part v005EDAF0_0, 0, 1;
L_005EE750 .part v005EDAF0_0, 1, 1;
L_005EE7A8 .part v005EDAF0_0, 2, 1;
L_005EE800 .part v005EDAF0_0, 3, 1;
L_005EE858 .part/pv v005EACE8_0, 0, 1, 4;
L_005EE8B0 .part/pv v005EAD40_0, 0, 1, 4;
L_005EE908 .part v005EDAF0_0, 0, 1;
L_005EE960 .part/pv v005EAA80_0, 1, 1, 4;
L_005EE9B8 .part/pv v005EAAD8_0, 1, 1, 4;
L_005EEA10 .part v005EDAF0_0, 1, 1;
L_005EF298 .part/pv v005EA818_0, 2, 1, 4;
L_005EF2F0 .part/pv v005EA870_0, 2, 1, 4;
L_005EF348 .part v005EDAF0_0, 2, 1;
L_005EF3A0 .part/pv v005EA5B0_0, 3, 1, 4;
L_005EF3F8 .part/pv v005EA608_0, 3, 1, 4;
L_005EF450 .part v005EDAF0_0, 3, 1;
L_005EF4A8 .part/pv L_005EF500, 0, 1, 4;
L_005EF500 .part RS_005B9D1C, 0, 1;
L_005EF558 .part/pv L_005EF5B0, 1, 1, 4;
L_005EF5B0 .part RS_005B9D1C, 1, 1;
L_005EF608 .part/pv L_005EF660, 2, 1, 4;
L_005EF660 .part RS_005B9D1C, 2, 1;
L_005EF6B8 .part/pv L_005EF710, 3, 1, 4;
L_005EF710 .part RS_005B9D1C, 3, 1;
L_005EF768 .part/pv L_005EEDE0, 0, 1, 4;
L_005EF7C0 .part RS_005B9D04, 0, 1;
L_005EF818 .part/pv L_005EB378, 1, 1, 4;
L_005EF870 .part RS_005B9D04, 1, 1;
L_005EF8C8 .part/pv L_005EEEC0, 2, 1, 4;
L_005EF920 .part RS_005B9D04, 2, 1;
L_005EF978 .part/pv L_005EEF68, 3, 1, 4;
L_005EF9D0 .part RS_005B9D04, 3, 1;
S_005B4250 .scope module, "flip1" "jkff" 4 25, 6 7, S_005B4030;
 .timescale 0 0;
v005EAB30_0 .alias "clear", 0 0, v005ED5F0_0;
v005EAB88_0 .alias "clk", 0 0, v005EBF68_0;
v005EABE0_0 .net "j", 0 0, L_005EE908; 1 drivers
v005EAC38_0 .alias "k", 0 0, v005EBC50_0;
v005EAC90_0 .net "preset", 0 0, C4<0>; 1 drivers
v005EACE8_0 .var "q", 0 0;
v005EAD40_0 .var "qnot", 0 0;
E_005B5DF0 .event posedge, v005EA3F8_0, v005EAC90_0, v005EA450_0;
S_005B41C8 .scope module, "flip2" "jkff" 4 26, 6 7, S_005B4030;
 .timescale 0 0;
v005EA8C8_0 .alias "clear", 0 0, v005ED5F0_0;
v005EA920_0 .alias "clk", 0 0, v005EBF68_0;
v005EA978_0 .net "j", 0 0, L_005EEA10; 1 drivers
v005EA9D0_0 .alias "k", 0 0, v005EBCA8_0;
v005EAA28_0 .net "preset", 0 0, C4<0>; 1 drivers
v005EAA80_0 .var "q", 0 0;
v005EAAD8_0 .var "qnot", 0 0;
E_005B5E70 .event posedge, v005EA3F8_0, v005EAA28_0, v005EA450_0;
S_005B4140 .scope module, "flip3" "jkff" 4 27, 6 7, S_005B4030;
 .timescale 0 0;
v005EA660_0 .alias "clear", 0 0, v005ED5F0_0;
v005EA6B8_0 .alias "clk", 0 0, v005EBF68_0;
v005EA710_0 .net "j", 0 0, L_005EF348; 1 drivers
v005EA768_0 .alias "k", 0 0, v005EBD00_0;
v005EA7C0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005EA818_0 .var "q", 0 0;
v005EA870_0 .var "qnot", 0 0;
E_005B5E10 .event posedge, v005EA3F8_0, v005EA7C0_0, v005EA450_0;
S_005B40B8 .scope module, "flip4" "jkff" 4 28, 6 7, S_005B4030;
 .timescale 0 0;
v005EA3F8_0 .alias "clear", 0 0, v005ED5F0_0;
v005EA450_0 .alias "clk", 0 0, v005EBF68_0;
v005EA4A8_0 .net "j", 0 0, L_005EF450; 1 drivers
v005EA500_0 .alias "k", 0 0, v005EBD58_0;
v005EA558_0 .net "preset", 0 0, C4<0>; 1 drivers
v005EA5B0_0 .var "q", 0 0;
v005EA608_0 .var "qnot", 0 0;
E_005B5DB0 .event posedge, v005EA3F8_0, v005EA558_0, v005EA450_0;
S_005B3FA8 .scope module, "mux" "mux0" 4 54, 3 6, S_005B3F20;
 .timescale 0 0;
v005EA298_0 .alias "i0", 3 0, v005ED7A8_0;
v005EA2F0_0 .alias "i1", 3 0, v005ED800_0;
v005EA348_0 .alias "key", 0 0, v005ED598_0;
v005EA3A0_0 .var "s", 3 0;
E_005B5DD0 .event edge, v005EA298_0, v005EA2F0_0, v005EA348_0;
    .scope S_005B3BF0;
T_0 ;
    %set/v v005AB6E8_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_005B3BF0;
T_1 ;
    %wait E_005B5C70;
    %load/v 8, v005AB690_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_1.0, 4;
    %movi 8, 1, 4;
    %set/v v005AB6E8_0, 8, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v005AB690_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.2, 4;
    %movi 8, 2, 4;
    %set/v v005AB6E8_0, 8, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v005AB690_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_1.4, 4;
    %movi 8, 4, 4;
    %set/v v005AB6E8_0, 8, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/v 8, v005AB690_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_1.6, 4;
    %movi 8, 8, 4;
    %set/v v005AB6E8_0, 8, 4;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_005B3BF0;
T_2 ;
    %wait E_005B5C90;
    %set/v v005AB6E8_0, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_005B3C78;
T_3 ;
    %set/v v005AB7F0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_005B3C78;
T_4 ;
    %wait E_005B5D10;
    %load/v 8, v005AB798_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %movi 8, 1, 8;
    %set/v v005AB7F0_0, 8, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005AB798_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 1, 4;
    %jmp/0xz  T_4.2, 4;
    %movi 8, 2, 8;
    %set/v v005AB7F0_0, 8, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005AB798_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_4.4, 4;
    %movi 8, 4, 8;
    %set/v v005AB7F0_0, 8, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005AB798_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_4.6, 4;
    %movi 8, 8, 8;
    %set/v v005AB7F0_0, 8, 8;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v005AB798_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_4.8, 4;
    %movi 8, 16, 8;
    %set/v v005AB7F0_0, 8, 8;
    %jmp T_4.9;
T_4.8 ;
    %load/v 8, v005AB798_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 5, 5;
    %jmp/0xz  T_4.10, 4;
    %movi 8, 32, 8;
    %set/v v005AB7F0_0, 8, 8;
    %jmp T_4.11;
T_4.10 ;
    %load/v 8, v005AB798_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 6, 5;
    %jmp/0xz  T_4.12, 4;
    %movi 8, 64, 8;
    %set/v v005AB7F0_0, 8, 8;
    %jmp T_4.13;
T_4.12 ;
    %load/v 8, v005AB798_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 7, 5;
    %jmp/0xz  T_4.14, 4;
    %movi 8, 128, 8;
    %set/v v005AB7F0_0, 8, 8;
T_4.14 ;
T_4.13 ;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_005B3C78;
T_5 ;
    %wait E_005B5CB0;
    %set/v v005AB7F0_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_005B3D00;
T_6 ;
    %wait E_005B5CF0;
    %load/v 8, v005AB950_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v005AB8A0_0, 8;
    %set/v v005AB9A8_0, 8, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005AB8F8_0, 8;
    %set/v v005AB9A8_0, 8, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_005B3D88;
T_7 ;
    %wait E_005B5D30;
    %load/v 8, v005ABB60_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %load/v 8, v005ABA00_0, 8;
    %set/v v005ABBB8_0, 8, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005ABB60_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.2, 4;
    %load/v 8, v005ABA58_0, 8;
    %set/v v005ABBB8_0, 8, 8;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005ABB60_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_7.4, 4;
    %load/v 8, v005ABAB0_0, 8;
    %set/v v005ABBB8_0, 8, 8;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v005ABB60_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_7.6, 4;
    %load/v 8, v005ABB08_0, 8;
    %set/v v005ABBB8_0, 8, 8;
T_7.6 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_005B3E10;
T_8 ;
    %wait E_005B5D70;
    %load/v 8, v005ABED0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_8.0, 4;
    %load/v 8, v005ABC10_0, 8;
    %set/v v005ABF28_0, 8, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v005ABED0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 1, 4;
    %jmp/0xz  T_8.2, 4;
    %load/v 8, v005ABC68_0, 8;
    %set/v v005ABF28_0, 8, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v005ABED0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_8.4, 4;
    %load/v 8, v005ABCC0_0, 8;
    %set/v v005ABF28_0, 8, 8;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v005ABED0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_8.6, 4;
    %load/v 8, v005ABD18_0, 8;
    %set/v v005ABF28_0, 8, 8;
    %jmp T_8.7;
T_8.6 ;
    %load/v 8, v005ABED0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_8.8, 4;
    %load/v 8, v005ABD70_0, 8;
    %set/v v005ABF28_0, 8, 8;
    %jmp T_8.9;
T_8.8 ;
    %load/v 8, v005ABED0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 5, 5;
    %jmp/0xz  T_8.10, 4;
    %load/v 8, v005ABDC8_0, 8;
    %set/v v005ABF28_0, 8, 8;
    %jmp T_8.11;
T_8.10 ;
    %load/v 8, v005ABED0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 6, 5;
    %jmp/0xz  T_8.12, 4;
    %load/v 8, v005ABE20_0, 8;
    %set/v v005ABF28_0, 8, 8;
    %jmp T_8.13;
T_8.12 ;
    %load/v 8, v005ABE78_0, 8;
    %set/v v005ABF28_0, 8, 8;
T_8.13 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_005B4608;
T_9 ;
    %set/v v005ED960_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_005B4608;
T_10 ;
    %delay 5, 0;
    %load/v 8, v005ED960_0, 1;
    %inv 8, 1;
    %set/v v005ED960_0, 8, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_005B4580;
T_11 ;
    %set/v v005ED4E8_0, 0, 1;
    %set/v v005ED540_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_005B4580;
T_12 ;
    %wait E_005B6070;
    %load/v 8, v005ED490_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v005ED438_0, 1;
    %set/v v005ED4E8_0, 8, 1;
    %set/v v005ED540_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %set/v v005ED4E8_0, 0, 1;
    %load/v 8, v005ED438_0, 1;
    %set/v v005ED540_0, 8, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_005B44F8;
T_13 ;
    %wait E_005B5F50;
    %load/v 8, v005EC750_0, 1;
    %jmp/0xz  T_13.0, 8;
    %set/v v005EC908_0, 0, 1;
    %set/v v005EC960_0, 1, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v005EC8B0_0, 1;
    %jmp/0xz  T_13.2, 8;
    %set/v v005EC908_0, 1, 1;
    %set/v v005EC960_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v005EC800_0, 1;
    %load/v 9, v005EC858_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC908_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC960_0, 0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/v 8, v005EC800_0, 1;
    %inv 8, 1;
    %load/v 9, v005EC858_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC908_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC960_0, 0, 1;
    %jmp T_13.7;
T_13.6 ;
    %load/v 8, v005EC800_0, 1;
    %load/v 9, v005EC858_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.8, 8;
    %load/v 8, v005EC908_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC908_0, 0, 8;
    %load/v 8, v005EC960_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC960_0, 0, 8;
T_13.8 ;
T_13.7 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_005B4470;
T_14 ;
    %wait E_005B5F70;
    %load/v 8, v005EC4E8_0, 1;
    %jmp/0xz  T_14.0, 8;
    %set/v v005EC6A0_0, 0, 1;
    %set/v v005EC6F8_0, 1, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v005EC648_0, 1;
    %jmp/0xz  T_14.2, 8;
    %set/v v005EC6A0_0, 1, 1;
    %set/v v005EC6F8_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v005EC598_0, 1;
    %load/v 9, v005EC5F0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC6A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC6F8_0, 0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/v 8, v005EC598_0, 1;
    %inv 8, 1;
    %load/v 9, v005EC5F0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC6A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC6F8_0, 0, 1;
    %jmp T_14.7;
T_14.6 ;
    %load/v 8, v005EC598_0, 1;
    %load/v 9, v005EC5F0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.8, 8;
    %load/v 8, v005EC6A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC6A0_0, 0, 8;
    %load/v 8, v005EC6F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC6F8_0, 0, 8;
T_14.8 ;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_005B43E8;
T_15 ;
    %wait E_005B5F30;
    %load/v 8, v005EC280_0, 1;
    %jmp/0xz  T_15.0, 8;
    %set/v v005EC438_0, 0, 1;
    %set/v v005EC490_0, 1, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v005EC3E0_0, 1;
    %jmp/0xz  T_15.2, 8;
    %set/v v005EC438_0, 1, 1;
    %set/v v005EC490_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v005EC330_0, 1;
    %load/v 9, v005EC388_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC438_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC490_0, 0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/v 8, v005EC330_0, 1;
    %inv 8, 1;
    %load/v 9, v005EC388_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC438_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC490_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %load/v 8, v005EC330_0, 1;
    %load/v 9, v005EC388_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.8, 8;
    %load/v 8, v005EC438_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC438_0, 0, 8;
    %load/v 8, v005EC490_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC490_0, 0, 8;
T_15.8 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_005B4360;
T_16 ;
    %wait E_005B5EF0;
    %load/v 8, v005EC018_0, 1;
    %jmp/0xz  T_16.0, 8;
    %set/v v005EC1D0_0, 0, 1;
    %set/v v005EC228_0, 1, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v005EC178_0, 1;
    %jmp/0xz  T_16.2, 8;
    %set/v v005EC1D0_0, 1, 1;
    %set/v v005EC228_0, 0, 1;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v005EC0C8_0, 1;
    %load/v 9, v005EC120_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC1D0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC228_0, 0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/v 8, v005EC0C8_0, 1;
    %inv 8, 1;
    %load/v 9, v005EC120_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC1D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC228_0, 0, 1;
    %jmp T_16.7;
T_16.6 ;
    %load/v 8, v005EC0C8_0, 1;
    %load/v 9, v005EC120_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.8, 8;
    %load/v 8, v005EC1D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC1D0_0, 0, 8;
    %load/v 8, v005EC228_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC228_0, 0, 8;
T_16.8 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_005B4250;
T_17 ;
    %wait E_005B5DF0;
    %load/v 8, v005EAB30_0, 1;
    %jmp/0xz  T_17.0, 8;
    %set/v v005EACE8_0, 0, 1;
    %set/v v005EAD40_0, 1, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v005EAC90_0, 1;
    %jmp/0xz  T_17.2, 8;
    %set/v v005EACE8_0, 1, 1;
    %set/v v005EAD40_0, 0, 1;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v005EABE0_0, 1;
    %load/v 9, v005EAC38_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EACE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAD40_0, 0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/v 8, v005EABE0_0, 1;
    %inv 8, 1;
    %load/v 9, v005EAC38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EACE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAD40_0, 0, 1;
    %jmp T_17.7;
T_17.6 ;
    %load/v 8, v005EABE0_0, 1;
    %load/v 9, v005EAC38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.8, 8;
    %load/v 8, v005EACE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EACE8_0, 0, 8;
    %load/v 8, v005EAD40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAD40_0, 0, 8;
T_17.8 ;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_005B41C8;
T_18 ;
    %wait E_005B5E70;
    %load/v 8, v005EA8C8_0, 1;
    %jmp/0xz  T_18.0, 8;
    %set/v v005EAA80_0, 0, 1;
    %set/v v005EAAD8_0, 1, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v005EAA28_0, 1;
    %jmp/0xz  T_18.2, 8;
    %set/v v005EAA80_0, 1, 1;
    %set/v v005EAAD8_0, 0, 1;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v005EA978_0, 1;
    %load/v 9, v005EA9D0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAA80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAAD8_0, 0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/v 8, v005EA978_0, 1;
    %inv 8, 1;
    %load/v 9, v005EA9D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAA80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAAD8_0, 0, 1;
    %jmp T_18.7;
T_18.6 ;
    %load/v 8, v005EA978_0, 1;
    %load/v 9, v005EA9D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.8, 8;
    %load/v 8, v005EAA80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAA80_0, 0, 8;
    %load/v 8, v005EAAD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAAD8_0, 0, 8;
T_18.8 ;
T_18.7 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_005B4140;
T_19 ;
    %wait E_005B5E10;
    %load/v 8, v005EA660_0, 1;
    %jmp/0xz  T_19.0, 8;
    %set/v v005EA818_0, 0, 1;
    %set/v v005EA870_0, 1, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v005EA7C0_0, 1;
    %jmp/0xz  T_19.2, 8;
    %set/v v005EA818_0, 1, 1;
    %set/v v005EA870_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v005EA710_0, 1;
    %load/v 9, v005EA768_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA818_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA870_0, 0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/v 8, v005EA710_0, 1;
    %inv 8, 1;
    %load/v 9, v005EA768_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA818_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA870_0, 0, 1;
    %jmp T_19.7;
T_19.6 ;
    %load/v 8, v005EA710_0, 1;
    %load/v 9, v005EA768_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.8, 8;
    %load/v 8, v005EA818_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA818_0, 0, 8;
    %load/v 8, v005EA870_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA870_0, 0, 8;
T_19.8 ;
T_19.7 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_005B40B8;
T_20 ;
    %wait E_005B5DB0;
    %load/v 8, v005EA3F8_0, 1;
    %jmp/0xz  T_20.0, 8;
    %set/v v005EA5B0_0, 0, 1;
    %set/v v005EA608_0, 1, 1;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v005EA558_0, 1;
    %jmp/0xz  T_20.2, 8;
    %set/v v005EA5B0_0, 1, 1;
    %set/v v005EA608_0, 0, 1;
    %jmp T_20.3;
T_20.2 ;
    %load/v 8, v005EA4A8_0, 1;
    %load/v 9, v005EA500_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA5B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA608_0, 0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/v 8, v005EA4A8_0, 1;
    %inv 8, 1;
    %load/v 9, v005EA500_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA5B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA608_0, 0, 1;
    %jmp T_20.7;
T_20.6 ;
    %load/v 8, v005EA4A8_0, 1;
    %load/v 9, v005EA500_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.8, 8;
    %load/v 8, v005EA5B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA5B0_0, 0, 8;
    %load/v 8, v005EA608_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA608_0, 0, 8;
T_20.8 ;
T_20.7 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_005B3FA8;
T_21 ;
    %wait E_005B5DD0;
    %load/v 8, v005EA348_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v005EA298_0, 4;
    %set/v v005EA3A0_0, 8, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v005EA2F0_0, 4;
    %set/v v005EA3A0_0, 8, 4;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_005B3F20;
T_22 ;
    %set/v v005ED6A0_0, 1, 1;
    %end;
    .thread T_22;
    .scope S_005B3E98;
T_23 ;
    %set/v v005EDA10_0, 0, 1;
    %set/v v005ED9B8_0, 0, 1;
    %set/v v005EDBA0_0, 0, 1;
    %movi 8, 13, 4;
    %set/v v005EDAF0_0, 8, 4;
    %vpi_call 4 74 "$display", "Exercicio02-Nome: Milton costa teles da silva-Matricula: 002751";
    %vpi_call 4 75 "$display", "addr \011 rw \011 clk  \011 in0 \011 out0";
    %vpi_call 4 76 "$monitor", "%b \011 %b \011 %b \011 %4b \011 %4b", v005ED9B8_0, v005EDBA0_0, v005EDA98_0, v005EDAF0_0, v005EDB48_0;
    %delay 1, 0;
    %set/v v005EDA10_0, 1, 1;
    %delay 1, 0;
    %set/v v005EDA10_0, 0, 1;
    %delay 1, 0;
    %set/v v005EDBA0_0, 1, 1;
    %delay 3, 0;
    %set/v v005EDBA0_0, 0, 1;
    %movi 8, 12, 4;
    %set/v v005EDAF0_0, 8, 4;
    %delay 1, 0;
    %set/v v005ED9B8_0, 1, 1;
    %delay 1, 0;
    %set/v v005EDBA0_0, 1, 1;
    %delay 1, 0;
    %set/v v005EDBA0_0, 0, 1;
    %delay 1, 0;
    %set/v v005ED9B8_0, 0, 1;
    %delay 1, 0;
    %set/v v005ED9B8_0, 1, 1;
    %delay 1, 0;
    %set/v v005ED9B8_0, 0, 1;
    %delay 1, 0;
    %set/v v005ED9B8_0, 1, 1;
    %delay 1, 0;
    %vpi_call 4 88 "$finish";
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./Demux.v";
    "./Mux.v";
    "C:\Users\Vesa\Documents\computação 1°semestre 2012\AC I\guia-10 0027541\Exercicio2.v";
    "./clock.v";
    "./flipflop.v";
