#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017f76374380 .scope module, "cpu" "cpu" 2 9;
 .timescale 0 0;
L_0000017f763b5980 .functor BUFZ 1, v0000017f7641ee70_0, C4<0>, C4<0>, C4<0>;
L_0000017f763b5050 .functor BUFZ 1, v0000017f7641d070_0, C4<0>, C4<0>, C4<0>;
L_0000017f763b52f0 .functor BUFZ 1, v0000017f7641ed30_0, C4<0>, C4<0>, C4<0>;
L_0000017f763b5d00 .functor BUFZ 1, v0000017f7641eab0_0, C4<0>, C4<0>, C4<0>;
L_0000017f763b5360 .functor BUFZ 1, v0000017f7641e970_0, C4<0>, C4<0>, C4<0>;
L_0000017f763b5130 .functor BUFZ 1, v0000017f7641d9d0_0, C4<0>, C4<0>, C4<0>;
v0000017f7641d4d0_0 .net "Rm", 1 0, L_0000017f7641edd0;  1 drivers
v0000017f7641dd90_0 .net "Rs1", 1 0, L_0000017f7641d430;  1 drivers
v0000017f7641de30_0 .net "Rs2", 1 0, L_0000017f764230a0;  1 drivers
v0000017f7641d110_0 .net "aluOut", 7 0, v0000017f763b96f0_0;  1 drivers
v0000017f7641ebf0_0 .net "alubuffer", 7 0, v0000017f763ba050_0;  1 drivers
v0000017f7641d570_0 .net "aluflag", 1 0, L_0000017f76424e00;  1 drivers
v0000017f7641eab0_0 .var "be", 0 0;
RS_0000017f763c4b08 .resolv tri, v0000017f763ba230_0, L_0000017f763b5d00;
v0000017f7641d390_0 .net8 "bufenable", 0 0, RS_0000017f763c4b08;  2 drivers
v0000017f7641e510_0 .var "clk", 0 0;
v0000017f7641e0b0_0 .net "constant", 7 0, L_0000017f76423be0;  1 drivers
v0000017f7641d610_0 .net "data", 7 0, v0000017f763b9bf0_0;  1 drivers
v0000017f7641e290_0 .net "databuffer", 7 0, v0000017f763b9330_0;  1 drivers
v0000017f7641d890_0 .net "instruction", 15 0, L_0000017f763b5b40;  1 drivers
v0000017f7641ee70_0 .var "je", 0 0;
RS_0000017f763c5138 .resolv tri, v0000017f763b95b0_0, L_0000017f763b5980;
v0000017f7641e830_0 .net8 "jumpenable", 0 0, RS_0000017f763c5138;  2 drivers
v0000017f7641e970_0 .var "mmsel", 0 0;
RS_0000017f763c5168 .resolv tri, v0000017f763b98d0_0, L_0000017f763b5360;
v0000017f7641db10_0 .net8 "muxsel", 0 0, RS_0000017f763c5168;  2 drivers
v0000017f7641df70_0 .net "opcode", 3 0, L_0000017f7641d2f0;  1 drivers
v0000017f7641e150_0 .net "opcode2", 2 0, L_0000017f76423320;  1 drivers
o0000017f763c4d18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000017f7641ea10_0 .net "outputofmem", 7 0, o0000017f763c4d18;  0 drivers
v0000017f7641d930_0 .var "pc", 7 0;
v0000017f7641d9d0_0 .var "re0", 0 0;
v0000017f7641dbb0_0 .net "regA", 7 0, L_0000017f763b5210;  1 drivers
v0000017f7641eb50_0 .net "regB", 7 0, L_0000017f763b5280;  1 drivers
RS_0000017f763c5198 .resolv tri, v0000017f763b9830_0, L_0000017f763b5050;
v0000017f7641da70_0 .net8 "regwrite", 0 0, RS_0000017f763c5198;  2 drivers
RS_0000017f763c51c8 .resolv tri, v0000017f763b9010_0, L_0000017f763b5130;
v0000017f7641e1f0_0 .net8 "ret0", 0 0, RS_0000017f763c51c8;  2 drivers
v0000017f7641d070_0 .var "rw", 0 0;
v0000017f7641d1b0_0 .net "shiftamt", 2 0, L_0000017f764245e0;  1 drivers
v0000017f7641ec90_0 .net "storedflag", 1 0, L_0000017f763b56e0;  1 drivers
v0000017f7641ed30_0 .var "wm", 0 0;
RS_0000017f763c4ce8 .resolv tri, v0000017f763bac30_0, L_0000017f763b52f0;
v0000017f7641d250_0 .net8 "writetomem", 0 0, RS_0000017f763c4ce8;  2 drivers
L_0000017f7641d2f0 .part L_0000017f763b5b40, 12, 4;
L_0000017f7641edd0 .part L_0000017f763b5b40, 10, 2;
L_0000017f7641d430 .part L_0000017f763b5b40, 8, 2;
L_0000017f764230a0 .part L_0000017f763b5b40, 6, 2;
L_0000017f764245e0 .part L_0000017f763b5b40, 3, 3;
L_0000017f76423be0 .part L_0000017f763b5b40, 0, 8;
L_0000017f76423320 .part L_0000017f763b5b40, 9, 3;
L_0000017f76423960 .part L_0000017f7641d2f0, 3, 1;
S_0000017f76374510 .scope module, "alu1" "ALU" 2 41, 3 10 0, S_0000017f76374380;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcase";
    .port_info 1 /INPUT 3 "shiftamt";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /OUTPUT 8 "out1";
    .port_info 5 /OUTPUT 2 "flags";
v0000017f763b9fb0_0 .net "A", 7 0, L_0000017f763b5210;  alias, 1 drivers
v0000017f763ba370_0 .net "B", 7 0, v0000017f763ba050_0;  alias, 1 drivers
v0000017f763ba9b0_0 .net *"_ivl_3", 0 0, L_0000017f76423f00;  1 drivers
v0000017f763ba410_0 .var "cmpflag", 1 0;
v0000017f763bacd0_0 .var "cmpreg", 7 0;
v0000017f763ba730_0 .net "flags", 1 0, L_0000017f76424e00;  alias, 1 drivers
v0000017f763ba870_0 .net "opcase", 3 0, L_0000017f7641d2f0;  alias, 1 drivers
v0000017f763b96f0_0 .var "out1", 7 0;
v0000017f763b9290_0 .net "shiftamt", 2 0, L_0000017f764245e0;  alias, 1 drivers
E_0000017f763be350/0 .event anyedge, v0000017f763ba870_0, v0000017f763b9fb0_0, v0000017f763ba370_0, v0000017f763b9290_0;
E_0000017f763be350/1 .event anyedge, v0000017f763bacd0_0;
E_0000017f763be350 .event/or E_0000017f763be350/0, E_0000017f763be350/1;
L_0000017f76424e00 .part/pv L_0000017f76423f00, 1, 1, 2;
L_0000017f76423f00 .part v0000017f763ba410_0, 0, 1;
S_0000017f763803e0 .scope module, "buf1" "buffer8bit" 2 42, 4 1 0, S_0000017f76374380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in1";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "hold";
v0000017f763b90b0_0 .net8 "enable", 0 0, RS_0000017f763c4b08;  alias, 2 drivers
v0000017f763b9330_0 .var "hold", 7 0;
v0000017f763ba4b0_0 .net "in1", 7 0, v0000017f763b9bf0_0;  alias, 1 drivers
E_0000017f763be690 .event anyedge, v0000017f763b90b0_0, v0000017f763ba4b0_0;
S_0000017f76380570 .scope module, "dataram256" "ram" 2 46, 5 2 0, S_0000017f76374380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /INPUT 8 "datain";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 8 "data";
v0000017f763ba5f0_0 .net *"_ivl_0", 7 0, L_0000017f76424680;  1 drivers
v0000017f763b9790_0 .net *"_ivl_2", 9 0, L_0000017f76423780;  1 drivers
L_0000017f76430088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017f763b9650_0 .net *"_ivl_5", 1 0, L_0000017f76430088;  1 drivers
v0000017f763ba0f0_0 .net "addr", 7 0, L_0000017f76423be0;  alias, 1 drivers
v0000017f763ba550_0 .net8 "clk", 0 0, RS_0000017f763c4ce8;  alias, 2 drivers
v0000017f763b9a10_0 .net "data", 7 0, o0000017f763c4d18;  alias, 0 drivers
v0000017f763b9dd0_0 .net "dataOut", 0 0, L_0000017f764233c0;  1 drivers
v0000017f763bad70_0 .net "datain", 7 0, L_0000017f763b5210;  alias, 1 drivers
v0000017f763b91f0 .array "ram", 0 255, 7 0;
v0000017f763b9150_0 .net8 "we", 0 0, RS_0000017f763c4ce8;  alias, 2 drivers
E_0000017f763beed0 .event posedge, v0000017f763ba550_0;
L_0000017f76424680 .array/port v0000017f763b91f0, L_0000017f76423780;
L_0000017f76423780 .concat [ 8 2 0 0], L_0000017f76423be0, L_0000017f76430088;
L_0000017f764233c0 .part L_0000017f76424680, 0, 1;
S_0000017f76380700 .scope module, "immediatemux" "mux2in1" 2 45, 6 1 0, S_0000017f76374380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "inA";
    .port_info 2 /INPUT 8 "inB";
    .port_info 3 /OUTPUT 8 "out";
v0000017f763ba690_0 .net "inA", 7 0, L_0000017f76423be0;  alias, 1 drivers
v0000017f763ba7d0_0 .net "inB", 7 0, L_0000017f763b5280;  alias, 1 drivers
v0000017f763ba050_0 .var "out", 7 0;
v0000017f763ba910_0 .net "sel", 0 0, L_0000017f76423960;  1 drivers
E_0000017f763bee50 .event anyedge, v0000017f763ba910_0, v0000017f763ba0f0_0, v0000017f763ba7d0_0;
S_0000017f76375920 .scope module, "instructionmemory" "Imem" 2 47, 7 2 0, S_0000017f76374380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /OUTPUT 16 "instruc";
L_0000017f763b5b40 .functor BUFZ 16, L_0000017f76423fa0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000017f763ba190_0 .net *"_ivl_0", 15 0, L_0000017f76423fa0;  1 drivers
v0000017f763b9e70_0 .net *"_ivl_2", 9 0, L_0000017f76424720;  1 drivers
L_0000017f764300d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017f763b93d0_0 .net *"_ivl_5", 1 0, L_0000017f764300d0;  1 drivers
v0000017f763b9470_0 .net "inA", 7 0, v0000017f7641d930_0;  1 drivers
v0000017f763b9b50_0 .net "instruc", 15 0, L_0000017f763b5b40;  alias, 1 drivers
v0000017f763bab90 .array "ram", 0 255, 15 0;
L_0000017f76423fa0 .array/port v0000017f763bab90, L_0000017f76424720;
L_0000017f76424720 .concat [ 8 2 0 0], v0000017f7641d930_0, L_0000017f764300d0;
S_0000017f76375ab0 .scope module, "maindecoder" "decoder" 2 49, 8 3 0, S_0000017f76374380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "instruction";
    .port_info 2 /INPUT 2 "flags";
    .port_info 3 /OUTPUT 1 "bufenable";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "muxsel";
    .port_info 6 /OUTPUT 1 "jumpenable";
    .port_info 7 /OUTPUT 1 "ret0";
    .port_info 8 /OUTPUT 1 "writetomem";
v0000017f763ba230_0 .var "bufenable", 0 0;
v0000017f763b9ab0_0 .net "clk", 0 0, v0000017f7641e510_0;  1 drivers
v0000017f763b9f10_0 .net "flags", 1 0, L_0000017f763b56e0;  alias, 1 drivers
v0000017f763b9510_0 .net "instruction", 15 0, L_0000017f763b5b40;  alias, 1 drivers
v0000017f763b95b0_0 .var "jumpenable", 0 0;
v0000017f763b98d0_0 .var "muxsel", 0 0;
v0000017f763b9830_0 .var "regwrite", 0 0;
v0000017f763b9010_0 .var "ret0", 0 0;
v0000017f763bac30_0 .var "writetomem", 0 0;
E_0000017f763be750 .event posedge, v0000017f763b9ab0_0;
S_0000017f76375c40 .scope module, "memorymux" "mux2in1" 2 44, 6 1 0, S_0000017f76374380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "inA";
    .port_info 2 /INPUT 8 "inB";
    .port_info 3 /OUTPUT 8 "out";
v0000017f763ba2d0_0 .net "inA", 7 0, v0000017f763b96f0_0;  alias, 1 drivers
v0000017f763b9970_0 .net "inB", 7 0, o0000017f763c4d18;  alias, 0 drivers
v0000017f763b9bf0_0 .var "out", 7 0;
v0000017f763b9c90_0 .net8 "sel", 0 0, RS_0000017f763c5168;  alias, 2 drivers
E_0000017f763be450 .event anyedge, v0000017f763b98d0_0, v0000017f763b96f0_0, v0000017f763b9a10_0;
S_0000017f7638bf30 .scope module, "regis" "registers" 2 43, 9 1 0, S_0000017f76374380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 2 "selwrite";
    .port_info 2 /INPUT 2 "outselA";
    .port_info 3 /INPUT 2 "outselB";
    .port_info 4 /INPUT 2 "flags";
    .port_info 5 /INPUT 8 "data";
    .port_info 6 /OUTPUT 8 "A";
    .port_info 7 /OUTPUT 8 "B";
    .port_info 8 /OUTPUT 2 "outflags";
L_0000017f763b5210 .functor BUFZ 8, v0000017f7641e8d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017f763b5280 .functor BUFZ 8, v0000017f7641d6b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017f763b56e0 .functor BUFZ 2, v0000017f7641d750_0, C4<00>, C4<00>, C4<00>;
v0000017f7641e330_0 .net "A", 7 0, L_0000017f763b5210;  alias, 1 drivers
v0000017f7641e8d0_0 .var "A1", 7 0;
v0000017f7641e5b0_0 .net "B", 7 0, L_0000017f763b5280;  alias, 1 drivers
v0000017f7641d6b0_0 .var "B1", 7 0;
v0000017f7641e6f0_0 .net "data", 7 0, v0000017f763b9330_0;  alias, 1 drivers
v0000017f7641e650_0 .net "flags", 1 0, L_0000017f76424e00;  alias, 1 drivers
v0000017f7641d750_0 .var "holdflag", 1 0;
v0000017f7641e790_0 .net "outflags", 1 0, L_0000017f763b56e0;  alias, 1 drivers
v0000017f7641dc50_0 .net "outselA", 1 0, L_0000017f7641d430;  alias, 1 drivers
v0000017f7641ded0_0 .net "outselB", 1 0, L_0000017f764230a0;  alias, 1 drivers
v0000017f7641dcf0_0 .var "reg0", 7 0;
v0000017f7641e010_0 .var "reg1", 7 0;
v0000017f7641e3d0_0 .var "reg2", 7 0;
v0000017f7641ef10_0 .var "reg3", 7 0;
v0000017f7641e470_0 .net "selwrite", 1 0, L_0000017f7641edd0;  alias, 1 drivers
v0000017f7641d7f0_0 .net8 "we", 0 0, RS_0000017f763c5198;  alias, 2 drivers
E_0000017f763bef50/0 .event anyedge, v0000017f763b9830_0, v0000017f763ba730_0, v0000017f7641dc50_0, v0000017f7641dcf0_0;
E_0000017f763bef50/1 .event anyedge, v0000017f7641e010_0, v0000017f7641e3d0_0, v0000017f7641ef10_0, v0000017f7641ded0_0;
E_0000017f763bef50 .event/or E_0000017f763bef50/0, E_0000017f763bef50/1;
E_0000017f763bef90 .event anyedge, v0000017f763b9830_0, v0000017f7641e470_0, v0000017f763b9330_0;
    .scope S_0000017f76374510;
T_0 ;
    %wait E_0000017f763be350;
    %load/vec4 v0000017f763ba870_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000017f763b96f0_0, 0, 8;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0000017f763b9fb0_0;
    %inv;
    %store/vec4 v0000017f763b96f0_0, 0, 8;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0000017f763b9fb0_0;
    %load/vec4 v0000017f763ba370_0;
    %and;
    %store/vec4 v0000017f763b96f0_0, 0, 8;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000017f763b9fb0_0;
    %load/vec4 v0000017f763ba370_0;
    %or;
    %store/vec4 v0000017f763b96f0_0, 0, 8;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000017f763b9fb0_0;
    %load/vec4 v0000017f763ba370_0;
    %add;
    %store/vec4 v0000017f763b96f0_0, 0, 8;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000017f763b9fb0_0;
    %load/vec4 v0000017f763ba370_0;
    %inv;
    %addi 1, 0, 8;
    %add;
    %store/vec4 v0000017f763b96f0_0, 0, 8;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %load/vec4 v0000017f763ba870_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %load/vec4 v0000017f763ba870_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v0000017f763b9fb0_0;
    %load/vec4 v0000017f763ba370_0;
    %mul;
    %store/vec4 v0000017f763b96f0_0, 0, 8;
    %jmp T_0.12;
T_0.10 ;
    %load/vec4 v0000017f763b9fb0_0;
    %ix/getv 4, v0000017f763b9290_0;
    %shiftr 4;
    %store/vec4 v0000017f763b96f0_0, 0, 8;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0000017f763b9fb0_0;
    %ix/getv 4, v0000017f763b9290_0;
    %shiftl 4;
    %store/vec4 v0000017f763b96f0_0, 0, 8;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
T_0.7 ;
    %load/vec4 v0000017f763ba870_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %load/vec4 v0000017f763ba870_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000017f763b96f0_0, 0, 8;
    %load/vec4 v0000017f763b9fb0_0;
    %load/vec4 v0000017f763ba370_0;
    %sub;
    %store/vec4 v0000017f763bacd0_0, 0, 8;
    %load/vec4 v0000017f763ba370_0;
    %load/vec4 v0000017f763b9fb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017f763ba410_0, 4, 1;
    %load/vec4 v0000017f763bacd0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017f763ba410_0, 4, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
T_0.13 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017f763803e0;
T_1 ;
    %wait E_0000017f763be690;
    %load/vec4 v0000017f763b90b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0000017f763ba4b0_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0000017f763b9330_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000017f7638bf30;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017f7641dcf0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017f7641e010_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017f7641e3d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017f7641ef10_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0000017f7638bf30;
T_3 ;
    %wait E_0000017f763bef90;
    %load/vec4 v0000017f7641d7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000017f7641e470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0000017f7641e6f0_0;
    %store/vec4 v0000017f7641dcf0_0, 0, 8;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0000017f7641e6f0_0;
    %store/vec4 v0000017f7641e010_0, 0, 8;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0000017f7641e6f0_0;
    %store/vec4 v0000017f7641e3d0_0, 0, 8;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0000017f7641e6f0_0;
    %store/vec4 v0000017f7641ef10_0, 0, 8;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017f7638bf30;
T_4 ;
    %wait E_0000017f763bef50;
    %load/vec4 v0000017f7641d7f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000017f7641e650_0;
    %store/vec4 v0000017f7641d750_0, 0, 2;
    %load/vec4 v0000017f7641dc50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0000017f7641dcf0_0;
    %store/vec4 v0000017f7641e8d0_0, 0, 8;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000017f7641e010_0;
    %store/vec4 v0000017f7641e8d0_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000017f7641e3d0_0;
    %store/vec4 v0000017f7641e8d0_0, 0, 8;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0000017f7641ef10_0;
    %store/vec4 v0000017f7641e8d0_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %load/vec4 v0000017f7641ded0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.7 ;
    %load/vec4 v0000017f7641dcf0_0;
    %store/vec4 v0000017f7641d6b0_0, 0, 8;
    %jmp T_4.11;
T_4.8 ;
    %load/vec4 v0000017f7641e010_0;
    %store/vec4 v0000017f7641d6b0_0, 0, 8;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0000017f7641e3d0_0;
    %store/vec4 v0000017f7641d6b0_0, 0, 8;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0000017f7641ef10_0;
    %store/vec4 v0000017f7641d6b0_0, 0, 8;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000017f76375c40;
T_5 ;
    %wait E_0000017f763be450;
    %load/vec4 v0000017f763b9c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0000017f763ba2d0_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0000017f763b9970_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0000017f763b9bf0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000017f76380700;
T_6 ;
    %wait E_0000017f763bee50;
    %load/vec4 v0000017f763ba910_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0000017f763ba690_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0000017f763ba7d0_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0000017f763ba050_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017f76380570;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017f763b91f0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0000017f76380570;
T_8 ;
    %wait E_0000017f763beed0;
    %load/vec4 v0000017f763b9150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000017f763bad70_0;
    %load/vec4 v0000017f763ba0f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000017f763b91f0, 4, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017f76375920;
T_9 ;
    %vpi_call 7 10 "$readmemb", "program.txt", v0000017f763bab90 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000017f76375ab0;
T_10 ;
    %wait E_0000017f763be750;
    %load/vec4 v0000017f763b9510_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9010_0, 0, 1;
    %vpi_call 8 14 "$finish" {0 0 0};
T_10.0 ;
    %load/vec4 v0000017f763b9510_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %jmp T_10.20;
T_10.2 ;
    %load/vec4 v0000017f763b9510_0;
    %parti/s 3, 9, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %jmp T_10.26;
T_10.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b95b0_0, 0, 1;
    %jmp T_10.26;
T_10.22 ;
    %load/vec4 v0000017f763b9f10_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b95b0_0, 0, 1;
    %jmp T_10.28;
T_10.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b95b0_0, 0, 1;
T_10.28 ;
    %jmp T_10.26;
T_10.23 ;
    %load/vec4 v0000017f763b9f10_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b95b0_0, 0, 1;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b95b0_0, 0, 1;
T_10.30 ;
    %jmp T_10.26;
T_10.24 ;
    %load/vec4 v0000017f763b9f10_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b95b0_0, 0, 1;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b95b0_0, 0, 1;
T_10.32 ;
    %jmp T_10.26;
T_10.25 ;
    %load/vec4 v0000017f763b9f10_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b95b0_0, 0, 1;
    %jmp T_10.34;
T_10.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b95b0_0, 0, 1;
T_10.34 ;
    %jmp T_10.26;
T_10.26 ;
    %pop/vec4 1;
    %jmp T_10.20;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017f763b98d0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017f763ba230_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017f763b9830_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b98d0_0, 0, 1;
    %jmp T_10.20;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763bac30_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763bac30_0, 0, 1;
    %jmp T_10.20;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763b9830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f763ba230_0, 0, 1;
    %jmp T_10.20;
T_10.20 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000017f76374380;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f7641e510_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000017f7641d930_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f7641d070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f7641ee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f7641e970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f7641ed30_0, 0, 1;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./../ALU/ALU.v";
    "./../Buffer/8bitbuffer.v";
    "./../instruction/ram.v";
    "./../mux2in1out/mux221.v";
    "./../instruction/imem.v";
    "./pcdecoder.v";
    "./../registerfile/regfile.v";
