Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 09f2711c3e374f4c92fce91812592578 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_oe_counter_behav xil_defaultlib.tb_oe_counter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.mod_m_counter [\mod_m_counter(m=50000000,n=26)\]
Compiling architecture arch of entity xil_defaultlib.jk_ff [jk_ff_default]
Compiling architecture arch of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture arch of entity xil_defaultlib.and2 [and2_default]
Compiling architecture arch of entity xil_defaultlib.bin2sseg [bin2sseg_default]
Compiling architecture arch of entity xil_defaultlib.oe_counter [oe_counter_default]
Compiling architecture tb_arch of entity xil_defaultlib.tb_oe_counter
Built simulation snapshot tb_oe_counter_behav
