// PIC18F67J94 Configuration Bit Settings

// 'C' source line config statements




//#pragma config WDTE = OFF  
//#pragma config PWRTE = OFF 
//#pragma config BOREN = ON 
//#pragma config LVP = OFF   
//#pragma config CPD = OFF   
//#pragma config WRT = OFF  
//#pragma config CP = OFF  


#pragma config PLLDIV = 0      // PLL Prescaler Selection bits (No prescale (4 MHz oscillator input drives PLL directly))
#pragma config FOSC = FRC
// CONFIG1H
#pragma config IESO = OFF       // Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled)
// CONFIG2L
#pragma config BORV = 3         // Brown-out Reset Voltage bits (Minimum setting)

// CONFIG2H
#pragma config WDTPS = 32768    // Watchdog Timer Postscale Select bits (1:32768)

// CONFIG4L
#pragma config STVREN = ON      // Stack Full/Underflow Reset Enable bit (Stack full/underflow will cause Reset)
                                // instead of RB3
#pragma config XINST = OFF      // Extended Instruction Set Enable bit (Instruction set extension and Indexed Addressing mode disabled (Legacy mode))
                                // pas utilisé par le comp. XC8
//#pragma config CP = OFF 
//
//// CONFIG1L
//#pragma config STVREN = ON      // Stack Overflow/Underflow Reset (Enabled)
////#pragma config XINST = ON       // Extended Instruction Set (Enabled)
//
//
//// CONFIG1H
//#pragma config BOREN = ON       // Brown-Out Reset Enable (Controlled with SBOREN bit, disabled in Deep Sleep)
//#pragma config BORV = 1         // Brown-out Reset Voltage (1.8V)
//#pragma config CP0 = OFF        // Code Protect (Program memory is not code-protected)
//
//// CONFIG2L
//#pragma config FOSC = PRIPLL    // Oscillator (Fast RC Oscillator with Postscaler (FRCDIV))
////#pragma config SOSCSEL = LOW    // T1OSC/SOSC Power Selection Bits (Low Power T1OSC/SOSC circuit selected)
////#pragma config CLKOEN = OFF      // Clock Out Enable Bit (CLKO output enabled on the RA6 pin)
//#pragma config IESO = OFF //ON        // Internal External Oscillator Switch Over Mode (Enabled)
//
//// CONFIG2H
//#pragma config PLLDIV = DIV2   // PLL Frequency Multiplier Select bits (No PLL used - PLLGO bit not available to user)
//
//// CONFIG3L
//#pragma config POSCMD = MS    // Primary Oscillator Select (Primary oscillator disabled)
//#pragma config FSCM = CSDCMD    // Clock Switching and Monitor Selection Configuration bits (Clock switching is disabled, fail safe clock monitor is disabled)
//
//// CONFIG3H
//
//// CONFIG4L
//#pragma config WPFP = WPFP255   // Write/Erase Protect Page Start/End Boundary (Write Protect Program Flash Page 255)
//
//// CONFIG4H
//#pragma config WPDIS = WPDIS    // Segment Write Protection Disable (Disabled)
////#pragma config WPEND = WPENDMEM // Segment Write Protection End Page Select (Write Protect from WPFP to the last page of memory)
//#pragma config WPCFG = WPCFGDIS // Write Protect Configuration Page Select (Disabled)
//
//// CONFIG5L
////#pragma config T5GSEL = T5G     // TMR5 Gate Select bit (TMR5 Gate is driven by the T5G input)
//#pragma config CINASEL = DEFAULT// CxINA Gate Select bit (C1INA and C3INA are on their default pin locations)
//
//// CONFIG5H
////#pragma config IOL1WAY = OFF //ON     // IOLOCK One-Way Set Enable bit (Once set, the IOLOCK bit cannot be cleared)
////#pragma config LS48MHZ = SYSX2  // USB Low Speed Clock Select bit (Divide-by-2 (System clock must be 12 MHz))
////#pragma config MSSPMSK2 = MSK7  // MSSP2 7-Bit Address Masking Mode Enable bit (7 Bit address masking mode)
////#pragma config MSSPMSK1 = MSK7  // MSSP1 7-Bit Address Masking Mode Enable bit (7 Bit address masking mode)
//
//// CONFIG6L
////#pragma config WDTWIN = PS25_0  // Watch Dog Timer Window (Watch Dog Timer Window Width is 25 percent)
////#pragma config WDTCLK = SYS     // Watch Dog Timer Clock Source (Use FRC when WINDIS = 0, system clock is not INTOSC/LPRC and device is not in Sleep; otherwise, use INTOSC/LPRC)
////#pragma config WDTPS = 32768    // Watchdog Timer Postscale (1:32768)
//
//// CONFIG6H
////#pragma config WDTEN = SWDTDIS  // Watchdog Timer Enable (WDT enabled in hardware; SWDTEN bit disabled)
////#pragma config WINDIS = WDTSTD  // Windowed Watchdog Timer Disable (Standard WDT selected; windowed WDT disabled)
////#pragma config WPSA = 128       // WDT Prescaler (WDT prescaler ratio of 1:128)
//
//// CONFIG7L
////#pragma config RETEN = OFF      // Retention Voltage Regulator Control Enable (Retention not available)
////#pragma config VBTBOR = OFF      // VBAT BOR Enable (VBAT BOR is enabled)
////#pragma config DSBOREN = OFF     // Deep Sleep BOR Enable (BOR enabled in Deep Sleep)
////#pragma config DSBITEN = OFF     // DSEN Bit Enable bit (Deep Sleep is controlled by the register bit DSEN)
//
//// CONFIG7H
//
//// CONFIG8L
////#pragma config DSWDTPS = DSWDTPS1F// Deep Sleep Watchdog Timer Postscale Select (1:68719476736 (25.7 Days))
//
//// CONFIG8H
////#pragma config DSWDTEN = OFF     // Deep Sleep Watchdog Timer Enable (DSWDT Enabled)
//#pragma config DSWDTOSC = LPRC  // DSWDT Reference Clock Select (DSWDT uses LPRC as reference clock)
//
//// #pragma config statements should precede project file includes.
//// Use project enums instead of #define for ON and OFF.



#include <xc.h>