/*
 * Copyright 2019 Xilinx Inc.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *    http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef _DEFS_H_
#define _DEFS_H_

#define DSIGHT_VER_STRING    "2.1"
#define DEXPLORER_VER_STRING "3.0"
#define DDUMP_VER_STRING     "2.0"

//#define DPU_FUNCTION     "/sys/module/dpu/parameters/function"
//#define DPU_EXTENSION    "/sys/module/dpu/parameters/extension"
//#define DPU_CACHE        "/sys/module/dpu/parameters/cache"
//#define DPU_MODE         "/sys/module/dpu/parameters/mode"
//#define DPU_TIMIEOUT     "/sys/module/dpu/parameters/timeout"
//#define DPU_PROFILER     "/sys/module/dpu/parameters/profiler"
//#define DPU_DRV_VERSION  "/sys/module/dpu/parameters/version"

#endif
