@W: CG921 :"C:\Users\Cturj\Desktop\thor cpu\cpu.v":13:12:13:16|instr is already declared in this scope.
@W: CS263 :"C:\Users\Cturj\Desktop\thor cpu\cpu.v":34:69:34:76|Port-width mismatch for port instr. The port definition is 16 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Cturj\Desktop\thor cpu\cpu.v":39:15:39:22|Port-width mismatch for port in_instr. The port definition is 16 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CL246 :"C:\Users\Cturj\Desktop\thor cpu\id_stage.v":4:23:4:27|Input port bits 5 to 0 of instr[15:0] are unused. Assign logic for all port bits or change the input port size.

