

================================================================
== Vivado HLS Report for 'acc_b'
================================================================
* Date:           Mon Mar 07 23:12:34 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        acc_b.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      32|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      32|
|Register         |        -|      -|      33|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      33|      64|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |cnt_assign_fu_44_p2  |     +    |      0|  0|  32|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  32|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |cnt_loc_phi_fu_33_p4  |  32|          3|   32|         96|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  32|          3|   32|         96|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   1|   0|    1|          0|
    |cnt        |  32|   0|   32|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  33|   0|   33|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     acc_b    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     acc_b    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     acc_b    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     acc_b    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     acc_b    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     acc_b    | return value |
|ap_return  | out |   32| ap_ctrl_hs |     acc_b    | return value |
|b_in       |  in |   32|   ap_none  |     b_in     |    scalar    |
|b_en       |  in |    1|   ap_none  |     b_en     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

