{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622123811237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622123811256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 15:56:51 2021 " "Processing started: Thu May 27 15:56:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622123811256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123811256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123811256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622123812282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622123812282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/synchronizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123823868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123823868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123823870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123823870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colormemory.v 1 1 " "Found 1 design units, including 1 entities, in source file colormemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColorMemory " "Found entity 1: ColorMemory" {  } { { "ColorMemory.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/ColorMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123823871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123823871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123823873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123823873 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(164) " "Verilog HDL information at display_test.v(164): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 164 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622123823874 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(195) " "Verilog HDL information at display_test.v(195): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 195 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622123823874 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(203) " "Verilog HDL information at display_test.v(203): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 203 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622123823874 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(253) " "Verilog HDL information at display_test.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622123823875 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(281) " "Verilog HDL information at display_test.v(281): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 281 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622123823875 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(290) " "Verilog HDL information at display_test.v(290): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 290 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622123823875 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(338) " "Verilog HDL information at display_test.v(338): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 338 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622123823875 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(355) " "Verilog HDL information at display_test.v(355): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 355 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622123823875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_test.v 1 1 " "Found 1 design units, including 1 entities, in source file display_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_test1 " "Found entity 1: display_test1" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123823875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123823875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll108mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll108mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL108MHz " "Found entity 1: PLL108MHz" {  } { { "PLL108MHz.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123823877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123823877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll108mhz/pll108mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll108mhz/pll108mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL108MHz_0002 " "Found entity 1: PLL108MHz_0002" {  } { { "PLL108MHz/PLL108MHz_0002.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz/PLL108MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123823880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123823880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple_location.v 1 1 " "Found 1 design units, including 1 entities, in source file apple_location.v" { { "Info" "ISGN_ENTITY_NAME" "1 appleLocation " "Found entity 1: appleLocation" {  } { { "apple_location.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/apple_location.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123823882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123823882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_grid.v 1 1 " "Found 1 design units, including 1 entities, in source file random_grid.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_grind " "Found entity 1: random_grind" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123823883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123823883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start display_test.v(21) " "Verilog HDL Implicit Net warning at display_test.v(21): created implicit net for \"start\"" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123823884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixelout display_test.v(137) " "Verilog HDL Implicit Net warning at display_test.v(137): created implicit net for \"pixelout\"" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123823884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc.v 1 1 " "Using design file de1_soc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123823949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622123823949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC " "Elaborating entity \"DE1_SOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622123823951 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de1_soc.v(29) " "Output port \"DRAM_ADDR\" at de1_soc.v(29) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823952 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de1_soc.v(30) " "Output port \"DRAM_BA\" at de1_soc.v(30) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823952 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de1_soc.v(46) " "Output port \"HEX0\" at de1_soc.v(46) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823952 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de1_soc.v(47) " "Output port \"HEX1\" at de1_soc.v(47) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823952 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de1_soc.v(48) " "Output port \"HEX2\" at de1_soc.v(48) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823952 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de1_soc.v(49) " "Output port \"HEX3\" at de1_soc.v(49) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823952 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de1_soc.v(50) " "Output port \"HEX4\" at de1_soc.v(50) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823952 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de1_soc.v(51) " "Output port \"HEX5\" at de1_soc.v(51) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823952 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de1_soc.v(9) " "Output port \"ADC_CONVST\" at de1_soc.v(9) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc.v(10) " "Output port \"ADC_DIN\" at de1_soc.v(10) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc.v(12) " "Output port \"ADC_SCLK\" at de1_soc.v(12) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc.v(18) " "Output port \"AUD_DACDAT\" at de1_soc.v(18) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc.v(20) " "Output port \"AUD_XCK\" at de1_soc.v(20) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de1_soc.v(31) " "Output port \"DRAM_CAS_N\" at de1_soc.v(31) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de1_soc.v(32) " "Output port \"DRAM_CKE\" at de1_soc.v(32) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de1_soc.v(33) " "Output port \"DRAM_CLK\" at de1_soc.v(33) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de1_soc.v(34) " "Output port \"DRAM_CS_N\" at de1_soc.v(34) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de1_soc.v(36) " "Output port \"DRAM_LDQM\" at de1_soc.v(36) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de1_soc.v(37) " "Output port \"DRAM_RAS_N\" at de1_soc.v(37) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de1_soc.v(38) " "Output port \"DRAM_UDQM\" at de1_soc.v(38) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de1_soc.v(39) " "Output port \"DRAM_WE_N\" at de1_soc.v(39) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc.v(42) " "Output port \"FPGA_I2C_SCLK\" at de1_soc.v(42) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc.v(55) " "Output port \"IRDA_TXD\" at de1_soc.v(55) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc.v(76) " "Output port \"TD_RESET_N\" at de1_soc.v(76) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622123823953 "|DE1_SOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_test1 display_test1:display_test1 " "Elaborating entity \"display_test1\" for hierarchy \"display_test1:display_test1\"" {  } { { "de1_soc.v" "display_test1" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123823954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_code display_test.v(26) " "Verilog HDL or VHDL warning at display_test.v(26): object \"key_code\" assigned a value but never read" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622123823955 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "points_counter display_test.v(67) " "Verilog HDL warning at display_test.v(67): object points_counter used but never assigned" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 67 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1622123823955 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "121 0 119 display_test.v(149) " "Verilog HDL warning at display_test.v(149): number of words (121) in memory file does not match the number of elements in the address range \[0:119\]" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 149 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1622123823958 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(1) " "Verilog HDL assignment warning at text.hex(1): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823958 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(2) " "Verilog HDL assignment warning at text.hex(2): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823958 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(3) " "Verilog HDL assignment warning at text.hex(3): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823958 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(4) " "Verilog HDL assignment warning at text.hex(4): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823958 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(5) " "Verilog HDL assignment warning at text.hex(5): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823958 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(6) " "Verilog HDL assignment warning at text.hex(6): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(7) " "Verilog HDL assignment warning at text.hex(7): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(8) " "Verilog HDL assignment warning at text.hex(8): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(9) " "Verilog HDL assignment warning at text.hex(9): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(10) " "Verilog HDL assignment warning at text.hex(10): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(11) " "Verilog HDL assignment warning at text.hex(11): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(12) " "Verilog HDL assignment warning at text.hex(12): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(13) " "Verilog HDL assignment warning at text.hex(13): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(14) " "Verilog HDL assignment warning at text.hex(14): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(15) " "Verilog HDL assignment warning at text.hex(15): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(16) " "Verilog HDL assignment warning at text.hex(16): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(17) " "Verilog HDL assignment warning at text.hex(17): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(18) " "Verilog HDL assignment warning at text.hex(18): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(19) " "Verilog HDL assignment warning at text.hex(19): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(20) " "Verilog HDL assignment warning at text.hex(20): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(21) " "Verilog HDL assignment warning at text.hex(21): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(22) " "Verilog HDL assignment warning at text.hex(22): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823959 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(23) " "Verilog HDL assignment warning at text.hex(23): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(24) " "Verilog HDL assignment warning at text.hex(24): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(25) " "Verilog HDL assignment warning at text.hex(25): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(26) " "Verilog HDL assignment warning at text.hex(26): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(27) " "Verilog HDL assignment warning at text.hex(27): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(28) " "Verilog HDL assignment warning at text.hex(28): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(29) " "Verilog HDL assignment warning at text.hex(29): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(30) " "Verilog HDL assignment warning at text.hex(30): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(31) " "Verilog HDL assignment warning at text.hex(31): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(32) " "Verilog HDL assignment warning at text.hex(32): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(33) " "Verilog HDL assignment warning at text.hex(33): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(34) " "Verilog HDL assignment warning at text.hex(34): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(35) " "Verilog HDL assignment warning at text.hex(35): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(36) " "Verilog HDL assignment warning at text.hex(36): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(37) " "Verilog HDL assignment warning at text.hex(37): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(38) " "Verilog HDL assignment warning at text.hex(38): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(39) " "Verilog HDL assignment warning at text.hex(39): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(40) " "Verilog HDL assignment warning at text.hex(40): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(41) " "Verilog HDL assignment warning at text.hex(41): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(42) " "Verilog HDL assignment warning at text.hex(42): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823960 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(43) " "Verilog HDL assignment warning at text.hex(43): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823961 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(44) " "Verilog HDL assignment warning at text.hex(44): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823961 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(45) " "Verilog HDL assignment warning at text.hex(45): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823961 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(46) " "Verilog HDL assignment warning at text.hex(46): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823961 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(47) " "Verilog HDL assignment warning at text.hex(47): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823961 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(48) " "Verilog HDL assignment warning at text.hex(48): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823961 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(49) " "Verilog HDL assignment warning at text.hex(49): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823961 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(50) " "Verilog HDL assignment warning at text.hex(50): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823961 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(51) " "Verilog HDL assignment warning at text.hex(51): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823961 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(52) " "Verilog HDL assignment warning at text.hex(52): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823961 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(53) " "Verilog HDL assignment warning at text.hex(53): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823961 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(54) " "Verilog HDL assignment warning at text.hex(54): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823962 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(55) " "Verilog HDL assignment warning at text.hex(55): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823962 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(56) " "Verilog HDL assignment warning at text.hex(56): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823962 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(57) " "Verilog HDL assignment warning at text.hex(57): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823962 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(58) " "Verilog HDL assignment warning at text.hex(58): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823962 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(59) " "Verilog HDL assignment warning at text.hex(59): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823962 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(60) " "Verilog HDL assignment warning at text.hex(60): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823962 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(61) " "Verilog HDL assignment warning at text.hex(61): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823962 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(62) " "Verilog HDL assignment warning at text.hex(62): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823962 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(63) " "Verilog HDL assignment warning at text.hex(63): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823962 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(64) " "Verilog HDL assignment warning at text.hex(64): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823962 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(65) " "Verilog HDL assignment warning at text.hex(65): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823963 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(66) " "Verilog HDL assignment warning at text.hex(66): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823963 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(67) " "Verilog HDL assignment warning at text.hex(67): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823963 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(68) " "Verilog HDL assignment warning at text.hex(68): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823963 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(69) " "Verilog HDL assignment warning at text.hex(69): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823963 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(70) " "Verilog HDL assignment warning at text.hex(70): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823963 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(71) " "Verilog HDL assignment warning at text.hex(71): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823963 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(72) " "Verilog HDL assignment warning at text.hex(72): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823963 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(73) " "Verilog HDL assignment warning at text.hex(73): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823963 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(74) " "Verilog HDL assignment warning at text.hex(74): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823963 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(75) " "Verilog HDL assignment warning at text.hex(75): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823963 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(76) " "Verilog HDL assignment warning at text.hex(76): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(77) " "Verilog HDL assignment warning at text.hex(77): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(78) " "Verilog HDL assignment warning at text.hex(78): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(79) " "Verilog HDL assignment warning at text.hex(79): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(80) " "Verilog HDL assignment warning at text.hex(80): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(81) " "Verilog HDL assignment warning at text.hex(81): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(82) " "Verilog HDL assignment warning at text.hex(82): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(83) " "Verilog HDL assignment warning at text.hex(83): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(84) " "Verilog HDL assignment warning at text.hex(84): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(85) " "Verilog HDL assignment warning at text.hex(85): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(86) " "Verilog HDL assignment warning at text.hex(86): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(87) " "Verilog HDL assignment warning at text.hex(87): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(88) " "Verilog HDL assignment warning at text.hex(88): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(89) " "Verilog HDL assignment warning at text.hex(89): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(90) " "Verilog HDL assignment warning at text.hex(90): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(91) " "Verilog HDL assignment warning at text.hex(91): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823964 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(92) " "Verilog HDL assignment warning at text.hex(92): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(93) " "Verilog HDL assignment warning at text.hex(93): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(94) " "Verilog HDL assignment warning at text.hex(94): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(95) " "Verilog HDL assignment warning at text.hex(95): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(96) " "Verilog HDL assignment warning at text.hex(96): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(97) " "Verilog HDL assignment warning at text.hex(97): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(98) " "Verilog HDL assignment warning at text.hex(98): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(99) " "Verilog HDL assignment warning at text.hex(99): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(100) " "Verilog HDL assignment warning at text.hex(100): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(101) " "Verilog HDL assignment warning at text.hex(101): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(102) " "Verilog HDL assignment warning at text.hex(102): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(103) " "Verilog HDL assignment warning at text.hex(103): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(104) " "Verilog HDL assignment warning at text.hex(104): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(105) " "Verilog HDL assignment warning at text.hex(105): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(106) " "Verilog HDL assignment warning at text.hex(106): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(107) " "Verilog HDL assignment warning at text.hex(107): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(108) " "Verilog HDL assignment warning at text.hex(108): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(109) " "Verilog HDL assignment warning at text.hex(109): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823965 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(110) " "Verilog HDL assignment warning at text.hex(110): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823966 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(111) " "Verilog HDL assignment warning at text.hex(111): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823966 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(112) " "Verilog HDL assignment warning at text.hex(112): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823966 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(113) " "Verilog HDL assignment warning at text.hex(113): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823966 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(114) " "Verilog HDL assignment warning at text.hex(114): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823966 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(115) " "Verilog HDL assignment warning at text.hex(115): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823966 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(116) " "Verilog HDL assignment warning at text.hex(116): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823966 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(117) " "Verilog HDL assignment warning at text.hex(117): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823966 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(118) " "Verilog HDL assignment warning at text.hex(118): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823966 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(119) " "Verilog HDL assignment warning at text.hex(119): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823966 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 text.hex(120) " "Verilog HDL assignment warning at text.hex(120): truncated value with size 8 to match size of target (7)" {  } { { "text.hex" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/text.hex" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823966 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_test.v(154) " "Verilog HDL assignment warning at display_test.v(154): truncated value with size 32 to match size of target (7)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823966 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_test.v(155) " "Verilog HDL assignment warning at display_test.v(155): truncated value with size 32 to match size of target (7)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823966 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_test.v(156) " "Verilog HDL assignment warning at display_test.v(156): truncated value with size 32 to match size of target (7)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123823967 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 display_test.v(216) " "Verilog HDL assignment warning at display_test.v(216): truncated value with size 32 to match size of target (11)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123824029 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 display_test.v(217) " "Verilog HDL assignment warning at display_test.v(217): truncated value with size 32 to match size of target (12)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123824029 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 display_test.v(218) " "Verilog HDL assignment warning at display_test.v(218): truncated value with size 32 to match size of target (11)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123824029 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 display_test.v(219) " "Verilog HDL assignment warning at display_test.v(219): truncated value with size 32 to match size of target (12)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123824030 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_test.v(257) " "Verilog HDL assignment warning at display_test.v(257): truncated value with size 32 to match size of target (7)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123824143 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_test.v(259) " "Verilog HDL assignment warning at display_test.v(259): truncated value with size 32 to match size of target (4)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123824143 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_test.v(263) " "Verilog HDL assignment warning at display_test.v(263): truncated value with size 32 to match size of target (4)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123824143 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_test.v(268) " "Verilog HDL assignment warning at display_test.v(268): truncated value with size 32 to match size of target (4)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123824143 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "121 0 119 display_test.v(309) " "Verilog HDL warning at display_test.v(309): number of words (121) in memory file does not match the number of elements in the address range \[0:119\]" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 309 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1622123824146 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR display_test.v(355) " "Verilog HDL Always Construct warning at display_test.v(355): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 355 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622123824152 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction display_test.v(355) " "Verilog HDL Always Construct warning at display_test.v(355): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 355 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622123824152 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "points_counter 0 display_test.v(67) " "Net \"points_counter\" at display_test.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622123824200 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.RIGHT display_test.v(355) " "Inferred latch for \"direction.RIGHT\" at display_test.v(355)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 355 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824341 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.LEFT display_test.v(355) " "Inferred latch for \"direction.LEFT\" at display_test.v(355)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 355 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824341 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.DOWN display_test.v(355) " "Inferred latch for \"direction.DOWN\" at display_test.v(355)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 355 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824341 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.UP display_test.v(355) " "Inferred latch for \"direction.UP\" at display_test.v(355)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 355 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824341 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] display_test.v(355) " "Inferred latch for \"LEDR\[8\]\" at display_test.v(355)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 355 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824341 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] display_test.v(355) " "Inferred latch for \"LEDR\[9\]\" at display_test.v(355)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 355 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824341 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[0\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824341 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[0\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824341 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[0\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[0\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[0\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[0\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[0\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[1\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[1\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[1\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[1\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[1\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[1\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[1\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[2\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[2\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[2\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[2\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[2\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[2\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[2\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824342 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[3\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[3\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[3\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[3\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[3\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[3\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[3\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[4\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[4\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[4\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[4\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[4\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[4\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[4\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[5\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[5\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[5\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[5\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[5\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824343 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[5\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824344 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[5\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824344 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[6\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824344 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[6\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824344 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[6\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824344 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[6\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824344 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[6\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824344 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[6\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824344 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[6\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824344 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[7\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824345 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[7\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824345 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[7\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824345 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[7\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824345 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[7\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824345 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[7\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824345 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[7\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824345 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[8\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824345 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[8\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824346 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[8\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824346 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[8\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824346 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[8\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824346 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[8\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824346 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[8\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824346 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[9\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824346 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[9\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824346 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[9\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824346 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[9\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824346 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[9\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824346 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[9\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[9\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[10\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[10\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[10\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[10\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[10\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[10\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[10\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[11\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[11\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[11\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[11\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[11\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824347 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[11\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[11\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[12\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[12\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[12\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[12\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[12\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[12\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[12\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[13\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[13\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[13\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[13\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[13\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[13\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[13\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[14\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[14\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824348 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[14\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[14\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[14\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[14\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[14\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[15\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[15\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[15\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[15\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[15\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[15\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[15\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[16\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[16\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[16\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[16\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[16\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[16\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824349 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[16\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[17\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[17\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[17\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[17\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[17\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[17\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[17\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[18\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[18\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[18\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[18\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[18\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[18\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[18\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[19\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[19\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[19\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[19\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824350 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[19\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[19\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[19\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[20\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[20\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[20\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[20\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[20\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[20\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[20\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[21\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[21\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[21\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[21\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[21\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[21\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[21\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[22\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[22\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824351 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[22\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[22\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[22\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[22\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[22\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[23\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[23\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[23\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[23\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[23\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[23\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[23\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[24\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[24\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[24\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[24\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[24\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[24\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[24\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824352 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[25\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[25\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[25\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[25\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[25\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[25\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[25\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[26\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[26\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[26\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[26\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[26\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[26\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[26\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[27\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[27\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[27\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[27\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[27\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824353 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[27\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[27\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[28\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[28\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[28\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[28\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[28\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[28\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[28\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[29\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[29\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[29\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[29\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[29\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[29\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[29\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[30\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824354 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[30\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[30\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[30\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[30\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[30\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[30\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[31\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[31\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[31\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[31\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[31\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[31\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[31\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[32\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[32\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[32\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[32\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[32\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824355 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[32\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[32\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[33\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[33\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[33\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[33\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[33\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[33\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[33\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[34\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[34\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[34\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[34\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[34\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[34\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[34\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[35\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[35\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[35\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824356 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[35\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[35\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[35\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[35\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[36\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[36\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[36\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[36\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[36\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[36\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[36\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[37\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[37\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[37\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[37\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[37\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[37\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[37\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[38\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824357 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[38\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[38\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[38\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[38\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[38\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[38\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[39\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[39\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[39\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[39\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[39\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[39\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[39\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[40\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[40\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[40\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824358 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[40\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[40\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[40\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[40\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[41\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[41\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[41\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[41\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[41\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[41\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[41\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[42\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[42\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[42\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[42\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[42\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[42\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[42\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[43\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824359 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[43\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824360 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[43\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824360 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[43\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824360 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[43\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824360 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[43\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824360 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[43\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824360 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[44\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824360 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[44\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824360 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[44\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824360 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[44\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824360 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[44\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824360 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[44\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824360 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[44\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824360 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[45\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824361 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[45\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824361 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[45\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824361 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[45\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824361 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[45\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824361 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[45\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824361 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[45\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824361 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[46\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824361 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[46\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824361 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[46\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824361 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[46\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824362 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[46\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824362 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[46\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824362 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[46\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824362 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[47\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824362 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[47\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824362 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[47\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824362 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[47\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824362 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[47\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824362 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[47\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824363 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[47\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824363 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[48\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824363 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[48\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824363 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[48\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824363 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[48\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824363 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[48\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824363 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[48\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824363 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[48\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824363 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[49\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[49\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[49\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[49\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[49\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[49\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[49\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[50\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[50\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[50\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[50\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[50\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[50\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[50\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[51\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824364 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[51\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[51\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[51\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[51\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[51\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[51\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[52\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[52\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[52\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[52\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[52\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[52\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[52\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[53\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824365 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[53\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[53\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[53\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[53\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[53\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[53\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[54\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[54\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[54\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[54\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[54\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[54\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[54\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[55\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[55\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[55\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[55\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824366 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[55\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[55\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[55\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[56\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[56\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[56\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[56\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[56\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[56\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[56\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[57\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[57\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[57\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[57\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[57\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[57\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[57\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[58\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824367 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[58\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[58\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[58\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[58\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[58\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[58\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[59\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[59\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[59\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[59\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[59\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[59\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[59\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[60\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[60\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[60\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[60\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824368 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[60\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[60\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[60\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[61\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[61\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[61\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[61\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[61\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[61\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[61\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[62\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[62\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[62\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[62\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824369 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[62\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[62\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[62\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[63\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[63\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[63\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[63\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[63\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[63\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[63\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[64\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[64\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[64\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[64\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[64\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824370 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[64\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[64\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[65\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[65\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[65\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[65\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[65\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[65\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[65\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[66\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[66\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[66\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[66\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[66\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[66\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824371 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[66\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[67\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[67\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[67\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[67\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[67\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[67\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[67\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[68\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[68\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[68\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[68\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[68\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[68\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[68\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[72\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[72\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[72\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824372 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[72\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[72\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[72\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[72\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[73\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[73\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[73\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[73\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[73\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[73\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[73\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[74\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[74\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[74\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[74\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[74\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[74\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824373 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[74\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824374 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[75\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824374 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[75\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824374 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[75\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824374 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[75\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824374 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[75\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824374 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[75\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824374 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[75\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824374 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[76\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824374 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[76\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824374 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[76\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[76\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[76\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[76\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[76\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[77\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[77\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[77\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[77\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[77\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[77\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[77\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[78\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[78\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[78\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[78\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[78\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824375 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[78\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[78\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[79\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[79\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[79\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[79\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[79\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[79\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[79\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[80\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[80\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[80\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[80\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[80\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[80\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[80\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824376 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[81\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[81\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[81\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[81\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[81\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[81\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[81\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[82\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[82\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[82\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[82\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[82\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[82\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[82\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[83\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824377 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[83\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824378 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[83\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824378 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[83\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824378 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[83\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824378 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[83\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824378 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[83\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824378 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[84\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824378 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[84\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824378 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[84\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824378 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[84\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824378 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[84\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824379 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[84\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824379 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[84\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824379 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[85\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824379 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[85\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824379 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[85\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824379 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[85\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824379 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[85\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824379 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[85\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824379 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[85\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824379 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[86\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824380 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[86\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824380 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[86\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824380 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[86\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824380 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[86\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824380 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[86\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824380 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[86\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824380 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[87\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824380 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[87\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824380 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[87\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824380 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[87\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824380 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[87\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824380 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[87\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[87\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[88\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[88\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[88\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[88\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[88\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[88\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[88\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[89\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[89\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[89\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[89\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[89\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824381 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[89\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[89\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[90\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[90\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[90\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[90\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[90\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[90\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[90\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[91\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[91\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[91\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[91\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[91\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[91\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[91\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824382 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[92\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[92\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[92\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[92\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[92\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[92\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[92\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[93\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[93\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[93\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[93\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[93\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[93\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[93\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[94\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[94\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824383 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[94\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[94\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[94\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[94\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[94\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[95\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[95\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[95\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[95\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[95\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[95\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[95\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[96\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[96\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[96\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[96\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824384 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[96\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[96\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[96\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[97\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[97\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[97\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[97\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[97\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[97\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[97\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[98\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[98\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[98\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[98\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[98\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[98\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824385 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[98\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[99\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[99\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[99\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[99\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[99\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[99\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[99\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[100\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[100\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[100\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[100\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[100\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[100\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[100\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824386 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[101\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[101\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[101\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[101\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[101\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[101\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[101\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[102\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[102\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[102\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[102\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[102\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[102\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[102\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[103\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[103\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824387 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[103\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[103\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[103\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[103\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[103\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[104\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[104\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[104\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[104\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[104\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[104\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[104\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[105\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[105\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[105\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[105\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824388 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[105\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[105\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[105\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[106\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[106\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[106\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[106\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[106\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[106\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[106\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[107\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[107\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[107\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[107\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[107\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[107\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824389 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[107\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[108\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[108\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[108\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[108\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[108\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[108\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[108\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[109\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[109\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[109\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[109\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[109\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[109\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[109\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[110\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824390 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[110\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[110\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[110\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[110\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[110\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[110\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[111\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[111\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[111\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[111\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[111\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[111\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[111\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[112\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[112\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[112\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824391 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[112\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[112\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[112\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[112\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[113\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[113\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[113\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[113\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[113\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[113\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[113\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[114\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[114\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[114\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[114\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[114\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824392 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[114\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[114\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[115\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[115\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[115\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[115\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[115\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[115\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[115\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[116\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[116\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[116\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[116\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[116\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[116\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824393 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[116\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824394 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[117\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824394 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[117\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824394 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[117\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824394 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[117\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824394 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[117\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824394 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[117\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824394 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[117\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824394 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[118\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824394 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[118\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824394 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[118\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824394 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[118\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824395 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[118\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824395 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[118\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824395 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[118\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824395 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[0\] display_test.v(304) " "Inferred latch for \"memory\[119\]\[0\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824395 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[1\] display_test.v(304) " "Inferred latch for \"memory\[119\]\[1\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824395 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[2\] display_test.v(304) " "Inferred latch for \"memory\[119\]\[2\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824395 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[3\] display_test.v(304) " "Inferred latch for \"memory\[119\]\[3\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824395 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[4\] display_test.v(304) " "Inferred latch for \"memory\[119\]\[4\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824395 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[5\] display_test.v(304) " "Inferred latch for \"memory\[119\]\[5\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824395 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[6\] display_test.v(304) " "Inferred latch for \"memory\[119\]\[6\]\" at display_test.v(304)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123824395 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL108MHz display_test1:display_test1\|PLL108MHz:u1 " "Elaborating entity \"PLL108MHz\" for hierarchy \"display_test1:display_test1\|PLL108MHz:u1\"" {  } { { "display_test.v" "u1" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123825001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL108MHz_0002 display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst " "Elaborating entity \"PLL108MHz_0002\" for hierarchy \"display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\"" {  } { { "PLL108MHz.v" "pll108mhz_inst" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123825007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL108MHz/PLL108MHz_0002.v" "altera_pll_i" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz/PLL108MHz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123825051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622123825053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL108MHz/PLL108MHz_0002.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz/PLL108MHz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123825053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 108.000000 MHz " "Parameter \"output_clock_frequency0\" = \"108.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825053 ""}  } { { "PLL108MHz/PLL108MHz_0002.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz/PLL108MHz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622123825053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller display_test1:display_test1\|vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"display_test1:display_test1\|vga_controller:vga\"" {  } { { "display_test.v" "vga" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123825056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_controller.v(27) " "Verilog HDL assignment warning at vga_controller.v(27): truncated value with size 32 to match size of target (12)" {  } { { "vga_controller.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/vga_controller.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123825056 "|DE1_SOC|display_test1:display_test1|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(34) " "Verilog HDL assignment warning at vga_controller.v(34): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/vga_controller.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123825057 "|DE1_SOC|display_test1:display_test1|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard display_test1:display_test1\|ps2_keyboard:ps2_keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"display_test1:display_test1\|ps2_keyboard:ps2_keyboard\"" {  } { { "display_test.v" "ps2_keyboard" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123825057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ARROW_UP keyboard_input.v(38) " "Verilog HDL or VHDL warning at keyboard_input.v(38): object \"ARROW_UP\" assigned a value but never read" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622123825058 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ARROW_DOWN keyboard_input.v(39) " "Verilog HDL or VHDL warning at keyboard_input.v(39): object \"ARROW_DOWN\" assigned a value but never read" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622123825058 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CODEWORD keyboard_input.v(50) " "Verilog HDL or VHDL warning at keyboard_input.v(50): object \"CODEWORD\" assigned a value but never read" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622123825058 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 keyboard_input.v(75) " "Verilog HDL assignment warning at keyboard_input.v(75): truncated value with size 32 to match size of target (8)" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123825058 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 keyboard_input.v(90) " "Verilog HDL assignment warning at keyboard_input.v(90): truncated value with size 32 to match size of target (12)" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123825058 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard_input.v(112) " "Verilog HDL assignment warning at keyboard_input.v(112): truncated value with size 32 to match size of target (4)" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123825058 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keyboard_input.v(198) " "Verilog HDL assignment warning at keyboard_input.v(198): truncated value with size 32 to match size of target (1)" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123825058 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keyboard_input.v(203) " "Verilog HDL assignment warning at keyboard_input.v(203): truncated value with size 32 to match size of target (1)" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123825058 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_grind display_test1:display_test1\|random_grind:rg " "Elaborating entity \"random_grind\" for hierarchy \"display_test1:display_test1\|random_grind:rg\"" {  } { { "display_test.v" "rg" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123825059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 random_grid.v(10) " "Verilog HDL assignment warning at random_grid.v(10): truncated value with size 32 to match size of target (6)" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123825060 "|DE1_SOC|display_test1:display_test1|random_grind:rg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 random_grid.v(12) " "Verilog HDL assignment warning at random_grid.v(12): truncated value with size 32 to match size of target (6)" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123825060 "|DE1_SOC|display_test1:display_test1|random_grind:rg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 random_grid.v(18) " "Verilog HDL assignment warning at random_grid.v(18): truncated value with size 32 to match size of target (12)" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123825060 "|DE1_SOC|display_test1:display_test1|random_grind:rg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 random_grid.v(20) " "Verilog HDL assignment warning at random_grid.v(20): truncated value with size 32 to match size of target (12)" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123825060 "|DE1_SOC|display_test1:display_test1|random_grind:rg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random_grid.v(27) " "Verilog HDL assignment warning at random_grid.v(27): truncated value with size 32 to match size of target (11)" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123825060 "|DE1_SOC|display_test1:display_test1|random_grind:rg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random_grid.v(29) " "Verilog HDL assignment warning at random_grid.v(29): truncated value with size 32 to match size of target (11)" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622123825060 "|DE1_SOC|display_test1:display_test1|random_grind:rg"}
{ "Warning" "WSGN_SEARCH_FILE" "fontrom.v 1 1 " "Using design file fontrom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fontrom " "Found entity 1: fontrom" {  } { { "fontrom.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/fontrom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123825075 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622123825075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fontrom display_test1:display_test1\|fontrom:fontrom " "Elaborating entity \"fontrom\" for hierarchy \"display_test1:display_test1\|fontrom:fontrom\"" {  } { { "display_test.v" "fontrom" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123825075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display_test1:display_test1\|fontrom:fontrom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"display_test1:display_test1\|fontrom:fontrom\|altsyncram:altsyncram_component\"" {  } { { "fontrom.v" "altsyncram_component" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/fontrom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123825131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_test1:display_test1\|fontrom:fontrom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"display_test1:display_test1\|fontrom:fontrom\|altsyncram:altsyncram_component\"" {  } { { "fontrom.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/fontrom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123825132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_test1:display_test1\|fontrom:fontrom\|altsyncram:altsyncram_component " "Instantiated megafunction \"display_test1:display_test1\|fontrom:fontrom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file asciifont.mif " "Parameter \"init_file\" = \"asciifont.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622123825132 ""}  } { { "fontrom.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/fontrom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622123825132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ke1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ke1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ke1 " "Found entity 1: altsyncram_1ke1" {  } { { "db/altsyncram_1ke1.tdf" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/db/altsyncram_1ke1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123825198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123825198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ke1 display_test1:display_test1\|fontrom:fontrom\|altsyncram:altsyncram_component\|altsyncram_1ke1:auto_generated " "Elaborating entity \"altsyncram_1ke1\" for hierarchy \"display_test1:display_test1\|fontrom:fontrom\|altsyncram:altsyncram_component\|altsyncram_1ke1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123825198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123825251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123825251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a display_test1:display_test1\|fontrom:fontrom\|altsyncram:altsyncram_component\|altsyncram_1ke1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"display_test1:display_test1\|fontrom:fontrom\|altsyncram:altsyncram_component\|altsyncram_1ke1:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_1ke1.tdf" "rden_decode" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/db/altsyncram_1ke1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123825251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hfb " "Found entity 1: mux_hfb" {  } { { "db/mux_hfb.tdf" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/db/mux_hfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622123825304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123825304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hfb display_test1:display_test1\|fontrom:fontrom\|altsyncram:altsyncram_component\|altsyncram_1ke1:auto_generated\|mux_hfb:mux2 " "Elaborating entity \"mux_hfb\" for hierarchy \"display_test1:display_test1\|fontrom:fontrom\|altsyncram:altsyncram_component\|altsyncram_1ke1:auto_generated\|mux_hfb:mux2\"" {  } { { "db/altsyncram_1ke1.tdf" "mux2" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/db/altsyncram_1ke1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123825304 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622123831756 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1622123831756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_test1:display_test1\|direction.RIGHT_38813 " "Latch display_test1:display_test1\|direction.RIGHT_38813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[4\] " "Ports D and ENA on the latch are fed by the same signal display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[4\]" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622123831833 ""}  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 355 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622123831833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_test1:display_test1\|direction.UP_38837 " "Latch display_test1:display_test1\|direction.UP_38837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[0\] " "Ports D and ENA on the latch are fed by the same signal display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[0\]" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622123831833 ""}  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 355 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622123831833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_test1:display_test1\|direction.DOWN_38829 " "Latch display_test1:display_test1\|direction.DOWN_38829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[0\] " "Ports D and ENA on the latch are fed by the same signal display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[0\]" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622123831833 ""}  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 355 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622123831833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_test1:display_test1\|direction.LEFT_38821 " "Latch display_test1:display_test1\|direction.LEFT_38821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[0\] " "Ports D and ENA on the latch are fed by the same signal display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[0\]" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622123831833 ""}  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v" 355 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622123831833 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622123847734 "|DE1_SOC|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622123847734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622123848369 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622123861190 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Coding/SOCLAB/snake-fpga-kopie/DE1_SOC.map.smsg " "Generated suppressed messages file D:/Coding/SOCLAB/snake-fpga-kopie/DE1_SOC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123861568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622123862253 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622123862253 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622123862950 "|DE1_SOC|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622123862950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10601 " "Implemented 10601 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622123862985 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622123862985 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1622123862985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10426 " "Implemented 10426 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622123862985 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1622123862985 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1622123862985 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1622123862985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622123862985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 331 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 331 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622123863066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 15:57:43 2021 " "Processing ended: Thu May 27 15:57:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622123863066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622123863066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622123863066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622123863066 ""}
