// Seed: 1457834042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    access,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    module_0,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout uwire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_8;
  assign module_1.id_8 = 0;
  assign id_9 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd22
) (
    input tri1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input wor _id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    input wor id_8,
    output wor id_9
    , id_30,
    input tri id_10,
    input wand id_11,
    input wire id_12,
    input wor id_13,
    output wor id_14,
    output supply1 id_15,
    output wor id_16,
    output tri id_17,
    input supply1 id_18,
    input supply0 id_19,
    output wire id_20,
    input uwire id_21,
    output wand id_22,
    input wire id_23,
    inout wor id_24,
    output uwire id_25,
    input wire id_26,
    output tri1 id_27,
    input tri1 id_28
);
  assign id_16 = -{id_12, -1'b0, 1'b0, 1'h0};
  wire [~  id_4 : -1] id_31;
  and primCall (
      id_17,
      id_13,
      id_31,
      id_12,
      id_28,
      id_7,
      id_23,
      id_8,
      id_24,
      id_19,
      id_0,
      id_30,
      id_3,
      id_21,
      id_18,
      id_10,
      id_11,
      id_26
  );
  module_0 modCall_1 (
      id_30,
      id_31,
      id_30,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_30,
      id_31,
      id_31,
      id_30,
      id_30,
      id_30,
      id_30,
      id_31
  );
endmodule
