- {MinimumRequiredVersion: 4.33.0}
- aquavanjaram
- {Architecture: gfx942, CUCount: 80}
- [Device 0049]
- Activation: false
  ActivationComputeDataType: 0
  ActivationType: none
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  BiasDataTypeList: []
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 4
  DestDataType: 4
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [3, 1, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SilentHighPrecisionAccumulate: false
  StridedBatched: true
  TLUA: true
  TLUB: false
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: 0
  TransposeB: 0
  UseBeta: true
  UseBias: 0
  UseInitialStridesAB: false
  UseInitialStridesCD: false
- - InnerUnroll: 1
    KernelLanguage: Assembly
    LdsPadA: -1
    LdsPadB: -1
    LdsPadMetadata: 0
    LdsBlockSizePerPadA: -1
    LdsBlockSizePerPadB: -1
    LdsBlockSizePerPadMetadata: 0
    TransposeLDS: -1
    MaxOccupancy: 40
    VectorWidthA: -1
    VectorWidthB: -1
    VectorStore: -1
    StoreVectorWidth: -1
    GlobalReadVectorWidthA: -1
    GlobalReadVectorWidthB: -1
    LocalReadVectorWidth: -1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    UnrollLoopSwapGlobalReadOrder: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ClusterLocalRead: 1
    SuppressNoLoadLoop: false
    ExpandPointerSwap: true
    ScheduleGlobalRead: 1
    ScheduleLocalWrite: 1
    ScheduleIterAlg: 3
    GlobalReadPerMfma: 1
    LocalWritePerMfma: -1
    InterleaveAlpha: 0
    OptNoLoadLoop: 1
    BufferLoad: true
    BufferStore: true
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprSparseMetadata: false
    DirectToLds: false
    UseSgprForGRO: -1
    UseInstOffsetForGRO: 0
    AssertSummationElementMultiple: 1
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertAIGreaterThanEqual: -1
    AssertAILessThanEqual: -1
    StaggerU: 32
    StaggerUStride: 256
    StaggerUMapping: 0
    MagicDivAlg: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUCoalesced: false
    GlobalSplitUWorkGroupMappingRoundRobin: false
    Use64bShadowLimit: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    WorkGroup:
    - 16
    - 16
    - 1
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupMappingXCCGroup: -1
    ThreadTile:
    - 4
    - 4
    WavefrontSize: 64
    MatrixInstruction: []
    1LDSBuffer: 0
    DepthU: 16
    NonTemporalE: 0
    NonTemporalD: 0
    NonTemporalC: 0
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalWS: 0
    NonTemporalMetadata: 0
    NonTemporal: -1
    PreloadKernArgs: true
    CustomKernelName: ''
    NoReject: false
    MinVgprNumber: 0
    MaxVgprNumber: 256
    StoreRemapVectorWidth: 0
    SourceSwap: false
    StorePriorityOpt: false
    NumElementsPerBatchStore: 0
    StoreSyncOpt: 0
    GroupLoadStore: false
    MIArchVgpr: false
    StreamK: 0
    StreamKAtomic: 0
    StreamKXCCMapping: 0
    DebugStreamK: 0
    ActivationFused: true
    ActivationFuncCall: true
    ActivationAlt: false
    WorkGroupReduction: false
    ConvertAfterDS: false
    ForceDisableShadowInit: false
    SolutionIndex: -1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 32
    LSCB: 64
    LSPA: 32
    LSPB: 16
    LVCA: 4
    LVCB: 8
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 1
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT32x16x64_MI16x16x16x1_SN_GRVW8_GSU6_MIWT1_1_SU0_SUS0_SRVW0_SVW4_VW8_WG32_4_1_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 8
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 24
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13568
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 2
    NumLoadsA: 8
    NumLoadsB: 2
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x16x64_MI16x16x16x1_SN_GRVW2_GSU6_MIWT1_1_SU0_SUS0_SRVW0_SVW4_VW2_WG64_4_1_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 2
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 24
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13568
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 2
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x16x64_MI16x16x16x1_SN_GRVW8_GSU1_LPB16_LRVW8_MIWT1_1_PLR5_SU0_SUS0_SVW4_VW2_WG64_4_1_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 2
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13568
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 1
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x16x64_MI16x16x16x1_SN_GRVW4_GSU1_LPB16_LRVW8_MIWT1_1_PLR5_SU0_SUS0_SVW4_VW8_WG64_4_1_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 8
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 12
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 32
    LSCB: 64
    LSPA: 32
    LSPB: 16
    LVCA: 4
    LVCB: 8
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 1
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT32x16x64_MI16x16x16x1_SN_GRVW8_GSU12_LPB16_LRVW8_MIWT1_1_PLR5_SU0_SUS0_SVW2_VW8_WG32_4_1_WGM8
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 8
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 48
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 12
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 16
    LSCB: 64
    LSPA: 32
    LSPB: 8
    LVCA: 2
    LVCB: 8
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 6400
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 5120
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 1
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 5
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT16x16x64_MI16x16x16x1_SN_GRVW8_GSU12_LPB16_LRVW8_MIWT1_1_PLR5_SU0_SUS0_SVW4_VW8_WG16_4_1_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 8
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 4, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 48
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 7
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 16
    LSCB: 64
    LSPA: 16
    LSPB: 4
    LVCA: 8
    LVCB: 32
    LVPA: 8
    LVPB: 2
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7296
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 5120
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 16
    MacroTile1: 32
    MacroTileA: 16
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 2
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 6
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT16x32x64_MI16x16x16x1_SN_GRVW2_GSU7_LPB4_LRVW4_MIWT1_1_PLR5_SU32_SUS128_SVW4_VW2_WG16_8_1_WGM1
    StaggerUStride: 128
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 2
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 28
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 7
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 16
    LSCB: 64
    LSPA: 16
    LSPB: 4
    LVCA: 8
    LVCB: 32
    LVPA: 8
    LVPB: 2
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7296
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 5120
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 16
    MacroTile1: 32
    MacroTileA: 16
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 2
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 7
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT16x32x64_MI16x16x16x1_SN_GRVW2_GSU7_LPB4_LRVW4_MIWT1_1_PLR5_SU0_SUS0_SVW2_VW2_WG16_8_1_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 2
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 28
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 9
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13568
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 1
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 8
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x16x64_MI16x16x16x1_SN_GRVW8_GSU9_LPB16_LRVW8_MIWT1_1_PLR5_SU0_SUS0_SVW4_VW4_WG64_4_1_WGM8
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 4
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 36
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 9
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13568
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 1
    NumLoadsA: 8
    NumLoadsB: 2
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 9
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x16x64_MI16x16x16x1_SN_GRVW2_GSU9_MIWT1_1_SU0_SUS0_SRVW0_SVW4_VW4_WG64_4_1_WGM15
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 4
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 15
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 36
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13568
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 2
    NumLoadsA: 8
    NumLoadsB: 2
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 10
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x16x64_MI16x16x16x1_SN_GRVW2_GSU1_LPB16_LRVW8_MIWT1_1_PLR5_SU0_SUS0_SVW4_VW2_WG64_4_1_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 2
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprMetadata: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 9
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 128
    LdsInitCVgprs: false
    LdsNumElements: 13568
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 12288
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 11
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x16x64_MI16x16x16x1_SN_GRVW8_GSU9_MIWT2_1_NEPBS0_SPO1_VW2_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidth: 2
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _DepthULdsA: 64
    _DepthULdsB: 64
    _DepthULdsMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 36
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprMetadata: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 9
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 128
    LdsInitCVgprs: false
    LdsNumElements: 13568
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 12288
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 1
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 12
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x16x64_MI16x16x16x1_SN_GRVW8_GSU9_MIWT2_1_NEPBS2_SPO0_VW8_WGM21
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidth: 8
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 21
    _DepthULds: 64
    _DepthULdsA: 64
    _DepthULdsB: 64
    _DepthULdsMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 36
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprMetadata: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 32
    LSCB: 64
    LSPA: 32
    LSPB: 8
    LVCA: 4
    LVCB: 8
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 128
    LdsInitCVgprs: false
    LdsNumElements: 15616
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 14336
    LdsOffsetMetadata: 6144
    LdsOffsetMetadata_Blk: 14336
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 96
    MacroTile1: 16
    MacroTileA: 96
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 3
    NumLoadsA: 6
    NumLoadsB: 1
    NumLoadsCoalescedA: 3
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 13
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT96x16x64_MI16x16x16x1_SN_GRVW8_GSU6_MIWT3_1_NEPBS0_SU0_SUS0_SPO0_VW4_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 1
    ThreadTileA: 12
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidth: 4
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _DepthULdsA: 64
    _DepthULdsB: 64
    _DepthULdsMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 24
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprMetadata: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 128
    LdsInitCVgprs: false
    LdsNumElements: 13568
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 12288
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 14
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x16x64_MI16x16x16x1_SN_GRVW8_GSU6_MIWT2_1_NEPBS0_SU0_SUS0_SPO0_VW1_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _DepthULdsA: 64
    _DepthULdsB: 64
    _DepthULdsMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 24
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprMetadata: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 32
    LSCB: 64
    LSPA: 32
    LSPB: 8
    LVCA: 4
    LVCB: 8
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 128
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsOffsetMetadata: 2048
    LdsOffsetMetadata_Blk: 6144
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 15
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT32x16x64_MI16x16x16x1_SN_GRVW8_GSU1_MIWT1_1_NEPBS0_SPO1_VW1_WG32_4_1_WGM15
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 15
    _DepthULds: 64
    _DepthULdsA: 64
    _DepthULdsB: 64
    _DepthULdsMetadata: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprMetadata: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 128
    LdsInitCVgprs: false
    LdsNumElements: 13568
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 12288
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 16
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x16x64_MI16x16x16x1_SN_GRVW8_GSU1_MIWT2_1_NEPBS2_SPO0_VW1_WG32_4_1_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _DepthULdsA: 64
    _DepthULdsB: 64
    _DepthULdsMetadata: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprMetadata: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 32
    LSCB: 64
    LSPA: 8
    LSPB: 2
    LVCA: 16
    LVCB: 32
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 128
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsOffsetMetadata: 2048
    LdsOffsetMetadata_Blk: 6144
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 1
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 17
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT32x16x64_MI16x16x16x1_SN_GRVW2_GSU1_MIWT1_1_NEPBS2_SPO1_VW4_WG32_4_1_WGM19
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidth: 4
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 19
    _DepthULds: 64
    _DepthULdsA: 64
    _DepthULdsB: 64
    _DepthULdsMetadata: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprMetadata: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 128
    LdsInitCVgprs: false
    LdsNumElements: 13568
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 12288
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 2
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 18
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x16x64_MI16x16x16x1_SN_GRVW8_GSU1_MIWT2_1_NEPBS0_SPO1_VW4_WG32_4_1_WGM15
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidth: 4
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 15
    _DepthULds: 64
    _DepthULdsA: 64
    _DepthULdsB: 64
    _DepthULdsMetadata: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprMetadata: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 16
    LSCB: 64
    LSPA: 32
    LSPB: 8
    LVCA: 2
    LVCB: 8
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 128
    LdsInitCVgprs: false
    LdsNumElements: 6400
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 5120
    LdsOffsetMetadata: 1024
    LdsOffsetMetadata_Blk: 5120
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 1
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 19
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT16x16x64_MI16x16x16x1_SN_GRVW8_GSU8_MIWT1_1_NEPBS2_SU0_SUS0_SPO1_VW8_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidth: 8
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [16, 4, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _DepthULdsA: 64
    _DepthULdsB: 64
    _DepthULdsMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 32
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprMetadata: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 16
    LSCB: 64
    LSPA: 32
    LSPB: 8
    LVCA: 2
    LVCB: 8
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 128
    LdsInitCVgprs: false
    LdsNumElements: 6400
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 5120
    LdsOffsetMetadata: 1024
    LdsOffsetMetadata_Blk: 5120
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 1
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 20
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT16x16x64_MI16x16x16x1_SN_GRVW8_GSU8_MIWT1_1_NEPBS0_SU0_SUS0_SPO0_VW4_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidth: 4
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [16, 4, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _DepthULdsA: 64
    _DepthULdsB: 64
    _DepthULdsMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 32
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprMetadata: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 32
    LSCB: 64
    LSPA: 16
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 128
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsOffsetMetadata: 2048
    LdsOffsetMetadata_Blk: 6144
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 1
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 21
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT32x16x64_MI16x16x16x1_SN_GRVW4_GSU8_MIWT1_1_NEPBS2_SU0_SUS0_SPO0_VW8_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidth: 8
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    _DepthULds: 64
    _DepthULdsA: 64
    _DepthULdsB: 64
    _DepthULdsMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 32
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprMetadata: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 12
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    LSCA: 32
    LSCB: 64
    LSPA: 16
    LSPB: 8
    LVCA: 4
    LVCB: 8
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 128
    LdsInitCVgprs: false
    LdsNumElements: 14080
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 3840
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsOffsetMetadata: 2048
    LdsOffsetMetadata_Blk: 10240
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 48
    MacroTileA: 32
    MacroTileB: 48
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 4
    NumLoadsB: 6
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 6
    NumThreads: 64
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 22
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT32x48x64_MI16x16x16x1_SN_1LDSB0_GRVW8_GSU12_MIWT2_3_NEPBS2_SU32_SUS256_SPO1_VW2_WG16_4_1_WGM8
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidth: 2
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [16, 4, 1]
    _DepthULds: 64
    _DepthULdsA: 64
    _DepthULdsB: 64
    _DepthULdsMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 48
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 19
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_MT128x16x64_MI16x16x1_SN_GSUM_MIWT2_1_NTA1_NTB0_SU4_SUS256_WSGRA1_WSGRB1_WGM1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25920
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 3
    SolutionIndex: 23
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT128x16x64_MI16x16x1_SN_GSU19_MIWT2_1_NTA1_NTB0_SU4_SUS256_WSGRA1_WSGRB1_WGM1
    SourceSwap: 1
    StaggerU: 4
    StorePriorityOpt: 1
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [76, 0]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 76
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWB4_GSUM_LBSPPA1024_LBSPPB256_MIWT2_1_NTA0_NEPBS0_NLCA1_SPO0_SSO0_SVW2_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 2
    LVCA: 16
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19072
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2176
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19072
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 2
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 24
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWB4_GSU1_LBSPPA1024_LBSPPB256_MIWT2_1_NTA0_NEPBS0_NLCA1_SPO0_SSO0_SVW2_VWA2_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 2
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [0, 0]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 5
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_MT256x16x64_MI16x16x1_SN_LDSB1_GRVWB2_GSUM_LBSPPA2048_LBSPPB128_MIWT4_1_NTA0_NEPBS0_NLCA1_SPO0_SSO2_SVW4_VWA4_WG64_4_1
    LSCA: 256
    LSCB: 64
    LSPA: 4
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 17792
    LdsNumElementsAlignedA: 16640
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16640
    LdsOffsetB_Blk: 49408
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17792
    LdsOffsetMetadata_Blk: 49408
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 1
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 2
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 25
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT256x16x64_MI16x16x1_SN_LDSB1_GRVWB2_GSU5_LBSPPA2048_LBSPPB128_MIWT4_1_NTA0_NEPBS0_NLCA1_SPO0_SSO2_SVW4_VWA4_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 2
    StoreSyncOpt: 2
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [20, 0]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 20
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_MT16x64x128_MI16x16x1_SN_LDSB0_GRVWA8_GSUM_LBSPPB256_MIWT1_1_NTB1_NEPBS0_SPO0_SSO0_WG16_16_1
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 2
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27648
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 18944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2560
    LdsOffsetMetadata_Blk: 18944
    LdsPadA: 16
    LdsPadB: 8
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 1
    NumLoadsB: 4
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 26
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT16x64x128_MI16x16x1_SN_LDSB0_GRVWA8_GSU1_LBSPPB256_MIWT1_1_NTB1_NEPBS0_SPO0_SSO0_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 2
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroupMapping: 1
    WorkspaceCheck: [0, 0]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_MT16x64x128_MI16x16x1_SN_LDSB0_GRVWA8_GSUM_LBSPPB256_MIWT1_1_NTB1_NEPBS16_SPO1_SSO0_WG16_16_1
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 2
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27648
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 18944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2560
    LdsOffsetMetadata_Blk: 18944
    LdsPadA: 16
    LdsPadB: 8
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 1
    NonTemporalD: 1
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 1
    NumLoadsB: 4
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 27
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT16x64x128_MI16x16x1_SN_LDSB0_GRVWA8_GSU8_LBSPPB256_MIWT1_1_NTB1_NEPBS16_SPO1_SSO0_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 2
    StorePriorityOpt: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroupMapping: 1
    WorkspaceCheck: [32, 0]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 32
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_MT16x128x128_MI16x16x1_SN_LDSB1_GRVWA8_GSUM_LBSPPB256_MIWT1_2_NTB1_NEPBS16_SPO0_SSO2_WG16_16_1
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 2
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19968
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 35328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19968
    LdsOffsetMetadata_Blk: 35328
    LdsPadA: 16
    LdsPadB: 8
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 128
    MacroTileA: 16
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 1
    NonTemporalD: 1
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 8
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 28
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT16x128x128_MI16x16x1_SN_LDSB1_GRVWA8_GSU1_LBSPPB256_MIWT1_2_NTB1_NEPBS16_SPO0_SSO2_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 2
    StoreSyncOpt: 2
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroupMapping: 1
    WorkspaceCheck: [0, 0]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT4_1_NTA0_NLCA1_PLR1_SVW4_VWA4_WSGRA0_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 29
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU8_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT4_1_NTA0_NLCA1_PLR1_SU0_SUM0_SUS0_SVW4_VWA4_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 5
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x64_MI16x16x1_SN_CLR1_GRVWA8_GRVWB4_LBSPPA4096_LBSPPB128_LPA0_LPB16_LRVW8_LWPM4_MIWT4_1_NTA0_NLCA1_PLR1_SVW4_VWA4_WSGRA0_WG64_4_1
    LSCA: 256
    LSCB: 64
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 35328
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35328
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 30
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x64_MI16x16x1_SN_CLR1_GRVWA8_GRVWB4_GSU5_LBSPPA4096_LBSPPB128_LPA0_LPB16_LRVW8_LWPM4_MIWT4_1_NTA0_NLCA1_PLR1_SU0_SUM0_SUS0_SVW4_VWA4_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT4_1_NTA4_NLCA1_PLR1_SVW4_VWA4_WSGRA0_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 31
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU8_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT4_1_NTA4_NLCA1_PLR1_SU0_SUM0_SUS0_SVW4_VWA4_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 5
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x64_MI16x16x1_SN_CLR1_GRVWA8_GRVWB4_LBSPPA4096_LBSPPB128_LPA0_LPB16_LRVW8_LWPMn1_MIWT4_1_NTA0_NLCA1_PLR1_SVW4_VWA4_WSGRA0_WG64_4_1
    LSCA: 256
    LSCB: 64
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 35328
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35328
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 32
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x64_MI16x16x1_SN_CLR1_GRVWA8_GRVWB4_GSU5_LBSPPA4096_LBSPPB128_LPA0_LPB16_LRVW8_LWPMn1_MIWT4_1_NTA0_NLCA1_PLR1_SU0_SUM0_SUS0_SVW4_VWA4_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA2_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA4_NLCA2_PLR1_SVW4_VWA4_WSGRA1_WG64_4_1
    LSCA: 128
    LSCB: 32
    LSPA: 1
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 33
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA2_GRVWB2_GSU2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA4_NLCA2_PLR1_SU4_SUM0_SUS256_SVW4_VWA4_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 3
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA4_NLCA1_PLR1_SVW4_VWA4_WSGRA1_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 34
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU3_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA4_NLCA1_PLR1_SU4_SUM0_SUS256_SVW4_VWA4_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 5
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT8_1_NTA0_NLCA1_PLR1_SVW8_VWA8_WSGRA0_WG64_4_1
    LSCA: 512
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 33920
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33920
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [8, 1]
    MIWaveTileA: 8
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 512
    MacroTile1: 16
    MacroTileA: 512
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 35
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU5_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT8_1_NTA0_NLCA1_PLR1_SU0_SUM0_SUS0_SVW8_VWA8_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT4_1_NTA4_NLCA1_PLR1_SVW4_VWA4_WSGRA0_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 36
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU6_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT4_1_NTA4_NLCA1_PLR1_SU0_SUM0_SUS0_SVW4_VWA4_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 5
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT8_1_NTA0_NLCA1_PLR1_SVW8_VWA8_WSGRA1_WG64_4_1
    LSCA: 512
    LSCB: 32
    LSPA: 1
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 33920
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33920
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [8, 1]
    MIWaveTileA: 8
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 512
    MacroTile1: 16
    MacroTileA: 512
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 37
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU5_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT8_1_NTA0_NLCA1_PLR1_SU4_SUM0_SUS256_SVW8_VWA8_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 3
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA2_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT4_1_NTA4_NLCA2_PLR1_SVW4_VWA4_WSGRA1_WG64_4_1
    LSCA: 128
    LSCB: 32
    LSPA: 1
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 38
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA2_GRVWB2_GSU3_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT4_1_NTA4_NLCA2_PLR1_SU0_SUM0_SUS0_SVW4_VWA4_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA0_NLCA1_PLR1_SVW4_VWA4_WSGRA1_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 39
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU6_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA0_NLCA1_PLR1_SU0_SUM0_SUS0_SVW4_VWA4_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT128x16x128_MI16x16x1_SN_CLR1_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_LWPMn1_MIWT2_1_NTA0_NLCA1_PLR3_SVW2_VWA2_WSGRA0_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 38400
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 4608
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 38400
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 3
    SolutionIndex: 40
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT128x16x128_MI16x16x1_SN_CLR1_GRVWA8_GRVWB8_GSU1_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_LWPMn1_MIWT2_1_NTA0_NLCA1_PLR3_SU4_SUM0_SUS256_SVW2_VWA2_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 5
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT8_1_NTA0_NLCA1_PLR1_SVW8_VWA8_WSGRA0_WG64_4_1
    LSCA: 512
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 33920
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33920
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [8, 1]
    MIWaveTileA: 8
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 512
    MacroTile1: 16
    MacroTileA: 512
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 41
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU5_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT8_1_NTA0_NLCA1_PLR1_SU4_SUM0_SUS256_SVW8_VWA8_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT128x16x64_MI16x16x1_SN_CLR1_GRVWA8_GRVWB4_LBSPPA2048_LBSPPB128_LPA32_LPB16_LRVW8_LWPM4_MIWT2_1_NTA0_NLCA1_PLR1_SVW2_VWA2_WSGRA0_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 19456
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19456
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 42
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT128x16x64_MI16x16x1_SN_CLR1_GRVWA8_GRVWB4_GSU6_LBSPPA2048_LBSPPB128_LPA32_LPB16_LRVW8_LWPM4_MIWT2_1_NTA0_NLCA1_PLR1_SU0_SUM0_SUS0_SVW2_VWA2_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT128x16x128_MI16x16x1_SN_CLR1_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_LWPMn1_MIWT2_1_NTA0_NLCA1_PLR3_SVW2_VWA2_WSGRA0_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 38400
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 4608
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 38400
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 3
    SolutionIndex: 43
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT128x16x128_MI16x16x1_SN_CLR1_GRVWA8_GRVWB8_GSU1_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_LWPMn1_MIWT2_1_NTA0_NLCA1_PLR3_SU0_SUM0_SUS0_SVW2_VWA2_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 5
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT8_1_NTA0_NLCA1_PLR1_SVW8_VWA8_WSGRA0_WG64_4_1
    LSCA: 512
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 33920
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33920
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [8, 1]
    MIWaveTileA: 8
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 512
    MacroTile1: 16
    MacroTileA: 512
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 44
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU5_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT8_1_NTA0_NLCA1_PLR1_SU0_SUM0_SUS0_SVW8_VWA8_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 3
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT4_1_NTA4_NLCA1_PLR1_SVW4_VWA4_WSGRA0_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 45
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU3_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT4_1_NTA4_NLCA1_PLR1_SU4_SUM0_SUS256_SVW4_VWA4_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA0_NLCA1_PLR1_SVW4_VWA4_WSGRA1_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 46
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA0_NLCA1_PLR1_SU4_SUM0_SUS256_SVW4_VWA4_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA0_NLCA1_PLR1_SVW4_VWA4_WSGRA1_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 47
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU4_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA0_NLCA1_PLR1_SU4_SUM0_SUS256_SVW4_VWA4_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 3
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT8_1_NTA4_NLCA1_PLR1_SVW8_VWA8_WSGRA1_WG64_4_1
    LSCA: 512
    LSCB: 32
    LSPA: 1
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 33920
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33920
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [8, 1]
    MIWaveTileA: 8
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 512
    MacroTile1: 16
    MacroTileA: 512
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 48
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU3_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT8_1_NTA4_NLCA1_PLR1_SU0_SUM0_SUS0_SVW8_VWA8_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA2_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA4_NLCA2_PLR1_SVW4_VWA4_WSGRA1_WG64_4_1
    LSCA: 128
    LSCB: 32
    LSPA: 1
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 49
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA2_GRVWB2_GSU6_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA4_NLCA2_PLR1_SU0_SUM0_SUS0_SVW4_VWA4_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT8_1_NTA4_NLCA1_PLR1_SVW8_VWA8_WSGRA1_WG64_4_1
    LSCA: 512
    LSCB: 32
    LSPA: 1
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 33920
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33920
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [8, 1]
    MIWaveTileA: 8
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 512
    MacroTile1: 16
    MacroTileA: 512
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 50
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU4_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT8_1_NTA4_NLCA1_PLR1_SU0_SUM0_SUS0_SVW8_VWA8_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT4_1_NTA0_NLCA1_PLR1_SVW4_VWA4_WSGRA1_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 51
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU4_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT4_1_NTA0_NLCA1_PLR1_SU0_SUM0_SUS0_SVW4_VWA4_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT4_1_NTA4_NLCA1_PLR1_SVW4_VWA4_WSGRA1_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 52
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU8_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT4_1_NTA4_NLCA1_PLR1_SU0_SUM0_SUS0_SVW4_VWA4_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT4_1_NTA4_NLCA1_PLR1_SVW4_VWA4_WSGRA1_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 53
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU4_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT4_1_NTA4_NLCA1_PLR1_SU0_SUM0_SUS0_SVW4_VWA4_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT4_1_NTA4_NLCA1_PLR1_SVW4_VWA4_WSGRA0_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 54
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU6_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM2_MIWT4_1_NTA4_NLCA1_PLR1_SU0_SUM0_SUS0_SVW4_VWA4_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT8_1_NTA0_NLCA1_PLR1_SVW8_VWA8_WSGRA1_WG64_4_1
    LSCA: 512
    LSCB: 32
    LSPA: 1
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 33920
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33920
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [8, 1]
    MIWaveTileA: 8
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 512
    MacroTile1: 16
    MacroTileA: 512
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 55
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU8_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT8_1_NTA0_NLCA1_PLR1_SU0_SUM0_SUS0_SVW8_VWA8_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA0_NLCA1_PLR1_SVW4_VWA4_WSGRA0_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 56
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU4_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT4_1_NTA0_NLCA1_PLR1_SU0_SUM0_SUS0_SVW4_VWA4_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT4_1_NTA0_NLCA1_PLR1_SVW4_VWA4_WSGRA1_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 57
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU6_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT4_1_NTA0_NLCA1_PLR1_SU4_SUM0_SUS256_SVW4_VWA4_WSGRA1_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 3
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT8_1_NTA0_NLCA1_PLR1_SVW8_VWA8_WSGRA0_WG64_4_1
    LSCA: 512
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 33920
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33920
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [8, 1]
    MIWaveTileA: 8
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 512
    MacroTile1: 16
    MacroTileA: 512
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 58
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT512x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU3_LBSPPA4096_LBSPPB128_LPA0_LPB4_LRVW4_LWPMn1_MIWT8_1_NTA0_NLCA1_PLR1_SU4_SUM0_SUS256_SVW8_VWA8_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 3
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT4_1_NTA4_NLCA1_PLR1_SVW4_VWA4_WSGRA0_WG64_4_1
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17536
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 59
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x16x32_MI16x16x1_SN_CLR1_GRVWA8_GRVWB2_GSU3_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_LWPM4_MIWT4_1_NTA4_NLCA1_PLR1_SU4_SUM0_SUS256_SVW4_VWA4_WSGRA0_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x224x64_MI32x32x1_SN_GRVWB8_LBSPPA0_LPA0_LPB8_LRVW8_MIWT2_7_NLCA1_SVW2_VWA2_WG128_2_1_WGMXCC1
    LSCA: 256
    LSCB: 64
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 65024
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 32256
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 65024
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 7]
    MIWaveTileA: 2
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 60
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x224x64_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LPA0_LPB8_LRVW8_MIWT2_7_NLCA1_SU8_SUM0_SUS256_SVW2_VWA2_WG128_2_1_WGM32_WGMXCC1
    SourceSwap: 1
    StaggerU: 8
    StorePriorityOpt: 1
    StoreSyncOpt: 4
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB8_LBSPPA0_LPA0_LPB8_LRVW8_MIWT2_8_NLCA1_SVW2_VWA2_WG128_2_1_WGMXCC4
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 64
    LVCA: 32
    LVCB: 4
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 34816
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 34816
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 8]
    MIWaveTileA: 2
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 61
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LPA0_LPB8_LRVW8_MIWT2_8_NLCA1_SU8_SUM0_SUS256_SVW2_VWA2_WG128_2_1_WGM32_WGMXCC4
    SourceSwap: 1
    StaggerU: 8
    StorePriorityOpt: 1
    StoreSyncOpt: 4
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 4
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT128x256x64_MI32x32x1_SN_GRVWB8_MIWT2_4_SSO0_SVW2_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 53248
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 36864
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 53248
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 62
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT128x256x64_MI32x32x1_SN_GRVWB8_GSU1_MIWT2_4_SU8_SUM0_SUS512_SSO0_SVW2_VWA2_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 512
    StorePriorityOpt: 1
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 4
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x224x64_MI32x32x1_SN_GRVWB8_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_7_NTC4_NTD4_PLR2_SVW2_VWA2_VWB1_WSGRA1_WSGRB0_WG128_2_1
    LSCA: 256
    LSCB: 64
    LSPA: 2
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 65024
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 32256
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 65024
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 7]
    MIWaveTileA: 2
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 2
    SolutionIndex: 63
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x224x64_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_7_NTC4_NTD4_PLR2_SU0_SUM0_SUS0_SVW2_VWA2_VWB1_WSGRA1_WSGRB0_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x128x32_MI32x32x1_SN_GRVWB8_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_4_NTC0_NTD0_PLR1_SVW2_VWA2_VWB1_WSGRA0_WSGRB0_WG128_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 64
    LVCA: 32
    LVCB: 4
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 25600
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 9216
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 25600
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 64
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x128x32_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_4_NTC0_NTD0_PLR1_SU0_SUM0_SUS0_SVW2_VWA2_VWB1_WSGRA0_WSGRB0_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x128x32_MI32x32x1_SN_GRVWB8_LBSPPA0_LBSPPB256_LPA0_LPB8_LRVW8_MIWT2_4_NTC0_NTD0_PLR1_SVW2_VWA2_VWB4_WSGRA1_WSGRB1_WG128_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 32
    LVCB: 4
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 25088
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 25088
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 65
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x128x32_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LBSPPB256_LPA0_LPB8_LRVW8_MIWT2_4_NTC0_NTD0_PLR1_SU4_SUM0_SUS256_SVW2_VWA2_VWB4_WSGRA1_WSGRB1_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 4
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB8_LBSPPA0_LBSPPB128_LPA16_LPB8_LRVW8_MIWT2_8_NTC3_NTD3_PLR1_SVW2_VWA2_VWB1_WSGRA0_WSGRB0_WG128_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 64
    LVCA: 32
    LVCB: 4
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 35840
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35840
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 8]
    MIWaveTileA: 2
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 66
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LBSPPB128_LPA16_LPB8_LRVW8_MIWT2_8_NTC3_NTD3_PLR1_SU0_SUM0_SUS0_SVW2_VWA2_VWB1_WSGRA0_WSGRB0_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB4_LBSPPA0_LBSPPB256_LPA0_LPB8_LRVW8_MIWT2_8_NTC4_NTD4_PLR1_SVW2_VWA2_VWB4_WSGRA1_WSGRB1_WG128_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 8
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 33792
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33792
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 8]
    MIWaveTileA: 2
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 67
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB4_GSU1_LBSPPA0_LBSPPB256_LPA0_LPB8_LRVW8_MIWT2_8_NTC4_NTD4_PLR1_SU0_SUM0_SUS0_SVW2_VWA2_VWB4_WSGRA1_WSGRB1_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x128x32_MI32x32x1_SN_GRVWB8_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_4_NTC4_NTD4_PLR1_SVW2_VWA2_VWB1_WSGRA1_WSGRB0_WG128_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 64
    LVCA: 32
    LVCB: 4
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 25600
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 9216
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 25600
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 68
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x128x32_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_4_NTC4_NTD4_PLR1_SU0_SUM0_SUS0_SVW2_VWA2_VWB1_WSGRA1_WSGRB0_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x128x32_MI32x32x1_SN_GRVWB8_LBSPPA0_LBSPPB256_LPA0_LPB8_LRVW8_MIWT2_4_NTC0_NTD0_PLR1_SVW2_VWA2_VWB4_WSGRA1_WSGRB1_WG128_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 32
    LVCB: 4
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 25088
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 25088
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 69
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x128x32_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LBSPPB256_LPA0_LPB8_LRVW8_MIWT2_4_NTC0_NTD0_PLR1_SU0_SUM0_SUS0_SVW2_VWA2_VWB4_WSGRA1_WSGRB1_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x224x64_MI32x32x1_SN_GRVWB8_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_7_NTC3_NTD3_PLR2_SVW2_VWA2_VWB1_WSGRA0_WSGRB1_WG128_2_1
    LSCA: 256
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 65024
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 32256
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 65024
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 7]
    MIWaveTileA: 2
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 2
    SolutionIndex: 70
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x224x64_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_7_NTC3_NTD3_PLR2_SU0_SUM0_SUS0_SVW2_VWA2_VWB1_WSGRA0_WSGRB1_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB8_LBSPPA0_LBSPPB128_LPA16_LPB8_LRVW8_MIWT2_8_NTC4_NTD4_PLR1_SVW2_VWA2_VWB1_WSGRA0_WSGRB0_WG128_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 64
    LVCA: 32
    LVCB: 4
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 35840
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35840
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 8]
    MIWaveTileA: 2
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 71
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LBSPPB128_LPA16_LPB8_LRVW8_MIWT2_8_NTC4_NTD4_PLR1_SU4_SUM0_SUS256_SVW2_VWA2_VWB1_WSGRA0_WSGRB0_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 4
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x224x64_MI32x32x1_SN_GRVWB8_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_7_NTC4_NTD4_PLR2_SVW2_VWA2_VWB1_WSGRA0_WSGRB1_WG128_2_1
    LSCA: 256
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 65024
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 32256
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 65024
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 7]
    MIWaveTileA: 2
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 2
    SolutionIndex: 72
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x224x64_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_7_NTC4_NTD4_PLR2_SU4_SUM0_SUS256_SVW2_VWA2_VWB1_WSGRA0_WSGRB1_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 4
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB4_LBSPPA0_LBSPPB256_LPA0_LPB8_LRVW8_MIWT2_8_NTC0_NTD0_PLR1_SVW2_VWA2_VWB4_WSGRA1_WSGRB1_WG128_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 8
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 33792
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33792
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 8]
    MIWaveTileA: 2
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 73
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB4_GSU1_LBSPPA0_LBSPPB256_LPA0_LPB8_LRVW8_MIWT2_8_NTC0_NTD0_PLR1_SU4_SUM0_SUS256_SVW2_VWA2_VWB4_WSGRA1_WSGRB1_WG128_2_1_WGM8
    SourceSwap: true
    StaggerU: 4
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB8_LBSPPA0_LBSPPB128_LPA16_LPB8_LRVW8_MIWT2_8_NTC0_NTD0_PLR1_SVW2_VWA2_VWB1_WSGRA0_WSGRB0_WG128_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 64
    LVCA: 32
    LVCB: 4
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 35840
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35840
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 8]
    MIWaveTileA: 2
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 74
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LBSPPB128_LPA16_LPB8_LRVW8_MIWT2_8_NTC0_NTD0_PLR1_SU0_SUM0_SUS0_SVW2_VWA2_VWB1_WSGRA0_WSGRB0_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB8_LBSPPA0_LBSPPB256_LPA0_LPB8_LRVW8_MIWT2_8_NTC4_NTD4_PLR1_SVW2_VWA2_VWB4_WSGRA1_WSGRB1_WG128_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 32
    LVCB: 4
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 33792
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33792
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 8]
    MIWaveTileA: 2
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 75
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LBSPPB256_LPA0_LPB8_LRVW8_MIWT2_8_NTC4_NTD4_PLR1_SU0_SUM0_SUS0_SVW2_VWA2_VWB4_WSGRA1_WSGRB1_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB4_LBSPPA0_LBSPPB256_LPA0_LPB8_LRVW8_MIWT2_8_NTC3_NTD3_PLR1_SVW2_VWA2_VWB4_WSGRA1_WSGRB1_WG128_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 8
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 33792
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33792
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 8]
    MIWaveTileA: 2
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 76
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB4_GSU1_LBSPPA0_LBSPPB256_LPA0_LPB8_LRVW8_MIWT2_8_NTC3_NTD3_PLR1_SU0_SUM0_SUS0_SVW2_VWA2_VWB4_WSGRA1_WSGRB1_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x192x64_MI32x32x1_SN_GRVWB4_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_6_NTC0_NTD0_PLR2_SVW2_VWA2_VWB1_WSGRA1_WSGRB0_WG128_2_1
    LSCA: 256
    LSCB: 64
    LSPA: 2
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 60416
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 27648
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 60416
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 6]
    MIWaveTileA: 2
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 192
    MacroTileA: 256
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 96
    NumLoadsA: 8
    NumLoadsB: 12
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 2
    SolutionIndex: 77
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x192x64_MI32x32x1_SN_GRVWB4_GSU1_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_6_NTC0_NTD0_PLR2_SU4_SUM0_SUS256_SVW2_VWA2_VWB1_WSGRA1_WSGRB0_WG128_2_1_WGM32
    SourceSwap: true
    StaggerU: 4
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 6
    ThreadTileA: 32
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x224x64_MI32x32x1_SN_GRVWB8_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_7_NTC0_NTD0_PLR2_SVW2_VWA2_VWB1_WSGRA1_WSGRB0_WG128_2_1
    LSCA: 256
    LSCB: 64
    LSPA: 2
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 65024
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 32256
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 65024
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 7]
    MIWaveTileA: 2
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 2
    SolutionIndex: 78
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x224x64_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_7_NTC0_NTD0_PLR2_SU0_SUM0_SUS0_SVW2_VWA2_VWB1_WSGRA1_WSGRB0_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB4_LBSPPA0_LBSPPB128_LPA16_LPB8_LRVW8_MIWT2_8_NTC0_NTD0_PLR1_SVW2_VWA2_VWB1_WSGRA0_WSGRB0_WG128_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 35840
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35840
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 8]
    MIWaveTileA: 2
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 79
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x256x32_MI32x32x1_SN_GRVWB4_GSU1_LBSPPA0_LBSPPB128_LPA16_LPB8_LRVW8_MIWT2_8_NTC0_NTD0_PLR1_SU0_SUM0_SUS0_SVW2_VWA2_VWB1_WSGRA0_WSGRB0_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x224x64_MI32x32x1_SN_GRVWB8_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_7_NTC0_NTD0_PLR2_SVW2_VWA2_VWB1_WSGRA0_WSGRB1_WG128_2_1
    LSCA: 256
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 65024
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 32256
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 65024
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 7]
    MIWaveTileA: 2
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 2
    SolutionIndex: 80
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT256x224x64_MI32x32x1_SN_GRVWB8_GSU1_LBSPPA0_LBSPPB128_LPA0_LPB8_LRVW8_MIWT2_7_NTC0_NTD0_PLR2_SU4_SUM0_SUS256_SVW2_VWA2_VWB1_WSGRA0_WSGRB1_WG128_2_1_WGM1
    SourceSwap: true
    StaggerU: 4
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x80x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_5_NTB0_SPO1_WG16_4_4
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 27648
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 23040
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 37376
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 27648
    LdsOffsetMetadata_Blk: 37376
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 80
    MacroTileA: 16
    MacroTileB: 80
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 5
    NumGlobalWriteVectorsPerThread: 5
    NumLoadsA: 8
    NumLoadsB: 5
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 81
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x80x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_5_NTB0_SU0_SUM0_SUS0_SPO1_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 5
    ThreadTileA: 4
    ThreadTileB: 5
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x64x256_MI16x16x1_SN_LDSB1_GRVWB2_LBSPPA256_LBSPPB512_LPB16_LRVW8_MIWT1_4_NTB0_SPO1_WG16_4_4
    LSCA: 16
    LSCB: 256
    LSPA: 4
    LSPB: 2
    LVCA: 16
    LVCB: 128
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 44032
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 34816
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 74752
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 44032
    LdsOffsetMetadata_Blk: 74752
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 4]
    MIWaveTileA: 1
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 32
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 32
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 82
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x64x256_MI16x16x1_SN_LDSB1_GRVWB2_GSU1_LBSPPA256_LBSPPB512_LPB16_LRVW8_MIWT1_4_NTB0_SU0_SUM0_SUS0_SPO1_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 4
    ThreadTileA: 4
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_3_NTB4_SPO0_WG16_8_2
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 32256
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 27648
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 37376
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32256
    LdsOffsetMetadata_Blk: 37376
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 96
    MacroTileA: 16
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerThread: 6
    NumGlobalWriteVectorsPerThread: 6
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 83
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_3_NTB4_SU0_SUM0_SUS0_SPO0_WG16_8_2_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 3
    ThreadTileA: 4
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 8, 2]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 3
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x80x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_5_NTB0_SPO1_WG16_4_4
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 27648
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 23040
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 37376
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 27648
    LdsOffsetMetadata_Blk: 37376
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 80
    MacroTileA: 16
    MacroTileB: 80
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 5
    NumGlobalWriteVectorsPerThread: 5
    NumLoadsA: 8
    NumLoadsB: 5
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 84
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x80x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU3_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_5_NTB0_SU0_SUM0_SUS0_SPO1_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 5
    ThreadTileA: 4
    ThreadTileB: 5
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x80x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_5_NTB4_SPO1_WG16_4_4
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 27648
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 23040
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 37376
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 27648
    LdsOffsetMetadata_Blk: 37376
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 80
    MacroTileA: 16
    MacroTileB: 80
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerThread: 5
    NumGlobalWriteVectorsPerThread: 5
    NumLoadsA: 8
    NumLoadsB: 5
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 85
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x80x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_5_NTB4_SU0_SUM0_SUS0_SPO1_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 5
    ThreadTileA: 4
    ThreadTileB: 5
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x112x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_7_NTB0_SPO0_WG16_4_4
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 36864
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 32256
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 70144
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 36864
    LdsOffsetMetadata_Blk: 70144
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 7]
    MIWaveTileA: 1
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 112
    MacroTileA: 16
    MacroTileB: 112
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 7
    NumGlobalWriteVectorsPerThread: 7
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 86
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x112x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_7_NTB0_SU0_SUM0_SUS0_SPO0_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 7
    ThreadTileA: 4
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 3
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x80x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_5_NTB4_SPO0_WG16_4_4
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 27648
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 23040
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 37376
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 27648
    LdsOffsetMetadata_Blk: 37376
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 80
    MacroTileA: 16
    MacroTileB: 80
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerThread: 5
    NumGlobalWriteVectorsPerThread: 5
    NumLoadsA: 8
    NumLoadsB: 5
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 87
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x80x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU3_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_5_NTB4_SU0_SUM0_SUS0_SPO0_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 5
    ThreadTileA: 4
    ThreadTileB: 5
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_3_NTB4_SPO1_WG16_8_2
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 32256
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 27648
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 37376
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32256
    LdsOffsetMetadata_Blk: 37376
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 96
    MacroTileA: 16
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerThread: 6
    NumGlobalWriteVectorsPerThread: 6
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 88
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_3_NTB4_SU0_SUM0_SUS0_SPO1_WG16_8_2_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 3
    ThreadTileA: 4
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 8, 2]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x80x256_MI16x16x1_SN_LDSB1_GRVWB2_LBSPPA256_LBSPPB512_LPB16_LRVW8_MIWT1_5_NTB0_SPO1_WG16_4_4
    LSCA: 16
    LSCB: 256
    LSPA: 4
    LSPB: 2
    LVCA: 16
    LVCB: 128
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 52736
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 43520
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 74752
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 52736
    LdsOffsetMetadata_Blk: 74752
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 80
    MacroTileA: 16
    MacroTileB: 80
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 5
    NumGlobalWriteVectorsPerThread: 5
    NumLoadsA: 16
    NumLoadsB: 40
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 40
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 89
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x80x256_MI16x16x1_SN_LDSB1_GRVWB2_GSU1_LBSPPA256_LBSPPB512_LPB16_LRVW8_MIWT1_5_NTB0_SU0_SUM0_SUS0_SPO1_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 5
    ThreadTileA: 4
    ThreadTileB: 5
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x112x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_7_NTB0_SPO1_WG16_4_4
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 36864
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 32256
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 70144
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 36864
    LdsOffsetMetadata_Blk: 70144
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 7]
    MIWaveTileA: 1
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 112
    MacroTileA: 16
    MacroTileB: 112
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 7
    NumGlobalWriteVectorsPerThread: 7
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 90
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x112x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_7_NTB0_SU0_SUM0_SUS0_SPO1_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 7
    ThreadTileA: 4
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_6_NTB4_SPO0_WG16_4_4
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 32256
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 27648
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 37376
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32256
    LdsOffsetMetadata_Blk: 37376
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 6]
    MIWaveTileA: 1
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 96
    MacroTileA: 16
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerThread: 6
    NumGlobalWriteVectorsPerThread: 6
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 91
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_6_NTB4_SU0_SUM0_SUS0_SPO0_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 6
    ThreadTileA: 4
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 5
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_3_NTB0_SPO1_WG16_8_2
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 32256
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 27648
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 37376
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32256
    LdsOffsetMetadata_Blk: 37376
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 96
    MacroTileA: 16
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 6
    NumGlobalWriteVectorsPerThread: 6
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 92
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU5_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_3_NTB0_SU0_SUM0_SUS0_SPO1_WG16_8_2_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 3
    ThreadTileA: 4
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 8, 2]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x128x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_4_NTB0_SPO1_WG16_8_2
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 41472
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 36864
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 70144
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 41472
    LdsOffsetMetadata_Blk: 70144
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 4]
    MIWaveTileA: 1
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 128
    MacroTileA: 16
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 93
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x128x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_4_NTB0_SU0_SUM0_SUS0_SPO1_WG16_8_2_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 4
    ThreadTileA: 4
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 8, 2]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x80x256_MI16x16x1_SN_LDSB1_GRVWB2_LBSPPA256_LBSPPB512_LPB16_LRVW8_MIWT1_5_NTB4_SPO0_WG16_4_4
    LSCA: 16
    LSCB: 256
    LSPA: 4
    LSPB: 2
    LVCA: 16
    LVCB: 128
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 52736
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 43520
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 74752
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 52736
    LdsOffsetMetadata_Blk: 74752
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 80
    MacroTileA: 16
    MacroTileB: 80
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerThread: 5
    NumGlobalWriteVectorsPerThread: 5
    NumLoadsA: 16
    NumLoadsB: 40
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 40
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 94
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x80x256_MI16x16x1_SN_LDSB1_GRVWB2_GSU1_LBSPPA256_LBSPPB512_LPB16_LRVW8_MIWT1_5_NTB4_SU0_SUM0_SUS0_SPO0_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 5
    ThreadTileA: 4
    ThreadTileB: 5
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x128x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_4_NTB4_SPO0_WG16_8_2
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 41472
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 36864
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 70144
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 41472
    LdsOffsetMetadata_Blk: 70144
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 4]
    MIWaveTileA: 1
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 128
    MacroTileA: 16
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 95
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x128x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_4_NTB4_SU0_SUM0_SUS0_SPO0_WG16_8_2_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 4
    ThreadTileA: 4
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 8, 2]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x176x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_11_NTB4_SPO0_WG16_4_4
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 55296
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 50688
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 70144
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 55296
    LdsOffsetMetadata_Blk: 70144
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 11]
    MIWaveTileA: 1
    MIWaveTileB: 11
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 176
    MacroTileA: 16
    MacroTileB: 176
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerThread: 11
    NumGlobalWriteVectorsPerThread: 11
    NumLoadsA: 8
    NumLoadsB: 11
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 11
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 96
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x176x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_11_NTB4_SU0_SUM0_SUS0_SPO0_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 11
    ThreadTileA: 4
    ThreadTileB: 11
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x256_MI16x16x1_SN_LDSB1_GRVWB2_LBSPPA128_LBSPPB512_LPB4_LRVW4_MIWT1_6_NTB4_SPO0_WG16_4_4
    LSCA: 16
    LSCB: 256
    LSPA: 4
    LSPB: 2
    LVCA: 16
    LVCB: 128
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 60160
    LdsNumElementsAlignedA: 10240
    LdsNumElementsAlignedB: 49920
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 10240
    LdsOffsetB_Blk: 75776
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 60160
    LdsOffsetMetadata_Blk: 75776
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 6]
    MIWaveTileA: 1
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 96
    MacroTileA: 16
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerThread: 6
    NumGlobalWriteVectorsPerThread: 6
    NumLoadsA: 16
    NumLoadsB: 48
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 48
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 97
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x256_MI16x16x1_SN_LDSB1_GRVWB2_GSU1_LBSPPA128_LBSPPB512_LPB4_LRVW4_MIWT1_6_NTB4_SU0_SUM0_SUS0_SPO0_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 6
    ThreadTileA: 4
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_6_NTB4_SPO1_WG16_4_4
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 32256
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 27648
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 37376
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32256
    LdsOffsetMetadata_Blk: 37376
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 6]
    MIWaveTileA: 1
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 96
    MacroTileA: 16
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerThread: 6
    NumGlobalWriteVectorsPerThread: 6
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 98
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_6_NTB4_SU0_SUM0_SUS0_SPO1_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 6
    ThreadTileA: 4
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_3_NTB0_SPO1_WG16_8_2
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 32256
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 27648
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 37376
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32256
    LdsOffsetMetadata_Blk: 37376
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 96
    MacroTileA: 16
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 6
    NumGlobalWriteVectorsPerThread: 6
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 99
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_3_NTB0_SU0_SUM0_SUS0_SPO1_WG16_8_2_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 3
    ThreadTileA: 4
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 8, 2]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x224x128_MI16x16x1_SN_LDSB1_GRVWB2_LBSPPA128_LBSPPB256_LPB4_LRVW4_MIWT1_14_NTB4_SPO0_WG16_4_4
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 64
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 64256
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 59136
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 70656
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 64256
    LdsOffsetMetadata_Blk: 70656
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 14]
    MIWaveTileA: 1
    MIWaveTileB: 14
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 224
    MacroTileA: 16
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerThread: 14
    NumGlobalWriteVectorsPerThread: 14
    NumLoadsA: 8
    NumLoadsB: 56
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 56
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 100
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x224x128_MI16x16x1_SN_LDSB1_GRVWB2_GSU1_LBSPPA128_LBSPPB256_LPB4_LRVW4_MIWT1_14_NTB4_SU0_SUM0_SUS0_SPO0_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 14
    ThreadTileA: 4
    ThreadTileB: 14
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_6_NTB0_SPO1_WG16_4_4
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 32256
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 27648
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 37376
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32256
    LdsOffsetMetadata_Blk: 37376
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 6]
    MIWaveTileA: 1
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 96
    MacroTileA: 16
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 6
    NumGlobalWriteVectorsPerThread: 6
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 101
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x96x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_6_NTB0_SU0_SUM0_SUS0_SPO1_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 6
    ThreadTileA: 4
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x64x256_MI16x16x1_SN_LDSB1_GRVWB2_LBSPPA256_LBSPPB512_LPB16_LRVW8_MIWT1_4_NTB4_SPO0_WG16_4_4
    LSCA: 16
    LSCB: 256
    LSPA: 4
    LSPB: 2
    LVCA: 16
    LVCB: 128
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 44032
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 34816
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 74752
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 44032
    LdsOffsetMetadata_Blk: 74752
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 4]
    MIWaveTileA: 1
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 32
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 32
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 102
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x64x256_MI16x16x1_SN_LDSB1_GRVWB2_GSU1_LBSPPA256_LBSPPB512_LPB16_LRVW8_MIWT1_4_NTB4_SU0_SUM0_SUS0_SPO0_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 4
    ThreadTileA: 4
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x112x128_MI16x16x1_SN_LDSB1_GRVWB8_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_7_NTB4_SPO0_WG16_4_4
    LSCA: 16
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 36864
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 32256
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 70144
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 36864
    LdsOffsetMetadata_Blk: 70144
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: 1
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 7]
    MIWaveTileA: 1
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 112
    MacroTileA: 16
    MacroTileB: 112
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerThread: 7
    NumGlobalWriteVectorsPerThread: 7
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 103
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_UserArgs_MT16x112x128_MI16x16x1_SN_LDSB1_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPB16_LRVW8_MIWT1_7_NTB4_SU0_SUM0_SUS0_SPO0_WG16_4_4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 7
    ThreadTileA: 4
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
- [2, 3, 0, 1]
- - - [1104, 1, 1, 4608]
    - [0, 0.0]
  - - [1104, 16, 1, 4608]
    - [1, 0.0]
  - - [4608, 1, 1, 320]
    - [2, 0.0]
  - - [4608, 16, 1, 320]
    - [3, 0.0]
  - - [16, 1, 1, 4608]
    - [4, 0.0]
  - - [16, 16, 1, 4608]
    - [5, 0.0]
  - - [16, 1335, 1, 4608]
    - [6, 0.0]
  - - [16, 1408, 1, 4608]
    - [7, 0.0]
  - - [768, 1, 1, 4608]
    - [8, 0.0]
  - - [768, 16, 1, 4608]
    - [9, 0.0]
  - - [4608, 1, 1, 768]
    - [2, 0.0]
  - - [4608, 16, 1, 768]
    - [10, 0.0]
  - - [1536, 1, 1, 4608]
    - [11, 0.0]
  - - [1536, 16, 1, 4608]
    - [12, 0.0]
  - - [2208, 1, 1, 4608]
    - [13, 0.0]
  - - [2208, 16, 1, 4608]
    - [14, 0.0]
  - - [9216, 1, 1, 320]
    - [15, 0.0]
  - - [9216, 1, 1, 768]
    - [16, 0.0]
  - - [9216, 16, 1, 320]
    - [17, 0.0]
  - - [9216, 16, 1, 768]
    - [18, 0.0]
  - - [32, 1, 1, 4608]
    - [19, 0.0]
  - - [32, 16, 1, 4608]
    - [20, 0.0]
  - - [32, 1335, 1, 4608]
    - [21, 0.0]
  - - [32, 1408, 1, 4608]
    - [22, 0.0]
  - - [16, 2048, 1, 1024]
    - [26, 0.0]
  - - [16, 2048, 1, 65536]
    - [27, 0.0]
  - - [16, 8192, 1, 1024]
    - [28, 0.0]
  - - [2048, 16, 1, 65536]
    - [23, 0.0]
  - - [8192, 16, 1, 1024]
    - [24, 0.0]
  - - [8192, 16, 1, 65536]
    - [25, 0.0]
  - - [12288, 1, 1, 4096]
    - [29, 0.0]
  - - [4096, 1, 1, 4096]
    - [30, 0.0]
  - - [22016, 1, 1, 4096]
    - [31, 0.0]
  - - [4096, 1, 1, 11008]
    - [32, 0.0]
  - - [151936, 1, 1, 4096]
    - [33, 0.0]
  - - [12288, 1, 1, 8192]
    - [34, 0.0]
  - - [8192, 1, 1, 4096]
    - [35, 0.0]
  - - [24576, 1, 1, 8192]
    - [36, 0.0]
  - - [8192, 1, 1, 12288]
    - [37, 0.0]
  - - [76032, 1, 1, 8192]
    - [38, 0.0]
  - - [6144, 1, 1, 8192]
    - [39, 0.0]
  - - [8192, 1, 1, 2048]
    - [40, 0.0]
  - - [8192, 1, 1, 6144]
    - [41, 0.0]
  - - [38016, 1, 1, 8192]
    - [36, 0.0]
  - - [3072, 1, 1, 8192]
    - [42, 0.0]
  - - [8192, 1, 1, 1024]
    - [43, 0.0]
  - - [8192, 1, 1, 3072]
    - [44, 0.0]
  - - [19008, 1, 1, 8192]
    - [45, 0.0]
  - - [19968, 1, 1, 13312]
    - [46, 0.0]
  - - [13312, 1, 1, 6656]
    - [47, 0.0]
  - - [35584, 1, 1, 13312]
    - [36, 0.0]
  - - [13312, 1, 1, 17792]
    - [48, 0.0]
  - - [76032, 1, 1, 13312]
    - [49, 0.0]
  - - [9984, 1, 1, 13312]
    - [50, 0.0]
  - - [13312, 1, 1, 3328]
    - [51, 0.0]
  - - [17792, 1, 1, 13312]
    - [52, 0.0]
  - - [13312, 1, 1, 8896]
    - [53, 0.0]
  - - [38016, 1, 1, 13312]
    - [54, 0.0]
  - - [4992, 1, 1, 13312]
    - [55, 0.0]
  - - [13312, 1, 1, 1664]
    - [56, 0.0]
  - - [8896, 1, 1, 13312]
    - [57, 0.0]
  - - [13312, 1, 1, 4448]
    - [58, 0.0]
  - - [19008, 1, 1, 13312]
    - [59, 0.0]
  - - [4096, 12288, 1, 4096]
    - [60, 0.0]
  - - [4096, 12288, 1, 12288]
    - [60, 0.0]
  - - [4096, 12288, 1, 22016]
    - [60, 0.0]
  - - [4096, 12288, 1, 32000]
    - [60, 0.0]
  - - [11008, 12288, 1, 4096]
    - [61, 0.0]
  - - [128, 2048, 192, 2048]
    - [62, 0.0]
  - - [8192, 6144, 1, 8192]
    - [63, 0.0]
  - - [8192, 8192, 1, 2048]
    - [64, 0.0]
  - - [8192, 8192, 1, 6144]
    - [65, 0.0]
  - - [8192, 38016, 1, 8192]
    - [66, 0.0]
  - - [8192, 3072, 1, 8192]
    - [67, 0.0]
  - - [8192, 8192, 1, 1024]
    - [68, 0.0]
  - - [8192, 8192, 1, 3072]
    - [69, 0.0]
  - - [8192, 19008, 1, 8192]
    - [70, 0.0]
  - - [8192, 19968, 1, 13312]
    - [71, 0.0]
  - - [8192, 13312, 1, 6656]
    - [71, 0.0]
  - - [8192, 35584, 1, 13312]
    - [72, 0.0]
  - - [8192, 13312, 1, 17792]
    - [73, 0.0]
  - - [8192, 76032, 1, 13312]
    - [74, 0.0]
  - - [8192, 9984, 1, 13312]
    - [63, 0.0]
  - - [8192, 13312, 1, 3328]
    - [75, 0.0]
  - - [8192, 17792, 1, 13312]
    - [72, 0.0]
  - - [8192, 13312, 1, 8896]
    - [76, 0.0]
  - - [8192, 38016, 1, 13312]
    - [71, 0.0]
  - - [8192, 4992, 1, 13312]
    - [77, 0.0]
  - - [8192, 13312, 1, 1664]
    - [64, 0.0]
  - - [8192, 8896, 1, 13312]
    - [78, 0.0]
  - - [8192, 13312, 1, 4448]
    - [79, 0.0]
  - - [8192, 19008, 1, 13312]
    - [80, 0.0]
  - - [1, 12288, 1, 4096]
    - [81, 0.0]
  - - [1, 4096, 1, 4096]
    - [82, 0.0]
  - - [1, 22016, 1, 4096]
    - [83, 0.0]
  - - [1, 4096, 1, 11008]
    - [84, 0.0]
  - - [1, 151936, 1, 4096]
    - [83, 0.0]
  - - [1, 12288, 1, 8192]
    - [85, 0.0]
  - - [1, 8192, 1, 4096]
    - [86, 0.0]
  - - [1, 24576, 1, 8192]
    - [85, 0.0]
  - - [1, 8192, 1, 12288]
    - [87, 0.0]
  - - [1, 76032, 1, 8192]
    - [88, 0.0]
  - - [1, 6144, 1, 8192]
    - [89, 0.0]
  - - [1, 8192, 1, 2048]
    - [90, 0.0]
  - - [1, 8192, 1, 6144]
    - [86, 0.0]
  - - [1, 38016, 1, 8192]
    - [91, 0.0]
  - - [1, 3072, 1, 8192]
    - [92, 0.0]
  - - [1, 8192, 1, 1024]
    - [93, 0.0]
  - - [1, 8192, 1, 3072]
    - [86, 0.0]
  - - [1, 19008, 1, 8192]
    - [94, 0.0]
  - - [1, 19968, 1, 13312]
    - [95, 0.0]
  - - [1, 13312, 1, 6656]
    - [96, 0.0]
  - - [1, 35584, 1, 13312]
    - [97, 0.0]
  - - [1, 13312, 1, 17792]
    - [98, 0.0]
  - - [1, 76032, 1, 13312]
    - [91, 0.0]
  - - [1, 9984, 1, 13312]
    - [95, 0.0]
  - - [1, 13312, 1, 3328]
    - [99, 0.0]
  - - [1, 17792, 1, 13312]
    - [100, 0.0]
  - - [1, 13312, 1, 8896]
    - [101, 0.0]
  - - [1, 38016, 1, 13312]
    - [97, 0.0]
  - - [1, 4992, 1, 13312]
    - [102, 0.0]
  - - [1, 13312, 1, 1664]
    - [98, 0.0]
  - - [1, 8896, 1, 13312]
    - [103, 0.0]
  - - [1, 13312, 1, 4448]
    - [101, 0.0]
  - - [1, 19008, 1, 13312]
    - [94, 0.0]
- 
- 
- DeviceEfficiency
- Equality
