# FPGA_counter
Building a counter on an FPGA involves several steps: writing the RTL code in Verilog, simulating the design, writing a testbench, and verifying the design on hardware.
