Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Apr  4 17:51:36 2025
| Host         : DESKTOP-IDDMGFU running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_ddr4_0_1_utilization_synth.rpt -pb design_1_ddr4_0_1_utilization_synth.pb
| Design       : design_1_ddr4_0_1
| Device       : xcku5p-ffvb676-2-i
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 10957 |     0 |          0 |    216960 |  5.05 |
|   LUT as Logic             | 10159 |     0 |          0 |    216960 |  4.68 |
|   LUT as Memory            |   798 |     0 |          0 |     99840 |  0.80 |
|     LUT as Distributed RAM |   452 |     0 |            |           |       |
|     LUT as Shift Register  |   346 |     0 |            |           |       |
| CLB Registers              | 12405 |     0 |          0 |    433920 |  2.86 |
|   Register as Flip Flop    | 12404 |     0 |          0 |    433920 |  2.86 |
|   Register as Latch        |     0 |     0 |          0 |    433920 |  0.00 |
|   Register as AND/OR       |     1 |     0 |          0 |    433920 | <0.01 |
| CARRY8                     |    56 |     0 |          0 |     27120 |  0.21 |
| F7 Muxes                   |   167 |     0 |          0 |    108480 |  0.15 |
| F8 Muxes                   |     0 |     0 |          0 |     54240 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     27120 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 393   |          Yes |         Set |            - |
| 12009 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 25.5 |     0 |          0 |       480 |  5.31 |
|   RAMB36/FIFO*    |   25 |     0 |          0 |       480 |  5.21 |
|     RAMB36E2 only |   25 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |       960 |  0.10 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    3 |     0 |          0 |      1824 |  0.16 |
|   DSP48E2 only |    3 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   73 |     0 |          0 |       280 | 26.07 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |          0 |       256 |  3.13 |
|   BUFGCE             |    8 |     0 |          0 |       112 |  7.14 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    2 |     0 |          0 |         8 | 25.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 12009 |            Register |
| LUT6             |  4038 |                 CLB |
| LUT3             |  3300 |                 CLB |
| LUT4             |  2110 |                 CLB |
| LUT5             |  2054 |                 CLB |
| LUT2             |   845 |                 CLB |
| RAMD32           |   678 |                 CLB |
| FDSE             |   393 |            Register |
| LUT1             |   305 |                 CLB |
| SRLC32E          |   260 |                 CLB |
| RAMS32           |   226 |                 CLB |
| MUXF7            |   167 |                 CLB |
| SRL16E           |    86 |                 CLB |
| RXTX_BITSLICE    |    65 |                 I/O |
| CARRY8           |    56 |                 CLB |
| IBUFCTRL         |    41 |              Others |
| OBUFT_DCIEN      |    36 |                 I/O |
| INBUF            |    36 |                 I/O |
| OBUF             |    27 |                 I/O |
| RAMB36E2         |    25 |            BLOCKRAM |
| TX_BITSLICE_TRI  |    12 |                 I/O |
| BITSLICE_CONTROL |    12 |                 I/O |
| OBUFT            |     8 |                 I/O |
| BUFGCE           |     8 |               Clock |
| RIU_OR           |     6 |                 I/O |
| INV              |     5 |                 CLB |
| DIFFINBUF        |     5 |                 I/O |
| HPIO_VREF        |     4 |                 I/O |
| DSP48E2          |     3 |          Arithmetic |
| PLLE4_ADV        |     2 |               Clock |
| FDPE             |     2 |            Register |
| RAMB18E2         |     1 |            BLOCKRAM |
| MMCME4_ADV       |     1 |               Clock |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


