// Seed: 1701811139
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  module_0(
      id_3, id_1
  );
  wire id_7;
  id_8(
      .id_0(id_1), .id_1(id_6), .id_2(""), .id_3(id_6), .id_4(id_1), .id_5(1 == 1'h0)
  );
endmodule
