<stg><name>conv1</name>


<trans_list>

<trans id="1353" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="2" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="7" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="16" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="21" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="22" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="24" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="27" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="36" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="41" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="42" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="44" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="45" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="47" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="48" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="56" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="61" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="62" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="64" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="65" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="67" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="68" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="76" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="81" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="82" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="84" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="85" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="87" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="88" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="96" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="101" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="102" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="102" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="104" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="105" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="105" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="107" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="108" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="108" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="116" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="121" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="122" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="122" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="124" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="125" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="127" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="127" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="128" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="136" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="141" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="142" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="142" to="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="144" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="145" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="147" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="147" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="148" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="148" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="156" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="161" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="162" to="163">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="164" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="164" to="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="165" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="165" to="164">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="167" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="167" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="168" to="169">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="168" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="176" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="181" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %n1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:4 %store_ln27 = store i7 0, i7 %n1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln27 = br void %VITIS_LOOP_30_5

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5:0 %n1_9 = load i7 %n1

]]></Node>
<StgValue><ssdm name="n1_9"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5:1 %zext_ln27 = zext i7 %n1_9

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5:2 %n1_cast45 = zext i7 %n1_9

]]></Node>
<StgValue><ssdm name="n1_cast45"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5:3 %n1_cast = zext i7 %n1_9

]]></Node>
<StgValue><ssdm name="n1_cast"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5:4 %tmp_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_9, i8 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5:5 %tmp_21_cast = zext i15 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5:6 %empty = sub i16 %tmp_21_cast, i16 %n1_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_30_5:7 %sext_ln40 = sext i16 %empty

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5:8 %tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_9, i3 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5:9 %zext_ln40 = zext i10 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5:10 %add_ln40 = add i11 %zext_ln40, i11 %n1_cast45

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5:11 %icmp_ln27 = icmp_eq  i7 %n1_9, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5:12 %add_ln27 = add i7 %n1_9, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5:13 %br_ln27 = br i1 %icmp_ln27, void %VITIS_LOOP_30_5.split, void %VITIS_LOOP_30_51.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.split:2 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.split:3 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_51.preheader:0 %n1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_1"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_51.preheader:1 %store_ln27 = store i7 0, i7 %n1_1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_51.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_51

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.split:3 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.split:4 %empty_27 = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.split:5 %br_ln30 = br void %VITIS_LOOP_31_6

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6:0 %th = phi i7 %add_ln30, void %for.inc97, i7 0, void %VITIS_LOOP_30_5.split

]]></Node>
<StgValue><ssdm name="th"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6:1 %th_cast = zext i7 %th

]]></Node>
<StgValue><ssdm name="th_cast"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_31_6:2 %empty_28 = add i17 %sext_ln40, i17 %th_cast

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_31_6:3 %p_cast47 = sext i17 %empty_28

]]></Node>
<StgValue><ssdm name="p_cast47"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_31_6:4 %empty_29 = trunc i17 %empty_28

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6:5 %p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_29, i8 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6:6 %empty_30 = sub i22 %p_shl2, i22 %p_cast47

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6:7 %zext_ln30 = zext i7 %th

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6:8 %icmp_ln30 = icmp_eq  i7 %th, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6:9 %add_ln30 = add i7 %th, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6:10 %br_ln30 = br i1 %icmp_ln30, void %VITIS_LOOP_31_6.split, void %for.inc100

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.split:2 %br_ln31 = br void %VITIS_LOOP_33_7

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100:0 %store_ln27 = store i7 %add_ln27, i7 %n1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
for.inc100:1 %br_ln27 = br void %VITIS_LOOP_30_5

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7:0 %tw = phi i7 %add_ln31, void %for.end57, i7 0, void %VITIS_LOOP_31_6.split

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7:1 %tw_cast = zext i7 %tw

]]></Node>
<StgValue><ssdm name="tw_cast"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7:2 %empty_31 = add i22 %empty_30, i22 %tw_cast

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7:3 %p_cast95 = zext i22 %empty_31

]]></Node>
<StgValue><ssdm name="p_cast95"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7:4 %conv1_output_ftmap_addr = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast95

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7:5 %zext_ln31 = zext i7 %tw

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7:6 %icmp_ln31 = icmp_eq  i7 %tw, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7:7 %add_ln31 = add i7 %tw, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7:8 %br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_33_7.split, void %for.inc97

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.split:2 %conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
for.inc97:0 %br_ln30 = br void %VITIS_LOOP_31_6

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.split:2 %conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.split:3 %br_ln33 = br void %VITIS_LOOP_34_8

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8:0 %f1h = phi i4 %add_ln33, void %for.inc55, i4 0, void %VITIS_LOOP_33_7.split

]]></Node>
<StgValue><ssdm name="f1h"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8:1 %add54_lcssa189 = phi i32 %add54187, void %for.inc55, i32 %conv1_output_ftmap_load, void %VITIS_LOOP_33_7.split

]]></Node>
<StgValue><ssdm name="add54_lcssa189"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8:2 %zext_ln40_4 = zext i4 %f1h

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8:3 %add_ln40_4 = add i11 %add_ln40, i11 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8:4 %zext_ln40_5 = zext i11 %add_ln40_4

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8:5 %trunc_ln40 = trunc i11 %add_ln40_4

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8:6 %p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40, i3 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8:7 %add_ln40_5 = add i13 %p_shl3, i13 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8:8 %icmp_ln33 = icmp_eq  i4 %f1h, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8:9 %add_ln33 = add i4 %f1h, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8:10 %br_ln33 = br i1 %icmp_ln33, void %VITIS_LOOP_34_8.split, void %for.end57

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.split:2 %tmp = add i4 %f1h, i4 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.split:3 %tmp_cast = sext i4 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.split:4 %empty_32 = add i8 %tmp_cast, i8 %zext_ln30

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_8.split:5 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_32, i32 7

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.split:6 %yPixelClamped = select i1 %tmp_26, i8 0, i8 %empty_32

]]></Node>
<StgValue><ssdm name="yPixelClamped"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.split:7 %sext_ln40_3 = sext i8 %yPixelClamped

]]></Node>
<StgValue><ssdm name="sext_ln40_3"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.split:8 %tmp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped, i8 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.split:9 %sub_ln40 = sub i16 %tmp_27, i16 %sext_ln40_3

]]></Node>
<StgValue><ssdm name="sub_ln40"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.split:10 %br_ln34 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57:0 %add = fadd i32 %add54_lcssa189, i32 %empty_27

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc:0 %f1w = phi i4 %add_ln34, void %for.inc.split, i4 0, void %VITIS_LOOP_34_8.split

]]></Node>
<StgValue><ssdm name="f1w"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %add54187 = phi i32 %add1, void %for.inc.split, i32 %add54_lcssa189, void %VITIS_LOOP_34_8.split

]]></Node>
<StgValue><ssdm name="add54187"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="4">
<![CDATA[
for.inc:2 %zext_ln40_9 = zext i4 %f1w

]]></Node>
<StgValue><ssdm name="zext_ln40_9"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:3 %add_ln40_9 = add i13 %add_ln40_5, i13 %zext_ln40_9

]]></Node>
<StgValue><ssdm name="add_ln40_9"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="13">
<![CDATA[
for.inc:4 %zext_ln40_10 = zext i13 %add_ln40_9

]]></Node>
<StgValue><ssdm name="zext_ln40_10"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:5 %conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_10

]]></Node>
<StgValue><ssdm name="conv1_weights_addr"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:6 %icmp_ln34 = icmp_eq  i4 %f1w, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:7 %add_ln34 = add i4 %f1w, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:8 %br_ln34 = br i1 %icmp_ln34, void %for.inc.split, void %for.inc55

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:2 %add_ln38 = add i4 %f1w, i4 12

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
for.inc.split:3 %sext_ln38 = sext i4 %add_ln38

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:4 %add_ln38_1 = add i8 %sext_ln38, i8 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.split:5 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln38_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split:6 %xPixelClamped = select i1 %tmp_32, i8 0, i8 %add_ln38_1

]]></Node>
<StgValue><ssdm name="xPixelClamped"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:7 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="8">
<![CDATA[
for.inc.split:9 %sext_ln40_5 = sext i8 %xPixelClamped

]]></Node>
<StgValue><ssdm name="sext_ln40_5"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:10 %add_ln40_10 = add i16 %sub_ln40, i16 %sext_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln40_10"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="16">
<![CDATA[
for.inc.split:11 %zext_ln40_11 = zext i16 %add_ln40_10

]]></Node>
<StgValue><ssdm name="zext_ln40_11"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_11

]]></Node>
<StgValue><ssdm name="input_ftmap_addr"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:13 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
for.inc55:0 %br_ln33 = br void %VITIS_LOOP_34_8

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="287" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:7 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:13 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:8 %bitcast_ln40 = bitcast i32 %conv1_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln40"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:14 %bitcast_ln40_1 = bitcast i32 %input_ftmap_load

]]></Node>
<StgValue><ssdm name="bitcast_ln40_1"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:15 %mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="292" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:15 %mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="293" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:15 %mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="294" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:16 %add1 = fadd i32 %add54187, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="295" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:16 %add1 = fadd i32 %add54187, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="296" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:16 %add1 = fadd i32 %add54187, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:16 %add1 = fadd i32 %add54187, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:17 %br_ln34 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="301" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57:0 %add = fadd i32 %add54_lcssa189, i32 %empty_27

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="302" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57:0 %add = fadd i32 %add54_lcssa189, i32 %empty_27

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="303" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57:0 %add = fadd i32 %add54_lcssa189, i32 %empty_27

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="304" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57:7 %tmp_4 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
for.end57:1 %bitcast_ln46 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln46"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57:2 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="32">
<![CDATA[
for.end57:3 %trunc_ln46 = trunc i32 %bitcast_ln46

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57:4 %icmp_ln46 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57:5 %icmp_ln46_1 = icmp_eq  i23 %trunc_ln46, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_1"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57:6 %or_ln46 = or i1 %icmp_ln46_1, i1 %icmp_ln46

]]></Node>
<StgValue><ssdm name="or_ln46"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57:7 %tmp_4 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57:8 %and_ln46 = and i1 %or_ln46, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln46"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57:9 %select_ln46 = select i1 %and_ln46, i32 0, i32 %add

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57:10 %store_ln45 = store i32 %select_ln46, i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.end57:11 %br_ln31 = br void %VITIS_LOOP_33_7

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_51:0 %n1_10 = load i7 %n1_1

]]></Node>
<StgValue><ssdm name="n1_10"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_51:1 %zext_ln27_1 = zext i7 %n1_10

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_51:2 %n1_1_cast46 = zext i7 %n1_10

]]></Node>
<StgValue><ssdm name="n1_1_cast46"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_51:3 %n1_1_cast = zext i7 %n1_10

]]></Node>
<StgValue><ssdm name="n1_1_cast"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_51:4 %tmp_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_10, i8 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_51:5 %tmp_23_cast = zext i15 %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_51:6 %empty_85 = sub i16 %tmp_23_cast, i16 %n1_1_cast

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_30_51:7 %sext_ln40_1 = sext i16 %empty_85

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_51:8 %tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_10, i3 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_51:9 %zext_ln40_1 = zext i10 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_51:10 %add_ln40_1 = add i11 %zext_ln40_1, i11 %n1_1_cast46

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_51:11 %icmp_ln27_1 = icmp_eq  i7 %n1_10, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_51:12 %add_ln27_1 = add i7 %n1_10, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_51:13 %br_ln27 = br i1 %icmp_ln27_1, void %VITIS_LOOP_30_5.139.split, void %VITIS_LOOP_30_52.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.139.split:2 %conv1_biases_addr_1 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.139.split:3 %conv1_biases_load_1 = load i6 %conv1_biases_addr_1

]]></Node>
<StgValue><ssdm name="conv1_biases_load_1"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_52.preheader:0 %n1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_2"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_52.preheader:1 %store_ln27 = store i7 0, i7 %n1_2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_52.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_52

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.139.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.139.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.139.split:3 %conv1_biases_load_1 = load i6 %conv1_biases_addr_1

]]></Node>
<StgValue><ssdm name="conv1_biases_load_1"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.139.split:4 %empty_86 = bitcast i32 %conv1_biases_load_1

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.139.split:5 %br_ln30 = br void %VITIS_LOOP_31_61

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_61:0 %th_1 = phi i7 %add_ln30_2, void %for.inc97.191, i7 0, void %VITIS_LOOP_30_5.139.split

]]></Node>
<StgValue><ssdm name="th_1"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="17" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_61:1 %th_1_cast = zext i7 %th_1

]]></Node>
<StgValue><ssdm name="th_1_cast"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_31_61:2 %empty_87 = add i17 %sext_ln40_1, i17 %th_1_cast

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_31_61:3 %p_cast50 = sext i17 %empty_87

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_31_61:4 %empty_88 = trunc i17 %empty_87

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_61:5 %p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_88, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_61:6 %empty_89 = sub i22 %p_shl, i22 %p_cast50

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_61:7 %zext_ln30_1 = zext i7 %th_1

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_61:8 %icmp_ln30_1 = icmp_eq  i7 %th_1, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_61:9 %add_ln30_2 = add i7 %th_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_61:10 %br_ln30 = br i1 %icmp_ln30_1, void %VITIS_LOOP_31_6.146.split, void %for.inc100.194

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.146.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.146.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.146.split:2 %br_ln31 = br void %VITIS_LOOP_33_71

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.194:0 %store_ln27 = store i7 %add_ln27_1, i7 %n1_1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.194:1 %br_ln27 = br void %VITIS_LOOP_30_51

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_71:0 %tw_1 = phi i7 %add_ln31_1, void %for.end57.182, i7 0, void %VITIS_LOOP_31_6.146.split

]]></Node>
<StgValue><ssdm name="tw_1"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_71:1 %zext_ln31_1 = zext i7 %tw_1

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_71:2 %icmp_ln31_1 = icmp_eq  i7 %tw_1, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_71:3 %add_ln31_1 = add i7 %tw_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_71:4 %br_ln31 = br i1 %icmp_ln31_1, void %VITIS_LOOP_33_7.150.split, void %for.inc97.191

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_33_7.150.split:2 %empty_90 = add i8 %zext_ln31_1, i8 85

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_33_7.150.split:3 %p_cast54 = zext i8 %empty_90

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.150.split:4 %empty_91 = add i22 %empty_89, i22 %p_cast54

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.150.split:5 %p_cast101 = zext i22 %empty_91

]]></Node>
<StgValue><ssdm name="p_cast101"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.150.split:6 %conv1_output_ftmap_addr_1 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast101

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_1"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.150.split:7 %conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_1"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.191:0 %br_ln30 = br void %VITIS_LOOP_31_61

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.150.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.150.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.150.split:7 %conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_1"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.150.split:8 %br_ln33 = br void %VITIS_LOOP_34_81

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="372" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_81:0 %f1h_1 = phi i4 %add_ln33_2, void %for.inc55.173, i4 0, void %VITIS_LOOP_33_7.150.split

]]></Node>
<StgValue><ssdm name="f1h_1"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_81:1 %add54_167_lcssa186 = phi i32 %add54_167184, void %for.inc55.173, i32 %conv1_output_ftmap_load_1, void %VITIS_LOOP_33_7.150.split

]]></Node>
<StgValue><ssdm name="add54_167_lcssa186"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_81:2 %zext_ln40_7 = zext i4 %f1h_1

]]></Node>
<StgValue><ssdm name="zext_ln40_7"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_81:3 %add_ln40_7 = add i11 %add_ln40_1, i11 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_81:4 %zext_ln40_8 = zext i11 %add_ln40_7

]]></Node>
<StgValue><ssdm name="zext_ln40_8"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_81:5 %trunc_ln40_1 = trunc i11 %add_ln40_7

]]></Node>
<StgValue><ssdm name="trunc_ln40_1"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_81:6 %p_shl7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_81:7 %add_ln40_8 = add i13 %p_shl7, i13 %zext_ln40_8

]]></Node>
<StgValue><ssdm name="add_ln40_8"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_81:8 %icmp_ln33_2 = icmp_eq  i4 %f1h_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_2"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_81:9 %add_ln33_2 = add i4 %f1h_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_81:10 %br_ln33 = br i1 %icmp_ln33_2, void %VITIS_LOOP_34_8.155.split, void %for.end57.182

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.155.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.155.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.155.split:2 %tmp23 = add i4 %f1h_1, i4 12

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.155.split:3 %tmp23_cast = sext i4 %tmp23

]]></Node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.155.split:4 %empty_92 = add i8 %tmp23_cast, i8 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_8.155.split:5 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_92, i32 7

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.155.split:6 %yPixelClamped_2 = select i1 %tmp_30, i8 0, i8 %empty_92

]]></Node>
<StgValue><ssdm name="yPixelClamped_2"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.155.split:7 %sext_ln40_4 = sext i8 %yPixelClamped_2

]]></Node>
<StgValue><ssdm name="sext_ln40_4"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.155.split:8 %tmp_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.155.split:9 %sub_ln40_1 = sub i16 %tmp_31, i16 %sext_ln40_4

]]></Node>
<StgValue><ssdm name="sub_ln40_1"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.155.split:10 %br_ln34 = br void %for.inc.170

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.182:0 %add68_s = fadd i32 %add54_167_lcssa186, i32 %empty_86

]]></Node>
<StgValue><ssdm name="add68_s"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.170:0 %f1w_1 = phi i4 %add_ln34_1, void %for.inc.170.split, i4 0, void %VITIS_LOOP_34_8.155.split

]]></Node>
<StgValue><ssdm name="f1w_1"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.170:1 %add54_167184 = phi i32 %add54_s, void %for.inc.170.split, i32 %add54_167_lcssa186, void %VITIS_LOOP_34_8.155.split

]]></Node>
<StgValue><ssdm name="add54_167184"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="4">
<![CDATA[
for.inc.170:2 %zext_ln40_15 = zext i4 %f1w_1

]]></Node>
<StgValue><ssdm name="zext_ln40_15"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.170:3 %add_ln40_14 = add i13 %add_ln40_8, i13 %zext_ln40_15

]]></Node>
<StgValue><ssdm name="add_ln40_14"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="13">
<![CDATA[
for.inc.170:4 %zext_ln40_16 = zext i13 %add_ln40_14

]]></Node>
<StgValue><ssdm name="zext_ln40_16"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.170:5 %conv1_weights_addr_1 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_16

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_1"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="4">
<![CDATA[
for.inc.170:6 %zext_ln34_2 = zext i4 %f1w_1

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.170:7 %icmp_ln34_1 = icmp_eq  i4 %f1w_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.170:8 %add_ln34_1 = add i4 %f1w_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.170:9 %br_ln34 = br i1 %icmp_ln34_1, void %for.inc.170.split, void %for.inc55.173

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.170.split:2 %add_ln38_2 = add i7 %zext_ln34_2, i7 81

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="7">
<![CDATA[
for.inc.170.split:3 %zext_ln38 = zext i7 %add_ln38_2

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.170.split:4 %add_ln38_3 = add i8 %zext_ln38, i8 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="add_ln38_3"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="8">
<![CDATA[
for.inc.170.split:5 %zext_ln40_17 = zext i8 %add_ln38_3

]]></Node>
<StgValue><ssdm name="zext_ln40_17"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.170.split:6 %add_ln40_15 = add i16 %sub_ln40_1, i16 %zext_ln40_17

]]></Node>
<StgValue><ssdm name="add_ln40_15"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="16">
<![CDATA[
for.inc.170.split:7 %zext_ln40_18 = zext i16 %add_ln40_15

]]></Node>
<StgValue><ssdm name="zext_ln40_18"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.170.split:8 %input_ftmap_addr_1 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_18

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_1"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="13">
<![CDATA[
for.inc.170.split:9 %conv1_weights_load_1 = load i13 %conv1_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weights_load_1"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="16">
<![CDATA[
for.inc.170.split:11 %input_ftmap_load_1 = load i16 %input_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="input_ftmap_load_1"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.173:0 %br_ln33 = br void %VITIS_LOOP_34_81

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="415" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="13">
<![CDATA[
for.inc.170.split:9 %conv1_weights_load_1 = load i13 %conv1_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weights_load_1"/></StgValue>
</operation>

<operation id="416" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="16">
<![CDATA[
for.inc.170.split:11 %input_ftmap_load_1 = load i16 %input_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="input_ftmap_load_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="417" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
for.inc.170.split:10 %bitcast_ln40_2 = bitcast i32 %conv1_weights_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln40_2"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
for.inc.170.split:12 %bitcast_ln40_3 = bitcast i32 %input_ftmap_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln40_3"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:13 %mul_s = fmul i32 %bitcast_ln40_2, i32 %bitcast_ln40_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="420" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:13 %mul_s = fmul i32 %bitcast_ln40_2, i32 %bitcast_ln40_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="421" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:13 %mul_s = fmul i32 %bitcast_ln40_2, i32 %bitcast_ln40_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="422" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:14 %add54_s = fadd i32 %add54_167184, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add54_s"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="423" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:14 %add54_s = fadd i32 %add54_167184, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add54_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="424" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:14 %add54_s = fadd i32 %add54_167184, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add54_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="425" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.170.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.170.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:14 %add54_s = fadd i32 %add54_167184, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add54_s"/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
for.inc.170.split:15 %br_ln34 = br void %for.inc.170

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="429" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.182:0 %add68_s = fadd i32 %add54_167_lcssa186, i32 %empty_86

]]></Node>
<StgValue><ssdm name="add68_s"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="430" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.182:0 %add68_s = fadd i32 %add54_167_lcssa186, i32 %empty_86

]]></Node>
<StgValue><ssdm name="add68_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="431" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.182:0 %add68_s = fadd i32 %add54_167_lcssa186, i32 %empty_86

]]></Node>
<StgValue><ssdm name="add68_s"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="432" st_id="40" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.182:7 %tmp_6 = fcmp_olt  i32 %add68_s, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="433" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
for.end57.182:1 %bitcast_ln46_1 = bitcast i32 %add68_s

]]></Node>
<StgValue><ssdm name="bitcast_ln46_1"/></StgValue>
</operation>

<operation id="434" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.182:2 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="435" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="32">
<![CDATA[
for.end57.182:3 %trunc_ln46_1 = trunc i32 %bitcast_ln46_1

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="436" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.182:4 %icmp_ln46_2 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_2"/></StgValue>
</operation>

<operation id="437" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.182:5 %icmp_ln46_3 = icmp_eq  i23 %trunc_ln46_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_3"/></StgValue>
</operation>

<operation id="438" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.182:6 %or_ln46_1 = or i1 %icmp_ln46_3, i1 %icmp_ln46_2

]]></Node>
<StgValue><ssdm name="or_ln46_1"/></StgValue>
</operation>

<operation id="439" st_id="41" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.182:7 %tmp_6 = fcmp_olt  i32 %add68_s, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="440" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.182:8 %and_ln46_1 = and i1 %or_ln46_1, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln46_1"/></StgValue>
</operation>

<operation id="441" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.182:9 %select_ln46_1 = select i1 %and_ln46_1, i32 0, i32 %add68_s

]]></Node>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</operation>

<operation id="442" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.182:10 %store_ln45 = store i32 %select_ln46_1, i22 %conv1_output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="443" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
for.end57.182:11 %br_ln31 = br void %VITIS_LOOP_33_71

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="444" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_52:0 %n1_11 = load i7 %n1_2

]]></Node>
<StgValue><ssdm name="n1_11"/></StgValue>
</operation>

<operation id="445" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_52:1 %zext_ln27_2 = zext i7 %n1_11

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="446" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_52:2 %n1_2_cast48 = zext i7 %n1_11

]]></Node>
<StgValue><ssdm name="n1_2_cast48"/></StgValue>
</operation>

<operation id="447" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_52:3 %n1_2_cast = zext i7 %n1_11

]]></Node>
<StgValue><ssdm name="n1_2_cast"/></StgValue>
</operation>

<operation id="448" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_52:4 %tmp_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_11, i8 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="449" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_52:5 %tmp_26_cast = zext i15 %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="450" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_52:6 %empty_93 = sub i16 %tmp_26_cast, i16 %n1_2_cast

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="451" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_30_52:7 %sext_ln40_2 = sext i16 %empty_93

]]></Node>
<StgValue><ssdm name="sext_ln40_2"/></StgValue>
</operation>

<operation id="452" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_52:8 %tmp_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_11, i3 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="453" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_52:9 %zext_ln40_2 = zext i10 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="454" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_52:10 %add_ln40_2 = add i11 %zext_ln40_2, i11 %n1_2_cast48

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="455" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_52:11 %icmp_ln27_2 = icmp_eq  i7 %n1_11, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_2"/></StgValue>
</operation>

<operation id="456" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_52:12 %add_ln27_2 = add i7 %n1_11, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="457" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_52:13 %br_ln27 = br i1 %icmp_ln27_2, void %VITIS_LOOP_30_5.2106.split, void %VITIS_LOOP_30_5.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="458" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2106.split:2 %conv1_biases_addr_2 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_2"/></StgValue>
</operation>

<operation id="459" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2106.split:3 %conv1_biases_load_2 = load i6 %conv1_biases_addr_2

]]></Node>
<StgValue><ssdm name="conv1_biases_load_2"/></StgValue>
</operation>

<operation id="460" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.1.preheader:0 %n1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_3"/></StgValue>
</operation>

<operation id="461" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.preheader:1 %store_ln27 = store i7 0, i7 %n1_3

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="462" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_5.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="463" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2106.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="464" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2106.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="465" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2106.split:3 %conv1_biases_load_2 = load i6 %conv1_biases_addr_2

]]></Node>
<StgValue><ssdm name="conv1_biases_load_2"/></StgValue>
</operation>

<operation id="466" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2106.split:4 %empty_94 = bitcast i32 %conv1_biases_load_2

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="467" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2106.split:5 %br_ln30 = br void %VITIS_LOOP_31_62

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="468" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_62:0 %th_2 = phi i7 %add_ln30_3, void %for.inc97.2158, i7 0, void %VITIS_LOOP_30_5.2106.split

]]></Node>
<StgValue><ssdm name="th_2"/></StgValue>
</operation>

<operation id="469" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="17" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_62:1 %th_2_cast = zext i7 %th_2

]]></Node>
<StgValue><ssdm name="th_2_cast"/></StgValue>
</operation>

<operation id="470" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_31_62:2 %empty_95 = add i17 %sext_ln40_2, i17 %th_2_cast

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="471" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_31_62:3 %p_cast53 = sext i17 %empty_95

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="472" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_31_62:4 %empty_96 = trunc i17 %empty_95

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="473" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_62:5 %p_shl5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_96, i8 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="474" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_62:6 %empty_97 = sub i22 %p_shl5, i22 %p_cast53

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="475" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_62:7 %zext_ln30_2 = zext i7 %th_2

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="476" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_62:8 %icmp_ln30_2 = icmp_eq  i7 %th_2, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_2"/></StgValue>
</operation>

<operation id="477" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_62:9 %add_ln30_3 = add i7 %th_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="478" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_62:10 %br_ln30 = br i1 %icmp_ln30_2, void %VITIS_LOOP_31_6.2113.split, void %for.inc100.2161

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="479" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.2113.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="480" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2113.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="481" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2113.split:2 %br_ln31 = br void %VITIS_LOOP_33_72

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="482" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.2161:0 %store_ln27 = store i7 %add_ln27_2, i7 %n1_2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="483" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.2161:1 %br_ln27 = br void %VITIS_LOOP_30_52

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="484" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_72:0 %tw_2 = phi i7 %add_ln31_2, void %for.end57.2149, i7 0, void %VITIS_LOOP_31_6.2113.split

]]></Node>
<StgValue><ssdm name="tw_2"/></StgValue>
</operation>

<operation id="485" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_72:1 %zext_ln31_2 = zext i7 %tw_2

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="486" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_72:2 %zext_ln31_3 = zext i7 %tw_2

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="487" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_72:3 %icmp_ln31_2 = icmp_eq  i7 %tw_2, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_2"/></StgValue>
</operation>

<operation id="488" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_72:4 %add_ln31_2 = add i7 %tw_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_2"/></StgValue>
</operation>

<operation id="489" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_72:5 %br_ln31 = br i1 %icmp_ln31_2, void %VITIS_LOOP_33_7.2117.split, void %for.inc97.2158

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="490" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_33_7.2117.split:2 %empty_98 = add i8 %zext_ln31_3, i8 170

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="491" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_33_7.2117.split:3 %p_cast59 = zext i8 %empty_98

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="492" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2117.split:4 %empty_99 = add i22 %empty_97, i22 %p_cast59

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="493" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2117.split:5 %p_cast106 = zext i22 %empty_99

]]></Node>
<StgValue><ssdm name="p_cast106"/></StgValue>
</operation>

<operation id="494" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2117.split:6 %conv1_output_ftmap_addr_2 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast106

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_2"/></StgValue>
</operation>

<operation id="495" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2117.split:7 %conv1_output_ftmap_load_2 = load i22 %conv1_output_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_2"/></StgValue>
</operation>

<operation id="496" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.2158:0 %br_ln30 = br void %VITIS_LOOP_31_62

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="497" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2117.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="498" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2117.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="499" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2117.split:7 %conv1_output_ftmap_load_2 = load i22 %conv1_output_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_2"/></StgValue>
</operation>

<operation id="500" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2117.split:8 %br_ln33 = br void %VITIS_LOOP_34_82

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="501" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_82:0 %f1h_2 = phi i4 %add_ln33_3, void %for.inc55.2140, i4 0, void %VITIS_LOOP_33_7.2117.split

]]></Node>
<StgValue><ssdm name="f1h_2"/></StgValue>
</operation>

<operation id="502" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_82:1 %add54_2134_lcssa183 = phi i32 %add54_2134181, void %for.inc55.2140, i32 %conv1_output_ftmap_load_2, void %VITIS_LOOP_33_7.2117.split

]]></Node>
<StgValue><ssdm name="add54_2134_lcssa183"/></StgValue>
</operation>

<operation id="503" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_82:2 %zext_ln40_13 = zext i4 %f1h_2

]]></Node>
<StgValue><ssdm name="zext_ln40_13"/></StgValue>
</operation>

<operation id="504" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_82:3 %add_ln40_12 = add i11 %add_ln40_2, i11 %zext_ln40_13

]]></Node>
<StgValue><ssdm name="add_ln40_12"/></StgValue>
</operation>

<operation id="505" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_82:4 %zext_ln40_14 = zext i11 %add_ln40_12

]]></Node>
<StgValue><ssdm name="zext_ln40_14"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_82:5 %trunc_ln40_2 = trunc i11 %add_ln40_12

]]></Node>
<StgValue><ssdm name="trunc_ln40_2"/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_82:6 %p_shl1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_2, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="508" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_82:7 %add_ln40_13 = add i13 %p_shl1, i13 %zext_ln40_14

]]></Node>
<StgValue><ssdm name="add_ln40_13"/></StgValue>
</operation>

<operation id="509" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_82:8 %icmp_ln33_3 = icmp_eq  i4 %f1h_2, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_3"/></StgValue>
</operation>

<operation id="510" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_82:9 %add_ln33_3 = add i4 %f1h_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="511" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_82:10 %br_ln33 = br i1 %icmp_ln33_3, void %VITIS_LOOP_34_8.2122.split, void %for.end57.2149

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="512" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.2122.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="513" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2122.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="514" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2122.split:2 %tmp26 = add i4 %f1h_2, i4 12

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="515" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2122.split:3 %tmp26_cast = sext i4 %tmp26

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="516" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2122.split:4 %empty_100 = add i8 %tmp26_cast, i8 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="517" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_8.2122.split:5 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_100, i32 7

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="518" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2122.split:6 %yPixelClamped_3 = select i1 %tmp_35, i8 0, i8 %empty_100

]]></Node>
<StgValue><ssdm name="yPixelClamped_3"/></StgValue>
</operation>

<operation id="519" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2122.split:7 %sext_ln40_6 = sext i8 %yPixelClamped_3

]]></Node>
<StgValue><ssdm name="sext_ln40_6"/></StgValue>
</operation>

<operation id="520" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2122.split:8 %tmp_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_3, i8 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="521" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.2122.split:9 %sub_ln40_2 = sub i16 %tmp_36, i16 %sext_ln40_6

]]></Node>
<StgValue><ssdm name="sub_ln40_2"/></StgValue>
</operation>

<operation id="522" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2122.split:10 %br_ln34 = br void %for.inc.2137

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="523" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2149:0 %add68_3 = fadd i32 %add54_2134_lcssa183, i32 %empty_94

]]></Node>
<StgValue><ssdm name="add68_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="524" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.2137:0 %f1w_2 = phi i4 %add_ln34_2, void %for.inc.2137.split, i4 0, void %VITIS_LOOP_34_8.2122.split

]]></Node>
<StgValue><ssdm name="f1w_2"/></StgValue>
</operation>

<operation id="525" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.2137:1 %add54_2134181 = phi i32 %add54_3, void %for.inc.2137.split, i32 %add54_2134_lcssa183, void %VITIS_LOOP_34_8.2122.split

]]></Node>
<StgValue><ssdm name="add54_2134181"/></StgValue>
</operation>

<operation id="526" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="4">
<![CDATA[
for.inc.2137:2 %zext_ln40_22 = zext i4 %f1w_2

]]></Node>
<StgValue><ssdm name="zext_ln40_22"/></StgValue>
</operation>

<operation id="527" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2137:3 %add_ln40_19 = add i13 %add_ln40_13, i13 %zext_ln40_22

]]></Node>
<StgValue><ssdm name="add_ln40_19"/></StgValue>
</operation>

<operation id="528" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="13">
<![CDATA[
for.inc.2137:4 %zext_ln40_23 = zext i13 %add_ln40_19

]]></Node>
<StgValue><ssdm name="zext_ln40_23"/></StgValue>
</operation>

<operation id="529" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2137:5 %conv1_weights_addr_2 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_23

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_2"/></StgValue>
</operation>

<operation id="530" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="4">
<![CDATA[
for.inc.2137:6 %zext_ln34_4 = zext i4 %f1w_2

]]></Node>
<StgValue><ssdm name="zext_ln34_4"/></StgValue>
</operation>

<operation id="531" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2137:7 %icmp_ln34_2 = icmp_eq  i4 %f1w_2, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_2"/></StgValue>
</operation>

<operation id="532" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2137:8 %add_ln34_2 = add i4 %f1w_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="533" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2137:9 %br_ln34 = br i1 %icmp_ln34_2, void %for.inc.2137.split, void %for.inc55.2140

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="534" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2137.split:2 %add_ln38_4 = add i8 %zext_ln34_4, i8 166

]]></Node>
<StgValue><ssdm name="add_ln38_4"/></StgValue>
</operation>

<operation id="535" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="8">
<![CDATA[
for.inc.2137.split:3 %zext_ln38_1 = zext i8 %add_ln38_4

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="536" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2137.split:4 %add_ln38_5 = add i9 %zext_ln38_1, i9 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="add_ln38_5"/></StgValue>
</operation>

<operation id="537" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2137.split:5 %icmp_ln84 = icmp_ugt  i9 %add_ln38_5, i9 254

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="538" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc.2137.split:6 %xPixelClamped_2 = select i1 %icmp_ln84, i9 254, i9 %add_ln38_5

]]></Node>
<StgValue><ssdm name="xPixelClamped_2"/></StgValue>
</operation>

<operation id="539" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2137.split:7 %conv1_weights_load_2 = load i13 %conv1_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weights_load_2"/></StgValue>
</operation>

<operation id="540" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="9">
<![CDATA[
for.inc.2137.split:9 %zext_ln40_25 = zext i9 %xPixelClamped_2

]]></Node>
<StgValue><ssdm name="zext_ln40_25"/></StgValue>
</operation>

<operation id="541" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.2137.split:10 %add_ln40_20 = add i16 %sub_ln40_2, i16 %zext_ln40_25

]]></Node>
<StgValue><ssdm name="add_ln40_20"/></StgValue>
</operation>

<operation id="542" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="16">
<![CDATA[
for.inc.2137.split:11 %zext_ln40_26 = zext i16 %add_ln40_20

]]></Node>
<StgValue><ssdm name="zext_ln40_26"/></StgValue>
</operation>

<operation id="543" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2137.split:12 %input_ftmap_addr_2 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_26

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_2"/></StgValue>
</operation>

<operation id="544" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2137.split:13 %input_ftmap_load_2 = load i16 %input_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="input_ftmap_load_2"/></StgValue>
</operation>

<operation id="545" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.2140:0 %br_ln33 = br void %VITIS_LOOP_34_82

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="546" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2137.split:7 %conv1_weights_load_2 = load i13 %conv1_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weights_load_2"/></StgValue>
</operation>

<operation id="547" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2137.split:13 %input_ftmap_load_2 = load i16 %input_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="input_ftmap_load_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="548" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2137.split:8 %bitcast_ln40_4 = bitcast i32 %conv1_weights_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln40_4"/></StgValue>
</operation>

<operation id="549" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2137.split:14 %bitcast_ln40_5 = bitcast i32 %input_ftmap_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln40_5"/></StgValue>
</operation>

<operation id="550" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:15 %mul_3 = fmul i32 %bitcast_ln40_4, i32 %bitcast_ln40_5

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="551" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:15 %mul_3 = fmul i32 %bitcast_ln40_4, i32 %bitcast_ln40_5

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="552" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:15 %mul_3 = fmul i32 %bitcast_ln40_4, i32 %bitcast_ln40_5

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="553" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:16 %add54_3 = fadd i32 %add54_2134181, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add54_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="554" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:16 %add54_3 = fadd i32 %add54_2134181, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add54_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="555" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:16 %add54_3 = fadd i32 %add54_2134181, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add54_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="556" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2137.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="557" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2137.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="558" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:16 %add54_3 = fadd i32 %add54_2134181, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add54_3"/></StgValue>
</operation>

<operation id="559" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
for.inc.2137.split:17 %br_ln34 = br void %for.inc.2137

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="560" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2149:0 %add68_3 = fadd i32 %add54_2134_lcssa183, i32 %empty_94

]]></Node>
<StgValue><ssdm name="add68_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="561" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2149:0 %add68_3 = fadd i32 %add54_2134_lcssa183, i32 %empty_94

]]></Node>
<StgValue><ssdm name="add68_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="562" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2149:0 %add68_3 = fadd i32 %add54_2134_lcssa183, i32 %empty_94

]]></Node>
<StgValue><ssdm name="add68_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="563" st_id="60" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2149:7 %tmp_8 = fcmp_olt  i32 %add68_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="564" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
for.end57.2149:1 %bitcast_ln46_2 = bitcast i32 %add68_3

]]></Node>
<StgValue><ssdm name="bitcast_ln46_2"/></StgValue>
</operation>

<operation id="565" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.2149:2 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="566" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="23" op_0_bw="32">
<![CDATA[
for.end57.2149:3 %trunc_ln46_2 = trunc i32 %bitcast_ln46_2

]]></Node>
<StgValue><ssdm name="trunc_ln46_2"/></StgValue>
</operation>

<operation id="567" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.2149:4 %icmp_ln46_4 = icmp_ne  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_4"/></StgValue>
</operation>

<operation id="568" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.2149:5 %icmp_ln46_5 = icmp_eq  i23 %trunc_ln46_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_5"/></StgValue>
</operation>

<operation id="569" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2149:6 %or_ln46_2 = or i1 %icmp_ln46_5, i1 %icmp_ln46_4

]]></Node>
<StgValue><ssdm name="or_ln46_2"/></StgValue>
</operation>

<operation id="570" st_id="61" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2149:7 %tmp_8 = fcmp_olt  i32 %add68_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="571" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2149:8 %and_ln46_2 = and i1 %or_ln46_2, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln46_2"/></StgValue>
</operation>

<operation id="572" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.2149:9 %select_ln46_2 = select i1 %and_ln46_2, i32 0, i32 %add68_3

]]></Node>
<StgValue><ssdm name="select_ln46_2"/></StgValue>
</operation>

<operation id="573" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.2149:10 %store_ln45 = store i32 %select_ln46_2, i22 %conv1_output_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="574" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
for.end57.2149:11 %br_ln31 = br void %VITIS_LOOP_33_72

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="575" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1:0 %n1_12 = load i7 %n1_3

]]></Node>
<StgValue><ssdm name="n1_12"/></StgValue>
</operation>

<operation id="576" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1:1 %zext_ln27_3 = zext i7 %n1_12

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="577" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1:2 %n1_3_cast51 = zext i7 %n1_12

]]></Node>
<StgValue><ssdm name="n1_3_cast51"/></StgValue>
</operation>

<operation id="578" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1:3 %n1_3_cast = zext i7 %n1_12

]]></Node>
<StgValue><ssdm name="n1_3_cast"/></StgValue>
</operation>

<operation id="579" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5.1:4 %tmp_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_12, i8 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="580" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5.1:5 %tmp_29_cast = zext i15 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="581" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5.1:6 %empty_33 = sub i16 %tmp_29_cast, i16 %n1_3_cast

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="582" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5.1:7 %tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_12, i3 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="583" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5.1:8 %zext_ln40_3 = zext i10 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="584" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5.1:9 %add_ln40_3 = add i11 %zext_ln40_3, i11 %n1_3_cast51

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="585" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1:10 %icmp_ln27_3 = icmp_eq  i7 %n1_12, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_3"/></StgValue>
</operation>

<operation id="586" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1:11 %add_ln27_3 = add i7 %n1_12, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>

<operation id="587" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1:12 %br_ln27 = br i1 %icmp_ln27_3, void %VITIS_LOOP_30_5.1.split, void %VITIS_LOOP_30_5.1.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="588" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.1.split:2 %conv1_biases_addr_3 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_3"/></StgValue>
</operation>

<operation id="589" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.1.split:3 %conv1_biases_load_3 = load i6 %conv1_biases_addr_3

]]></Node>
<StgValue><ssdm name="conv1_biases_load_3"/></StgValue>
</operation>

<operation id="590" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.1.1.preheader:0 %n1_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_4"/></StgValue>
</operation>

<operation id="591" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.1.preheader:1 %store_ln27 = store i7 0, i7 %n1_4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="592" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.1.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_5.1.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="593" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.1.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="594" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="595" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.1.split:3 %conv1_biases_load_3 = load i6 %conv1_biases_addr_3

]]></Node>
<StgValue><ssdm name="conv1_biases_load_3"/></StgValue>
</operation>

<operation id="596" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.1.split:4 %empty_34 = bitcast i32 %conv1_biases_load_3

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="597" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.split:5 %br_ln30 = br void %VITIS_LOOP_31_6.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="598" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1:0 %th_3 = phi i7 %add_ln30_4, void %for.inc97.1, i7 0, void %VITIS_LOOP_30_5.1.split

]]></Node>
<StgValue><ssdm name="th_3"/></StgValue>
</operation>

<operation id="599" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1:1 %zext_ln30_3 = zext i7 %th_3

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="600" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1:2 %icmp_ln30_3 = icmp_eq  i7 %th_3, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_3"/></StgValue>
</operation>

<operation id="601" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1:3 %add_ln30_4 = add i7 %th_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_4"/></StgValue>
</operation>

<operation id="602" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1:4 %br_ln30 = br i1 %icmp_ln30_3, void %VITIS_LOOP_31_6.1.split, void %for.inc100.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="603" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.1.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="604" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="605" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.split:2 %empty_35 = add i8 %zext_ln30_3, i8 85

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="606" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.split:3 %p_cast56 = zext i8 %empty_35

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>

<operation id="607" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.split:4 %empty_36 = add i16 %empty_33, i16 %p_cast56

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="608" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.split:5 %p_cast57 = zext i16 %empty_36

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="609" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.split:6 %empty_37 = trunc i16 %empty_36

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="610" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.split:7 %p_shl9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_37, i8 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="611" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6.1.split:8 %empty_38 = sub i22 %p_shl9, i22 %p_cast57

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="612" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.split:9 %br_ln31 = br void %VITIS_LOOP_33_7.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="613" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.1:0 %store_ln27 = store i7 %add_ln27_3, i7 %n1_3

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="614" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.1:1 %br_ln27 = br void %VITIS_LOOP_30_5.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="615" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1:0 %tw_3 = phi i7 %add_ln31_3, void %for.end57.1, i7 0, void %VITIS_LOOP_31_6.1.split

]]></Node>
<StgValue><ssdm name="tw_3"/></StgValue>
</operation>

<operation id="616" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="22" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1:1 %tw_3_cast = zext i7 %tw_3

]]></Node>
<StgValue><ssdm name="tw_3_cast"/></StgValue>
</operation>

<operation id="617" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1:2 %empty_39 = add i22 %empty_38, i22 %tw_3_cast

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="618" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1:3 %p_cast109 = zext i22 %empty_39

]]></Node>
<StgValue><ssdm name="p_cast109"/></StgValue>
</operation>

<operation id="619" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.1:4 %conv1_output_ftmap_addr_3 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast109

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_3"/></StgValue>
</operation>

<operation id="620" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1:5 %zext_ln31_4 = zext i7 %tw_3

]]></Node>
<StgValue><ssdm name="zext_ln31_4"/></StgValue>
</operation>

<operation id="621" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1:6 %icmp_ln31_3 = icmp_eq  i7 %tw_3, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_3"/></StgValue>
</operation>

<operation id="622" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1:7 %add_ln31_3 = add i7 %tw_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_3"/></StgValue>
</operation>

<operation id="623" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1:8 %br_ln31 = br i1 %icmp_ln31_3, void %VITIS_LOOP_33_7.1.split, void %for.inc97.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="624" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.split:2 %conv1_output_ftmap_load_3 = load i22 %conv1_output_ftmap_addr_3

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_3"/></StgValue>
</operation>

<operation id="625" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.1:0 %br_ln30 = br void %VITIS_LOOP_31_6.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="626" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.1.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="627" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="628" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.split:2 %conv1_output_ftmap_load_3 = load i22 %conv1_output_ftmap_addr_3

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_3"/></StgValue>
</operation>

<operation id="629" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.split:3 %br_ln33 = br void %VITIS_LOOP_34_8.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="630" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1:0 %f1h_3 = phi i4 %add_ln33_4, void %for.inc55.1, i4 0, void %VITIS_LOOP_33_7.1.split

]]></Node>
<StgValue><ssdm name="f1h_3"/></StgValue>
</operation>

<operation id="631" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1:1 %add54_1_lcssa180 = phi i32 %add54_1178, void %for.inc55.1, i32 %conv1_output_ftmap_load_3, void %VITIS_LOOP_33_7.1.split

]]></Node>
<StgValue><ssdm name="add54_1_lcssa180"/></StgValue>
</operation>

<operation id="632" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1:2 %zext_ln40_20 = zext i4 %f1h_3

]]></Node>
<StgValue><ssdm name="zext_ln40_20"/></StgValue>
</operation>

<operation id="633" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1:3 %add_ln40_17 = add i11 %add_ln40_3, i11 %zext_ln40_20

]]></Node>
<StgValue><ssdm name="add_ln40_17"/></StgValue>
</operation>

<operation id="634" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1:4 %zext_ln40_21 = zext i11 %add_ln40_17

]]></Node>
<StgValue><ssdm name="zext_ln40_21"/></StgValue>
</operation>

<operation id="635" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1:5 %trunc_ln40_3 = trunc i11 %add_ln40_17

]]></Node>
<StgValue><ssdm name="trunc_ln40_3"/></StgValue>
</operation>

<operation id="636" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8.1:6 %p_shl6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_3, i3 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="637" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8.1:7 %add_ln40_18 = add i13 %p_shl6, i13 %zext_ln40_21

]]></Node>
<StgValue><ssdm name="add_ln40_18"/></StgValue>
</operation>

<operation id="638" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="7" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1:8 %zext_ln33 = zext i4 %f1h_3

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="639" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1:9 %icmp_ln33_4 = icmp_eq  i4 %f1h_3, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_4"/></StgValue>
</operation>

<operation id="640" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1:10 %add_ln33_4 = add i4 %f1h_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="641" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1:11 %br_ln33 = br i1 %icmp_ln33_4, void %VITIS_LOOP_34_8.1.split, void %for.end57.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="642" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.1.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="643" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="644" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_34_8.1.split:2 %tmp4 = add i7 %zext_ln33, i7 81

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="645" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_34_8.1.split:3 %tmp4_cast = zext i7 %tmp4

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="646" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.split:4 %empty_40 = add i8 %tmp4_cast, i8 %zext_ln30_3

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="647" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.split:5 %zext_ln40_24 = zext i8 %empty_40

]]></Node>
<StgValue><ssdm name="zext_ln40_24"/></StgValue>
</operation>

<operation id="648" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.split:6 %tmp_39 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_40, i8 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="649" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.1.split:7 %sub_ln40_3 = sub i16 %tmp_39, i16 %zext_ln40_24

]]></Node>
<StgValue><ssdm name="sub_ln40_3"/></StgValue>
</operation>

<operation id="650" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.split:8 %br_ln34 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="651" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:0 %add68_1 = fadd i32 %add54_1_lcssa180, i32 %empty_34

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="652" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.1:0 %f1w_3 = phi i4 %add_ln34_3, void %for.inc.1.split, i4 0, void %VITIS_LOOP_34_8.1.split

]]></Node>
<StgValue><ssdm name="f1w_3"/></StgValue>
</operation>

<operation id="653" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.1:1 %add54_1178 = phi i32 %add54_1, void %for.inc.1.split, i32 %add54_1_lcssa180, void %VITIS_LOOP_34_8.1.split

]]></Node>
<StgValue><ssdm name="add54_1178"/></StgValue>
</operation>

<operation id="654" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="13" op_0_bw="4">
<![CDATA[
for.inc.1:2 %zext_ln40_30 = zext i4 %f1w_3

]]></Node>
<StgValue><ssdm name="zext_ln40_30"/></StgValue>
</operation>

<operation id="655" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.1:3 %add_ln40_24 = add i13 %add_ln40_18, i13 %zext_ln40_30

]]></Node>
<StgValue><ssdm name="add_ln40_24"/></StgValue>
</operation>

<operation id="656" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="13">
<![CDATA[
for.inc.1:4 %zext_ln40_31 = zext i13 %add_ln40_24

]]></Node>
<StgValue><ssdm name="zext_ln40_31"/></StgValue>
</operation>

<operation id="657" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1:5 %conv1_weights_addr_3 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_31

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_3"/></StgValue>
</operation>

<operation id="658" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1:6 %icmp_ln34_3 = icmp_eq  i4 %f1w_3, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_3"/></StgValue>
</operation>

<operation id="659" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1:7 %add_ln34_3 = add i4 %f1w_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="660" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:8 %br_ln34 = br i1 %icmp_ln34_3, void %for.inc.1.split, void %for.inc55.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="661" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.split:2 %add_ln38_6 = add i4 %f1w_3, i4 12

]]></Node>
<StgValue><ssdm name="add_ln38_6"/></StgValue>
</operation>

<operation id="662" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="4">
<![CDATA[
for.inc.1.split:3 %sext_ln38_1 = sext i4 %add_ln38_6

]]></Node>
<StgValue><ssdm name="sext_ln38_1"/></StgValue>
</operation>

<operation id="663" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.1.split:4 %add_ln38_7 = add i8 %sext_ln38_1, i8 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="add_ln38_7"/></StgValue>
</operation>

<operation id="664" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.1.split:5 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln38_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="665" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.1.split:6 %xPixelClamped_3 = select i1 %tmp_43, i8 0, i8 %add_ln38_7

]]></Node>
<StgValue><ssdm name="xPixelClamped_3"/></StgValue>
</operation>

<operation id="666" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.split:7 %conv1_weights_load_3 = load i13 %conv1_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv1_weights_load_3"/></StgValue>
</operation>

<operation id="667" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="8">
<![CDATA[
for.inc.1.split:9 %sext_ln40_7 = sext i8 %xPixelClamped_3

]]></Node>
<StgValue><ssdm name="sext_ln40_7"/></StgValue>
</operation>

<operation id="668" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.1.split:10 %add_ln40_25 = add i16 %sub_ln40_3, i16 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="add_ln40_25"/></StgValue>
</operation>

<operation id="669" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="16">
<![CDATA[
for.inc.1.split:11 %zext_ln40_33 = zext i16 %add_ln40_25

]]></Node>
<StgValue><ssdm name="zext_ln40_33"/></StgValue>
</operation>

<operation id="670" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.split:12 %input_ftmap_addr_3 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_33

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_3"/></StgValue>
</operation>

<operation id="671" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.split:13 %input_ftmap_load_3 = load i16 %input_ftmap_addr_3

]]></Node>
<StgValue><ssdm name="input_ftmap_load_3"/></StgValue>
</operation>

<operation id="672" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.1:0 %br_ln33 = br void %VITIS_LOOP_34_8.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="673" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.split:7 %conv1_weights_load_3 = load i13 %conv1_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv1_weights_load_3"/></StgValue>
</operation>

<operation id="674" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.split:13 %input_ftmap_load_3 = load i16 %input_ftmap_addr_3

]]></Node>
<StgValue><ssdm name="input_ftmap_load_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="675" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.split:8 %bitcast_ln40_6 = bitcast i32 %conv1_weights_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln40_6"/></StgValue>
</operation>

<operation id="676" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.split:14 %bitcast_ln40_7 = bitcast i32 %input_ftmap_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln40_7"/></StgValue>
</operation>

<operation id="677" st_id="70" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:15 %mul_1 = fmul i32 %bitcast_ln40_6, i32 %bitcast_ln40_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="678" st_id="71" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:15 %mul_1 = fmul i32 %bitcast_ln40_6, i32 %bitcast_ln40_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="679" st_id="72" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:15 %mul_1 = fmul i32 %bitcast_ln40_6, i32 %bitcast_ln40_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="680" st_id="73" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:16 %add54_1 = fadd i32 %add54_1178, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add54_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="681" st_id="74" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:16 %add54_1 = fadd i32 %add54_1178, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add54_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="682" st_id="75" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:16 %add54_1 = fadd i32 %add54_1178, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add54_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="683" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.1.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="684" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.1.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="685" st_id="76" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:16 %add54_1 = fadd i32 %add54_1178, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add54_1"/></StgValue>
</operation>

<operation id="686" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.split:17 %br_ln34 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="687" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:0 %add68_1 = fadd i32 %add54_1_lcssa180, i32 %empty_34

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="688" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:0 %add68_1 = fadd i32 %add54_1_lcssa180, i32 %empty_34

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="689" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:0 %add68_1 = fadd i32 %add54_1_lcssa180, i32 %empty_34

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="690" st_id="80" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:7 %tmp_s = fcmp_olt  i32 %add68_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="691" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32">
<![CDATA[
for.end57.1:1 %bitcast_ln46_3 = bitcast i32 %add68_1

]]></Node>
<StgValue><ssdm name="bitcast_ln46_3"/></StgValue>
</operation>

<operation id="692" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.1:2 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="693" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="23" op_0_bw="32">
<![CDATA[
for.end57.1:3 %trunc_ln46_3 = trunc i32 %bitcast_ln46_3

]]></Node>
<StgValue><ssdm name="trunc_ln46_3"/></StgValue>
</operation>

<operation id="694" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.1:4 %icmp_ln46_6 = icmp_ne  i8 %tmp_9, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_6"/></StgValue>
</operation>

<operation id="695" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.1:5 %icmp_ln46_7 = icmp_eq  i23 %trunc_ln46_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_7"/></StgValue>
</operation>

<operation id="696" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1:6 %or_ln46_3 = or i1 %icmp_ln46_7, i1 %icmp_ln46_6

]]></Node>
<StgValue><ssdm name="or_ln46_3"/></StgValue>
</operation>

<operation id="697" st_id="81" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:7 %tmp_s = fcmp_olt  i32 %add68_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="698" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1:8 %and_ln46_3 = and i1 %or_ln46_3, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln46_3"/></StgValue>
</operation>

<operation id="699" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.1:9 %select_ln46_3 = select i1 %and_ln46_3, i32 0, i32 %add68_1

]]></Node>
<StgValue><ssdm name="select_ln46_3"/></StgValue>
</operation>

<operation id="700" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.1:10 %store_ln45 = store i32 %select_ln46_3, i22 %conv1_output_ftmap_addr_3

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="701" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
for.end57.1:11 %br_ln31 = br void %VITIS_LOOP_33_7.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="702" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.1:0 %n1_13 = load i7 %n1_4

]]></Node>
<StgValue><ssdm name="n1_13"/></StgValue>
</operation>

<operation id="703" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.1:1 %zext_ln27_4 = zext i7 %n1_13

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="704" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.1:2 %n1_4_cast55 = zext i7 %n1_13

]]></Node>
<StgValue><ssdm name="n1_4_cast55"/></StgValue>
</operation>

<operation id="705" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.1:3 %n1_4_cast = zext i7 %n1_13

]]></Node>
<StgValue><ssdm name="n1_4_cast"/></StgValue>
</operation>

<operation id="706" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5.1.1:4 %tmp_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_13, i8 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="707" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5.1.1:5 %tmp_34_cast = zext i15 %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="708" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5.1.1:6 %empty_67 = sub i16 %tmp_34_cast, i16 %n1_4_cast

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="709" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5.1.1:7 %tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_13, i3 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="710" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5.1.1:8 %zext_ln40_6 = zext i10 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="711" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5.1.1:9 %add_ln40_6 = add i11 %zext_ln40_6, i11 %n1_4_cast55

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="712" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.1:10 %icmp_ln27_4 = icmp_eq  i7 %n1_13, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_4"/></StgValue>
</operation>

<operation id="713" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.1:11 %add_ln27_4 = add i7 %n1_13, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_4"/></StgValue>
</operation>

<operation id="714" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.1:12 %br_ln27 = br i1 %icmp_ln27_4, void %VITIS_LOOP_30_5.1.1.split, void %VITIS_LOOP_30_5.1.2.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="715" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:2 %conv1_biases_addr_4 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_4"/></StgValue>
</operation>

<operation id="716" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:3 %conv1_biases_load_4 = load i6 %conv1_biases_addr_4

]]></Node>
<StgValue><ssdm name="conv1_biases_load_4"/></StgValue>
</operation>

<operation id="717" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.1.2.preheader:0 %n1_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_5"/></StgValue>
</operation>

<operation id="718" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.2.preheader:1 %store_ln27 = store i7 0, i7 %n1_5

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="719" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.2.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_5.1.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="720" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="721" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="722" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:3 %conv1_biases_load_4 = load i6 %conv1_biases_addr_4

]]></Node>
<StgValue><ssdm name="conv1_biases_load_4"/></StgValue>
</operation>

<operation id="723" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:4 %empty_68 = bitcast i32 %conv1_biases_load_4

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="724" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:5 %br_ln30 = br void %VITIS_LOOP_31_6.1.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="725" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.1:0 %th_4 = phi i7 %add_ln30_5, void %for.inc97.1.1, i7 0, void %VITIS_LOOP_30_5.1.1.split

]]></Node>
<StgValue><ssdm name="th_4"/></StgValue>
</operation>

<operation id="726" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1.1:1 %zext_ln30_4 = zext i7 %th_4

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="727" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1.1:2 %icmp_ln30_4 = icmp_eq  i7 %th_4, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_4"/></StgValue>
</operation>

<operation id="728" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1.1:3 %add_ln30_5 = add i7 %th_4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_5"/></StgValue>
</operation>

<operation id="729" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.1:4 %br_ln30 = br i1 %icmp_ln30_4, void %VITIS_LOOP_31_6.1.1.split, void %for.inc100.1.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="730" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="731" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="732" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:2 %empty_69 = add i8 %zext_ln30_4, i8 85

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="733" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:3 %p_cast62 = zext i8 %empty_69

]]></Node>
<StgValue><ssdm name="p_cast62"/></StgValue>
</operation>

<operation id="734" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:4 %empty_70 = add i16 %empty_67, i16 %p_cast62

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="735" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:5 %p_cast65 = zext i16 %empty_70

]]></Node>
<StgValue><ssdm name="p_cast65"/></StgValue>
</operation>

<operation id="736" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:6 %empty_71 = trunc i16 %empty_70

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="737" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:7 %p_shl4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_71, i8 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="738" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:8 %empty_72 = sub i22 %p_shl4, i22 %p_cast65

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="739" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:9 %br_ln31 = br void %VITIS_LOOP_33_7.1.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="740" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.1.1:0 %store_ln27 = store i7 %add_ln27_4, i7 %n1_4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="741" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.1.1:1 %br_ln27 = br void %VITIS_LOOP_30_5.1.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="742" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.1:0 %tw_4 = phi i7 %add_ln31_4, void %for.end57.1.1, i7 0, void %VITIS_LOOP_31_6.1.1.split

]]></Node>
<StgValue><ssdm name="tw_4"/></StgValue>
</operation>

<operation id="743" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.1:1 %zext_ln31_5 = zext i7 %tw_4

]]></Node>
<StgValue><ssdm name="zext_ln31_5"/></StgValue>
</operation>

<operation id="744" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.1:2 %icmp_ln31_4 = icmp_eq  i7 %tw_4, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_4"/></StgValue>
</operation>

<operation id="745" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.1:3 %add_ln31_4 = add i7 %tw_4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_4"/></StgValue>
</operation>

<operation id="746" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.1:4 %br_ln31 = br i1 %icmp_ln31_4, void %VITIS_LOOP_33_7.1.1.split, void %for.inc97.1.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="747" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:2 %empty_73 = add i8 %zext_ln31_5, i8 85

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="748" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:3 %p_cast71 = zext i8 %empty_73

]]></Node>
<StgValue><ssdm name="p_cast71"/></StgValue>
</operation>

<operation id="749" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:4 %empty_74 = add i22 %empty_72, i22 %p_cast71

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="750" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:5 %p_cast120 = zext i22 %empty_74

]]></Node>
<StgValue><ssdm name="p_cast120"/></StgValue>
</operation>

<operation id="751" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:6 %conv1_output_ftmap_addr_4 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast120

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_4"/></StgValue>
</operation>

<operation id="752" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:7 %conv1_output_ftmap_load_4 = load i22 %conv1_output_ftmap_addr_4

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_4"/></StgValue>
</operation>

<operation id="753" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.1.1:0 %br_ln30 = br void %VITIS_LOOP_31_6.1.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="754" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="755" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="756" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:7 %conv1_output_ftmap_load_4 = load i22 %conv1_output_ftmap_addr_4

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_4"/></StgValue>
</operation>

<operation id="757" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:8 %br_ln33 = br void %VITIS_LOOP_34_8.1.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="758" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.1:0 %f1h_4 = phi i4 %add_ln33_5, void %for.inc55.1.1, i4 0, void %VITIS_LOOP_33_7.1.1.split

]]></Node>
<StgValue><ssdm name="f1h_4"/></StgValue>
</operation>

<operation id="759" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.1:1 %add54_1_1_lcssa177 = phi i32 %add54_1_1175, void %for.inc55.1.1, i32 %conv1_output_ftmap_load_4, void %VITIS_LOOP_33_7.1.1.split

]]></Node>
<StgValue><ssdm name="add54_1_1_lcssa177"/></StgValue>
</operation>

<operation id="760" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.1:2 %zext_ln40_28 = zext i4 %f1h_4

]]></Node>
<StgValue><ssdm name="zext_ln40_28"/></StgValue>
</operation>

<operation id="761" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1.1:3 %add_ln40_22 = add i11 %add_ln40_6, i11 %zext_ln40_28

]]></Node>
<StgValue><ssdm name="add_ln40_22"/></StgValue>
</operation>

<operation id="762" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1.1:4 %zext_ln40_29 = zext i11 %add_ln40_22

]]></Node>
<StgValue><ssdm name="zext_ln40_29"/></StgValue>
</operation>

<operation id="763" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1.1:5 %trunc_ln40_4 = trunc i11 %add_ln40_22

]]></Node>
<StgValue><ssdm name="trunc_ln40_4"/></StgValue>
</operation>

<operation id="764" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8.1.1:6 %p_shl10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_4, i3 0

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="765" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8.1.1:7 %add_ln40_23 = add i13 %p_shl10, i13 %zext_ln40_29

]]></Node>
<StgValue><ssdm name="add_ln40_23"/></StgValue>
</operation>

<operation id="766" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="7" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.1:8 %zext_ln33_1 = zext i4 %f1h_4

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="767" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.1:9 %icmp_ln33_5 = icmp_eq  i4 %f1h_4, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_5"/></StgValue>
</operation>

<operation id="768" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.1:10 %add_ln33_5 = add i4 %f1h_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_5"/></StgValue>
</operation>

<operation id="769" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.1:11 %br_ln33 = br i1 %icmp_ln33_5, void %VITIS_LOOP_34_8.1.1.split, void %for.end57.1.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="770" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="771" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="772" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:2 %tmp18 = add i7 %zext_ln33_1, i7 81

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="773" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:3 %tmp18_cast = zext i7 %tmp18

]]></Node>
<StgValue><ssdm name="tmp18_cast"/></StgValue>
</operation>

<operation id="774" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:4 %empty_75 = add i8 %tmp18_cast, i8 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="775" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:5 %zext_ln40_32 = zext i8 %empty_75

]]></Node>
<StgValue><ssdm name="zext_ln40_32"/></StgValue>
</operation>

<operation id="776" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:6 %tmp_42 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_75, i8 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="777" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:7 %sub_ln40_4 = sub i16 %tmp_42, i16 %zext_ln40_32

]]></Node>
<StgValue><ssdm name="sub_ln40_4"/></StgValue>
</operation>

<operation id="778" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:8 %br_ln34 = br void %for.inc.1.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="779" st_id="87" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.1:0 %add68_1_1 = fadd i32 %add54_1_1_lcssa177, i32 %empty_68

]]></Node>
<StgValue><ssdm name="add68_1_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="780" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.1.1:0 %f1w_4 = phi i4 %add_ln34_4, void %for.inc.1.1.split, i4 0, void %VITIS_LOOP_34_8.1.1.split

]]></Node>
<StgValue><ssdm name="f1w_4"/></StgValue>
</operation>

<operation id="781" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.1.1:1 %add54_1_1175 = phi i32 %add54_1_1, void %for.inc.1.1.split, i32 %add54_1_1_lcssa177, void %VITIS_LOOP_34_8.1.1.split

]]></Node>
<StgValue><ssdm name="add54_1_1175"/></StgValue>
</operation>

<operation id="782" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="13" op_0_bw="4">
<![CDATA[
for.inc.1.1:2 %zext_ln40_37 = zext i4 %f1w_4

]]></Node>
<StgValue><ssdm name="zext_ln40_37"/></StgValue>
</operation>

<operation id="783" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.1.1:3 %add_ln40_29 = add i13 %add_ln40_23, i13 %zext_ln40_37

]]></Node>
<StgValue><ssdm name="add_ln40_29"/></StgValue>
</operation>

<operation id="784" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="13">
<![CDATA[
for.inc.1.1:4 %zext_ln40_38 = zext i13 %add_ln40_29

]]></Node>
<StgValue><ssdm name="zext_ln40_38"/></StgValue>
</operation>

<operation id="785" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.1:5 %conv1_weights_addr_4 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_38

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_4"/></StgValue>
</operation>

<operation id="786" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="4">
<![CDATA[
for.inc.1.1:6 %zext_ln34_9 = zext i4 %f1w_4

]]></Node>
<StgValue><ssdm name="zext_ln34_9"/></StgValue>
</operation>

<operation id="787" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.1:7 %icmp_ln34_4 = icmp_eq  i4 %f1w_4, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_4"/></StgValue>
</operation>

<operation id="788" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.1:8 %add_ln34_4 = add i4 %f1w_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="789" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1.1:9 %br_ln34 = br i1 %icmp_ln34_4, void %for.inc.1.1.split, void %for.inc55.1.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="790" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.1.1.split:2 %add_ln38_8 = add i7 %zext_ln34_9, i7 81

]]></Node>
<StgValue><ssdm name="add_ln38_8"/></StgValue>
</operation>

<operation id="791" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="7">
<![CDATA[
for.inc.1.1.split:3 %zext_ln38_2 = zext i7 %add_ln38_8

]]></Node>
<StgValue><ssdm name="zext_ln38_2"/></StgValue>
</operation>

<operation id="792" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.1.1.split:4 %add_ln38_9 = add i8 %zext_ln38_2, i8 %zext_ln31_5

]]></Node>
<StgValue><ssdm name="add_ln38_9"/></StgValue>
</operation>

<operation id="793" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="8">
<![CDATA[
for.inc.1.1.split:5 %zext_ln40_40 = zext i8 %add_ln38_9

]]></Node>
<StgValue><ssdm name="zext_ln40_40"/></StgValue>
</operation>

<operation id="794" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.1.1.split:6 %add_ln40_30 = add i16 %sub_ln40_4, i16 %zext_ln40_40

]]></Node>
<StgValue><ssdm name="add_ln40_30"/></StgValue>
</operation>

<operation id="795" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="16">
<![CDATA[
for.inc.1.1.split:7 %zext_ln40_41 = zext i16 %add_ln40_30

]]></Node>
<StgValue><ssdm name="zext_ln40_41"/></StgValue>
</operation>

<operation id="796" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.1.split:8 %input_ftmap_addr_4 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_41

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_4"/></StgValue>
</operation>

<operation id="797" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.1.split:9 %conv1_weights_load_4 = load i13 %conv1_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv1_weights_load_4"/></StgValue>
</operation>

<operation id="798" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.1.split:11 %input_ftmap_load_4 = load i16 %input_ftmap_addr_4

]]></Node>
<StgValue><ssdm name="input_ftmap_load_4"/></StgValue>
</operation>

<operation id="799" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.1.1:0 %br_ln33 = br void %VITIS_LOOP_34_8.1.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="800" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.1.split:9 %conv1_weights_load_4 = load i13 %conv1_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv1_weights_load_4"/></StgValue>
</operation>

<operation id="801" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.1.split:11 %input_ftmap_load_4 = load i16 %input_ftmap_addr_4

]]></Node>
<StgValue><ssdm name="input_ftmap_load_4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="802" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.1.split:10 %bitcast_ln40_8 = bitcast i32 %conv1_weights_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln40_8"/></StgValue>
</operation>

<operation id="803" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.1.split:12 %bitcast_ln40_9 = bitcast i32 %input_ftmap_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln40_9"/></StgValue>
</operation>

<operation id="804" st_id="90" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:13 %mul_1_1 = fmul i32 %bitcast_ln40_8, i32 %bitcast_ln40_9

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="805" st_id="91" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:13 %mul_1_1 = fmul i32 %bitcast_ln40_8, i32 %bitcast_ln40_9

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="806" st_id="92" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:13 %mul_1_1 = fmul i32 %bitcast_ln40_8, i32 %bitcast_ln40_9

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="807" st_id="93" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:14 %add54_1_1 = fadd i32 %add54_1_1175, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add54_1_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="808" st_id="94" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:14 %add54_1_1 = fadd i32 %add54_1_1175, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add54_1_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="809" st_id="95" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:14 %add54_1_1 = fadd i32 %add54_1_1175, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add54_1_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="810" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.1.1.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="811" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.1.1.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="812" st_id="96" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:14 %add54_1_1 = fadd i32 %add54_1_1175, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add54_1_1"/></StgValue>
</operation>

<operation id="813" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.1.split:15 %br_ln34 = br void %for.inc.1.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="814" st_id="97" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.1:0 %add68_1_1 = fadd i32 %add54_1_1_lcssa177, i32 %empty_68

]]></Node>
<StgValue><ssdm name="add68_1_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="815" st_id="98" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.1:0 %add68_1_1 = fadd i32 %add54_1_1_lcssa177, i32 %empty_68

]]></Node>
<StgValue><ssdm name="add68_1_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="816" st_id="99" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.1:0 %add68_1_1 = fadd i32 %add54_1_1_lcssa177, i32 %empty_68

]]></Node>
<StgValue><ssdm name="add68_1_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="817" st_id="100" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.1:7 %tmp_2 = fcmp_olt  i32 %add68_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="818" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32">
<![CDATA[
for.end57.1.1:1 %bitcast_ln46_4 = bitcast i32 %add68_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln46_4"/></StgValue>
</operation>

<operation id="819" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.1.1:2 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="820" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="23" op_0_bw="32">
<![CDATA[
for.end57.1.1:3 %trunc_ln46_4 = trunc i32 %bitcast_ln46_4

]]></Node>
<StgValue><ssdm name="trunc_ln46_4"/></StgValue>
</operation>

<operation id="821" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.1.1:4 %icmp_ln46_8 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_8"/></StgValue>
</operation>

<operation id="822" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.1.1:5 %icmp_ln46_9 = icmp_eq  i23 %trunc_ln46_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_9"/></StgValue>
</operation>

<operation id="823" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1.1:6 %or_ln46_4 = or i1 %icmp_ln46_9, i1 %icmp_ln46_8

]]></Node>
<StgValue><ssdm name="or_ln46_4"/></StgValue>
</operation>

<operation id="824" st_id="101" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.1:7 %tmp_2 = fcmp_olt  i32 %add68_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="825" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1.1:8 %and_ln46_4 = and i1 %or_ln46_4, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln46_4"/></StgValue>
</operation>

<operation id="826" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.1.1:9 %select_ln46_4 = select i1 %and_ln46_4, i32 0, i32 %add68_1_1

]]></Node>
<StgValue><ssdm name="select_ln46_4"/></StgValue>
</operation>

<operation id="827" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.1.1:10 %store_ln45 = store i32 %select_ln46_4, i22 %conv1_output_ftmap_addr_4

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="828" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
for.end57.1.1:11 %br_ln31 = br void %VITIS_LOOP_33_7.1.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="829" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.2:0 %n1_14 = load i7 %n1_5

]]></Node>
<StgValue><ssdm name="n1_14"/></StgValue>
</operation>

<operation id="830" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.2:1 %zext_ln27_5 = zext i7 %n1_14

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="831" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.2:2 %n1_5_cast60 = zext i7 %n1_14

]]></Node>
<StgValue><ssdm name="n1_5_cast60"/></StgValue>
</operation>

<operation id="832" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.2:3 %n1_5_cast = zext i7 %n1_14

]]></Node>
<StgValue><ssdm name="n1_5_cast"/></StgValue>
</operation>

<operation id="833" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5.1.2:4 %tmp_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_14, i8 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="834" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5.1.2:5 %tmp_39_cast = zext i15 %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="835" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5.1.2:6 %empty_76 = sub i16 %tmp_39_cast, i16 %n1_5_cast

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="836" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5.1.2:7 %tmp_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_14, i3 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="837" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5.1.2:8 %zext_ln40_12 = zext i10 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln40_12"/></StgValue>
</operation>

<operation id="838" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5.1.2:9 %add_ln40_11 = add i11 %zext_ln40_12, i11 %n1_5_cast60

]]></Node>
<StgValue><ssdm name="add_ln40_11"/></StgValue>
</operation>

<operation id="839" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.2:10 %icmp_ln27_5 = icmp_eq  i7 %n1_14, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_5"/></StgValue>
</operation>

<operation id="840" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.2:11 %add_ln27_5 = add i7 %n1_14, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_5"/></StgValue>
</operation>

<operation id="841" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.2:12 %br_ln27 = br i1 %icmp_ln27_5, void %VITIS_LOOP_30_5.1.2.split, void %VITIS_LOOP_30_5.2.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="842" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:2 %conv1_biases_addr_5 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_5"/></StgValue>
</operation>

<operation id="843" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:3 %conv1_biases_load_5 = load i6 %conv1_biases_addr_5

]]></Node>
<StgValue><ssdm name="conv1_biases_load_5"/></StgValue>
</operation>

<operation id="844" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2.preheader:0 %n1_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_6"/></StgValue>
</operation>

<operation id="845" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.preheader:1 %store_ln27 = store i7 0, i7 %n1_6

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="846" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_5.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="847" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="848" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="849" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:3 %conv1_biases_load_5 = load i6 %conv1_biases_addr_5

]]></Node>
<StgValue><ssdm name="conv1_biases_load_5"/></StgValue>
</operation>

<operation id="850" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:4 %empty_77 = bitcast i32 %conv1_biases_load_5

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="851" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:5 %br_ln30 = br void %VITIS_LOOP_31_6.1.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="852" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.2:0 %th_5 = phi i7 %add_ln30_6, void %for.inc97.1.2, i7 0, void %VITIS_LOOP_30_5.1.2.split

]]></Node>
<StgValue><ssdm name="th_5"/></StgValue>
</operation>

<operation id="853" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1.2:1 %zext_ln30_5 = zext i7 %th_5

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="854" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1.2:2 %icmp_ln30_5 = icmp_eq  i7 %th_5, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_5"/></StgValue>
</operation>

<operation id="855" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1.2:3 %add_ln30_6 = add i7 %th_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_6"/></StgValue>
</operation>

<operation id="856" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.2:4 %br_ln30 = br i1 %icmp_ln30_5, void %VITIS_LOOP_31_6.1.2.split, void %for.inc100.1.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="857" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="858" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="859" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:2 %empty_78 = add i8 %zext_ln30_5, i8 85

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="860" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:3 %p_cast68 = zext i8 %empty_78

]]></Node>
<StgValue><ssdm name="p_cast68"/></StgValue>
</operation>

<operation id="861" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:4 %empty_79 = add i16 %empty_76, i16 %p_cast68

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="862" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:5 %p_cast70 = zext i16 %empty_79

]]></Node>
<StgValue><ssdm name="p_cast70"/></StgValue>
</operation>

<operation id="863" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:6 %empty_80 = trunc i16 %empty_79

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="864" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:7 %p_shl8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_80, i8 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="865" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:8 %empty_81 = sub i22 %p_shl8, i22 %p_cast70

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="866" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:9 %br_ln31 = br void %VITIS_LOOP_33_7.1.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="867" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.1.2:0 %store_ln27 = store i7 %add_ln27_5, i7 %n1_5

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="868" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.1.2:1 %br_ln27 = br void %VITIS_LOOP_30_5.1.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="869" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.2:0 %tw_5 = phi i7 %add_ln31_5, void %for.end57.1.2, i7 0, void %VITIS_LOOP_31_6.1.2.split

]]></Node>
<StgValue><ssdm name="tw_5"/></StgValue>
</operation>

<operation id="870" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.2:1 %zext_ln31_6 = zext i7 %tw_5

]]></Node>
<StgValue><ssdm name="zext_ln31_6"/></StgValue>
</operation>

<operation id="871" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.2:2 %zext_ln31_7 = zext i7 %tw_5

]]></Node>
<StgValue><ssdm name="zext_ln31_7"/></StgValue>
</operation>

<operation id="872" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.2:3 %icmp_ln31_5 = icmp_eq  i7 %tw_5, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_5"/></StgValue>
</operation>

<operation id="873" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.2:4 %add_ln31_5 = add i7 %tw_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_5"/></StgValue>
</operation>

<operation id="874" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.2:5 %br_ln31 = br i1 %icmp_ln31_5, void %VITIS_LOOP_33_7.1.2.split, void %for.inc97.1.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="875" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:2 %empty_82 = add i8 %zext_ln31_7, i8 170

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="876" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:3 %p_cast77 = zext i8 %empty_82

]]></Node>
<StgValue><ssdm name="p_cast77"/></StgValue>
</operation>

<operation id="877" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:4 %empty_83 = add i22 %empty_81, i22 %p_cast77

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="878" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:5 %p_cast126 = zext i22 %empty_83

]]></Node>
<StgValue><ssdm name="p_cast126"/></StgValue>
</operation>

<operation id="879" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:6 %conv1_output_ftmap_addr_5 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast126

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_5"/></StgValue>
</operation>

<operation id="880" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:7 %conv1_output_ftmap_load_5 = load i22 %conv1_output_ftmap_addr_5

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_5"/></StgValue>
</operation>

<operation id="881" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.1.2:0 %br_ln30 = br void %VITIS_LOOP_31_6.1.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="882" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="883" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="884" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:7 %conv1_output_ftmap_load_5 = load i22 %conv1_output_ftmap_addr_5

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_5"/></StgValue>
</operation>

<operation id="885" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:8 %br_ln33 = br void %VITIS_LOOP_34_8.1.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="886" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.2:0 %f1h_5 = phi i4 %add_ln33_6, void %for.inc55.1.2, i4 0, void %VITIS_LOOP_33_7.1.2.split

]]></Node>
<StgValue><ssdm name="f1h_5"/></StgValue>
</operation>

<operation id="887" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.2:1 %add54_1_2_lcssa174 = phi i32 %add54_1_2172, void %for.inc55.1.2, i32 %conv1_output_ftmap_load_5, void %VITIS_LOOP_33_7.1.2.split

]]></Node>
<StgValue><ssdm name="add54_1_2_lcssa174"/></StgValue>
</operation>

<operation id="888" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.2:2 %zext_ln40_35 = zext i4 %f1h_5

]]></Node>
<StgValue><ssdm name="zext_ln40_35"/></StgValue>
</operation>

<operation id="889" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1.2:3 %add_ln40_27 = add i11 %add_ln40_11, i11 %zext_ln40_35

]]></Node>
<StgValue><ssdm name="add_ln40_27"/></StgValue>
</operation>

<operation id="890" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1.2:4 %zext_ln40_36 = zext i11 %add_ln40_27

]]></Node>
<StgValue><ssdm name="zext_ln40_36"/></StgValue>
</operation>

<operation id="891" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1.2:5 %trunc_ln40_5 = trunc i11 %add_ln40_27

]]></Node>
<StgValue><ssdm name="trunc_ln40_5"/></StgValue>
</operation>

<operation id="892" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8.1.2:6 %p_shl12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_5, i3 0

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="893" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8.1.2:7 %add_ln40_28 = add i13 %p_shl12, i13 %zext_ln40_36

]]></Node>
<StgValue><ssdm name="add_ln40_28"/></StgValue>
</operation>

<operation id="894" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="7" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.2:8 %zext_ln33_2 = zext i4 %f1h_5

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="895" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.2:9 %icmp_ln33_6 = icmp_eq  i4 %f1h_5, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_6"/></StgValue>
</operation>

<operation id="896" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.2:10 %add_ln33_6 = add i4 %f1h_5, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_6"/></StgValue>
</operation>

<operation id="897" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.2:11 %br_ln33 = br i1 %icmp_ln33_6, void %VITIS_LOOP_34_8.1.2.split, void %for.end57.1.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="898" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="899" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="900" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:2 %tmp20 = add i7 %zext_ln33_2, i7 81

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="901" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:3 %tmp20_cast = zext i7 %tmp20

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="902" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:4 %empty_84 = add i8 %tmp20_cast, i8 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="903" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:5 %zext_ln40_39 = zext i8 %empty_84

]]></Node>
<StgValue><ssdm name="zext_ln40_39"/></StgValue>
</operation>

<operation id="904" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:6 %tmp_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_84, i8 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="905" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:7 %sub_ln40_5 = sub i16 %tmp_46, i16 %zext_ln40_39

]]></Node>
<StgValue><ssdm name="sub_ln40_5"/></StgValue>
</operation>

<operation id="906" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:8 %br_ln34 = br void %for.inc.1.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="907" st_id="107" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.2:0 %add68_1_2 = fadd i32 %add54_1_2_lcssa174, i32 %empty_77

]]></Node>
<StgValue><ssdm name="add68_1_2"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="908" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.1.2:0 %f1w_5 = phi i4 %add_ln34_5, void %for.inc.1.2.split, i4 0, void %VITIS_LOOP_34_8.1.2.split

]]></Node>
<StgValue><ssdm name="f1w_5"/></StgValue>
</operation>

<operation id="909" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.1.2:1 %add54_1_2172 = phi i32 %add54_1_2, void %for.inc.1.2.split, i32 %add54_1_2_lcssa174, void %VITIS_LOOP_34_8.1.2.split

]]></Node>
<StgValue><ssdm name="add54_1_2172"/></StgValue>
</operation>

<operation id="910" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="13" op_0_bw="4">
<![CDATA[
for.inc.1.2:2 %zext_ln40_44 = zext i4 %f1w_5

]]></Node>
<StgValue><ssdm name="zext_ln40_44"/></StgValue>
</operation>

<operation id="911" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.1.2:3 %add_ln40_33 = add i13 %add_ln40_28, i13 %zext_ln40_44

]]></Node>
<StgValue><ssdm name="add_ln40_33"/></StgValue>
</operation>

<operation id="912" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="13">
<![CDATA[
for.inc.1.2:4 %zext_ln40_45 = zext i13 %add_ln40_33

]]></Node>
<StgValue><ssdm name="zext_ln40_45"/></StgValue>
</operation>

<operation id="913" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.2:5 %conv1_weights_addr_5 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_45

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_5"/></StgValue>
</operation>

<operation id="914" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="4">
<![CDATA[
for.inc.1.2:6 %zext_ln34_12 = zext i4 %f1w_5

]]></Node>
<StgValue><ssdm name="zext_ln34_12"/></StgValue>
</operation>

<operation id="915" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.2:7 %icmp_ln34_5 = icmp_eq  i4 %f1w_5, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_5"/></StgValue>
</operation>

<operation id="916" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.2:8 %add_ln34_5 = add i4 %f1w_5, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="917" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1.2:9 %br_ln34 = br i1 %icmp_ln34_5, void %for.inc.1.2.split, void %for.inc55.1.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="918" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.1.2.split:2 %add_ln38_10 = add i8 %zext_ln34_12, i8 166

]]></Node>
<StgValue><ssdm name="add_ln38_10"/></StgValue>
</operation>

<operation id="919" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="9" op_0_bw="8">
<![CDATA[
for.inc.1.2.split:3 %zext_ln38_3 = zext i8 %add_ln38_10

]]></Node>
<StgValue><ssdm name="zext_ln38_3"/></StgValue>
</operation>

<operation id="920" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.1.2.split:4 %add_ln38_11 = add i9 %zext_ln38_3, i9 %zext_ln31_6

]]></Node>
<StgValue><ssdm name="add_ln38_11"/></StgValue>
</operation>

<operation id="921" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.1.2.split:5 %icmp_ln84_3 = icmp_ugt  i9 %add_ln38_11, i9 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_3"/></StgValue>
</operation>

<operation id="922" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc.1.2.split:6 %xPixelClamped_4 = select i1 %icmp_ln84_3, i9 254, i9 %add_ln38_11

]]></Node>
<StgValue><ssdm name="xPixelClamped_4"/></StgValue>
</operation>

<operation id="923" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.2.split:7 %conv1_weights_load_5 = load i13 %conv1_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv1_weights_load_5"/></StgValue>
</operation>

<operation id="924" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="9">
<![CDATA[
for.inc.1.2.split:9 %zext_ln40_47 = zext i9 %xPixelClamped_4

]]></Node>
<StgValue><ssdm name="zext_ln40_47"/></StgValue>
</operation>

<operation id="925" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.1.2.split:10 %add_ln40_34 = add i16 %sub_ln40_5, i16 %zext_ln40_47

]]></Node>
<StgValue><ssdm name="add_ln40_34"/></StgValue>
</operation>

<operation id="926" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="16">
<![CDATA[
for.inc.1.2.split:11 %zext_ln40_48 = zext i16 %add_ln40_34

]]></Node>
<StgValue><ssdm name="zext_ln40_48"/></StgValue>
</operation>

<operation id="927" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.2.split:12 %input_ftmap_addr_5 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_48

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_5"/></StgValue>
</operation>

<operation id="928" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.2.split:13 %input_ftmap_load_5 = load i16 %input_ftmap_addr_5

]]></Node>
<StgValue><ssdm name="input_ftmap_load_5"/></StgValue>
</operation>

<operation id="929" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.1.2:0 %br_ln33 = br void %VITIS_LOOP_34_8.1.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="930" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.2.split:7 %conv1_weights_load_5 = load i13 %conv1_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv1_weights_load_5"/></StgValue>
</operation>

<operation id="931" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.2.split:13 %input_ftmap_load_5 = load i16 %input_ftmap_addr_5

]]></Node>
<StgValue><ssdm name="input_ftmap_load_5"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="932" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.2.split:8 %bitcast_ln40_10 = bitcast i32 %conv1_weights_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln40_10"/></StgValue>
</operation>

<operation id="933" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.2.split:14 %bitcast_ln40_11 = bitcast i32 %input_ftmap_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln40_11"/></StgValue>
</operation>

<operation id="934" st_id="110" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:15 %mul_1_2 = fmul i32 %bitcast_ln40_10, i32 %bitcast_ln40_11

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="935" st_id="111" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:15 %mul_1_2 = fmul i32 %bitcast_ln40_10, i32 %bitcast_ln40_11

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="936" st_id="112" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:15 %mul_1_2 = fmul i32 %bitcast_ln40_10, i32 %bitcast_ln40_11

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="937" st_id="113" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:16 %add54_1_2 = fadd i32 %add54_1_2172, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add54_1_2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="938" st_id="114" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:16 %add54_1_2 = fadd i32 %add54_1_2172, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add54_1_2"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="939" st_id="115" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:16 %add54_1_2 = fadd i32 %add54_1_2172, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add54_1_2"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="940" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.1.2.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="941" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.1.2.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="942" st_id="116" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:16 %add54_1_2 = fadd i32 %add54_1_2172, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add54_1_2"/></StgValue>
</operation>

<operation id="943" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.2.split:17 %br_ln34 = br void %for.inc.1.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="944" st_id="117" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.2:0 %add68_1_2 = fadd i32 %add54_1_2_lcssa174, i32 %empty_77

]]></Node>
<StgValue><ssdm name="add68_1_2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="945" st_id="118" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.2:0 %add68_1_2 = fadd i32 %add54_1_2_lcssa174, i32 %empty_77

]]></Node>
<StgValue><ssdm name="add68_1_2"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="946" st_id="119" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.2:0 %add68_1_2 = fadd i32 %add54_1_2_lcssa174, i32 %empty_77

]]></Node>
<StgValue><ssdm name="add68_1_2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="947" st_id="120" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.2:7 %tmp_11 = fcmp_olt  i32 %add68_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="948" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32">
<![CDATA[
for.end57.1.2:1 %bitcast_ln46_5 = bitcast i32 %add68_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln46_5"/></StgValue>
</operation>

<operation id="949" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.1.2:2 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="950" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="23" op_0_bw="32">
<![CDATA[
for.end57.1.2:3 %trunc_ln46_5 = trunc i32 %bitcast_ln46_5

]]></Node>
<StgValue><ssdm name="trunc_ln46_5"/></StgValue>
</operation>

<operation id="951" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.1.2:4 %icmp_ln46_10 = icmp_ne  i8 %tmp_10, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_10"/></StgValue>
</operation>

<operation id="952" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.1.2:5 %icmp_ln46_11 = icmp_eq  i23 %trunc_ln46_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_11"/></StgValue>
</operation>

<operation id="953" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1.2:6 %or_ln46_5 = or i1 %icmp_ln46_11, i1 %icmp_ln46_10

]]></Node>
<StgValue><ssdm name="or_ln46_5"/></StgValue>
</operation>

<operation id="954" st_id="121" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.2:7 %tmp_11 = fcmp_olt  i32 %add68_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="955" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1.2:8 %and_ln46_5 = and i1 %or_ln46_5, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln46_5"/></StgValue>
</operation>

<operation id="956" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.1.2:9 %select_ln46_5 = select i1 %and_ln46_5, i32 0, i32 %add68_1_2

]]></Node>
<StgValue><ssdm name="select_ln46_5"/></StgValue>
</operation>

<operation id="957" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.1.2:10 %store_ln45 = store i32 %select_ln46_5, i22 %conv1_output_ftmap_addr_5

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="958" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
for.end57.1.2:11 %br_ln31 = br void %VITIS_LOOP_33_7.1.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="959" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2:0 %n1_15 = load i7 %n1_6

]]></Node>
<StgValue><ssdm name="n1_15"/></StgValue>
</operation>

<operation id="960" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2:1 %zext_ln27_6 = zext i7 %n1_15

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="961" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2:2 %n1_6_cast66 = zext i7 %n1_15

]]></Node>
<StgValue><ssdm name="n1_6_cast66"/></StgValue>
</operation>

<operation id="962" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2:3 %n1_6_cast = zext i7 %n1_15

]]></Node>
<StgValue><ssdm name="n1_6_cast"/></StgValue>
</operation>

<operation id="963" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5.2:4 %tmp_37 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_15, i8 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="964" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5.2:5 %tmp_44_cast = zext i15 %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="965" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5.2:6 %empty_41 = sub i16 %tmp_44_cast, i16 %n1_6_cast

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="966" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5.2:7 %tmp_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_15, i3 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="967" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5.2:8 %zext_ln40_19 = zext i10 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln40_19"/></StgValue>
</operation>

<operation id="968" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5.2:9 %add_ln40_16 = add i11 %zext_ln40_19, i11 %n1_6_cast66

]]></Node>
<StgValue><ssdm name="add_ln40_16"/></StgValue>
</operation>

<operation id="969" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2:10 %icmp_ln27_6 = icmp_eq  i7 %n1_15, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_6"/></StgValue>
</operation>

<operation id="970" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2:11 %add_ln27_6 = add i7 %n1_15, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_6"/></StgValue>
</operation>

<operation id="971" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2:12 %br_ln27 = br i1 %icmp_ln27_6, void %VITIS_LOOP_30_5.2.split, void %VITIS_LOOP_30_5.2.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="972" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2.split:2 %conv1_biases_addr_6 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_6"/></StgValue>
</operation>

<operation id="973" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2.split:3 %conv1_biases_load_6 = load i6 %conv1_biases_addr_6

]]></Node>
<StgValue><ssdm name="conv1_biases_load_6"/></StgValue>
</operation>

<operation id="974" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2.1.preheader:0 %n1_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_7"/></StgValue>
</operation>

<operation id="975" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.1.preheader:1 %store_ln27 = store i7 0, i7 %n1_7

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="976" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.1.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_5.2.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="977" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="978" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="979" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2.split:3 %conv1_biases_load_6 = load i6 %conv1_biases_addr_6

]]></Node>
<StgValue><ssdm name="conv1_biases_load_6"/></StgValue>
</operation>

<operation id="980" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2.split:4 %empty_42 = bitcast i32 %conv1_biases_load_6

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="981" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.split:5 %br_ln30 = br void %VITIS_LOOP_31_6.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="982" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2:0 %th_6 = phi i7 %add_ln30_7, void %for.inc97.2, i7 0, void %VITIS_LOOP_30_5.2.split

]]></Node>
<StgValue><ssdm name="th_6"/></StgValue>
</operation>

<operation id="983" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2:1 %zext_ln30_6 = zext i7 %th_6

]]></Node>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</operation>

<operation id="984" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2:2 %zext_ln30_7 = zext i7 %th_6

]]></Node>
<StgValue><ssdm name="zext_ln30_7"/></StgValue>
</operation>

<operation id="985" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2:3 %icmp_ln30_6 = icmp_eq  i7 %th_6, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_6"/></StgValue>
</operation>

<operation id="986" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2:4 %add_ln30_7 = add i7 %th_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_7"/></StgValue>
</operation>

<operation id="987" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2:5 %br_ln30 = br i1 %icmp_ln30_6, void %VITIS_LOOP_31_6.2.split, void %for.inc100.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="988" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.2.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="989" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="990" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.split:2 %empty_43 = add i8 %zext_ln30_7, i8 170

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="991" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.split:3 %p_cast74 = zext i8 %empty_43

]]></Node>
<StgValue><ssdm name="p_cast74"/></StgValue>
</operation>

<operation id="992" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.split:4 %empty_44 = add i16 %empty_41, i16 %p_cast74

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="993" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.split:5 %p_cast75 = zext i16 %empty_44

]]></Node>
<StgValue><ssdm name="p_cast75"/></StgValue>
</operation>

<operation id="994" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.split:6 %empty_45 = trunc i16 %empty_44

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="995" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.split:7 %p_shl11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_45, i8 0

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="996" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6.2.split:8 %empty_46 = sub i22 %p_shl11, i22 %p_cast75

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="997" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.split:9 %br_ln31 = br void %VITIS_LOOP_33_7.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="998" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.2:0 %store_ln27 = store i7 %add_ln27_6, i7 %n1_6

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="999" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.2:1 %br_ln27 = br void %VITIS_LOOP_30_5.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1000" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2:0 %tw_6 = phi i7 %add_ln31_6, void %for.end57.2, i7 0, void %VITIS_LOOP_31_6.2.split

]]></Node>
<StgValue><ssdm name="tw_6"/></StgValue>
</operation>

<operation id="1001" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="22" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2:1 %tw_6_cast = zext i7 %tw_6

]]></Node>
<StgValue><ssdm name="tw_6_cast"/></StgValue>
</operation>

<operation id="1002" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2:2 %empty_47 = add i22 %empty_46, i22 %tw_6_cast

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1003" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2:3 %p_cast129 = zext i22 %empty_47

]]></Node>
<StgValue><ssdm name="p_cast129"/></StgValue>
</operation>

<operation id="1004" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2:4 %conv1_output_ftmap_addr_6 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast129

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_6"/></StgValue>
</operation>

<operation id="1005" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2:5 %zext_ln31_8 = zext i7 %tw_6

]]></Node>
<StgValue><ssdm name="zext_ln31_8"/></StgValue>
</operation>

<operation id="1006" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2:6 %icmp_ln31_6 = icmp_eq  i7 %tw_6, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_6"/></StgValue>
</operation>

<operation id="1007" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2:7 %add_ln31_6 = add i7 %tw_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_6"/></StgValue>
</operation>

<operation id="1008" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2:8 %br_ln31 = br i1 %icmp_ln31_6, void %VITIS_LOOP_33_7.2.split, void %for.inc97.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="1009" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.split:2 %conv1_output_ftmap_load_6 = load i22 %conv1_output_ftmap_addr_6

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_6"/></StgValue>
</operation>

<operation id="1010" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.2:0 %br_ln30 = br void %VITIS_LOOP_31_6.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1011" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="1012" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="1013" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.split:2 %conv1_output_ftmap_load_6 = load i22 %conv1_output_ftmap_addr_6

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_6"/></StgValue>
</operation>

<operation id="1014" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.split:3 %br_ln33 = br void %VITIS_LOOP_34_8.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1015" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2:0 %f1h_6 = phi i4 %add_ln33_7, void %for.inc55.2, i4 0, void %VITIS_LOOP_33_7.2.split

]]></Node>
<StgValue><ssdm name="f1h_6"/></StgValue>
</operation>

<operation id="1016" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2:1 %add54_2_lcssa171 = phi i32 %add54_2169, void %for.inc55.2, i32 %conv1_output_ftmap_load_6, void %VITIS_LOOP_33_7.2.split

]]></Node>
<StgValue><ssdm name="add54_2_lcssa171"/></StgValue>
</operation>

<operation id="1017" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2:2 %zext_ln40_42 = zext i4 %f1h_6

]]></Node>
<StgValue><ssdm name="zext_ln40_42"/></StgValue>
</operation>

<operation id="1018" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2:3 %add_ln40_31 = add i11 %add_ln40_16, i11 %zext_ln40_42

]]></Node>
<StgValue><ssdm name="add_ln40_31"/></StgValue>
</operation>

<operation id="1019" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2:4 %zext_ln40_43 = zext i11 %add_ln40_31

]]></Node>
<StgValue><ssdm name="zext_ln40_43"/></StgValue>
</operation>

<operation id="1020" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2:5 %trunc_ln40_6 = trunc i11 %add_ln40_31

]]></Node>
<StgValue><ssdm name="trunc_ln40_6"/></StgValue>
</operation>

<operation id="1021" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8.2:6 %p_shl14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_6, i3 0

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="1022" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8.2:7 %add_ln40_32 = add i13 %p_shl14, i13 %zext_ln40_43

]]></Node>
<StgValue><ssdm name="add_ln40_32"/></StgValue>
</operation>

<operation id="1023" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2:8 %zext_ln33_3 = zext i4 %f1h_6

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="1024" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2:9 %icmp_ln33_7 = icmp_eq  i4 %f1h_6, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_7"/></StgValue>
</operation>

<operation id="1025" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2:10 %add_ln33_7 = add i4 %f1h_6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_7"/></StgValue>
</operation>

<operation id="1026" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2:11 %br_ln33 = br i1 %icmp_ln33_7, void %VITIS_LOOP_34_8.2.split, void %for.end57.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="1027" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.2.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="1028" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="1029" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.split:2 %tmp7 = add i8 %zext_ln33_3, i8 166

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="1030" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.split:3 %tmp7_cast = zext i8 %tmp7

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="1031" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_8.2.split:4 %empty_48 = add i9 %tmp7_cast, i9 %zext_ln30_6

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1032" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_8.2.split:5 %icmp_ln84_2 = icmp_ugt  i9 %empty_48, i9 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_2"/></StgValue>
</operation>

<operation id="1033" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.split:6 %add_ln84 = add i8 %tmp7, i8 %zext_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="1034" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.split:7 %yPixelClamped_4 = select i1 %icmp_ln84_2, i8 254, i8 %add_ln84

]]></Node>
<StgValue><ssdm name="yPixelClamped_4"/></StgValue>
</operation>

<operation id="1035" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.split:8 %zext_ln40_46 = zext i8 %yPixelClamped_4

]]></Node>
<StgValue><ssdm name="zext_ln40_46"/></StgValue>
</operation>

<operation id="1036" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.split:9 %tmp_47 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_4, i8 0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1037" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.2.split:10 %sub_ln40_6 = sub i16 %tmp_47, i16 %zext_ln40_46

]]></Node>
<StgValue><ssdm name="sub_ln40_6"/></StgValue>
</operation>

<operation id="1038" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.split:11 %br_ln34 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1039" st_id="127" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:0 %add68_2 = fadd i32 %add54_2_lcssa171, i32 %empty_42

]]></Node>
<StgValue><ssdm name="add68_2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1040" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.2:0 %f1w_6 = phi i4 %add_ln34_6, void %for.inc.2.split, i4 0, void %VITIS_LOOP_34_8.2.split

]]></Node>
<StgValue><ssdm name="f1w_6"/></StgValue>
</operation>

<operation id="1041" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.2:1 %add54_2169 = phi i32 %add54_2, void %for.inc.2.split, i32 %add54_2_lcssa171, void %VITIS_LOOP_34_8.2.split

]]></Node>
<StgValue><ssdm name="add54_2169"/></StgValue>
</operation>

<operation id="1042" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="13" op_0_bw="4">
<![CDATA[
for.inc.2:2 %zext_ln40_51 = zext i4 %f1w_6

]]></Node>
<StgValue><ssdm name="zext_ln40_51"/></StgValue>
</operation>

<operation id="1043" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2:3 %add_ln40_37 = add i13 %add_ln40_32, i13 %zext_ln40_51

]]></Node>
<StgValue><ssdm name="add_ln40_37"/></StgValue>
</operation>

<operation id="1044" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="13">
<![CDATA[
for.inc.2:4 %zext_ln40_52 = zext i13 %add_ln40_37

]]></Node>
<StgValue><ssdm name="zext_ln40_52"/></StgValue>
</operation>

<operation id="1045" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:5 %conv1_weights_addr_6 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_52

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_6"/></StgValue>
</operation>

<operation id="1046" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2:6 %icmp_ln34_6 = icmp_eq  i4 %f1w_6, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_6"/></StgValue>
</operation>

<operation id="1047" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2:7 %add_ln34_6 = add i4 %f1w_6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>

<operation id="1048" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2:8 %br_ln34 = br i1 %icmp_ln34_6, void %for.inc.2.split, void %for.inc55.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1049" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2.split:2 %add_ln38_12 = add i4 %f1w_6, i4 12

]]></Node>
<StgValue><ssdm name="add_ln38_12"/></StgValue>
</operation>

<operation id="1050" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="4">
<![CDATA[
for.inc.2.split:3 %sext_ln38_2 = sext i4 %add_ln38_12

]]></Node>
<StgValue><ssdm name="sext_ln38_2"/></StgValue>
</operation>

<operation id="1051" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.split:4 %add_ln38_13 = add i8 %sext_ln38_2, i8 %zext_ln31_8

]]></Node>
<StgValue><ssdm name="add_ln38_13"/></StgValue>
</operation>

<operation id="1052" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.2.split:5 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln38_13, i32 7

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1053" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.2.split:6 %xPixelClamped_5 = select i1 %tmp_49, i8 0, i8 %add_ln38_13

]]></Node>
<StgValue><ssdm name="xPixelClamped_5"/></StgValue>
</operation>

<operation id="1054" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.split:7 %conv1_weights_load_6 = load i13 %conv1_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv1_weights_load_6"/></StgValue>
</operation>

<operation id="1055" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="8">
<![CDATA[
for.inc.2.split:9 %sext_ln40_8 = sext i8 %xPixelClamped_5

]]></Node>
<StgValue><ssdm name="sext_ln40_8"/></StgValue>
</operation>

<operation id="1056" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.2.split:10 %add_ln40_38 = add i16 %sub_ln40_6, i16 %sext_ln40_8

]]></Node>
<StgValue><ssdm name="add_ln40_38"/></StgValue>
</operation>

<operation id="1057" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="16">
<![CDATA[
for.inc.2.split:11 %zext_ln40_54 = zext i16 %add_ln40_38

]]></Node>
<StgValue><ssdm name="zext_ln40_54"/></StgValue>
</operation>

<operation id="1058" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.split:12 %input_ftmap_addr_6 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_54

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_6"/></StgValue>
</operation>

<operation id="1059" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.split:13 %input_ftmap_load_6 = load i16 %input_ftmap_addr_6

]]></Node>
<StgValue><ssdm name="input_ftmap_load_6"/></StgValue>
</operation>

<operation id="1060" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.2:0 %br_ln33 = br void %VITIS_LOOP_34_8.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1061" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.split:7 %conv1_weights_load_6 = load i13 %conv1_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv1_weights_load_6"/></StgValue>
</operation>

<operation id="1062" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.split:13 %input_ftmap_load_6 = load i16 %input_ftmap_addr_6

]]></Node>
<StgValue><ssdm name="input_ftmap_load_6"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1063" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.split:8 %bitcast_ln40_12 = bitcast i32 %conv1_weights_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln40_12"/></StgValue>
</operation>

<operation id="1064" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.split:14 %bitcast_ln40_13 = bitcast i32 %input_ftmap_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln40_13"/></StgValue>
</operation>

<operation id="1065" st_id="130" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:15 %mul_2 = fmul i32 %bitcast_ln40_12, i32 %bitcast_ln40_13

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1066" st_id="131" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:15 %mul_2 = fmul i32 %bitcast_ln40_12, i32 %bitcast_ln40_13

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1067" st_id="132" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:15 %mul_2 = fmul i32 %bitcast_ln40_12, i32 %bitcast_ln40_13

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1068" st_id="133" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:16 %add54_2 = fadd i32 %add54_2169, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add54_2"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1069" st_id="134" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:16 %add54_2 = fadd i32 %add54_2169, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add54_2"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1070" st_id="135" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:16 %add54_2 = fadd i32 %add54_2169, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add54_2"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1071" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="1072" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="1073" st_id="136" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:16 %add54_2 = fadd i32 %add54_2169, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add54_2"/></StgValue>
</operation>

<operation id="1074" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
for.inc.2.split:17 %br_ln34 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1075" st_id="137" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:0 %add68_2 = fadd i32 %add54_2_lcssa171, i32 %empty_42

]]></Node>
<StgValue><ssdm name="add68_2"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1076" st_id="138" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:0 %add68_2 = fadd i32 %add54_2_lcssa171, i32 %empty_42

]]></Node>
<StgValue><ssdm name="add68_2"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1077" st_id="139" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:0 %add68_2 = fadd i32 %add54_2_lcssa171, i32 %empty_42

]]></Node>
<StgValue><ssdm name="add68_2"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1078" st_id="140" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:7 %tmp_13 = fcmp_olt  i32 %add68_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1079" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32">
<![CDATA[
for.end57.2:1 %bitcast_ln46_6 = bitcast i32 %add68_2

]]></Node>
<StgValue><ssdm name="bitcast_ln46_6"/></StgValue>
</operation>

<operation id="1080" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.2:2 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1081" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="23" op_0_bw="32">
<![CDATA[
for.end57.2:3 %trunc_ln46_6 = trunc i32 %bitcast_ln46_6

]]></Node>
<StgValue><ssdm name="trunc_ln46_6"/></StgValue>
</operation>

<operation id="1082" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.2:4 %icmp_ln46_12 = icmp_ne  i8 %tmp_12, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_12"/></StgValue>
</operation>

<operation id="1083" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.2:5 %icmp_ln46_13 = icmp_eq  i23 %trunc_ln46_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_13"/></StgValue>
</operation>

<operation id="1084" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2:6 %or_ln46_6 = or i1 %icmp_ln46_13, i1 %icmp_ln46_12

]]></Node>
<StgValue><ssdm name="or_ln46_6"/></StgValue>
</operation>

<operation id="1085" st_id="141" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:7 %tmp_13 = fcmp_olt  i32 %add68_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1086" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2:8 %and_ln46_6 = and i1 %or_ln46_6, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln46_6"/></StgValue>
</operation>

<operation id="1087" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.2:9 %select_ln46_6 = select i1 %and_ln46_6, i32 0, i32 %add68_2

]]></Node>
<StgValue><ssdm name="select_ln46_6"/></StgValue>
</operation>

<operation id="1088" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.2:10 %store_ln45 = store i32 %select_ln46_6, i22 %conv1_output_ftmap_addr_6

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="1089" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
for.end57.2:11 %br_ln31 = br void %VITIS_LOOP_33_7.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1090" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.1:0 %n1_16 = load i7 %n1_7

]]></Node>
<StgValue><ssdm name="n1_16"/></StgValue>
</operation>

<operation id="1091" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.1:1 %zext_ln27_7 = zext i7 %n1_16

]]></Node>
<StgValue><ssdm name="zext_ln27_7"/></StgValue>
</operation>

<operation id="1092" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.1:2 %n1_7_cast73 = zext i7 %n1_16

]]></Node>
<StgValue><ssdm name="n1_7_cast73"/></StgValue>
</operation>

<operation id="1093" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.1:3 %n1_7_cast = zext i7 %n1_16

]]></Node>
<StgValue><ssdm name="n1_7_cast"/></StgValue>
</operation>

<operation id="1094" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5.2.1:4 %tmp_40 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_16, i8 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1095" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5.2.1:5 %tmp_49_cast = zext i15 %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="1096" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5.2.1:6 %empty_49 = sub i16 %tmp_49_cast, i16 %n1_7_cast

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1097" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5.2.1:7 %tmp_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_16, i3 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1098" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5.2.1:8 %zext_ln40_27 = zext i10 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln40_27"/></StgValue>
</operation>

<operation id="1099" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5.2.1:9 %add_ln40_21 = add i11 %zext_ln40_27, i11 %n1_7_cast73

]]></Node>
<StgValue><ssdm name="add_ln40_21"/></StgValue>
</operation>

<operation id="1100" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.1:10 %icmp_ln27_7 = icmp_eq  i7 %n1_16, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_7"/></StgValue>
</operation>

<operation id="1101" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.1:11 %add_ln27_7 = add i7 %n1_16, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_7"/></StgValue>
</operation>

<operation id="1102" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.1:12 %br_ln27 = br i1 %icmp_ln27_7, void %VITIS_LOOP_30_5.2.1.split, void %VITIS_LOOP_30_5.2.2.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="1103" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:2 %conv1_biases_addr_7 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_7"/></StgValue>
</operation>

<operation id="1104" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:3 %conv1_biases_load_7 = load i6 %conv1_biases_addr_7

]]></Node>
<StgValue><ssdm name="conv1_biases_load_7"/></StgValue>
</operation>

<operation id="1105" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2.2.preheader:0 %n1_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_8"/></StgValue>
</operation>

<operation id="1106" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.2.preheader:1 %store_ln27 = store i7 0, i7 %n1_8

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1107" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.2.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_5.2.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1108" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="1109" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="1110" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:3 %conv1_biases_load_7 = load i6 %conv1_biases_addr_7

]]></Node>
<StgValue><ssdm name="conv1_biases_load_7"/></StgValue>
</operation>

<operation id="1111" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:4 %empty_50 = bitcast i32 %conv1_biases_load_7

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1112" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:5 %br_ln30 = br void %VITIS_LOOP_31_6.2.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1113" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.1:0 %th_7 = phi i7 %add_ln30_8, void %for.inc97.2.1, i7 0, void %VITIS_LOOP_30_5.2.1.split

]]></Node>
<StgValue><ssdm name="th_7"/></StgValue>
</operation>

<operation id="1114" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.1:1 %zext_ln30_8 = zext i7 %th_7

]]></Node>
<StgValue><ssdm name="zext_ln30_8"/></StgValue>
</operation>

<operation id="1115" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.1:2 %zext_ln30_9 = zext i7 %th_7

]]></Node>
<StgValue><ssdm name="zext_ln30_9"/></StgValue>
</operation>

<operation id="1116" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.1:3 %icmp_ln30_7 = icmp_eq  i7 %th_7, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_7"/></StgValue>
</operation>

<operation id="1117" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.1:4 %add_ln30_8 = add i7 %th_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_8"/></StgValue>
</operation>

<operation id="1118" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.1:5 %br_ln30 = br i1 %icmp_ln30_7, void %VITIS_LOOP_31_6.2.1.split, void %for.inc100.2.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1119" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="1120" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="1121" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:2 %empty_51 = add i8 %zext_ln30_9, i8 170

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1122" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:3 %p_cast81 = zext i8 %empty_51

]]></Node>
<StgValue><ssdm name="p_cast81"/></StgValue>
</operation>

<operation id="1123" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:4 %empty_52 = add i16 %empty_49, i16 %p_cast81

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1124" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:5 %p_cast82 = zext i16 %empty_52

]]></Node>
<StgValue><ssdm name="p_cast82"/></StgValue>
</operation>

<operation id="1125" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:6 %empty_53 = trunc i16 %empty_52

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1126" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:7 %p_shl13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_53, i8 0

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="1127" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:8 %empty_54 = sub i22 %p_shl13, i22 %p_cast82

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1128" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:9 %br_ln31 = br void %VITIS_LOOP_33_7.2.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="1129" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.2.1:0 %store_ln27 = store i7 %add_ln27_7, i7 %n1_7

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1130" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.2.1:1 %br_ln27 = br void %VITIS_LOOP_30_5.2.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1131" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.1:0 %tw_7 = phi i7 %add_ln31_7, void %for.end57.2.1, i7 0, void %VITIS_LOOP_31_6.2.1.split

]]></Node>
<StgValue><ssdm name="tw_7"/></StgValue>
</operation>

<operation id="1132" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.1:1 %zext_ln31_9 = zext i7 %tw_7

]]></Node>
<StgValue><ssdm name="zext_ln31_9"/></StgValue>
</operation>

<operation id="1133" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.1:2 %icmp_ln31_7 = icmp_eq  i7 %tw_7, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_7"/></StgValue>
</operation>

<operation id="1134" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.1:3 %add_ln31_7 = add i7 %tw_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_7"/></StgValue>
</operation>

<operation id="1135" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.1:4 %br_ln31 = br i1 %icmp_ln31_7, void %VITIS_LOOP_33_7.2.1.split, void %for.inc97.2.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="1136" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:2 %empty_55 = add i8 %zext_ln31_9, i8 85

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1137" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:3 %p_cast86 = zext i8 %empty_55

]]></Node>
<StgValue><ssdm name="p_cast86"/></StgValue>
</operation>

<operation id="1138" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:4 %empty_56 = add i22 %empty_54, i22 %p_cast86

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1139" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:5 %p_cast140 = zext i22 %empty_56

]]></Node>
<StgValue><ssdm name="p_cast140"/></StgValue>
</operation>

<operation id="1140" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:6 %conv1_output_ftmap_addr_7 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast140

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_7"/></StgValue>
</operation>

<operation id="1141" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:7 %conv1_output_ftmap_load_7 = load i22 %conv1_output_ftmap_addr_7

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_7"/></StgValue>
</operation>

<operation id="1142" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.2.1:0 %br_ln30 = br void %VITIS_LOOP_31_6.2.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1143" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="1144" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="1145" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:7 %conv1_output_ftmap_load_7 = load i22 %conv1_output_ftmap_addr_7

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_7"/></StgValue>
</operation>

<operation id="1146" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:8 %br_ln33 = br void %VITIS_LOOP_34_8.2.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1147" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.1:0 %f1h_7 = phi i4 %add_ln33_8, void %for.inc55.2.1, i4 0, void %VITIS_LOOP_33_7.2.1.split

]]></Node>
<StgValue><ssdm name="f1h_7"/></StgValue>
</operation>

<operation id="1148" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.1:1 %add54_2_1_lcssa168 = phi i32 %add54_2_1166, void %for.inc55.2.1, i32 %conv1_output_ftmap_load_7, void %VITIS_LOOP_33_7.2.1.split

]]></Node>
<StgValue><ssdm name="add54_2_1_lcssa168"/></StgValue>
</operation>

<operation id="1149" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.1:2 %zext_ln40_49 = zext i4 %f1h_7

]]></Node>
<StgValue><ssdm name="zext_ln40_49"/></StgValue>
</operation>

<operation id="1150" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2.1:3 %add_ln40_35 = add i11 %add_ln40_21, i11 %zext_ln40_49

]]></Node>
<StgValue><ssdm name="add_ln40_35"/></StgValue>
</operation>

<operation id="1151" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2.1:4 %zext_ln40_50 = zext i11 %add_ln40_35

]]></Node>
<StgValue><ssdm name="zext_ln40_50"/></StgValue>
</operation>

<operation id="1152" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2.1:5 %trunc_ln40_7 = trunc i11 %add_ln40_35

]]></Node>
<StgValue><ssdm name="trunc_ln40_7"/></StgValue>
</operation>

<operation id="1153" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8.2.1:6 %p_shl16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_7, i3 0

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="1154" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8.2.1:7 %add_ln40_36 = add i13 %p_shl16, i13 %zext_ln40_50

]]></Node>
<StgValue><ssdm name="add_ln40_36"/></StgValue>
</operation>

<operation id="1155" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.1:8 %zext_ln33_4 = zext i4 %f1h_7

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="1156" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.1:9 %icmp_ln33_8 = icmp_eq  i4 %f1h_7, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_8"/></StgValue>
</operation>

<operation id="1157" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.1:10 %add_ln33_8 = add i4 %f1h_7, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_8"/></StgValue>
</operation>

<operation id="1158" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.1:11 %br_ln33 = br i1 %icmp_ln33_8, void %VITIS_LOOP_34_8.2.1.split, void %for.end57.2.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="1159" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="1160" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="1161" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:2 %tmp11 = add i8 %zext_ln33_4, i8 166

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1162" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:3 %tmp11_cast = zext i8 %tmp11

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="1163" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:4 %empty_57 = add i9 %tmp11_cast, i9 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1164" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:5 %icmp_ln84_4 = icmp_ugt  i9 %empty_57, i9 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_4"/></StgValue>
</operation>

<operation id="1165" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:6 %add_ln84_1 = add i8 %tmp11, i8 %zext_ln30_9

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="1166" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:7 %yPixelClamped_5 = select i1 %icmp_ln84_4, i8 254, i8 %add_ln84_1

]]></Node>
<StgValue><ssdm name="yPixelClamped_5"/></StgValue>
</operation>

<operation id="1167" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:8 %zext_ln40_53 = zext i8 %yPixelClamped_5

]]></Node>
<StgValue><ssdm name="zext_ln40_53"/></StgValue>
</operation>

<operation id="1168" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:9 %tmp_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_5, i8 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1169" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:10 %sub_ln40_7 = sub i16 %tmp_48, i16 %zext_ln40_53

]]></Node>
<StgValue><ssdm name="sub_ln40_7"/></StgValue>
</operation>

<operation id="1170" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:11 %br_ln34 = br void %for.inc.2.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1171" st_id="147" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.1:0 %add68_2_1 = fadd i32 %add54_2_1_lcssa168, i32 %empty_50

]]></Node>
<StgValue><ssdm name="add68_2_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1172" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.2.1:0 %f1w_7 = phi i4 %add_ln34_7, void %for.inc.2.1.split, i4 0, void %VITIS_LOOP_34_8.2.1.split

]]></Node>
<StgValue><ssdm name="f1w_7"/></StgValue>
</operation>

<operation id="1173" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.2.1:1 %add54_2_1166 = phi i32 %add54_2_1, void %for.inc.2.1.split, i32 %add54_2_1_lcssa168, void %VITIS_LOOP_34_8.2.1.split

]]></Node>
<StgValue><ssdm name="add54_2_1166"/></StgValue>
</operation>

<operation id="1174" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="13" op_0_bw="4">
<![CDATA[
for.inc.2.1:2 %zext_ln40_57 = zext i4 %f1w_7

]]></Node>
<StgValue><ssdm name="zext_ln40_57"/></StgValue>
</operation>

<operation id="1175" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2.1:3 %add_ln40_41 = add i13 %add_ln40_36, i13 %zext_ln40_57

]]></Node>
<StgValue><ssdm name="add_ln40_41"/></StgValue>
</operation>

<operation id="1176" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="13">
<![CDATA[
for.inc.2.1:4 %zext_ln40_58 = zext i13 %add_ln40_41

]]></Node>
<StgValue><ssdm name="zext_ln40_58"/></StgValue>
</operation>

<operation id="1177" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.1:5 %conv1_weights_addr_7 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_58

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_7"/></StgValue>
</operation>

<operation id="1178" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="7" op_0_bw="4">
<![CDATA[
for.inc.2.1:6 %zext_ln34 = zext i4 %f1w_7

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="1179" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2.1:7 %icmp_ln34_7 = icmp_eq  i4 %f1w_7, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_7"/></StgValue>
</operation>

<operation id="1180" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2.1:8 %add_ln34_7 = add i4 %f1w_7, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>

<operation id="1181" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2.1:9 %br_ln34 = br i1 %icmp_ln34_7, void %for.inc.2.1.split, void %for.inc55.2.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1182" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.2.1.split:2 %add_ln38_14 = add i7 %zext_ln34, i7 81

]]></Node>
<StgValue><ssdm name="add_ln38_14"/></StgValue>
</operation>

<operation id="1183" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="7">
<![CDATA[
for.inc.2.1.split:3 %zext_ln38_4 = zext i7 %add_ln38_14

]]></Node>
<StgValue><ssdm name="zext_ln38_4"/></StgValue>
</operation>

<operation id="1184" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.1.split:4 %add_ln38_15 = add i8 %zext_ln38_4, i8 %zext_ln31_9

]]></Node>
<StgValue><ssdm name="add_ln38_15"/></StgValue>
</operation>

<operation id="1185" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="8">
<![CDATA[
for.inc.2.1.split:5 %zext_ln40_60 = zext i8 %add_ln38_15

]]></Node>
<StgValue><ssdm name="zext_ln40_60"/></StgValue>
</operation>

<operation id="1186" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.2.1.split:6 %add_ln40_42 = add i16 %sub_ln40_7, i16 %zext_ln40_60

]]></Node>
<StgValue><ssdm name="add_ln40_42"/></StgValue>
</operation>

<operation id="1187" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="16">
<![CDATA[
for.inc.2.1.split:7 %zext_ln40_61 = zext i16 %add_ln40_42

]]></Node>
<StgValue><ssdm name="zext_ln40_61"/></StgValue>
</operation>

<operation id="1188" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.1.split:8 %input_ftmap_addr_7 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_61

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_7"/></StgValue>
</operation>

<operation id="1189" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.1.split:9 %conv1_weights_load_7 = load i13 %conv1_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv1_weights_load_7"/></StgValue>
</operation>

<operation id="1190" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.1.split:11 %input_ftmap_load_7 = load i16 %input_ftmap_addr_7

]]></Node>
<StgValue><ssdm name="input_ftmap_load_7"/></StgValue>
</operation>

<operation id="1191" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.2.1:0 %br_ln33 = br void %VITIS_LOOP_34_8.2.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1192" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.1.split:9 %conv1_weights_load_7 = load i13 %conv1_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv1_weights_load_7"/></StgValue>
</operation>

<operation id="1193" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.1.split:11 %input_ftmap_load_7 = load i16 %input_ftmap_addr_7

]]></Node>
<StgValue><ssdm name="input_ftmap_load_7"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1194" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.1.split:10 %bitcast_ln40_14 = bitcast i32 %conv1_weights_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln40_14"/></StgValue>
</operation>

<operation id="1195" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.1.split:12 %bitcast_ln40_15 = bitcast i32 %input_ftmap_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln40_15"/></StgValue>
</operation>

<operation id="1196" st_id="150" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:13 %mul_2_1 = fmul i32 %bitcast_ln40_14, i32 %bitcast_ln40_15

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1197" st_id="151" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:13 %mul_2_1 = fmul i32 %bitcast_ln40_14, i32 %bitcast_ln40_15

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1198" st_id="152" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:13 %mul_2_1 = fmul i32 %bitcast_ln40_14, i32 %bitcast_ln40_15

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1199" st_id="153" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:14 %add54_2_1 = fadd i32 %add54_2_1166, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add54_2_1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1200" st_id="154" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:14 %add54_2_1 = fadd i32 %add54_2_1166, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add54_2_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1201" st_id="155" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:14 %add54_2_1 = fadd i32 %add54_2_1166, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add54_2_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1202" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2.1.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="1203" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2.1.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="1204" st_id="156" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:14 %add54_2_1 = fadd i32 %add54_2_1166, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add54_2_1"/></StgValue>
</operation>

<operation id="1205" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
for.inc.2.1.split:15 %br_ln34 = br void %for.inc.2.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1206" st_id="157" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.1:0 %add68_2_1 = fadd i32 %add54_2_1_lcssa168, i32 %empty_50

]]></Node>
<StgValue><ssdm name="add68_2_1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1207" st_id="158" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.1:0 %add68_2_1 = fadd i32 %add54_2_1_lcssa168, i32 %empty_50

]]></Node>
<StgValue><ssdm name="add68_2_1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1208" st_id="159" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.1:0 %add68_2_1 = fadd i32 %add54_2_1_lcssa168, i32 %empty_50

]]></Node>
<StgValue><ssdm name="add68_2_1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1209" st_id="160" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.1:7 %tmp_15 = fcmp_olt  i32 %add68_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1210" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32">
<![CDATA[
for.end57.2.1:1 %bitcast_ln46_7 = bitcast i32 %add68_2_1

]]></Node>
<StgValue><ssdm name="bitcast_ln46_7"/></StgValue>
</operation>

<operation id="1211" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.2.1:2 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1212" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="23" op_0_bw="32">
<![CDATA[
for.end57.2.1:3 %trunc_ln46_7 = trunc i32 %bitcast_ln46_7

]]></Node>
<StgValue><ssdm name="trunc_ln46_7"/></StgValue>
</operation>

<operation id="1213" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.2.1:4 %icmp_ln46_14 = icmp_ne  i8 %tmp_14, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_14"/></StgValue>
</operation>

<operation id="1214" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.2.1:5 %icmp_ln46_15 = icmp_eq  i23 %trunc_ln46_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_15"/></StgValue>
</operation>

<operation id="1215" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2.1:6 %or_ln46_7 = or i1 %icmp_ln46_15, i1 %icmp_ln46_14

]]></Node>
<StgValue><ssdm name="or_ln46_7"/></StgValue>
</operation>

<operation id="1216" st_id="161" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.1:7 %tmp_15 = fcmp_olt  i32 %add68_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1217" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2.1:8 %and_ln46_7 = and i1 %or_ln46_7, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln46_7"/></StgValue>
</operation>

<operation id="1218" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.2.1:9 %select_ln46_7 = select i1 %and_ln46_7, i32 0, i32 %add68_2_1

]]></Node>
<StgValue><ssdm name="select_ln46_7"/></StgValue>
</operation>

<operation id="1219" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.2.1:10 %store_ln45 = store i32 %select_ln46_7, i22 %conv1_output_ftmap_addr_7

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="1220" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
for.end57.2.1:11 %br_ln31 = br void %VITIS_LOOP_33_7.2.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1221" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.2:0 %n1_17 = load i7 %n1_8

]]></Node>
<StgValue><ssdm name="n1_17"/></StgValue>
</operation>

<operation id="1222" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.2:1 %zext_ln27_8 = zext i7 %n1_17

]]></Node>
<StgValue><ssdm name="zext_ln27_8"/></StgValue>
</operation>

<operation id="1223" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.2:2 %n1_8_cast79 = zext i7 %n1_17

]]></Node>
<StgValue><ssdm name="n1_8_cast79"/></StgValue>
</operation>

<operation id="1224" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.2:3 %n1_8_cast = zext i7 %n1_17

]]></Node>
<StgValue><ssdm name="n1_8_cast"/></StgValue>
</operation>

<operation id="1225" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5.2.2:4 %tmp_44 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_17, i8 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1226" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5.2.2:5 %tmp_54_cast = zext i15 %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="1227" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5.2.2:6 %empty_58 = sub i16 %tmp_54_cast, i16 %n1_8_cast

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1228" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5.2.2:7 %tmp_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_17, i3 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1229" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5.2.2:8 %zext_ln40_34 = zext i10 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln40_34"/></StgValue>
</operation>

<operation id="1230" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5.2.2:9 %add_ln40_26 = add i11 %zext_ln40_34, i11 %n1_8_cast79

]]></Node>
<StgValue><ssdm name="add_ln40_26"/></StgValue>
</operation>

<operation id="1231" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.2:10 %icmp_ln27_8 = icmp_eq  i7 %n1_17, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_8"/></StgValue>
</operation>

<operation id="1232" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.2:11 %add_ln27_8 = add i7 %n1_17, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_8"/></StgValue>
</operation>

<operation id="1233" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.2:12 %br_ln27 = br i1 %icmp_ln27_8, void %VITIS_LOOP_30_5.2.2.split, void %for.inc103.2.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="1234" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:2 %conv1_biases_addr_8 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_8

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_8"/></StgValue>
</operation>

<operation id="1235" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:3 %conv1_biases_load_8 = load i6 %conv1_biases_addr_8

]]></Node>
<StgValue><ssdm name="conv1_biases_load_8"/></StgValue>
</operation>

<operation id="1236" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0">
<![CDATA[
for.inc103.2.2:0 %ret_ln166 = ret

]]></Node>
<StgValue><ssdm name="ret_ln166"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1237" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="1238" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="1239" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:3 %conv1_biases_load_8 = load i6 %conv1_biases_addr_8

]]></Node>
<StgValue><ssdm name="conv1_biases_load_8"/></StgValue>
</operation>

<operation id="1240" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:4 %empty_59 = bitcast i32 %conv1_biases_load_8

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1241" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:5 %br_ln30 = br void %VITIS_LOOP_31_6.2.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1242" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.2:0 %th_8 = phi i7 %add_ln30_9, void %for.inc97.2.2, i7 0, void %VITIS_LOOP_30_5.2.2.split

]]></Node>
<StgValue><ssdm name="th_8"/></StgValue>
</operation>

<operation id="1243" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.2:1 %zext_ln30_10 = zext i7 %th_8

]]></Node>
<StgValue><ssdm name="zext_ln30_10"/></StgValue>
</operation>

<operation id="1244" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.2:2 %zext_ln30_11 = zext i7 %th_8

]]></Node>
<StgValue><ssdm name="zext_ln30_11"/></StgValue>
</operation>

<operation id="1245" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.2:3 %icmp_ln30_8 = icmp_eq  i7 %th_8, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_8"/></StgValue>
</operation>

<operation id="1246" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.2:4 %add_ln30_9 = add i7 %th_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_9"/></StgValue>
</operation>

<operation id="1247" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.2:5 %br_ln30 = br i1 %icmp_ln30_8, void %VITIS_LOOP_31_6.2.2.split, void %for.inc100.2.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1248" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="1249" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="1250" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:2 %empty_60 = add i8 %zext_ln30_11, i8 170

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1251" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:3 %p_cast84 = zext i8 %empty_60

]]></Node>
<StgValue><ssdm name="p_cast84"/></StgValue>
</operation>

<operation id="1252" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:4 %empty_61 = add i16 %empty_58, i16 %p_cast84

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1253" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:5 %p_cast85 = zext i16 %empty_61

]]></Node>
<StgValue><ssdm name="p_cast85"/></StgValue>
</operation>

<operation id="1254" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:6 %empty_62 = trunc i16 %empty_61

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1255" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:7 %p_shl15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_62, i8 0

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="1256" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:8 %empty_63 = sub i22 %p_shl15, i22 %p_cast85

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1257" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:9 %br_ln31 = br void %VITIS_LOOP_33_7.2.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="1258" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.2.2:0 %store_ln27 = store i7 %add_ln27_8, i7 %n1_8

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1259" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.2.2:1 %br_ln27 = br void %VITIS_LOOP_30_5.2.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1260" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.2:0 %tw_8 = phi i7 %add_ln31_8, void %for.end57.2.2, i7 0, void %VITIS_LOOP_31_6.2.2.split

]]></Node>
<StgValue><ssdm name="tw_8"/></StgValue>
</operation>

<operation id="1261" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.2:1 %zext_ln31_10 = zext i7 %tw_8

]]></Node>
<StgValue><ssdm name="zext_ln31_10"/></StgValue>
</operation>

<operation id="1262" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.2:2 %zext_ln31_11 = zext i7 %tw_8

]]></Node>
<StgValue><ssdm name="zext_ln31_11"/></StgValue>
</operation>

<operation id="1263" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.2:3 %icmp_ln31_8 = icmp_eq  i7 %tw_8, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_8"/></StgValue>
</operation>

<operation id="1264" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.2:4 %add_ln31_8 = add i7 %tw_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_8"/></StgValue>
</operation>

<operation id="1265" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.2:5 %br_ln31 = br i1 %icmp_ln31_8, void %VITIS_LOOP_33_7.2.2.split, void %for.inc97.2.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="1266" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:2 %empty_64 = add i8 %zext_ln31_11, i8 170

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1267" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:3 %p_cast87 = zext i8 %empty_64

]]></Node>
<StgValue><ssdm name="p_cast87"/></StgValue>
</operation>

<operation id="1268" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:4 %empty_65 = add i22 %empty_63, i22 %p_cast87

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1269" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:5 %p_cast144 = zext i22 %empty_65

]]></Node>
<StgValue><ssdm name="p_cast144"/></StgValue>
</operation>

<operation id="1270" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:6 %conv1_output_ftmap_addr_8 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast144

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_8"/></StgValue>
</operation>

<operation id="1271" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:7 %conv1_output_ftmap_load_8 = load i22 %conv1_output_ftmap_addr_8

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_8"/></StgValue>
</operation>

<operation id="1272" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.2.2:0 %br_ln30 = br void %VITIS_LOOP_31_6.2.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1273" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="1274" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="1275" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:7 %conv1_output_ftmap_load_8 = load i22 %conv1_output_ftmap_addr_8

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_8"/></StgValue>
</operation>

<operation id="1276" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:8 %br_ln33 = br void %VITIS_LOOP_34_8.2.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1277" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.2:0 %f1h_8 = phi i4 %add_ln33_9, void %for.inc55.2.2, i4 0, void %VITIS_LOOP_33_7.2.2.split

]]></Node>
<StgValue><ssdm name="f1h_8"/></StgValue>
</operation>

<operation id="1278" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.2:1 %add54_2_2_lcssa165 = phi i32 %add54_2_2163, void %for.inc55.2.2, i32 %conv1_output_ftmap_load_8, void %VITIS_LOOP_33_7.2.2.split

]]></Node>
<StgValue><ssdm name="add54_2_2_lcssa165"/></StgValue>
</operation>

<operation id="1279" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.2:2 %zext_ln40_55 = zext i4 %f1h_8

]]></Node>
<StgValue><ssdm name="zext_ln40_55"/></StgValue>
</operation>

<operation id="1280" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2.2:3 %add_ln40_39 = add i11 %add_ln40_26, i11 %zext_ln40_55

]]></Node>
<StgValue><ssdm name="add_ln40_39"/></StgValue>
</operation>

<operation id="1281" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2.2:4 %zext_ln40_56 = zext i11 %add_ln40_39

]]></Node>
<StgValue><ssdm name="zext_ln40_56"/></StgValue>
</operation>

<operation id="1282" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2.2:5 %trunc_ln40_8 = trunc i11 %add_ln40_39

]]></Node>
<StgValue><ssdm name="trunc_ln40_8"/></StgValue>
</operation>

<operation id="1283" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8.2.2:6 %p_shl17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_8, i3 0

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="1284" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8.2.2:7 %add_ln40_40 = add i13 %p_shl17, i13 %zext_ln40_56

]]></Node>
<StgValue><ssdm name="add_ln40_40"/></StgValue>
</operation>

<operation id="1285" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.2:8 %zext_ln33_5 = zext i4 %f1h_8

]]></Node>
<StgValue><ssdm name="zext_ln33_5"/></StgValue>
</operation>

<operation id="1286" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.2:9 %icmp_ln33_9 = icmp_eq  i4 %f1h_8, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_9"/></StgValue>
</operation>

<operation id="1287" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.2:10 %add_ln33_9 = add i4 %f1h_8, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_9"/></StgValue>
</operation>

<operation id="1288" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.2:11 %br_ln33 = br i1 %icmp_ln33_9, void %VITIS_LOOP_34_8.2.2.split, void %for.end57.2.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="1289" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="1290" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="1291" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:2 %tmp14 = add i8 %zext_ln33_5, i8 166

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1292" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:3 %tmp14_cast = zext i8 %tmp14

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="1293" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:4 %empty_66 = add i9 %tmp14_cast, i9 %zext_ln30_10

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1294" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:5 %icmp_ln84_5 = icmp_ugt  i9 %empty_66, i9 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_5"/></StgValue>
</operation>

<operation id="1295" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:6 %add_ln84_2 = add i8 %tmp14, i8 %zext_ln30_11

]]></Node>
<StgValue><ssdm name="add_ln84_2"/></StgValue>
</operation>

<operation id="1296" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:7 %yPixelClamped_6 = select i1 %icmp_ln84_5, i8 254, i8 %add_ln84_2

]]></Node>
<StgValue><ssdm name="yPixelClamped_6"/></StgValue>
</operation>

<operation id="1297" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:8 %zext_ln40_59 = zext i8 %yPixelClamped_6

]]></Node>
<StgValue><ssdm name="zext_ln40_59"/></StgValue>
</operation>

<operation id="1298" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:9 %tmp_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_6, i8 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1299" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:10 %sub_ln40_8 = sub i16 %tmp_50, i16 %zext_ln40_59

]]></Node>
<StgValue><ssdm name="sub_ln40_8"/></StgValue>
</operation>

<operation id="1300" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:11 %br_ln34 = br void %for.inc.2.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1301" st_id="167" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.2:0 %add68_2_2 = fadd i32 %add54_2_2_lcssa165, i32 %empty_59

]]></Node>
<StgValue><ssdm name="add68_2_2"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1302" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.2.2:0 %f1w_8 = phi i4 %add_ln34_8, void %for.inc.2.2.split, i4 0, void %VITIS_LOOP_34_8.2.2.split

]]></Node>
<StgValue><ssdm name="f1w_8"/></StgValue>
</operation>

<operation id="1303" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.2.2:1 %add54_2_2163 = phi i32 %add54_2_2, void %for.inc.2.2.split, i32 %add54_2_2_lcssa165, void %VITIS_LOOP_34_8.2.2.split

]]></Node>
<StgValue><ssdm name="add54_2_2163"/></StgValue>
</operation>

<operation id="1304" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="13" op_0_bw="4">
<![CDATA[
for.inc.2.2:2 %zext_ln40_62 = zext i4 %f1w_8

]]></Node>
<StgValue><ssdm name="zext_ln40_62"/></StgValue>
</operation>

<operation id="1305" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2.2:3 %add_ln40_43 = add i13 %add_ln40_40, i13 %zext_ln40_62

]]></Node>
<StgValue><ssdm name="add_ln40_43"/></StgValue>
</operation>

<operation id="1306" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="13">
<![CDATA[
for.inc.2.2:4 %zext_ln40_63 = zext i13 %add_ln40_43

]]></Node>
<StgValue><ssdm name="zext_ln40_63"/></StgValue>
</operation>

<operation id="1307" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.2:5 %conv1_weights_addr_8 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_63

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_8"/></StgValue>
</operation>

<operation id="1308" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="4">
<![CDATA[
for.inc.2.2:6 %zext_ln34_15 = zext i4 %f1w_8

]]></Node>
<StgValue><ssdm name="zext_ln34_15"/></StgValue>
</operation>

<operation id="1309" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2.2:7 %icmp_ln34_8 = icmp_eq  i4 %f1w_8, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_8"/></StgValue>
</operation>

<operation id="1310" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2.2:8 %add_ln34_8 = add i4 %f1w_8, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_8"/></StgValue>
</operation>

<operation id="1311" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2.2:9 %br_ln34 = br i1 %icmp_ln34_8, void %for.inc.2.2.split, void %for.inc55.2.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1312" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.2.split:2 %add_ln38_16 = add i8 %zext_ln34_15, i8 166

]]></Node>
<StgValue><ssdm name="add_ln38_16"/></StgValue>
</operation>

<operation id="1313" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="9" op_0_bw="8">
<![CDATA[
for.inc.2.2.split:3 %zext_ln38_5 = zext i8 %add_ln38_16

]]></Node>
<StgValue><ssdm name="zext_ln38_5"/></StgValue>
</operation>

<operation id="1314" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.2.split:4 %add_ln38_17 = add i9 %zext_ln38_5, i9 %zext_ln31_10

]]></Node>
<StgValue><ssdm name="add_ln38_17"/></StgValue>
</operation>

<operation id="1315" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.2.split:5 %icmp_ln84_6 = icmp_ugt  i9 %add_ln38_17, i9 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_6"/></StgValue>
</operation>

<operation id="1316" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc.2.2.split:6 %xPixelClamped_6 = select i1 %icmp_ln84_6, i9 254, i9 %add_ln38_17

]]></Node>
<StgValue><ssdm name="xPixelClamped_6"/></StgValue>
</operation>

<operation id="1317" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.2.split:7 %conv1_weights_load_8 = load i13 %conv1_weights_addr_8

]]></Node>
<StgValue><ssdm name="conv1_weights_load_8"/></StgValue>
</operation>

<operation id="1318" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="9">
<![CDATA[
for.inc.2.2.split:9 %zext_ln40_64 = zext i9 %xPixelClamped_6

]]></Node>
<StgValue><ssdm name="zext_ln40_64"/></StgValue>
</operation>

<operation id="1319" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.2.2.split:10 %add_ln40_44 = add i16 %sub_ln40_8, i16 %zext_ln40_64

]]></Node>
<StgValue><ssdm name="add_ln40_44"/></StgValue>
</operation>

<operation id="1320" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="16">
<![CDATA[
for.inc.2.2.split:11 %zext_ln40_65 = zext i16 %add_ln40_44

]]></Node>
<StgValue><ssdm name="zext_ln40_65"/></StgValue>
</operation>

<operation id="1321" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.2.split:12 %input_ftmap_addr_8 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_65

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_8"/></StgValue>
</operation>

<operation id="1322" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.2.split:13 %input_ftmap_load_8 = load i16 %input_ftmap_addr_8

]]></Node>
<StgValue><ssdm name="input_ftmap_load_8"/></StgValue>
</operation>

<operation id="1323" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.2.2:0 %br_ln33 = br void %VITIS_LOOP_34_8.2.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1324" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.2.split:7 %conv1_weights_load_8 = load i13 %conv1_weights_addr_8

]]></Node>
<StgValue><ssdm name="conv1_weights_load_8"/></StgValue>
</operation>

<operation id="1325" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.2.split:13 %input_ftmap_load_8 = load i16 %input_ftmap_addr_8

]]></Node>
<StgValue><ssdm name="input_ftmap_load_8"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1326" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.2.split:8 %bitcast_ln40_16 = bitcast i32 %conv1_weights_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln40_16"/></StgValue>
</operation>

<operation id="1327" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.2.split:14 %bitcast_ln40_17 = bitcast i32 %input_ftmap_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln40_17"/></StgValue>
</operation>

<operation id="1328" st_id="170" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:15 %mul_2_2 = fmul i32 %bitcast_ln40_16, i32 %bitcast_ln40_17

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1329" st_id="171" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:15 %mul_2_2 = fmul i32 %bitcast_ln40_16, i32 %bitcast_ln40_17

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1330" st_id="172" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:15 %mul_2_2 = fmul i32 %bitcast_ln40_16, i32 %bitcast_ln40_17

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1331" st_id="173" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:16 %add54_2_2 = fadd i32 %add54_2_2163, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add54_2_2"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1332" st_id="174" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:16 %add54_2_2 = fadd i32 %add54_2_2163, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add54_2_2"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1333" st_id="175" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:16 %add54_2_2 = fadd i32 %add54_2_2163, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add54_2_2"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1334" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2.2.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="1335" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2.2.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="1336" st_id="176" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:16 %add54_2_2 = fadd i32 %add54_2_2163, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add54_2_2"/></StgValue>
</operation>

<operation id="1337" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0">
<![CDATA[
for.inc.2.2.split:17 %br_ln34 = br void %for.inc.2.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1338" st_id="177" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.2:0 %add68_2_2 = fadd i32 %add54_2_2_lcssa165, i32 %empty_59

]]></Node>
<StgValue><ssdm name="add68_2_2"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1339" st_id="178" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.2:0 %add68_2_2 = fadd i32 %add54_2_2_lcssa165, i32 %empty_59

]]></Node>
<StgValue><ssdm name="add68_2_2"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1340" st_id="179" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.2:0 %add68_2_2 = fadd i32 %add54_2_2_lcssa165, i32 %empty_59

]]></Node>
<StgValue><ssdm name="add68_2_2"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1341" st_id="180" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.2:7 %tmp_17 = fcmp_olt  i32 %add68_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1342" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32">
<![CDATA[
for.end57.2.2:1 %bitcast_ln46_8 = bitcast i32 %add68_2_2

]]></Node>
<StgValue><ssdm name="bitcast_ln46_8"/></StgValue>
</operation>

<operation id="1343" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.2.2:2 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1344" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="23" op_0_bw="32">
<![CDATA[
for.end57.2.2:3 %trunc_ln46_8 = trunc i32 %bitcast_ln46_8

]]></Node>
<StgValue><ssdm name="trunc_ln46_8"/></StgValue>
</operation>

<operation id="1345" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.2.2:4 %icmp_ln46_16 = icmp_ne  i8 %tmp_16, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_16"/></StgValue>
</operation>

<operation id="1346" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.2.2:5 %icmp_ln46_17 = icmp_eq  i23 %trunc_ln46_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_17"/></StgValue>
</operation>

<operation id="1347" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2.2:6 %or_ln46_8 = or i1 %icmp_ln46_17, i1 %icmp_ln46_16

]]></Node>
<StgValue><ssdm name="or_ln46_8"/></StgValue>
</operation>

<operation id="1348" st_id="181" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.2:7 %tmp_17 = fcmp_olt  i32 %add68_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1349" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2.2:8 %and_ln46_8 = and i1 %or_ln46_8, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln46_8"/></StgValue>
</operation>

<operation id="1350" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.2.2:9 %select_ln46_8 = select i1 %and_ln46_8, i32 0, i32 %add68_2_2

]]></Node>
<StgValue><ssdm name="select_ln46_8"/></StgValue>
</operation>

<operation id="1351" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.2.2:10 %store_ln45 = store i32 %select_ln46_8, i22 %conv1_output_ftmap_addr_8

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="1352" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0">
<![CDATA[
for.end57.2.2:11 %br_ln31 = br void %VITIS_LOOP_33_7.2.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="1614" name="input_ftmap" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1615" name="conv1_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1616" name="conv1_biases" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1617" name="conv1_output_ftmap" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_output_ftmap"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="1619" from="StgValue_1618" to="n1" fromId="1618" toId="182">
</dataflow>
<dataflow id="1621" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1620" toId="183">
</dataflow>
<dataflow id="1622" from="conv1_biases" to="specinterface_ln0" fromId="1616" toId="183">
</dataflow>
<dataflow id="1624" from="empty" to="specinterface_ln0" fromId="1623" toId="183">
</dataflow>
<dataflow id="1626" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="183">
</dataflow>
<dataflow id="1627" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="183">
</dataflow>
<dataflow id="1629" from="empty_0" to="specinterface_ln0" fromId="1628" toId="183">
</dataflow>
<dataflow id="1631" from="StgValue_1630" to="specinterface_ln0" fromId="1630" toId="183">
</dataflow>
<dataflow id="1632" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="183">
</dataflow>
<dataflow id="1633" from="empty_0" to="specinterface_ln0" fromId="1628" toId="183">
</dataflow>
<dataflow id="1634" from="empty_0" to="specinterface_ln0" fromId="1628" toId="183">
</dataflow>
<dataflow id="1635" from="empty_0" to="specinterface_ln0" fromId="1628" toId="183">
</dataflow>
<dataflow id="1636" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="183">
</dataflow>
<dataflow id="1637" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="183">
</dataflow>
<dataflow id="1638" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="183">
</dataflow>
<dataflow id="1639" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="183">
</dataflow>
<dataflow id="1640" from="empty_0" to="specinterface_ln0" fromId="1628" toId="183">
</dataflow>
<dataflow id="1641" from="empty_0" to="specinterface_ln0" fromId="1628" toId="183">
</dataflow>
<dataflow id="1642" from="StgValue_1630" to="specinterface_ln0" fromId="1630" toId="183">
</dataflow>
<dataflow id="1643" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="183">
</dataflow>
<dataflow id="1644" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1620" toId="184">
</dataflow>
<dataflow id="1645" from="conv1_weights" to="specinterface_ln0" fromId="1615" toId="184">
</dataflow>
<dataflow id="1646" from="empty" to="specinterface_ln0" fromId="1623" toId="184">
</dataflow>
<dataflow id="1647" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="184">
</dataflow>
<dataflow id="1648" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="184">
</dataflow>
<dataflow id="1649" from="empty_0" to="specinterface_ln0" fromId="1628" toId="184">
</dataflow>
<dataflow id="1650" from="StgValue_1630" to="specinterface_ln0" fromId="1630" toId="184">
</dataflow>
<dataflow id="1651" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="184">
</dataflow>
<dataflow id="1652" from="empty_0" to="specinterface_ln0" fromId="1628" toId="184">
</dataflow>
<dataflow id="1653" from="empty_0" to="specinterface_ln0" fromId="1628" toId="184">
</dataflow>
<dataflow id="1654" from="empty_0" to="specinterface_ln0" fromId="1628" toId="184">
</dataflow>
<dataflow id="1655" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="184">
</dataflow>
<dataflow id="1656" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="184">
</dataflow>
<dataflow id="1657" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="184">
</dataflow>
<dataflow id="1658" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="184">
</dataflow>
<dataflow id="1659" from="empty_0" to="specinterface_ln0" fromId="1628" toId="184">
</dataflow>
<dataflow id="1660" from="empty_0" to="specinterface_ln0" fromId="1628" toId="184">
</dataflow>
<dataflow id="1661" from="StgValue_1630" to="specinterface_ln0" fromId="1630" toId="184">
</dataflow>
<dataflow id="1662" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="184">
</dataflow>
<dataflow id="1663" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1620" toId="185">
</dataflow>
<dataflow id="1664" from="input_ftmap" to="specinterface_ln0" fromId="1614" toId="185">
</dataflow>
<dataflow id="1665" from="empty" to="specinterface_ln0" fromId="1623" toId="185">
</dataflow>
<dataflow id="1666" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="185">
</dataflow>
<dataflow id="1667" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="185">
</dataflow>
<dataflow id="1668" from="empty_0" to="specinterface_ln0" fromId="1628" toId="185">
</dataflow>
<dataflow id="1669" from="StgValue_1630" to="specinterface_ln0" fromId="1630" toId="185">
</dataflow>
<dataflow id="1670" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="185">
</dataflow>
<dataflow id="1671" from="empty_0" to="specinterface_ln0" fromId="1628" toId="185">
</dataflow>
<dataflow id="1672" from="empty_0" to="specinterface_ln0" fromId="1628" toId="185">
</dataflow>
<dataflow id="1673" from="empty_0" to="specinterface_ln0" fromId="1628" toId="185">
</dataflow>
<dataflow id="1674" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="185">
</dataflow>
<dataflow id="1675" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="185">
</dataflow>
<dataflow id="1676" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="185">
</dataflow>
<dataflow id="1677" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="185">
</dataflow>
<dataflow id="1678" from="empty_0" to="specinterface_ln0" fromId="1628" toId="185">
</dataflow>
<dataflow id="1679" from="empty_0" to="specinterface_ln0" fromId="1628" toId="185">
</dataflow>
<dataflow id="1680" from="StgValue_1630" to="specinterface_ln0" fromId="1630" toId="185">
</dataflow>
<dataflow id="1681" from="StgValue_1625" to="specinterface_ln0" fromId="1625" toId="185">
</dataflow>
<dataflow id="1683" from="StgValue_1682" to="store_ln27" fromId="1682" toId="186">
</dataflow>
<dataflow id="1684" from="n1" to="store_ln27" fromId="182" toId="186">
</dataflow>
<dataflow id="1685" from="n1" to="n1_9" fromId="182" toId="188">
</dataflow>
<dataflow id="1686" from="n1_9" to="zext_ln27" fromId="188" toId="189">
</dataflow>
<dataflow id="1687" from="n1_9" to="n1_cast45" fromId="188" toId="190">
</dataflow>
<dataflow id="1688" from="n1_9" to="n1_cast" fromId="188" toId="191">
</dataflow>
<dataflow id="1690" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_18" fromId="1689" toId="192">
</dataflow>
<dataflow id="1691" from="n1_9" to="tmp_18" fromId="188" toId="192">
</dataflow>
<dataflow id="1693" from="StgValue_1692" to="tmp_18" fromId="1692" toId="192">
</dataflow>
<dataflow id="1694" from="tmp_18" to="tmp_21_cast" fromId="192" toId="193">
</dataflow>
<dataflow id="1695" from="tmp_21_cast" to="empty" fromId="193" toId="194">
</dataflow>
<dataflow id="1696" from="n1_cast" to="empty" fromId="191" toId="194">
</dataflow>
<dataflow id="1697" from="empty" to="sext_ln40" fromId="194" toId="195">
</dataflow>
<dataflow id="1699" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="tmp_19" fromId="1698" toId="196">
</dataflow>
<dataflow id="1700" from="n1_9" to="tmp_19" fromId="188" toId="196">
</dataflow>
<dataflow id="1702" from="StgValue_1701" to="tmp_19" fromId="1701" toId="196">
</dataflow>
<dataflow id="1703" from="tmp_19" to="zext_ln40" fromId="196" toId="197">
</dataflow>
<dataflow id="1704" from="zext_ln40" to="add_ln40" fromId="197" toId="198">
</dataflow>
<dataflow id="1705" from="n1_cast45" to="add_ln40" fromId="190" toId="198">
</dataflow>
<dataflow id="1706" from="n1_9" to="icmp_ln27" fromId="188" toId="199">
</dataflow>
<dataflow id="1708" from="StgValue_1707" to="icmp_ln27" fromId="1707" toId="199">
</dataflow>
<dataflow id="1709" from="n1_9" to="add_ln27" fromId="188" toId="200">
</dataflow>
<dataflow id="1711" from="StgValue_1710" to="add_ln27" fromId="1710" toId="200">
</dataflow>
<dataflow id="1712" from="icmp_ln27" to="br_ln27" fromId="199" toId="201">
</dataflow>
<dataflow id="1713" from="conv1_biases" to="conv1_biases_addr" fromId="1616" toId="202">
</dataflow>
<dataflow id="1715" from="StgValue_1714" to="conv1_biases_addr" fromId="1714" toId="202">
</dataflow>
<dataflow id="1716" from="zext_ln27" to="conv1_biases_addr" fromId="189" toId="202">
</dataflow>
<dataflow id="1717" from="conv1_biases_addr" to="conv1_biases_load" fromId="202" toId="203">
</dataflow>
<dataflow id="1718" from="StgValue_1618" to="n1_1" fromId="1618" toId="204">
</dataflow>
<dataflow id="1719" from="StgValue_1682" to="store_ln27" fromId="1682" toId="205">
</dataflow>
<dataflow id="1720" from="n1_1" to="store_ln27" fromId="204" toId="205">
</dataflow>
<dataflow id="1722" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="1721" toId="207">
</dataflow>
<dataflow id="1724" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="207">
</dataflow>
<dataflow id="1725" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="207">
</dataflow>
<dataflow id="1726" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="207">
</dataflow>
<dataflow id="1728" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="1727" toId="208">
</dataflow>
<dataflow id="1730" from="empty_13" to="specloopname_ln27" fromId="1729" toId="208">
</dataflow>
<dataflow id="1731" from="conv1_biases_addr" to="conv1_biases_load" fromId="202" toId="209">
</dataflow>
<dataflow id="1732" from="conv1_biases_load" to="empty_27" fromId="209" toId="210">
</dataflow>
<dataflow id="1733" from="add_ln30" to="th" fromId="221" toId="212">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1734" from="br_ln30" to="th" fromId="238" toId="212">
<BackEdge/>
</dataflow>
<dataflow id="1735" from="StgValue_1682" to="th" fromId="1682" toId="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1736" from="br_ln30" to="th" fromId="211" toId="212">
</dataflow>
<dataflow id="1737" from="th" to="th_cast" fromId="212" toId="213">
</dataflow>
<dataflow id="1738" from="sext_ln40" to="empty_28" fromId="195" toId="214">
</dataflow>
<dataflow id="1739" from="th_cast" to="empty_28" fromId="213" toId="214">
</dataflow>
<dataflow id="1740" from="empty_28" to="p_cast47" fromId="214" toId="215">
</dataflow>
<dataflow id="1741" from="empty_28" to="empty_29" fromId="214" toId="216">
</dataflow>
<dataflow id="1743" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl2" fromId="1742" toId="217">
</dataflow>
<dataflow id="1744" from="empty_29" to="p_shl2" fromId="216" toId="217">
</dataflow>
<dataflow id="1745" from="StgValue_1692" to="p_shl2" fromId="1692" toId="217">
</dataflow>
<dataflow id="1746" from="p_shl2" to="empty_30" fromId="217" toId="218">
</dataflow>
<dataflow id="1747" from="p_cast47" to="empty_30" fromId="215" toId="218">
</dataflow>
<dataflow id="1748" from="th" to="zext_ln30" fromId="212" toId="219">
</dataflow>
<dataflow id="1749" from="th" to="icmp_ln30" fromId="212" toId="220">
</dataflow>
<dataflow id="1751" from="StgValue_1750" to="icmp_ln30" fromId="1750" toId="220">
</dataflow>
<dataflow id="1752" from="th" to="add_ln30" fromId="212" toId="221">
</dataflow>
<dataflow id="1753" from="StgValue_1710" to="add_ln30" fromId="1710" toId="221">
</dataflow>
<dataflow id="1754" from="icmp_ln30" to="br_ln30" fromId="220" toId="222">
</dataflow>
<dataflow id="1755" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="1721" toId="223">
</dataflow>
<dataflow id="1757" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="223">
</dataflow>
<dataflow id="1758" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="223">
</dataflow>
<dataflow id="1759" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="223">
</dataflow>
<dataflow id="1760" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="1727" toId="224">
</dataflow>
<dataflow id="1762" from="empty_12" to="specloopname_ln30" fromId="1761" toId="224">
</dataflow>
<dataflow id="1763" from="add_ln27" to="store_ln27" fromId="200" toId="226">
</dataflow>
<dataflow id="1764" from="n1" to="store_ln27" fromId="182" toId="226">
</dataflow>
<dataflow id="1765" from="add_ln31" to="tw" fromId="235" toId="228">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1766" from="br_ln31" to="tw" fromId="315" toId="228">
<BackEdge/>
</dataflow>
<dataflow id="1767" from="StgValue_1682" to="tw" fromId="1682" toId="228">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1768" from="br_ln31" to="tw" fromId="225" toId="228">
</dataflow>
<dataflow id="1769" from="tw" to="tw_cast" fromId="228" toId="229">
</dataflow>
<dataflow id="1770" from="empty_30" to="empty_31" fromId="218" toId="230">
</dataflow>
<dataflow id="1771" from="tw_cast" to="empty_31" fromId="229" toId="230">
</dataflow>
<dataflow id="1772" from="empty_31" to="p_cast95" fromId="230" toId="231">
</dataflow>
<dataflow id="1773" from="conv1_output_ftmap" to="conv1_output_ftmap_addr" fromId="1617" toId="232">
</dataflow>
<dataflow id="1774" from="StgValue_1714" to="conv1_output_ftmap_addr" fromId="1714" toId="232">
</dataflow>
<dataflow id="1775" from="p_cast95" to="conv1_output_ftmap_addr" fromId="231" toId="232">
</dataflow>
<dataflow id="1776" from="tw" to="zext_ln31" fromId="228" toId="233">
</dataflow>
<dataflow id="1777" from="tw" to="icmp_ln31" fromId="228" toId="234">
</dataflow>
<dataflow id="1778" from="StgValue_1750" to="icmp_ln31" fromId="1750" toId="234">
</dataflow>
<dataflow id="1779" from="tw" to="add_ln31" fromId="228" toId="235">
</dataflow>
<dataflow id="1780" from="StgValue_1710" to="add_ln31" fromId="1710" toId="235">
</dataflow>
<dataflow id="1781" from="icmp_ln31" to="br_ln31" fromId="234" toId="236">
</dataflow>
<dataflow id="1782" from="conv1_output_ftmap_addr" to="conv1_output_ftmap_load" fromId="232" toId="237">
</dataflow>
<dataflow id="1783" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="1721" toId="239">
</dataflow>
<dataflow id="1784" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="239">
</dataflow>
<dataflow id="1785" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="239">
</dataflow>
<dataflow id="1786" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="239">
</dataflow>
<dataflow id="1787" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="1727" toId="240">
</dataflow>
<dataflow id="1789" from="empty_11" to="specloopname_ln31" fromId="1788" toId="240">
</dataflow>
<dataflow id="1790" from="conv1_output_ftmap_addr" to="conv1_output_ftmap_load" fromId="232" toId="241">
</dataflow>
<dataflow id="1791" from="add_ln33" to="f1h" fromId="252" toId="243">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1792" from="br_ln33" to="f1h" fromId="286" toId="243">
<BackEdge/>
</dataflow>
<dataflow id="1794" from="StgValue_1793" to="f1h" fromId="1793" toId="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1795" from="br_ln33" to="f1h" fromId="242" toId="243">
</dataflow>
<dataflow id="1796" from="add54187" to="add54_lcssa189" fromId="267" toId="244">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1797" from="br_ln33" to="add54_lcssa189" fromId="286" toId="244">
<BackEdge/>
</dataflow>
<dataflow id="1798" from="conv1_output_ftmap_load" to="add54_lcssa189" fromId="241" toId="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1799" from="br_ln33" to="add54_lcssa189" fromId="242" toId="244">
</dataflow>
<dataflow id="1800" from="f1h" to="zext_ln40_4" fromId="243" toId="245">
</dataflow>
<dataflow id="1801" from="add_ln40" to="add_ln40_4" fromId="198" toId="246">
</dataflow>
<dataflow id="1802" from="zext_ln40_4" to="add_ln40_4" fromId="245" toId="246">
</dataflow>
<dataflow id="1803" from="add_ln40_4" to="zext_ln40_5" fromId="246" toId="247">
</dataflow>
<dataflow id="1804" from="add_ln40_4" to="trunc_ln40" fromId="246" toId="248">
</dataflow>
<dataflow id="1806" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="p_shl3" fromId="1805" toId="249">
</dataflow>
<dataflow id="1807" from="trunc_ln40" to="p_shl3" fromId="248" toId="249">
</dataflow>
<dataflow id="1808" from="StgValue_1701" to="p_shl3" fromId="1701" toId="249">
</dataflow>
<dataflow id="1809" from="p_shl3" to="add_ln40_5" fromId="249" toId="250">
</dataflow>
<dataflow id="1810" from="zext_ln40_5" to="add_ln40_5" fromId="247" toId="250">
</dataflow>
<dataflow id="1811" from="f1h" to="icmp_ln33" fromId="243" toId="251">
</dataflow>
<dataflow id="1813" from="StgValue_1812" to="icmp_ln33" fromId="1812" toId="251">
</dataflow>
<dataflow id="1814" from="f1h" to="add_ln33" fromId="243" toId="252">
</dataflow>
<dataflow id="1816" from="StgValue_1815" to="add_ln33" fromId="1815" toId="252">
</dataflow>
<dataflow id="1817" from="icmp_ln33" to="br_ln33" fromId="251" toId="253">
</dataflow>
<dataflow id="1818" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="1721" toId="254">
</dataflow>
<dataflow id="1820" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="254">
</dataflow>
<dataflow id="1821" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="254">
</dataflow>
<dataflow id="1822" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="254">
</dataflow>
<dataflow id="1823" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="1727" toId="255">
</dataflow>
<dataflow id="1825" from="empty_10" to="specloopname_ln33" fromId="1824" toId="255">
</dataflow>
<dataflow id="1826" from="f1h" to="tmp" fromId="243" toId="256">
</dataflow>
<dataflow id="1828" from="StgValue_1827" to="tmp" fromId="1827" toId="256">
</dataflow>
<dataflow id="1829" from="tmp" to="tmp_cast" fromId="256" toId="257">
</dataflow>
<dataflow id="1830" from="tmp_cast" to="empty_32" fromId="257" toId="258">
</dataflow>
<dataflow id="1831" from="zext_ln30" to="empty_32" fromId="219" toId="258">
</dataflow>
<dataflow id="1833" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_26" fromId="1832" toId="259">
</dataflow>
<dataflow id="1834" from="empty_32" to="tmp_26" fromId="258" toId="259">
</dataflow>
<dataflow id="1836" from="StgValue_1835" to="tmp_26" fromId="1835" toId="259">
</dataflow>
<dataflow id="1837" from="tmp_26" to="yPixelClamped" fromId="259" toId="260">
</dataflow>
<dataflow id="1838" from="StgValue_1692" to="yPixelClamped" fromId="1692" toId="260">
</dataflow>
<dataflow id="1839" from="empty_32" to="yPixelClamped" fromId="258" toId="260">
</dataflow>
<dataflow id="1840" from="yPixelClamped" to="sext_ln40_3" fromId="260" toId="261">
</dataflow>
<dataflow id="1842" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_27" fromId="1841" toId="262">
</dataflow>
<dataflow id="1843" from="yPixelClamped" to="tmp_27" fromId="260" toId="262">
</dataflow>
<dataflow id="1844" from="StgValue_1692" to="tmp_27" fromId="1692" toId="262">
</dataflow>
<dataflow id="1845" from="tmp_27" to="sub_ln40" fromId="262" toId="263">
</dataflow>
<dataflow id="1846" from="sext_ln40_3" to="sub_ln40" fromId="261" toId="263">
</dataflow>
<dataflow id="1847" from="add54_lcssa189" to="add" fromId="244" toId="265">
</dataflow>
<dataflow id="1848" from="empty_27" to="add" fromId="210" toId="265">
</dataflow>
<dataflow id="1849" from="add_ln34" to="f1w" fromId="273" toId="266">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1850" from="br_ln34" to="f1w" fromId="300" toId="266">
<BackEdge/>
</dataflow>
<dataflow id="1851" from="StgValue_1793" to="f1w" fromId="1793" toId="266">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1852" from="br_ln34" to="f1w" fromId="264" toId="266">
</dataflow>
<dataflow id="1853" from="add1" to="add54187" fromId="299" toId="267">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1854" from="br_ln34" to="add54187" fromId="300" toId="267">
<BackEdge/>
</dataflow>
<dataflow id="1855" from="add54_lcssa189" to="add54187" fromId="244" toId="267">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1856" from="br_ln34" to="add54187" fromId="264" toId="267">
</dataflow>
<dataflow id="1857" from="f1w" to="zext_ln40_9" fromId="266" toId="268">
</dataflow>
<dataflow id="1858" from="add_ln40_5" to="add_ln40_9" fromId="250" toId="269">
</dataflow>
<dataflow id="1859" from="zext_ln40_9" to="add_ln40_9" fromId="268" toId="269">
</dataflow>
<dataflow id="1860" from="add_ln40_9" to="zext_ln40_10" fromId="269" toId="270">
</dataflow>
<dataflow id="1861" from="conv1_weights" to="conv1_weights_addr" fromId="1615" toId="271">
</dataflow>
<dataflow id="1862" from="StgValue_1714" to="conv1_weights_addr" fromId="1714" toId="271">
</dataflow>
<dataflow id="1863" from="zext_ln40_10" to="conv1_weights_addr" fromId="270" toId="271">
</dataflow>
<dataflow id="1864" from="f1w" to="icmp_ln34" fromId="266" toId="272">
</dataflow>
<dataflow id="1865" from="StgValue_1812" to="icmp_ln34" fromId="1812" toId="272">
</dataflow>
<dataflow id="1866" from="f1w" to="add_ln34" fromId="266" toId="273">
</dataflow>
<dataflow id="1867" from="StgValue_1815" to="add_ln34" fromId="1815" toId="273">
</dataflow>
<dataflow id="1868" from="icmp_ln34" to="br_ln34" fromId="272" toId="274">
</dataflow>
<dataflow id="1869" from="f1w" to="add_ln38" fromId="266" toId="275">
</dataflow>
<dataflow id="1870" from="StgValue_1827" to="add_ln38" fromId="1827" toId="275">
</dataflow>
<dataflow id="1871" from="add_ln38" to="sext_ln38" fromId="275" toId="276">
</dataflow>
<dataflow id="1872" from="sext_ln38" to="add_ln38_1" fromId="276" toId="277">
</dataflow>
<dataflow id="1873" from="zext_ln31" to="add_ln38_1" fromId="233" toId="277">
</dataflow>
<dataflow id="1874" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_32" fromId="1832" toId="278">
</dataflow>
<dataflow id="1875" from="add_ln38_1" to="tmp_32" fromId="277" toId="278">
</dataflow>
<dataflow id="1876" from="StgValue_1835" to="tmp_32" fromId="1835" toId="278">
</dataflow>
<dataflow id="1877" from="tmp_32" to="xPixelClamped" fromId="278" toId="279">
</dataflow>
<dataflow id="1878" from="StgValue_1692" to="xPixelClamped" fromId="1692" toId="279">
</dataflow>
<dataflow id="1879" from="add_ln38_1" to="xPixelClamped" fromId="277" toId="279">
</dataflow>
<dataflow id="1880" from="conv1_weights_addr" to="conv1_weights_load" fromId="271" toId="280">
</dataflow>
<dataflow id="1881" from="xPixelClamped" to="sext_ln40_5" fromId="279" toId="281">
</dataflow>
<dataflow id="1882" from="sub_ln40" to="add_ln40_10" fromId="263" toId="282">
</dataflow>
<dataflow id="1883" from="sext_ln40_5" to="add_ln40_10" fromId="281" toId="282">
</dataflow>
<dataflow id="1884" from="add_ln40_10" to="zext_ln40_11" fromId="282" toId="283">
</dataflow>
<dataflow id="1885" from="input_ftmap" to="input_ftmap_addr" fromId="1614" toId="284">
</dataflow>
<dataflow id="1886" from="StgValue_1714" to="input_ftmap_addr" fromId="1714" toId="284">
</dataflow>
<dataflow id="1887" from="zext_ln40_11" to="input_ftmap_addr" fromId="283" toId="284">
</dataflow>
<dataflow id="1888" from="input_ftmap_addr" to="input_ftmap_load" fromId="284" toId="285">
</dataflow>
<dataflow id="1889" from="conv1_weights_addr" to="conv1_weights_load" fromId="271" toId="287">
</dataflow>
<dataflow id="1890" from="input_ftmap_addr" to="input_ftmap_load" fromId="284" toId="288">
</dataflow>
<dataflow id="1891" from="conv1_weights_load" to="bitcast_ln40" fromId="287" toId="289">
</dataflow>
<dataflow id="1892" from="input_ftmap_load" to="bitcast_ln40_1" fromId="288" toId="290">
</dataflow>
<dataflow id="1893" from="bitcast_ln40" to="mul" fromId="289" toId="291">
</dataflow>
<dataflow id="1894" from="bitcast_ln40_1" to="mul" fromId="290" toId="291">
</dataflow>
<dataflow id="1895" from="bitcast_ln40" to="mul" fromId="289" toId="292">
</dataflow>
<dataflow id="1896" from="bitcast_ln40_1" to="mul" fromId="290" toId="292">
</dataflow>
<dataflow id="1897" from="bitcast_ln40" to="mul" fromId="289" toId="293">
</dataflow>
<dataflow id="1898" from="bitcast_ln40_1" to="mul" fromId="290" toId="293">
</dataflow>
<dataflow id="1899" from="add54187" to="add1" fromId="267" toId="294">
</dataflow>
<dataflow id="1900" from="mul" to="add1" fromId="293" toId="294">
</dataflow>
<dataflow id="1901" from="add54187" to="add1" fromId="267" toId="295">
</dataflow>
<dataflow id="1902" from="mul" to="add1" fromId="293" toId="295">
</dataflow>
<dataflow id="1903" from="add54187" to="add1" fromId="267" toId="296">
</dataflow>
<dataflow id="1904" from="mul" to="add1" fromId="293" toId="296">
</dataflow>
<dataflow id="1905" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln34" fromId="1721" toId="297">
</dataflow>
<dataflow id="1906" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="297">
</dataflow>
<dataflow id="1907" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="297">
</dataflow>
<dataflow id="1908" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="297">
</dataflow>
<dataflow id="1909" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="1727" toId="298">
</dataflow>
<dataflow id="1911" from="empty_9" to="specloopname_ln34" fromId="1910" toId="298">
</dataflow>
<dataflow id="1912" from="add54187" to="add1" fromId="267" toId="299">
</dataflow>
<dataflow id="1913" from="mul" to="add1" fromId="293" toId="299">
</dataflow>
<dataflow id="1914" from="add54_lcssa189" to="add" fromId="244" toId="301">
</dataflow>
<dataflow id="1915" from="empty_27" to="add" fromId="210" toId="301">
</dataflow>
<dataflow id="1916" from="add54_lcssa189" to="add" fromId="244" toId="302">
</dataflow>
<dataflow id="1917" from="empty_27" to="add" fromId="210" toId="302">
</dataflow>
<dataflow id="1918" from="add54_lcssa189" to="add" fromId="244" toId="303">
</dataflow>
<dataflow id="1919" from="empty_27" to="add" fromId="210" toId="303">
</dataflow>
<dataflow id="1920" from="add" to="tmp_4" fromId="303" toId="304">
</dataflow>
<dataflow id="1922" from="StgValue_1921" to="tmp_4" fromId="1921" toId="304">
</dataflow>
<dataflow id="1923" from="add" to="bitcast_ln46" fromId="303" toId="305">
</dataflow>
<dataflow id="1925" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_3" fromId="1924" toId="306">
</dataflow>
<dataflow id="1926" from="bitcast_ln46" to="tmp_3" fromId="305" toId="306">
</dataflow>
<dataflow id="1928" from="StgValue_1927" to="tmp_3" fromId="1927" toId="306">
</dataflow>
<dataflow id="1930" from="StgValue_1929" to="tmp_3" fromId="1929" toId="306">
</dataflow>
<dataflow id="1931" from="bitcast_ln46" to="trunc_ln46" fromId="305" toId="307">
</dataflow>
<dataflow id="1932" from="tmp_3" to="icmp_ln46" fromId="306" toId="308">
</dataflow>
<dataflow id="1934" from="StgValue_1933" to="icmp_ln46" fromId="1933" toId="308">
</dataflow>
<dataflow id="1935" from="trunc_ln46" to="icmp_ln46_1" fromId="307" toId="309">
</dataflow>
<dataflow id="1937" from="StgValue_1936" to="icmp_ln46_1" fromId="1936" toId="309">
</dataflow>
<dataflow id="1938" from="icmp_ln46_1" to="or_ln46" fromId="309" toId="310">
</dataflow>
<dataflow id="1939" from="icmp_ln46" to="or_ln46" fromId="308" toId="310">
</dataflow>
<dataflow id="1940" from="add" to="tmp_4" fromId="303" toId="311">
</dataflow>
<dataflow id="1941" from="StgValue_1921" to="tmp_4" fromId="1921" toId="311">
</dataflow>
<dataflow id="1942" from="or_ln46" to="and_ln46" fromId="310" toId="312">
</dataflow>
<dataflow id="1943" from="tmp_4" to="and_ln46" fromId="311" toId="312">
</dataflow>
<dataflow id="1944" from="and_ln46" to="select_ln46" fromId="312" toId="313">
</dataflow>
<dataflow id="1945" from="StgValue_1921" to="select_ln46" fromId="1921" toId="313">
</dataflow>
<dataflow id="1946" from="add" to="select_ln46" fromId="303" toId="313">
</dataflow>
<dataflow id="1947" from="select_ln46" to="store_ln45" fromId="313" toId="314">
</dataflow>
<dataflow id="1948" from="conv1_output_ftmap_addr" to="store_ln45" fromId="232" toId="314">
</dataflow>
<dataflow id="1949" from="n1_1" to="n1_10" fromId="204" toId="316">
</dataflow>
<dataflow id="1950" from="n1_10" to="zext_ln27_1" fromId="316" toId="317">
</dataflow>
<dataflow id="1951" from="n1_10" to="n1_1_cast46" fromId="316" toId="318">
</dataflow>
<dataflow id="1952" from="n1_10" to="n1_1_cast" fromId="316" toId="319">
</dataflow>
<dataflow id="1953" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_20" fromId="1689" toId="320">
</dataflow>
<dataflow id="1954" from="n1_10" to="tmp_20" fromId="316" toId="320">
</dataflow>
<dataflow id="1955" from="StgValue_1692" to="tmp_20" fromId="1692" toId="320">
</dataflow>
<dataflow id="1956" from="tmp_20" to="tmp_23_cast" fromId="320" toId="321">
</dataflow>
<dataflow id="1957" from="tmp_23_cast" to="empty_85" fromId="321" toId="322">
</dataflow>
<dataflow id="1958" from="n1_1_cast" to="empty_85" fromId="319" toId="322">
</dataflow>
<dataflow id="1959" from="empty_85" to="sext_ln40_1" fromId="322" toId="323">
</dataflow>
<dataflow id="1960" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="tmp_21" fromId="1698" toId="324">
</dataflow>
<dataflow id="1961" from="n1_10" to="tmp_21" fromId="316" toId="324">
</dataflow>
<dataflow id="1962" from="StgValue_1701" to="tmp_21" fromId="1701" toId="324">
</dataflow>
<dataflow id="1963" from="tmp_21" to="zext_ln40_1" fromId="324" toId="325">
</dataflow>
<dataflow id="1964" from="zext_ln40_1" to="add_ln40_1" fromId="325" toId="326">
</dataflow>
<dataflow id="1965" from="n1_1_cast46" to="add_ln40_1" fromId="318" toId="326">
</dataflow>
<dataflow id="1966" from="n1_10" to="icmp_ln27_1" fromId="316" toId="327">
</dataflow>
<dataflow id="1967" from="StgValue_1707" to="icmp_ln27_1" fromId="1707" toId="327">
</dataflow>
<dataflow id="1968" from="n1_10" to="add_ln27_1" fromId="316" toId="328">
</dataflow>
<dataflow id="1969" from="StgValue_1710" to="add_ln27_1" fromId="1710" toId="328">
</dataflow>
<dataflow id="1970" from="icmp_ln27_1" to="br_ln27" fromId="327" toId="329">
</dataflow>
<dataflow id="1971" from="conv1_biases" to="conv1_biases_addr_1" fromId="1616" toId="330">
</dataflow>
<dataflow id="1972" from="StgValue_1714" to="conv1_biases_addr_1" fromId="1714" toId="330">
</dataflow>
<dataflow id="1973" from="zext_ln27_1" to="conv1_biases_addr_1" fromId="317" toId="330">
</dataflow>
<dataflow id="1974" from="conv1_biases_addr_1" to="conv1_biases_load_1" fromId="330" toId="331">
</dataflow>
<dataflow id="1975" from="StgValue_1618" to="n1_2" fromId="1618" toId="332">
</dataflow>
<dataflow id="1976" from="StgValue_1682" to="store_ln27" fromId="1682" toId="333">
</dataflow>
<dataflow id="1977" from="n1_2" to="store_ln27" fromId="332" toId="333">
</dataflow>
<dataflow id="1978" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="1721" toId="335">
</dataflow>
<dataflow id="1979" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="335">
</dataflow>
<dataflow id="1980" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="335">
</dataflow>
<dataflow id="1981" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="335">
</dataflow>
<dataflow id="1982" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="1727" toId="336">
</dataflow>
<dataflow id="1983" from="empty_13" to="specloopname_ln27" fromId="1729" toId="336">
</dataflow>
<dataflow id="1984" from="conv1_biases_addr_1" to="conv1_biases_load_1" fromId="330" toId="337">
</dataflow>
<dataflow id="1985" from="conv1_biases_load_1" to="empty_86" fromId="337" toId="338">
</dataflow>
<dataflow id="1986" from="add_ln30_2" to="th_1" fromId="349" toId="340">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1987" from="br_ln30" to="th_1" fromId="367" toId="340">
<BackEdge/>
</dataflow>
<dataflow id="1988" from="StgValue_1682" to="th_1" fromId="1682" toId="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1989" from="br_ln30" to="th_1" fromId="339" toId="340">
</dataflow>
<dataflow id="1990" from="th_1" to="th_1_cast" fromId="340" toId="341">
</dataflow>
<dataflow id="1991" from="sext_ln40_1" to="empty_87" fromId="323" toId="342">
</dataflow>
<dataflow id="1992" from="th_1_cast" to="empty_87" fromId="341" toId="342">
</dataflow>
<dataflow id="1993" from="empty_87" to="p_cast50" fromId="342" toId="343">
</dataflow>
<dataflow id="1994" from="empty_87" to="empty_88" fromId="342" toId="344">
</dataflow>
<dataflow id="1995" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl" fromId="1742" toId="345">
</dataflow>
<dataflow id="1996" from="empty_88" to="p_shl" fromId="344" toId="345">
</dataflow>
<dataflow id="1997" from="StgValue_1692" to="p_shl" fromId="1692" toId="345">
</dataflow>
<dataflow id="1998" from="p_shl" to="empty_89" fromId="345" toId="346">
</dataflow>
<dataflow id="1999" from="p_cast50" to="empty_89" fromId="343" toId="346">
</dataflow>
<dataflow id="2000" from="th_1" to="zext_ln30_1" fromId="340" toId="347">
</dataflow>
<dataflow id="2001" from="th_1" to="icmp_ln30_1" fromId="340" toId="348">
</dataflow>
<dataflow id="2002" from="StgValue_1750" to="icmp_ln30_1" fromId="1750" toId="348">
</dataflow>
<dataflow id="2003" from="th_1" to="add_ln30_2" fromId="340" toId="349">
</dataflow>
<dataflow id="2004" from="StgValue_1710" to="add_ln30_2" fromId="1710" toId="349">
</dataflow>
<dataflow id="2005" from="icmp_ln30_1" to="br_ln30" fromId="348" toId="350">
</dataflow>
<dataflow id="2006" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="1721" toId="351">
</dataflow>
<dataflow id="2007" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="351">
</dataflow>
<dataflow id="2008" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="351">
</dataflow>
<dataflow id="2009" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="351">
</dataflow>
<dataflow id="2010" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="1727" toId="352">
</dataflow>
<dataflow id="2011" from="empty_12" to="specloopname_ln30" fromId="1761" toId="352">
</dataflow>
<dataflow id="2012" from="add_ln27_1" to="store_ln27" fromId="328" toId="354">
</dataflow>
<dataflow id="2013" from="n1_1" to="store_ln27" fromId="204" toId="354">
</dataflow>
<dataflow id="2014" from="add_ln31_1" to="tw_1" fromId="359" toId="356">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2015" from="br_ln31" to="tw_1" fromId="443" toId="356">
<BackEdge/>
</dataflow>
<dataflow id="2016" from="StgValue_1682" to="tw_1" fromId="1682" toId="356">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2017" from="br_ln31" to="tw_1" fromId="353" toId="356">
</dataflow>
<dataflow id="2018" from="tw_1" to="zext_ln31_1" fromId="356" toId="357">
</dataflow>
<dataflow id="2019" from="tw_1" to="icmp_ln31_1" fromId="356" toId="358">
</dataflow>
<dataflow id="2020" from="StgValue_1750" to="icmp_ln31_1" fromId="1750" toId="358">
</dataflow>
<dataflow id="2021" from="tw_1" to="add_ln31_1" fromId="356" toId="359">
</dataflow>
<dataflow id="2022" from="StgValue_1710" to="add_ln31_1" fromId="1710" toId="359">
</dataflow>
<dataflow id="2023" from="icmp_ln31_1" to="br_ln31" fromId="358" toId="360">
</dataflow>
<dataflow id="2024" from="zext_ln31_1" to="empty_90" fromId="357" toId="361">
</dataflow>
<dataflow id="2026" from="StgValue_2025" to="empty_90" fromId="2025" toId="361">
</dataflow>
<dataflow id="2027" from="empty_90" to="p_cast54" fromId="361" toId="362">
</dataflow>
<dataflow id="2028" from="empty_89" to="empty_91" fromId="346" toId="363">
</dataflow>
<dataflow id="2029" from="p_cast54" to="empty_91" fromId="362" toId="363">
</dataflow>
<dataflow id="2030" from="empty_91" to="p_cast101" fromId="363" toId="364">
</dataflow>
<dataflow id="2031" from="conv1_output_ftmap" to="conv1_output_ftmap_addr_1" fromId="1617" toId="365">
</dataflow>
<dataflow id="2032" from="StgValue_1714" to="conv1_output_ftmap_addr_1" fromId="1714" toId="365">
</dataflow>
<dataflow id="2033" from="p_cast101" to="conv1_output_ftmap_addr_1" fromId="364" toId="365">
</dataflow>
<dataflow id="2034" from="conv1_output_ftmap_addr_1" to="conv1_output_ftmap_load_1" fromId="365" toId="366">
</dataflow>
<dataflow id="2035" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="1721" toId="368">
</dataflow>
<dataflow id="2036" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="368">
</dataflow>
<dataflow id="2037" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="368">
</dataflow>
<dataflow id="2038" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="368">
</dataflow>
<dataflow id="2039" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="1727" toId="369">
</dataflow>
<dataflow id="2040" from="empty_11" to="specloopname_ln31" fromId="1788" toId="369">
</dataflow>
<dataflow id="2041" from="conv1_output_ftmap_addr_1" to="conv1_output_ftmap_load_1" fromId="365" toId="370">
</dataflow>
<dataflow id="2042" from="add_ln33_2" to="f1h_1" fromId="381" toId="372">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2043" from="br_ln33" to="f1h_1" fromId="414" toId="372">
<BackEdge/>
</dataflow>
<dataflow id="2044" from="StgValue_1793" to="f1h_1" fromId="1793" toId="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2045" from="br_ln33" to="f1h_1" fromId="371" toId="372">
</dataflow>
<dataflow id="2046" from="add54_167184" to="add54_167_lcssa186" fromId="396" toId="373">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2047" from="br_ln33" to="add54_167_lcssa186" fromId="414" toId="373">
<BackEdge/>
</dataflow>
<dataflow id="2048" from="conv1_output_ftmap_load_1" to="add54_167_lcssa186" fromId="370" toId="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2049" from="br_ln33" to="add54_167_lcssa186" fromId="371" toId="373">
</dataflow>
<dataflow id="2050" from="f1h_1" to="zext_ln40_7" fromId="372" toId="374">
</dataflow>
<dataflow id="2051" from="add_ln40_1" to="add_ln40_7" fromId="326" toId="375">
</dataflow>
<dataflow id="2052" from="zext_ln40_7" to="add_ln40_7" fromId="374" toId="375">
</dataflow>
<dataflow id="2053" from="add_ln40_7" to="zext_ln40_8" fromId="375" toId="376">
</dataflow>
<dataflow id="2054" from="add_ln40_7" to="trunc_ln40_1" fromId="375" toId="377">
</dataflow>
<dataflow id="2055" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="p_shl7" fromId="1805" toId="378">
</dataflow>
<dataflow id="2056" from="trunc_ln40_1" to="p_shl7" fromId="377" toId="378">
</dataflow>
<dataflow id="2057" from="StgValue_1701" to="p_shl7" fromId="1701" toId="378">
</dataflow>
<dataflow id="2058" from="p_shl7" to="add_ln40_8" fromId="378" toId="379">
</dataflow>
<dataflow id="2059" from="zext_ln40_8" to="add_ln40_8" fromId="376" toId="379">
</dataflow>
<dataflow id="2060" from="f1h_1" to="icmp_ln33_2" fromId="372" toId="380">
</dataflow>
<dataflow id="2061" from="StgValue_1812" to="icmp_ln33_2" fromId="1812" toId="380">
</dataflow>
<dataflow id="2062" from="f1h_1" to="add_ln33_2" fromId="372" toId="381">
</dataflow>
<dataflow id="2063" from="StgValue_1815" to="add_ln33_2" fromId="1815" toId="381">
</dataflow>
<dataflow id="2064" from="icmp_ln33_2" to="br_ln33" fromId="380" toId="382">
</dataflow>
<dataflow id="2065" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="1721" toId="383">
</dataflow>
<dataflow id="2066" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="383">
</dataflow>
<dataflow id="2067" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="383">
</dataflow>
<dataflow id="2068" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="383">
</dataflow>
<dataflow id="2069" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="1727" toId="384">
</dataflow>
<dataflow id="2070" from="empty_10" to="specloopname_ln33" fromId="1824" toId="384">
</dataflow>
<dataflow id="2071" from="f1h_1" to="tmp23" fromId="372" toId="385">
</dataflow>
<dataflow id="2072" from="StgValue_1827" to="tmp23" fromId="1827" toId="385">
</dataflow>
<dataflow id="2073" from="tmp23" to="tmp23_cast" fromId="385" toId="386">
</dataflow>
<dataflow id="2074" from="tmp23_cast" to="empty_92" fromId="386" toId="387">
</dataflow>
<dataflow id="2075" from="zext_ln30_1" to="empty_92" fromId="347" toId="387">
</dataflow>
<dataflow id="2076" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_30" fromId="1832" toId="388">
</dataflow>
<dataflow id="2077" from="empty_92" to="tmp_30" fromId="387" toId="388">
</dataflow>
<dataflow id="2078" from="StgValue_1835" to="tmp_30" fromId="1835" toId="388">
</dataflow>
<dataflow id="2079" from="tmp_30" to="yPixelClamped_2" fromId="388" toId="389">
</dataflow>
<dataflow id="2080" from="StgValue_1692" to="yPixelClamped_2" fromId="1692" toId="389">
</dataflow>
<dataflow id="2081" from="empty_92" to="yPixelClamped_2" fromId="387" toId="389">
</dataflow>
<dataflow id="2082" from="yPixelClamped_2" to="sext_ln40_4" fromId="389" toId="390">
</dataflow>
<dataflow id="2083" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_31" fromId="1841" toId="391">
</dataflow>
<dataflow id="2084" from="yPixelClamped_2" to="tmp_31" fromId="389" toId="391">
</dataflow>
<dataflow id="2085" from="StgValue_1692" to="tmp_31" fromId="1692" toId="391">
</dataflow>
<dataflow id="2086" from="tmp_31" to="sub_ln40_1" fromId="391" toId="392">
</dataflow>
<dataflow id="2087" from="sext_ln40_4" to="sub_ln40_1" fromId="390" toId="392">
</dataflow>
<dataflow id="2088" from="add54_167_lcssa186" to="add68_s" fromId="373" toId="394">
</dataflow>
<dataflow id="2089" from="empty_86" to="add68_s" fromId="338" toId="394">
</dataflow>
<dataflow id="2090" from="add_ln34_1" to="f1w_1" fromId="403" toId="395">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2091" from="br_ln34" to="f1w_1" fromId="428" toId="395">
<BackEdge/>
</dataflow>
<dataflow id="2092" from="StgValue_1793" to="f1w_1" fromId="1793" toId="395">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2093" from="br_ln34" to="f1w_1" fromId="393" toId="395">
</dataflow>
<dataflow id="2094" from="add54_s" to="add54_167184" fromId="427" toId="396">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2095" from="br_ln34" to="add54_167184" fromId="428" toId="396">
<BackEdge/>
</dataflow>
<dataflow id="2096" from="add54_167_lcssa186" to="add54_167184" fromId="373" toId="396">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2097" from="br_ln34" to="add54_167184" fromId="393" toId="396">
</dataflow>
<dataflow id="2098" from="f1w_1" to="zext_ln40_15" fromId="395" toId="397">
</dataflow>
<dataflow id="2099" from="add_ln40_8" to="add_ln40_14" fromId="379" toId="398">
</dataflow>
<dataflow id="2100" from="zext_ln40_15" to="add_ln40_14" fromId="397" toId="398">
</dataflow>
<dataflow id="2101" from="add_ln40_14" to="zext_ln40_16" fromId="398" toId="399">
</dataflow>
<dataflow id="2102" from="conv1_weights" to="conv1_weights_addr_1" fromId="1615" toId="400">
</dataflow>
<dataflow id="2103" from="StgValue_1714" to="conv1_weights_addr_1" fromId="1714" toId="400">
</dataflow>
<dataflow id="2104" from="zext_ln40_16" to="conv1_weights_addr_1" fromId="399" toId="400">
</dataflow>
<dataflow id="2105" from="f1w_1" to="zext_ln34_2" fromId="395" toId="401">
</dataflow>
<dataflow id="2106" from="f1w_1" to="icmp_ln34_1" fromId="395" toId="402">
</dataflow>
<dataflow id="2107" from="StgValue_1812" to="icmp_ln34_1" fromId="1812" toId="402">
</dataflow>
<dataflow id="2108" from="f1w_1" to="add_ln34_1" fromId="395" toId="403">
</dataflow>
<dataflow id="2109" from="StgValue_1815" to="add_ln34_1" fromId="1815" toId="403">
</dataflow>
<dataflow id="2110" from="icmp_ln34_1" to="br_ln34" fromId="402" toId="404">
</dataflow>
<dataflow id="2111" from="zext_ln34_2" to="add_ln38_2" fromId="401" toId="405">
</dataflow>
<dataflow id="2113" from="StgValue_2112" to="add_ln38_2" fromId="2112" toId="405">
</dataflow>
<dataflow id="2114" from="add_ln38_2" to="zext_ln38" fromId="405" toId="406">
</dataflow>
<dataflow id="2115" from="zext_ln38" to="add_ln38_3" fromId="406" toId="407">
</dataflow>
<dataflow id="2116" from="zext_ln31_1" to="add_ln38_3" fromId="357" toId="407">
</dataflow>
<dataflow id="2117" from="add_ln38_3" to="zext_ln40_17" fromId="407" toId="408">
</dataflow>
<dataflow id="2118" from="sub_ln40_1" to="add_ln40_15" fromId="392" toId="409">
</dataflow>
<dataflow id="2119" from="zext_ln40_17" to="add_ln40_15" fromId="408" toId="409">
</dataflow>
<dataflow id="2120" from="add_ln40_15" to="zext_ln40_18" fromId="409" toId="410">
</dataflow>
<dataflow id="2121" from="input_ftmap" to="input_ftmap_addr_1" fromId="1614" toId="411">
</dataflow>
<dataflow id="2122" from="StgValue_1714" to="input_ftmap_addr_1" fromId="1714" toId="411">
</dataflow>
<dataflow id="2123" from="zext_ln40_18" to="input_ftmap_addr_1" fromId="410" toId="411">
</dataflow>
<dataflow id="2124" from="conv1_weights_addr_1" to="conv1_weights_load_1" fromId="400" toId="412">
</dataflow>
<dataflow id="2125" from="input_ftmap_addr_1" to="input_ftmap_load_1" fromId="411" toId="413">
</dataflow>
<dataflow id="2126" from="conv1_weights_addr_1" to="conv1_weights_load_1" fromId="400" toId="415">
</dataflow>
<dataflow id="2127" from="input_ftmap_addr_1" to="input_ftmap_load_1" fromId="411" toId="416">
</dataflow>
<dataflow id="2128" from="conv1_weights_load_1" to="bitcast_ln40_2" fromId="415" toId="417">
</dataflow>
<dataflow id="2129" from="input_ftmap_load_1" to="bitcast_ln40_3" fromId="416" toId="418">
</dataflow>
<dataflow id="2130" from="bitcast_ln40_2" to="mul_s" fromId="417" toId="419">
</dataflow>
<dataflow id="2131" from="bitcast_ln40_3" to="mul_s" fromId="418" toId="419">
</dataflow>
<dataflow id="2132" from="bitcast_ln40_2" to="mul_s" fromId="417" toId="420">
</dataflow>
<dataflow id="2133" from="bitcast_ln40_3" to="mul_s" fromId="418" toId="420">
</dataflow>
<dataflow id="2134" from="bitcast_ln40_2" to="mul_s" fromId="417" toId="421">
</dataflow>
<dataflow id="2135" from="bitcast_ln40_3" to="mul_s" fromId="418" toId="421">
</dataflow>
<dataflow id="2136" from="add54_167184" to="add54_s" fromId="396" toId="422">
</dataflow>
<dataflow id="2137" from="mul_s" to="add54_s" fromId="421" toId="422">
</dataflow>
<dataflow id="2138" from="add54_167184" to="add54_s" fromId="396" toId="423">
</dataflow>
<dataflow id="2139" from="mul_s" to="add54_s" fromId="421" toId="423">
</dataflow>
<dataflow id="2140" from="add54_167184" to="add54_s" fromId="396" toId="424">
</dataflow>
<dataflow id="2141" from="mul_s" to="add54_s" fromId="421" toId="424">
</dataflow>
<dataflow id="2142" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln34" fromId="1721" toId="425">
</dataflow>
<dataflow id="2143" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="425">
</dataflow>
<dataflow id="2144" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="425">
</dataflow>
<dataflow id="2145" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="425">
</dataflow>
<dataflow id="2146" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="1727" toId="426">
</dataflow>
<dataflow id="2147" from="empty_9" to="specloopname_ln34" fromId="1910" toId="426">
</dataflow>
<dataflow id="2148" from="add54_167184" to="add54_s" fromId="396" toId="427">
</dataflow>
<dataflow id="2149" from="mul_s" to="add54_s" fromId="421" toId="427">
</dataflow>
<dataflow id="2150" from="add54_167_lcssa186" to="add68_s" fromId="373" toId="429">
</dataflow>
<dataflow id="2151" from="empty_86" to="add68_s" fromId="338" toId="429">
</dataflow>
<dataflow id="2152" from="add54_167_lcssa186" to="add68_s" fromId="373" toId="430">
</dataflow>
<dataflow id="2153" from="empty_86" to="add68_s" fromId="338" toId="430">
</dataflow>
<dataflow id="2154" from="add54_167_lcssa186" to="add68_s" fromId="373" toId="431">
</dataflow>
<dataflow id="2155" from="empty_86" to="add68_s" fromId="338" toId="431">
</dataflow>
<dataflow id="2156" from="add68_s" to="tmp_6" fromId="431" toId="432">
</dataflow>
<dataflow id="2157" from="StgValue_1921" to="tmp_6" fromId="1921" toId="432">
</dataflow>
<dataflow id="2158" from="add68_s" to="bitcast_ln46_1" fromId="431" toId="433">
</dataflow>
<dataflow id="2159" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_5" fromId="1924" toId="434">
</dataflow>
<dataflow id="2160" from="bitcast_ln46_1" to="tmp_5" fromId="433" toId="434">
</dataflow>
<dataflow id="2161" from="StgValue_1927" to="tmp_5" fromId="1927" toId="434">
</dataflow>
<dataflow id="2162" from="StgValue_1929" to="tmp_5" fromId="1929" toId="434">
</dataflow>
<dataflow id="2163" from="bitcast_ln46_1" to="trunc_ln46_1" fromId="433" toId="435">
</dataflow>
<dataflow id="2164" from="tmp_5" to="icmp_ln46_2" fromId="434" toId="436">
</dataflow>
<dataflow id="2165" from="StgValue_1933" to="icmp_ln46_2" fromId="1933" toId="436">
</dataflow>
<dataflow id="2166" from="trunc_ln46_1" to="icmp_ln46_3" fromId="435" toId="437">
</dataflow>
<dataflow id="2167" from="StgValue_1936" to="icmp_ln46_3" fromId="1936" toId="437">
</dataflow>
<dataflow id="2168" from="icmp_ln46_3" to="or_ln46_1" fromId="437" toId="438">
</dataflow>
<dataflow id="2169" from="icmp_ln46_2" to="or_ln46_1" fromId="436" toId="438">
</dataflow>
<dataflow id="2170" from="add68_s" to="tmp_6" fromId="431" toId="439">
</dataflow>
<dataflow id="2171" from="StgValue_1921" to="tmp_6" fromId="1921" toId="439">
</dataflow>
<dataflow id="2172" from="or_ln46_1" to="and_ln46_1" fromId="438" toId="440">
</dataflow>
<dataflow id="2173" from="tmp_6" to="and_ln46_1" fromId="439" toId="440">
</dataflow>
<dataflow id="2174" from="and_ln46_1" to="select_ln46_1" fromId="440" toId="441">
</dataflow>
<dataflow id="2175" from="StgValue_1921" to="select_ln46_1" fromId="1921" toId="441">
</dataflow>
<dataflow id="2176" from="add68_s" to="select_ln46_1" fromId="431" toId="441">
</dataflow>
<dataflow id="2177" from="select_ln46_1" to="store_ln45" fromId="441" toId="442">
</dataflow>
<dataflow id="2178" from="conv1_output_ftmap_addr_1" to="store_ln45" fromId="365" toId="442">
</dataflow>
<dataflow id="2179" from="n1_2" to="n1_11" fromId="332" toId="444">
</dataflow>
<dataflow id="2180" from="n1_11" to="zext_ln27_2" fromId="444" toId="445">
</dataflow>
<dataflow id="2181" from="n1_11" to="n1_2_cast48" fromId="444" toId="446">
</dataflow>
<dataflow id="2182" from="n1_11" to="n1_2_cast" fromId="444" toId="447">
</dataflow>
<dataflow id="2183" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_22" fromId="1689" toId="448">
</dataflow>
<dataflow id="2184" from="n1_11" to="tmp_22" fromId="444" toId="448">
</dataflow>
<dataflow id="2185" from="StgValue_1692" to="tmp_22" fromId="1692" toId="448">
</dataflow>
<dataflow id="2186" from="tmp_22" to="tmp_26_cast" fromId="448" toId="449">
</dataflow>
<dataflow id="2187" from="tmp_26_cast" to="empty_93" fromId="449" toId="450">
</dataflow>
<dataflow id="2188" from="n1_2_cast" to="empty_93" fromId="447" toId="450">
</dataflow>
<dataflow id="2189" from="empty_93" to="sext_ln40_2" fromId="450" toId="451">
</dataflow>
<dataflow id="2190" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="tmp_23" fromId="1698" toId="452">
</dataflow>
<dataflow id="2191" from="n1_11" to="tmp_23" fromId="444" toId="452">
</dataflow>
<dataflow id="2192" from="StgValue_1701" to="tmp_23" fromId="1701" toId="452">
</dataflow>
<dataflow id="2193" from="tmp_23" to="zext_ln40_2" fromId="452" toId="453">
</dataflow>
<dataflow id="2194" from="zext_ln40_2" to="add_ln40_2" fromId="453" toId="454">
</dataflow>
<dataflow id="2195" from="n1_2_cast48" to="add_ln40_2" fromId="446" toId="454">
</dataflow>
<dataflow id="2196" from="n1_11" to="icmp_ln27_2" fromId="444" toId="455">
</dataflow>
<dataflow id="2197" from="StgValue_1707" to="icmp_ln27_2" fromId="1707" toId="455">
</dataflow>
<dataflow id="2198" from="n1_11" to="add_ln27_2" fromId="444" toId="456">
</dataflow>
<dataflow id="2199" from="StgValue_1710" to="add_ln27_2" fromId="1710" toId="456">
</dataflow>
<dataflow id="2200" from="icmp_ln27_2" to="br_ln27" fromId="455" toId="457">
</dataflow>
<dataflow id="2201" from="conv1_biases" to="conv1_biases_addr_2" fromId="1616" toId="458">
</dataflow>
<dataflow id="2202" from="StgValue_1714" to="conv1_biases_addr_2" fromId="1714" toId="458">
</dataflow>
<dataflow id="2203" from="zext_ln27_2" to="conv1_biases_addr_2" fromId="445" toId="458">
</dataflow>
<dataflow id="2204" from="conv1_biases_addr_2" to="conv1_biases_load_2" fromId="458" toId="459">
</dataflow>
<dataflow id="2205" from="StgValue_1618" to="n1_3" fromId="1618" toId="460">
</dataflow>
<dataflow id="2206" from="StgValue_1682" to="store_ln27" fromId="1682" toId="461">
</dataflow>
<dataflow id="2207" from="n1_3" to="store_ln27" fromId="460" toId="461">
</dataflow>
<dataflow id="2208" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="1721" toId="463">
</dataflow>
<dataflow id="2209" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="463">
</dataflow>
<dataflow id="2210" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="463">
</dataflow>
<dataflow id="2211" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="463">
</dataflow>
<dataflow id="2212" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="1727" toId="464">
</dataflow>
<dataflow id="2213" from="empty_13" to="specloopname_ln27" fromId="1729" toId="464">
</dataflow>
<dataflow id="2214" from="conv1_biases_addr_2" to="conv1_biases_load_2" fromId="458" toId="465">
</dataflow>
<dataflow id="2215" from="conv1_biases_load_2" to="empty_94" fromId="465" toId="466">
</dataflow>
<dataflow id="2216" from="add_ln30_3" to="th_2" fromId="477" toId="468">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2217" from="br_ln30" to="th_2" fromId="496" toId="468">
<BackEdge/>
</dataflow>
<dataflow id="2218" from="StgValue_1682" to="th_2" fromId="1682" toId="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2219" from="br_ln30" to="th_2" fromId="467" toId="468">
</dataflow>
<dataflow id="2220" from="th_2" to="th_2_cast" fromId="468" toId="469">
</dataflow>
<dataflow id="2221" from="sext_ln40_2" to="empty_95" fromId="451" toId="470">
</dataflow>
<dataflow id="2222" from="th_2_cast" to="empty_95" fromId="469" toId="470">
</dataflow>
<dataflow id="2223" from="empty_95" to="p_cast53" fromId="470" toId="471">
</dataflow>
<dataflow id="2224" from="empty_95" to="empty_96" fromId="470" toId="472">
</dataflow>
<dataflow id="2225" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl5" fromId="1742" toId="473">
</dataflow>
<dataflow id="2226" from="empty_96" to="p_shl5" fromId="472" toId="473">
</dataflow>
<dataflow id="2227" from="StgValue_1692" to="p_shl5" fromId="1692" toId="473">
</dataflow>
<dataflow id="2228" from="p_shl5" to="empty_97" fromId="473" toId="474">
</dataflow>
<dataflow id="2229" from="p_cast53" to="empty_97" fromId="471" toId="474">
</dataflow>
<dataflow id="2230" from="th_2" to="zext_ln30_2" fromId="468" toId="475">
</dataflow>
<dataflow id="2231" from="th_2" to="icmp_ln30_2" fromId="468" toId="476">
</dataflow>
<dataflow id="2232" from="StgValue_1750" to="icmp_ln30_2" fromId="1750" toId="476">
</dataflow>
<dataflow id="2233" from="th_2" to="add_ln30_3" fromId="468" toId="477">
</dataflow>
<dataflow id="2234" from="StgValue_1710" to="add_ln30_3" fromId="1710" toId="477">
</dataflow>
<dataflow id="2235" from="icmp_ln30_2" to="br_ln30" fromId="476" toId="478">
</dataflow>
<dataflow id="2236" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="1721" toId="479">
</dataflow>
<dataflow id="2237" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="479">
</dataflow>
<dataflow id="2238" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="479">
</dataflow>
<dataflow id="2239" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="479">
</dataflow>
<dataflow id="2240" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="1727" toId="480">
</dataflow>
<dataflow id="2241" from="empty_12" to="specloopname_ln30" fromId="1761" toId="480">
</dataflow>
<dataflow id="2242" from="add_ln27_2" to="store_ln27" fromId="456" toId="482">
</dataflow>
<dataflow id="2243" from="n1_2" to="store_ln27" fromId="332" toId="482">
</dataflow>
<dataflow id="2244" from="add_ln31_2" to="tw_2" fromId="488" toId="484">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2245" from="br_ln31" to="tw_2" fromId="574" toId="484">
<BackEdge/>
</dataflow>
<dataflow id="2246" from="StgValue_1682" to="tw_2" fromId="1682" toId="484">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2247" from="br_ln31" to="tw_2" fromId="481" toId="484">
</dataflow>
<dataflow id="2248" from="tw_2" to="zext_ln31_2" fromId="484" toId="485">
</dataflow>
<dataflow id="2249" from="tw_2" to="zext_ln31_3" fromId="484" toId="486">
</dataflow>
<dataflow id="2250" from="tw_2" to="icmp_ln31_2" fromId="484" toId="487">
</dataflow>
<dataflow id="2251" from="StgValue_1750" to="icmp_ln31_2" fromId="1750" toId="487">
</dataflow>
<dataflow id="2252" from="tw_2" to="add_ln31_2" fromId="484" toId="488">
</dataflow>
<dataflow id="2253" from="StgValue_1710" to="add_ln31_2" fromId="1710" toId="488">
</dataflow>
<dataflow id="2254" from="icmp_ln31_2" to="br_ln31" fromId="487" toId="489">
</dataflow>
<dataflow id="2255" from="zext_ln31_3" to="empty_98" fromId="486" toId="490">
</dataflow>
<dataflow id="2257" from="StgValue_2256" to="empty_98" fromId="2256" toId="490">
</dataflow>
<dataflow id="2258" from="empty_98" to="p_cast59" fromId="490" toId="491">
</dataflow>
<dataflow id="2259" from="empty_97" to="empty_99" fromId="474" toId="492">
</dataflow>
<dataflow id="2260" from="p_cast59" to="empty_99" fromId="491" toId="492">
</dataflow>
<dataflow id="2261" from="empty_99" to="p_cast106" fromId="492" toId="493">
</dataflow>
<dataflow id="2262" from="conv1_output_ftmap" to="conv1_output_ftmap_addr_2" fromId="1617" toId="494">
</dataflow>
<dataflow id="2263" from="StgValue_1714" to="conv1_output_ftmap_addr_2" fromId="1714" toId="494">
</dataflow>
<dataflow id="2264" from="p_cast106" to="conv1_output_ftmap_addr_2" fromId="493" toId="494">
</dataflow>
<dataflow id="2265" from="conv1_output_ftmap_addr_2" to="conv1_output_ftmap_load_2" fromId="494" toId="495">
</dataflow>
<dataflow id="2266" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="1721" toId="497">
</dataflow>
<dataflow id="2267" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="497">
</dataflow>
<dataflow id="2268" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="497">
</dataflow>
<dataflow id="2269" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="497">
</dataflow>
<dataflow id="2270" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="1727" toId="498">
</dataflow>
<dataflow id="2271" from="empty_11" to="specloopname_ln31" fromId="1788" toId="498">
</dataflow>
<dataflow id="2272" from="conv1_output_ftmap_addr_2" to="conv1_output_ftmap_load_2" fromId="494" toId="499">
</dataflow>
<dataflow id="2273" from="add_ln33_3" to="f1h_2" fromId="510" toId="501">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2274" from="br_ln33" to="f1h_2" fromId="545" toId="501">
<BackEdge/>
</dataflow>
<dataflow id="2275" from="StgValue_1793" to="f1h_2" fromId="1793" toId="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2276" from="br_ln33" to="f1h_2" fromId="500" toId="501">
</dataflow>
<dataflow id="2277" from="add54_2134181" to="add54_2134_lcssa183" fromId="525" toId="502">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2278" from="br_ln33" to="add54_2134_lcssa183" fromId="545" toId="502">
<BackEdge/>
</dataflow>
<dataflow id="2279" from="conv1_output_ftmap_load_2" to="add54_2134_lcssa183" fromId="499" toId="502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2280" from="br_ln33" to="add54_2134_lcssa183" fromId="500" toId="502">
</dataflow>
<dataflow id="2281" from="f1h_2" to="zext_ln40_13" fromId="501" toId="503">
</dataflow>
<dataflow id="2282" from="add_ln40_2" to="add_ln40_12" fromId="454" toId="504">
</dataflow>
<dataflow id="2283" from="zext_ln40_13" to="add_ln40_12" fromId="503" toId="504">
</dataflow>
<dataflow id="2284" from="add_ln40_12" to="zext_ln40_14" fromId="504" toId="505">
</dataflow>
<dataflow id="2285" from="add_ln40_12" to="trunc_ln40_2" fromId="504" toId="506">
</dataflow>
<dataflow id="2286" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="p_shl1" fromId="1805" toId="507">
</dataflow>
<dataflow id="2287" from="trunc_ln40_2" to="p_shl1" fromId="506" toId="507">
</dataflow>
<dataflow id="2288" from="StgValue_1701" to="p_shl1" fromId="1701" toId="507">
</dataflow>
<dataflow id="2289" from="p_shl1" to="add_ln40_13" fromId="507" toId="508">
</dataflow>
<dataflow id="2290" from="zext_ln40_14" to="add_ln40_13" fromId="505" toId="508">
</dataflow>
<dataflow id="2291" from="f1h_2" to="icmp_ln33_3" fromId="501" toId="509">
</dataflow>
<dataflow id="2292" from="StgValue_1812" to="icmp_ln33_3" fromId="1812" toId="509">
</dataflow>
<dataflow id="2293" from="f1h_2" to="add_ln33_3" fromId="501" toId="510">
</dataflow>
<dataflow id="2294" from="StgValue_1815" to="add_ln33_3" fromId="1815" toId="510">
</dataflow>
<dataflow id="2295" from="icmp_ln33_3" to="br_ln33" fromId="509" toId="511">
</dataflow>
<dataflow id="2296" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="1721" toId="512">
</dataflow>
<dataflow id="2297" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="512">
</dataflow>
<dataflow id="2298" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="512">
</dataflow>
<dataflow id="2299" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="512">
</dataflow>
<dataflow id="2300" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="1727" toId="513">
</dataflow>
<dataflow id="2301" from="empty_10" to="specloopname_ln33" fromId="1824" toId="513">
</dataflow>
<dataflow id="2302" from="f1h_2" to="tmp26" fromId="501" toId="514">
</dataflow>
<dataflow id="2303" from="StgValue_1827" to="tmp26" fromId="1827" toId="514">
</dataflow>
<dataflow id="2304" from="tmp26" to="tmp26_cast" fromId="514" toId="515">
</dataflow>
<dataflow id="2305" from="tmp26_cast" to="empty_100" fromId="515" toId="516">
</dataflow>
<dataflow id="2306" from="zext_ln30_2" to="empty_100" fromId="475" toId="516">
</dataflow>
<dataflow id="2307" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_35" fromId="1832" toId="517">
</dataflow>
<dataflow id="2308" from="empty_100" to="tmp_35" fromId="516" toId="517">
</dataflow>
<dataflow id="2309" from="StgValue_1835" to="tmp_35" fromId="1835" toId="517">
</dataflow>
<dataflow id="2310" from="tmp_35" to="yPixelClamped_3" fromId="517" toId="518">
</dataflow>
<dataflow id="2311" from="StgValue_1692" to="yPixelClamped_3" fromId="1692" toId="518">
</dataflow>
<dataflow id="2312" from="empty_100" to="yPixelClamped_3" fromId="516" toId="518">
</dataflow>
<dataflow id="2313" from="yPixelClamped_3" to="sext_ln40_6" fromId="518" toId="519">
</dataflow>
<dataflow id="2314" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_36" fromId="1841" toId="520">
</dataflow>
<dataflow id="2315" from="yPixelClamped_3" to="tmp_36" fromId="518" toId="520">
</dataflow>
<dataflow id="2316" from="StgValue_1692" to="tmp_36" fromId="1692" toId="520">
</dataflow>
<dataflow id="2317" from="tmp_36" to="sub_ln40_2" fromId="520" toId="521">
</dataflow>
<dataflow id="2318" from="sext_ln40_6" to="sub_ln40_2" fromId="519" toId="521">
</dataflow>
<dataflow id="2319" from="add54_2134_lcssa183" to="add68_3" fromId="502" toId="523">
</dataflow>
<dataflow id="2320" from="empty_94" to="add68_3" fromId="466" toId="523">
</dataflow>
<dataflow id="2321" from="add_ln34_2" to="f1w_2" fromId="532" toId="524">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2322" from="br_ln34" to="f1w_2" fromId="559" toId="524">
<BackEdge/>
</dataflow>
<dataflow id="2323" from="StgValue_1793" to="f1w_2" fromId="1793" toId="524">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2324" from="br_ln34" to="f1w_2" fromId="522" toId="524">
</dataflow>
<dataflow id="2325" from="add54_3" to="add54_2134181" fromId="558" toId="525">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2326" from="br_ln34" to="add54_2134181" fromId="559" toId="525">
<BackEdge/>
</dataflow>
<dataflow id="2327" from="add54_2134_lcssa183" to="add54_2134181" fromId="502" toId="525">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2328" from="br_ln34" to="add54_2134181" fromId="522" toId="525">
</dataflow>
<dataflow id="2329" from="f1w_2" to="zext_ln40_22" fromId="524" toId="526">
</dataflow>
<dataflow id="2330" from="add_ln40_13" to="add_ln40_19" fromId="508" toId="527">
</dataflow>
<dataflow id="2331" from="zext_ln40_22" to="add_ln40_19" fromId="526" toId="527">
</dataflow>
<dataflow id="2332" from="add_ln40_19" to="zext_ln40_23" fromId="527" toId="528">
</dataflow>
<dataflow id="2333" from="conv1_weights" to="conv1_weights_addr_2" fromId="1615" toId="529">
</dataflow>
<dataflow id="2334" from="StgValue_1714" to="conv1_weights_addr_2" fromId="1714" toId="529">
</dataflow>
<dataflow id="2335" from="zext_ln40_23" to="conv1_weights_addr_2" fromId="528" toId="529">
</dataflow>
<dataflow id="2336" from="f1w_2" to="zext_ln34_4" fromId="524" toId="530">
</dataflow>
<dataflow id="2337" from="f1w_2" to="icmp_ln34_2" fromId="524" toId="531">
</dataflow>
<dataflow id="2338" from="StgValue_1812" to="icmp_ln34_2" fromId="1812" toId="531">
</dataflow>
<dataflow id="2339" from="f1w_2" to="add_ln34_2" fromId="524" toId="532">
</dataflow>
<dataflow id="2340" from="StgValue_1815" to="add_ln34_2" fromId="1815" toId="532">
</dataflow>
<dataflow id="2341" from="icmp_ln34_2" to="br_ln34" fromId="531" toId="533">
</dataflow>
<dataflow id="2342" from="zext_ln34_4" to="add_ln38_4" fromId="530" toId="534">
</dataflow>
<dataflow id="2344" from="StgValue_2343" to="add_ln38_4" fromId="2343" toId="534">
</dataflow>
<dataflow id="2345" from="add_ln38_4" to="zext_ln38_1" fromId="534" toId="535">
</dataflow>
<dataflow id="2346" from="zext_ln38_1" to="add_ln38_5" fromId="535" toId="536">
</dataflow>
<dataflow id="2347" from="zext_ln31_2" to="add_ln38_5" fromId="485" toId="536">
</dataflow>
<dataflow id="2348" from="add_ln38_5" to="icmp_ln84" fromId="536" toId="537">
</dataflow>
<dataflow id="2350" from="StgValue_2349" to="icmp_ln84" fromId="2349" toId="537">
</dataflow>
<dataflow id="2351" from="icmp_ln84" to="xPixelClamped_2" fromId="537" toId="538">
</dataflow>
<dataflow id="2352" from="StgValue_2349" to="xPixelClamped_2" fromId="2349" toId="538">
</dataflow>
<dataflow id="2353" from="add_ln38_5" to="xPixelClamped_2" fromId="536" toId="538">
</dataflow>
<dataflow id="2354" from="conv1_weights_addr_2" to="conv1_weights_load_2" fromId="529" toId="539">
</dataflow>
<dataflow id="2355" from="xPixelClamped_2" to="zext_ln40_25" fromId="538" toId="540">
</dataflow>
<dataflow id="2356" from="sub_ln40_2" to="add_ln40_20" fromId="521" toId="541">
</dataflow>
<dataflow id="2357" from="zext_ln40_25" to="add_ln40_20" fromId="540" toId="541">
</dataflow>
<dataflow id="2358" from="add_ln40_20" to="zext_ln40_26" fromId="541" toId="542">
</dataflow>
<dataflow id="2359" from="input_ftmap" to="input_ftmap_addr_2" fromId="1614" toId="543">
</dataflow>
<dataflow id="2360" from="StgValue_1714" to="input_ftmap_addr_2" fromId="1714" toId="543">
</dataflow>
<dataflow id="2361" from="zext_ln40_26" to="input_ftmap_addr_2" fromId="542" toId="543">
</dataflow>
<dataflow id="2362" from="input_ftmap_addr_2" to="input_ftmap_load_2" fromId="543" toId="544">
</dataflow>
<dataflow id="2363" from="conv1_weights_addr_2" to="conv1_weights_load_2" fromId="529" toId="546">
</dataflow>
<dataflow id="2364" from="input_ftmap_addr_2" to="input_ftmap_load_2" fromId="543" toId="547">
</dataflow>
<dataflow id="2365" from="conv1_weights_load_2" to="bitcast_ln40_4" fromId="546" toId="548">
</dataflow>
<dataflow id="2366" from="input_ftmap_load_2" to="bitcast_ln40_5" fromId="547" toId="549">
</dataflow>
<dataflow id="2367" from="bitcast_ln40_4" to="mul_3" fromId="548" toId="550">
</dataflow>
<dataflow id="2368" from="bitcast_ln40_5" to="mul_3" fromId="549" toId="550">
</dataflow>
<dataflow id="2369" from="bitcast_ln40_4" to="mul_3" fromId="548" toId="551">
</dataflow>
<dataflow id="2370" from="bitcast_ln40_5" to="mul_3" fromId="549" toId="551">
</dataflow>
<dataflow id="2371" from="bitcast_ln40_4" to="mul_3" fromId="548" toId="552">
</dataflow>
<dataflow id="2372" from="bitcast_ln40_5" to="mul_3" fromId="549" toId="552">
</dataflow>
<dataflow id="2373" from="add54_2134181" to="add54_3" fromId="525" toId="553">
</dataflow>
<dataflow id="2374" from="mul_3" to="add54_3" fromId="552" toId="553">
</dataflow>
<dataflow id="2375" from="add54_2134181" to="add54_3" fromId="525" toId="554">
</dataflow>
<dataflow id="2376" from="mul_3" to="add54_3" fromId="552" toId="554">
</dataflow>
<dataflow id="2377" from="add54_2134181" to="add54_3" fromId="525" toId="555">
</dataflow>
<dataflow id="2378" from="mul_3" to="add54_3" fromId="552" toId="555">
</dataflow>
<dataflow id="2379" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln34" fromId="1721" toId="556">
</dataflow>
<dataflow id="2380" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="556">
</dataflow>
<dataflow id="2381" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="556">
</dataflow>
<dataflow id="2382" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="556">
</dataflow>
<dataflow id="2383" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="1727" toId="557">
</dataflow>
<dataflow id="2384" from="empty_9" to="specloopname_ln34" fromId="1910" toId="557">
</dataflow>
<dataflow id="2385" from="add54_2134181" to="add54_3" fromId="525" toId="558">
</dataflow>
<dataflow id="2386" from="mul_3" to="add54_3" fromId="552" toId="558">
</dataflow>
<dataflow id="2387" from="add54_2134_lcssa183" to="add68_3" fromId="502" toId="560">
</dataflow>
<dataflow id="2388" from="empty_94" to="add68_3" fromId="466" toId="560">
</dataflow>
<dataflow id="2389" from="add54_2134_lcssa183" to="add68_3" fromId="502" toId="561">
</dataflow>
<dataflow id="2390" from="empty_94" to="add68_3" fromId="466" toId="561">
</dataflow>
<dataflow id="2391" from="add54_2134_lcssa183" to="add68_3" fromId="502" toId="562">
</dataflow>
<dataflow id="2392" from="empty_94" to="add68_3" fromId="466" toId="562">
</dataflow>
<dataflow id="2393" from="add68_3" to="tmp_8" fromId="562" toId="563">
</dataflow>
<dataflow id="2394" from="StgValue_1921" to="tmp_8" fromId="1921" toId="563">
</dataflow>
<dataflow id="2395" from="add68_3" to="bitcast_ln46_2" fromId="562" toId="564">
</dataflow>
<dataflow id="2396" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_7" fromId="1924" toId="565">
</dataflow>
<dataflow id="2397" from="bitcast_ln46_2" to="tmp_7" fromId="564" toId="565">
</dataflow>
<dataflow id="2398" from="StgValue_1927" to="tmp_7" fromId="1927" toId="565">
</dataflow>
<dataflow id="2399" from="StgValue_1929" to="tmp_7" fromId="1929" toId="565">
</dataflow>
<dataflow id="2400" from="bitcast_ln46_2" to="trunc_ln46_2" fromId="564" toId="566">
</dataflow>
<dataflow id="2401" from="tmp_7" to="icmp_ln46_4" fromId="565" toId="567">
</dataflow>
<dataflow id="2402" from="StgValue_1933" to="icmp_ln46_4" fromId="1933" toId="567">
</dataflow>
<dataflow id="2403" from="trunc_ln46_2" to="icmp_ln46_5" fromId="566" toId="568">
</dataflow>
<dataflow id="2404" from="StgValue_1936" to="icmp_ln46_5" fromId="1936" toId="568">
</dataflow>
<dataflow id="2405" from="icmp_ln46_5" to="or_ln46_2" fromId="568" toId="569">
</dataflow>
<dataflow id="2406" from="icmp_ln46_4" to="or_ln46_2" fromId="567" toId="569">
</dataflow>
<dataflow id="2407" from="add68_3" to="tmp_8" fromId="562" toId="570">
</dataflow>
<dataflow id="2408" from="StgValue_1921" to="tmp_8" fromId="1921" toId="570">
</dataflow>
<dataflow id="2409" from="or_ln46_2" to="and_ln46_2" fromId="569" toId="571">
</dataflow>
<dataflow id="2410" from="tmp_8" to="and_ln46_2" fromId="570" toId="571">
</dataflow>
<dataflow id="2411" from="and_ln46_2" to="select_ln46_2" fromId="571" toId="572">
</dataflow>
<dataflow id="2412" from="StgValue_1921" to="select_ln46_2" fromId="1921" toId="572">
</dataflow>
<dataflow id="2413" from="add68_3" to="select_ln46_2" fromId="562" toId="572">
</dataflow>
<dataflow id="2414" from="select_ln46_2" to="store_ln45" fromId="572" toId="573">
</dataflow>
<dataflow id="2415" from="conv1_output_ftmap_addr_2" to="store_ln45" fromId="494" toId="573">
</dataflow>
<dataflow id="2416" from="n1_3" to="n1_12" fromId="460" toId="575">
</dataflow>
<dataflow id="2417" from="n1_12" to="zext_ln27_3" fromId="575" toId="576">
</dataflow>
<dataflow id="2418" from="n1_12" to="n1_3_cast51" fromId="575" toId="577">
</dataflow>
<dataflow id="2419" from="n1_12" to="n1_3_cast" fromId="575" toId="578">
</dataflow>
<dataflow id="2420" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_24" fromId="1689" toId="579">
</dataflow>
<dataflow id="2421" from="n1_12" to="tmp_24" fromId="575" toId="579">
</dataflow>
<dataflow id="2422" from="StgValue_1692" to="tmp_24" fromId="1692" toId="579">
</dataflow>
<dataflow id="2423" from="tmp_24" to="tmp_29_cast" fromId="579" toId="580">
</dataflow>
<dataflow id="2424" from="tmp_29_cast" to="empty_33" fromId="580" toId="581">
</dataflow>
<dataflow id="2425" from="n1_3_cast" to="empty_33" fromId="578" toId="581">
</dataflow>
<dataflow id="2426" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="tmp_25" fromId="1698" toId="582">
</dataflow>
<dataflow id="2427" from="n1_12" to="tmp_25" fromId="575" toId="582">
</dataflow>
<dataflow id="2428" from="StgValue_1701" to="tmp_25" fromId="1701" toId="582">
</dataflow>
<dataflow id="2429" from="tmp_25" to="zext_ln40_3" fromId="582" toId="583">
</dataflow>
<dataflow id="2430" from="zext_ln40_3" to="add_ln40_3" fromId="583" toId="584">
</dataflow>
<dataflow id="2431" from="n1_3_cast51" to="add_ln40_3" fromId="577" toId="584">
</dataflow>
<dataflow id="2432" from="n1_12" to="icmp_ln27_3" fromId="575" toId="585">
</dataflow>
<dataflow id="2433" from="StgValue_1707" to="icmp_ln27_3" fromId="1707" toId="585">
</dataflow>
<dataflow id="2434" from="n1_12" to="add_ln27_3" fromId="575" toId="586">
</dataflow>
<dataflow id="2435" from="StgValue_1710" to="add_ln27_3" fromId="1710" toId="586">
</dataflow>
<dataflow id="2436" from="icmp_ln27_3" to="br_ln27" fromId="585" toId="587">
</dataflow>
<dataflow id="2437" from="conv1_biases" to="conv1_biases_addr_3" fromId="1616" toId="588">
</dataflow>
<dataflow id="2438" from="StgValue_1714" to="conv1_biases_addr_3" fromId="1714" toId="588">
</dataflow>
<dataflow id="2439" from="zext_ln27_3" to="conv1_biases_addr_3" fromId="576" toId="588">
</dataflow>
<dataflow id="2440" from="conv1_biases_addr_3" to="conv1_biases_load_3" fromId="588" toId="589">
</dataflow>
<dataflow id="2441" from="StgValue_1618" to="n1_4" fromId="1618" toId="590">
</dataflow>
<dataflow id="2442" from="StgValue_1682" to="store_ln27" fromId="1682" toId="591">
</dataflow>
<dataflow id="2443" from="n1_4" to="store_ln27" fromId="590" toId="591">
</dataflow>
<dataflow id="2444" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="1721" toId="593">
</dataflow>
<dataflow id="2445" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="593">
</dataflow>
<dataflow id="2446" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="593">
</dataflow>
<dataflow id="2447" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="593">
</dataflow>
<dataflow id="2448" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="1727" toId="594">
</dataflow>
<dataflow id="2449" from="empty_13" to="specloopname_ln27" fromId="1729" toId="594">
</dataflow>
<dataflow id="2450" from="conv1_biases_addr_3" to="conv1_biases_load_3" fromId="588" toId="595">
</dataflow>
<dataflow id="2451" from="conv1_biases_load_3" to="empty_34" fromId="595" toId="596">
</dataflow>
<dataflow id="2452" from="add_ln30_4" to="th_3" fromId="601" toId="598">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2453" from="br_ln30" to="th_3" fromId="625" toId="598">
<BackEdge/>
</dataflow>
<dataflow id="2454" from="StgValue_1682" to="th_3" fromId="1682" toId="598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2455" from="br_ln30" to="th_3" fromId="597" toId="598">
</dataflow>
<dataflow id="2456" from="th_3" to="zext_ln30_3" fromId="598" toId="599">
</dataflow>
<dataflow id="2457" from="th_3" to="icmp_ln30_3" fromId="598" toId="600">
</dataflow>
<dataflow id="2458" from="StgValue_1750" to="icmp_ln30_3" fromId="1750" toId="600">
</dataflow>
<dataflow id="2459" from="th_3" to="add_ln30_4" fromId="598" toId="601">
</dataflow>
<dataflow id="2460" from="StgValue_1710" to="add_ln30_4" fromId="1710" toId="601">
</dataflow>
<dataflow id="2461" from="icmp_ln30_3" to="br_ln30" fromId="600" toId="602">
</dataflow>
<dataflow id="2462" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="1721" toId="603">
</dataflow>
<dataflow id="2463" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="603">
</dataflow>
<dataflow id="2464" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="603">
</dataflow>
<dataflow id="2465" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="603">
</dataflow>
<dataflow id="2466" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="1727" toId="604">
</dataflow>
<dataflow id="2467" from="empty_12" to="specloopname_ln30" fromId="1761" toId="604">
</dataflow>
<dataflow id="2468" from="zext_ln30_3" to="empty_35" fromId="599" toId="605">
</dataflow>
<dataflow id="2469" from="StgValue_2025" to="empty_35" fromId="2025" toId="605">
</dataflow>
<dataflow id="2470" from="empty_35" to="p_cast56" fromId="605" toId="606">
</dataflow>
<dataflow id="2471" from="empty_33" to="empty_36" fromId="581" toId="607">
</dataflow>
<dataflow id="2472" from="p_cast56" to="empty_36" fromId="606" toId="607">
</dataflow>
<dataflow id="2473" from="empty_36" to="p_cast57" fromId="607" toId="608">
</dataflow>
<dataflow id="2474" from="empty_36" to="empty_37" fromId="607" toId="609">
</dataflow>
<dataflow id="2475" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl9" fromId="1742" toId="610">
</dataflow>
<dataflow id="2476" from="empty_37" to="p_shl9" fromId="609" toId="610">
</dataflow>
<dataflow id="2477" from="StgValue_1692" to="p_shl9" fromId="1692" toId="610">
</dataflow>
<dataflow id="2478" from="p_shl9" to="empty_38" fromId="610" toId="611">
</dataflow>
<dataflow id="2479" from="p_cast57" to="empty_38" fromId="608" toId="611">
</dataflow>
<dataflow id="2480" from="add_ln27_3" to="store_ln27" fromId="586" toId="613">
</dataflow>
<dataflow id="2481" from="n1_3" to="store_ln27" fromId="460" toId="613">
</dataflow>
<dataflow id="2482" from="add_ln31_3" to="tw_3" fromId="622" toId="615">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2483" from="br_ln31" to="tw_3" fromId="701" toId="615">
<BackEdge/>
</dataflow>
<dataflow id="2484" from="StgValue_1682" to="tw_3" fromId="1682" toId="615">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2485" from="br_ln31" to="tw_3" fromId="612" toId="615">
</dataflow>
<dataflow id="2486" from="tw_3" to="tw_3_cast" fromId="615" toId="616">
</dataflow>
<dataflow id="2487" from="empty_38" to="empty_39" fromId="611" toId="617">
</dataflow>
<dataflow id="2488" from="tw_3_cast" to="empty_39" fromId="616" toId="617">
</dataflow>
<dataflow id="2489" from="empty_39" to="p_cast109" fromId="617" toId="618">
</dataflow>
<dataflow id="2490" from="conv1_output_ftmap" to="conv1_output_ftmap_addr_3" fromId="1617" toId="619">
</dataflow>
<dataflow id="2491" from="StgValue_1714" to="conv1_output_ftmap_addr_3" fromId="1714" toId="619">
</dataflow>
<dataflow id="2492" from="p_cast109" to="conv1_output_ftmap_addr_3" fromId="618" toId="619">
</dataflow>
<dataflow id="2493" from="tw_3" to="zext_ln31_4" fromId="615" toId="620">
</dataflow>
<dataflow id="2494" from="tw_3" to="icmp_ln31_3" fromId="615" toId="621">
</dataflow>
<dataflow id="2495" from="StgValue_1750" to="icmp_ln31_3" fromId="1750" toId="621">
</dataflow>
<dataflow id="2496" from="tw_3" to="add_ln31_3" fromId="615" toId="622">
</dataflow>
<dataflow id="2497" from="StgValue_1710" to="add_ln31_3" fromId="1710" toId="622">
</dataflow>
<dataflow id="2498" from="icmp_ln31_3" to="br_ln31" fromId="621" toId="623">
</dataflow>
<dataflow id="2499" from="conv1_output_ftmap_addr_3" to="conv1_output_ftmap_load_3" fromId="619" toId="624">
</dataflow>
<dataflow id="2500" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="1721" toId="626">
</dataflow>
<dataflow id="2501" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="626">
</dataflow>
<dataflow id="2502" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="626">
</dataflow>
<dataflow id="2503" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="626">
</dataflow>
<dataflow id="2504" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="1727" toId="627">
</dataflow>
<dataflow id="2505" from="empty_11" to="specloopname_ln31" fromId="1788" toId="627">
</dataflow>
<dataflow id="2506" from="conv1_output_ftmap_addr_3" to="conv1_output_ftmap_load_3" fromId="619" toId="628">
</dataflow>
<dataflow id="2507" from="add_ln33_4" to="f1h_3" fromId="640" toId="630">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2508" from="br_ln33" to="f1h_3" fromId="672" toId="630">
<BackEdge/>
</dataflow>
<dataflow id="2509" from="StgValue_1793" to="f1h_3" fromId="1793" toId="630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2510" from="br_ln33" to="f1h_3" fromId="629" toId="630">
</dataflow>
<dataflow id="2511" from="add54_1178" to="add54_1_lcssa180" fromId="653" toId="631">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2512" from="br_ln33" to="add54_1_lcssa180" fromId="672" toId="631">
<BackEdge/>
</dataflow>
<dataflow id="2513" from="conv1_output_ftmap_load_3" to="add54_1_lcssa180" fromId="628" toId="631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2514" from="br_ln33" to="add54_1_lcssa180" fromId="629" toId="631">
</dataflow>
<dataflow id="2515" from="f1h_3" to="zext_ln40_20" fromId="630" toId="632">
</dataflow>
<dataflow id="2516" from="add_ln40_3" to="add_ln40_17" fromId="584" toId="633">
</dataflow>
<dataflow id="2517" from="zext_ln40_20" to="add_ln40_17" fromId="632" toId="633">
</dataflow>
<dataflow id="2518" from="add_ln40_17" to="zext_ln40_21" fromId="633" toId="634">
</dataflow>
<dataflow id="2519" from="add_ln40_17" to="trunc_ln40_3" fromId="633" toId="635">
</dataflow>
<dataflow id="2520" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="p_shl6" fromId="1805" toId="636">
</dataflow>
<dataflow id="2521" from="trunc_ln40_3" to="p_shl6" fromId="635" toId="636">
</dataflow>
<dataflow id="2522" from="StgValue_1701" to="p_shl6" fromId="1701" toId="636">
</dataflow>
<dataflow id="2523" from="p_shl6" to="add_ln40_18" fromId="636" toId="637">
</dataflow>
<dataflow id="2524" from="zext_ln40_21" to="add_ln40_18" fromId="634" toId="637">
</dataflow>
<dataflow id="2525" from="f1h_3" to="zext_ln33" fromId="630" toId="638">
</dataflow>
<dataflow id="2526" from="f1h_3" to="icmp_ln33_4" fromId="630" toId="639">
</dataflow>
<dataflow id="2527" from="StgValue_1812" to="icmp_ln33_4" fromId="1812" toId="639">
</dataflow>
<dataflow id="2528" from="f1h_3" to="add_ln33_4" fromId="630" toId="640">
</dataflow>
<dataflow id="2529" from="StgValue_1815" to="add_ln33_4" fromId="1815" toId="640">
</dataflow>
<dataflow id="2530" from="icmp_ln33_4" to="br_ln33" fromId="639" toId="641">
</dataflow>
<dataflow id="2531" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="1721" toId="642">
</dataflow>
<dataflow id="2532" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="642">
</dataflow>
<dataflow id="2533" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="642">
</dataflow>
<dataflow id="2534" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="642">
</dataflow>
<dataflow id="2535" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="1727" toId="643">
</dataflow>
<dataflow id="2536" from="empty_10" to="specloopname_ln33" fromId="1824" toId="643">
</dataflow>
<dataflow id="2537" from="zext_ln33" to="tmp4" fromId="638" toId="644">
</dataflow>
<dataflow id="2538" from="StgValue_2112" to="tmp4" fromId="2112" toId="644">
</dataflow>
<dataflow id="2539" from="tmp4" to="tmp4_cast" fromId="644" toId="645">
</dataflow>
<dataflow id="2540" from="tmp4_cast" to="empty_40" fromId="645" toId="646">
</dataflow>
<dataflow id="2541" from="zext_ln30_3" to="empty_40" fromId="599" toId="646">
</dataflow>
<dataflow id="2542" from="empty_40" to="zext_ln40_24" fromId="646" toId="647">
</dataflow>
<dataflow id="2543" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_39" fromId="1841" toId="648">
</dataflow>
<dataflow id="2544" from="empty_40" to="tmp_39" fromId="646" toId="648">
</dataflow>
<dataflow id="2545" from="StgValue_1692" to="tmp_39" fromId="1692" toId="648">
</dataflow>
<dataflow id="2546" from="tmp_39" to="sub_ln40_3" fromId="648" toId="649">
</dataflow>
<dataflow id="2547" from="zext_ln40_24" to="sub_ln40_3" fromId="647" toId="649">
</dataflow>
<dataflow id="2548" from="add54_1_lcssa180" to="add68_1" fromId="631" toId="651">
</dataflow>
<dataflow id="2549" from="empty_34" to="add68_1" fromId="596" toId="651">
</dataflow>
<dataflow id="2550" from="add_ln34_3" to="f1w_3" fromId="659" toId="652">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2551" from="br_ln34" to="f1w_3" fromId="686" toId="652">
<BackEdge/>
</dataflow>
<dataflow id="2552" from="StgValue_1793" to="f1w_3" fromId="1793" toId="652">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2553" from="br_ln34" to="f1w_3" fromId="650" toId="652">
</dataflow>
<dataflow id="2554" from="add54_1" to="add54_1178" fromId="685" toId="653">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2555" from="br_ln34" to="add54_1178" fromId="686" toId="653">
<BackEdge/>
</dataflow>
<dataflow id="2556" from="add54_1_lcssa180" to="add54_1178" fromId="631" toId="653">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2557" from="br_ln34" to="add54_1178" fromId="650" toId="653">
</dataflow>
<dataflow id="2558" from="f1w_3" to="zext_ln40_30" fromId="652" toId="654">
</dataflow>
<dataflow id="2559" from="add_ln40_18" to="add_ln40_24" fromId="637" toId="655">
</dataflow>
<dataflow id="2560" from="zext_ln40_30" to="add_ln40_24" fromId="654" toId="655">
</dataflow>
<dataflow id="2561" from="add_ln40_24" to="zext_ln40_31" fromId="655" toId="656">
</dataflow>
<dataflow id="2562" from="conv1_weights" to="conv1_weights_addr_3" fromId="1615" toId="657">
</dataflow>
<dataflow id="2563" from="StgValue_1714" to="conv1_weights_addr_3" fromId="1714" toId="657">
</dataflow>
<dataflow id="2564" from="zext_ln40_31" to="conv1_weights_addr_3" fromId="656" toId="657">
</dataflow>
<dataflow id="2565" from="f1w_3" to="icmp_ln34_3" fromId="652" toId="658">
</dataflow>
<dataflow id="2566" from="StgValue_1812" to="icmp_ln34_3" fromId="1812" toId="658">
</dataflow>
<dataflow id="2567" from="f1w_3" to="add_ln34_3" fromId="652" toId="659">
</dataflow>
<dataflow id="2568" from="StgValue_1815" to="add_ln34_3" fromId="1815" toId="659">
</dataflow>
<dataflow id="2569" from="icmp_ln34_3" to="br_ln34" fromId="658" toId="660">
</dataflow>
<dataflow id="2570" from="f1w_3" to="add_ln38_6" fromId="652" toId="661">
</dataflow>
<dataflow id="2571" from="StgValue_1827" to="add_ln38_6" fromId="1827" toId="661">
</dataflow>
<dataflow id="2572" from="add_ln38_6" to="sext_ln38_1" fromId="661" toId="662">
</dataflow>
<dataflow id="2573" from="sext_ln38_1" to="add_ln38_7" fromId="662" toId="663">
</dataflow>
<dataflow id="2574" from="zext_ln31_4" to="add_ln38_7" fromId="620" toId="663">
</dataflow>
<dataflow id="2575" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_43" fromId="1832" toId="664">
</dataflow>
<dataflow id="2576" from="add_ln38_7" to="tmp_43" fromId="663" toId="664">
</dataflow>
<dataflow id="2577" from="StgValue_1835" to="tmp_43" fromId="1835" toId="664">
</dataflow>
<dataflow id="2578" from="tmp_43" to="xPixelClamped_3" fromId="664" toId="665">
</dataflow>
<dataflow id="2579" from="StgValue_1692" to="xPixelClamped_3" fromId="1692" toId="665">
</dataflow>
<dataflow id="2580" from="add_ln38_7" to="xPixelClamped_3" fromId="663" toId="665">
</dataflow>
<dataflow id="2581" from="conv1_weights_addr_3" to="conv1_weights_load_3" fromId="657" toId="666">
</dataflow>
<dataflow id="2582" from="xPixelClamped_3" to="sext_ln40_7" fromId="665" toId="667">
</dataflow>
<dataflow id="2583" from="sub_ln40_3" to="add_ln40_25" fromId="649" toId="668">
</dataflow>
<dataflow id="2584" from="sext_ln40_7" to="add_ln40_25" fromId="667" toId="668">
</dataflow>
<dataflow id="2585" from="add_ln40_25" to="zext_ln40_33" fromId="668" toId="669">
</dataflow>
<dataflow id="2586" from="input_ftmap" to="input_ftmap_addr_3" fromId="1614" toId="670">
</dataflow>
<dataflow id="2587" from="StgValue_1714" to="input_ftmap_addr_3" fromId="1714" toId="670">
</dataflow>
<dataflow id="2588" from="zext_ln40_33" to="input_ftmap_addr_3" fromId="669" toId="670">
</dataflow>
<dataflow id="2589" from="input_ftmap_addr_3" to="input_ftmap_load_3" fromId="670" toId="671">
</dataflow>
<dataflow id="2590" from="conv1_weights_addr_3" to="conv1_weights_load_3" fromId="657" toId="673">
</dataflow>
<dataflow id="2591" from="input_ftmap_addr_3" to="input_ftmap_load_3" fromId="670" toId="674">
</dataflow>
<dataflow id="2592" from="conv1_weights_load_3" to="bitcast_ln40_6" fromId="673" toId="675">
</dataflow>
<dataflow id="2593" from="input_ftmap_load_3" to="bitcast_ln40_7" fromId="674" toId="676">
</dataflow>
<dataflow id="2594" from="bitcast_ln40_6" to="mul_1" fromId="675" toId="677">
</dataflow>
<dataflow id="2595" from="bitcast_ln40_7" to="mul_1" fromId="676" toId="677">
</dataflow>
<dataflow id="2596" from="bitcast_ln40_6" to="mul_1" fromId="675" toId="678">
</dataflow>
<dataflow id="2597" from="bitcast_ln40_7" to="mul_1" fromId="676" toId="678">
</dataflow>
<dataflow id="2598" from="bitcast_ln40_6" to="mul_1" fromId="675" toId="679">
</dataflow>
<dataflow id="2599" from="bitcast_ln40_7" to="mul_1" fromId="676" toId="679">
</dataflow>
<dataflow id="2600" from="add54_1178" to="add54_1" fromId="653" toId="680">
</dataflow>
<dataflow id="2601" from="mul_1" to="add54_1" fromId="679" toId="680">
</dataflow>
<dataflow id="2602" from="add54_1178" to="add54_1" fromId="653" toId="681">
</dataflow>
<dataflow id="2603" from="mul_1" to="add54_1" fromId="679" toId="681">
</dataflow>
<dataflow id="2604" from="add54_1178" to="add54_1" fromId="653" toId="682">
</dataflow>
<dataflow id="2605" from="mul_1" to="add54_1" fromId="679" toId="682">
</dataflow>
<dataflow id="2606" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln34" fromId="1721" toId="683">
</dataflow>
<dataflow id="2607" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="683">
</dataflow>
<dataflow id="2608" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="683">
</dataflow>
<dataflow id="2609" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="683">
</dataflow>
<dataflow id="2610" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="1727" toId="684">
</dataflow>
<dataflow id="2611" from="empty_9" to="specloopname_ln34" fromId="1910" toId="684">
</dataflow>
<dataflow id="2612" from="add54_1178" to="add54_1" fromId="653" toId="685">
</dataflow>
<dataflow id="2613" from="mul_1" to="add54_1" fromId="679" toId="685">
</dataflow>
<dataflow id="2614" from="add54_1_lcssa180" to="add68_1" fromId="631" toId="687">
</dataflow>
<dataflow id="2615" from="empty_34" to="add68_1" fromId="596" toId="687">
</dataflow>
<dataflow id="2616" from="add54_1_lcssa180" to="add68_1" fromId="631" toId="688">
</dataflow>
<dataflow id="2617" from="empty_34" to="add68_1" fromId="596" toId="688">
</dataflow>
<dataflow id="2618" from="add54_1_lcssa180" to="add68_1" fromId="631" toId="689">
</dataflow>
<dataflow id="2619" from="empty_34" to="add68_1" fromId="596" toId="689">
</dataflow>
<dataflow id="2620" from="add68_1" to="tmp_s" fromId="689" toId="690">
</dataflow>
<dataflow id="2621" from="StgValue_1921" to="tmp_s" fromId="1921" toId="690">
</dataflow>
<dataflow id="2622" from="add68_1" to="bitcast_ln46_3" fromId="689" toId="691">
</dataflow>
<dataflow id="2623" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_9" fromId="1924" toId="692">
</dataflow>
<dataflow id="2624" from="bitcast_ln46_3" to="tmp_9" fromId="691" toId="692">
</dataflow>
<dataflow id="2625" from="StgValue_1927" to="tmp_9" fromId="1927" toId="692">
</dataflow>
<dataflow id="2626" from="StgValue_1929" to="tmp_9" fromId="1929" toId="692">
</dataflow>
<dataflow id="2627" from="bitcast_ln46_3" to="trunc_ln46_3" fromId="691" toId="693">
</dataflow>
<dataflow id="2628" from="tmp_9" to="icmp_ln46_6" fromId="692" toId="694">
</dataflow>
<dataflow id="2629" from="StgValue_1933" to="icmp_ln46_6" fromId="1933" toId="694">
</dataflow>
<dataflow id="2630" from="trunc_ln46_3" to="icmp_ln46_7" fromId="693" toId="695">
</dataflow>
<dataflow id="2631" from="StgValue_1936" to="icmp_ln46_7" fromId="1936" toId="695">
</dataflow>
<dataflow id="2632" from="icmp_ln46_7" to="or_ln46_3" fromId="695" toId="696">
</dataflow>
<dataflow id="2633" from="icmp_ln46_6" to="or_ln46_3" fromId="694" toId="696">
</dataflow>
<dataflow id="2634" from="add68_1" to="tmp_s" fromId="689" toId="697">
</dataflow>
<dataflow id="2635" from="StgValue_1921" to="tmp_s" fromId="1921" toId="697">
</dataflow>
<dataflow id="2636" from="or_ln46_3" to="and_ln46_3" fromId="696" toId="698">
</dataflow>
<dataflow id="2637" from="tmp_s" to="and_ln46_3" fromId="697" toId="698">
</dataflow>
<dataflow id="2638" from="and_ln46_3" to="select_ln46_3" fromId="698" toId="699">
</dataflow>
<dataflow id="2639" from="StgValue_1921" to="select_ln46_3" fromId="1921" toId="699">
</dataflow>
<dataflow id="2640" from="add68_1" to="select_ln46_3" fromId="689" toId="699">
</dataflow>
<dataflow id="2641" from="select_ln46_3" to="store_ln45" fromId="699" toId="700">
</dataflow>
<dataflow id="2642" from="conv1_output_ftmap_addr_3" to="store_ln45" fromId="619" toId="700">
</dataflow>
<dataflow id="2643" from="n1_4" to="n1_13" fromId="590" toId="702">
</dataflow>
<dataflow id="2644" from="n1_13" to="zext_ln27_4" fromId="702" toId="703">
</dataflow>
<dataflow id="2645" from="n1_13" to="n1_4_cast55" fromId="702" toId="704">
</dataflow>
<dataflow id="2646" from="n1_13" to="n1_4_cast" fromId="702" toId="705">
</dataflow>
<dataflow id="2647" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_28" fromId="1689" toId="706">
</dataflow>
<dataflow id="2648" from="n1_13" to="tmp_28" fromId="702" toId="706">
</dataflow>
<dataflow id="2649" from="StgValue_1692" to="tmp_28" fromId="1692" toId="706">
</dataflow>
<dataflow id="2650" from="tmp_28" to="tmp_34_cast" fromId="706" toId="707">
</dataflow>
<dataflow id="2651" from="tmp_34_cast" to="empty_67" fromId="707" toId="708">
</dataflow>
<dataflow id="2652" from="n1_4_cast" to="empty_67" fromId="705" toId="708">
</dataflow>
<dataflow id="2653" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="tmp_29" fromId="1698" toId="709">
</dataflow>
<dataflow id="2654" from="n1_13" to="tmp_29" fromId="702" toId="709">
</dataflow>
<dataflow id="2655" from="StgValue_1701" to="tmp_29" fromId="1701" toId="709">
</dataflow>
<dataflow id="2656" from="tmp_29" to="zext_ln40_6" fromId="709" toId="710">
</dataflow>
<dataflow id="2657" from="zext_ln40_6" to="add_ln40_6" fromId="710" toId="711">
</dataflow>
<dataflow id="2658" from="n1_4_cast55" to="add_ln40_6" fromId="704" toId="711">
</dataflow>
<dataflow id="2659" from="n1_13" to="icmp_ln27_4" fromId="702" toId="712">
</dataflow>
<dataflow id="2660" from="StgValue_1707" to="icmp_ln27_4" fromId="1707" toId="712">
</dataflow>
<dataflow id="2661" from="n1_13" to="add_ln27_4" fromId="702" toId="713">
</dataflow>
<dataflow id="2662" from="StgValue_1710" to="add_ln27_4" fromId="1710" toId="713">
</dataflow>
<dataflow id="2663" from="icmp_ln27_4" to="br_ln27" fromId="712" toId="714">
</dataflow>
<dataflow id="2664" from="conv1_biases" to="conv1_biases_addr_4" fromId="1616" toId="715">
</dataflow>
<dataflow id="2665" from="StgValue_1714" to="conv1_biases_addr_4" fromId="1714" toId="715">
</dataflow>
<dataflow id="2666" from="zext_ln27_4" to="conv1_biases_addr_4" fromId="703" toId="715">
</dataflow>
<dataflow id="2667" from="conv1_biases_addr_4" to="conv1_biases_load_4" fromId="715" toId="716">
</dataflow>
<dataflow id="2668" from="StgValue_1618" to="n1_5" fromId="1618" toId="717">
</dataflow>
<dataflow id="2669" from="StgValue_1682" to="store_ln27" fromId="1682" toId="718">
</dataflow>
<dataflow id="2670" from="n1_5" to="store_ln27" fromId="717" toId="718">
</dataflow>
<dataflow id="2671" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="1721" toId="720">
</dataflow>
<dataflow id="2672" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="720">
</dataflow>
<dataflow id="2673" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="720">
</dataflow>
<dataflow id="2674" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="720">
</dataflow>
<dataflow id="2675" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="1727" toId="721">
</dataflow>
<dataflow id="2676" from="empty_13" to="specloopname_ln27" fromId="1729" toId="721">
</dataflow>
<dataflow id="2677" from="conv1_biases_addr_4" to="conv1_biases_load_4" fromId="715" toId="722">
</dataflow>
<dataflow id="2678" from="conv1_biases_load_4" to="empty_68" fromId="722" toId="723">
</dataflow>
<dataflow id="2679" from="add_ln30_5" to="th_4" fromId="728" toId="725">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2680" from="br_ln30" to="th_4" fromId="753" toId="725">
<BackEdge/>
</dataflow>
<dataflow id="2681" from="StgValue_1682" to="th_4" fromId="1682" toId="725">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2682" from="br_ln30" to="th_4" fromId="724" toId="725">
</dataflow>
<dataflow id="2683" from="th_4" to="zext_ln30_4" fromId="725" toId="726">
</dataflow>
<dataflow id="2684" from="th_4" to="icmp_ln30_4" fromId="725" toId="727">
</dataflow>
<dataflow id="2685" from="StgValue_1750" to="icmp_ln30_4" fromId="1750" toId="727">
</dataflow>
<dataflow id="2686" from="th_4" to="add_ln30_5" fromId="725" toId="728">
</dataflow>
<dataflow id="2687" from="StgValue_1710" to="add_ln30_5" fromId="1710" toId="728">
</dataflow>
<dataflow id="2688" from="icmp_ln30_4" to="br_ln30" fromId="727" toId="729">
</dataflow>
<dataflow id="2689" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="1721" toId="730">
</dataflow>
<dataflow id="2690" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="730">
</dataflow>
<dataflow id="2691" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="730">
</dataflow>
<dataflow id="2692" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="730">
</dataflow>
<dataflow id="2693" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="1727" toId="731">
</dataflow>
<dataflow id="2694" from="empty_12" to="specloopname_ln30" fromId="1761" toId="731">
</dataflow>
<dataflow id="2695" from="zext_ln30_4" to="empty_69" fromId="726" toId="732">
</dataflow>
<dataflow id="2696" from="StgValue_2025" to="empty_69" fromId="2025" toId="732">
</dataflow>
<dataflow id="2697" from="empty_69" to="p_cast62" fromId="732" toId="733">
</dataflow>
<dataflow id="2698" from="empty_67" to="empty_70" fromId="708" toId="734">
</dataflow>
<dataflow id="2699" from="p_cast62" to="empty_70" fromId="733" toId="734">
</dataflow>
<dataflow id="2700" from="empty_70" to="p_cast65" fromId="734" toId="735">
</dataflow>
<dataflow id="2701" from="empty_70" to="empty_71" fromId="734" toId="736">
</dataflow>
<dataflow id="2702" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl4" fromId="1742" toId="737">
</dataflow>
<dataflow id="2703" from="empty_71" to="p_shl4" fromId="736" toId="737">
</dataflow>
<dataflow id="2704" from="StgValue_1692" to="p_shl4" fromId="1692" toId="737">
</dataflow>
<dataflow id="2705" from="p_shl4" to="empty_72" fromId="737" toId="738">
</dataflow>
<dataflow id="2706" from="p_cast65" to="empty_72" fromId="735" toId="738">
</dataflow>
<dataflow id="2707" from="add_ln27_4" to="store_ln27" fromId="713" toId="740">
</dataflow>
<dataflow id="2708" from="n1_4" to="store_ln27" fromId="590" toId="740">
</dataflow>
<dataflow id="2709" from="add_ln31_4" to="tw_4" fromId="745" toId="742">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2710" from="br_ln31" to="tw_4" fromId="828" toId="742">
<BackEdge/>
</dataflow>
<dataflow id="2711" from="StgValue_1682" to="tw_4" fromId="1682" toId="742">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2712" from="br_ln31" to="tw_4" fromId="739" toId="742">
</dataflow>
<dataflow id="2713" from="tw_4" to="zext_ln31_5" fromId="742" toId="743">
</dataflow>
<dataflow id="2714" from="tw_4" to="icmp_ln31_4" fromId="742" toId="744">
</dataflow>
<dataflow id="2715" from="StgValue_1750" to="icmp_ln31_4" fromId="1750" toId="744">
</dataflow>
<dataflow id="2716" from="tw_4" to="add_ln31_4" fromId="742" toId="745">
</dataflow>
<dataflow id="2717" from="StgValue_1710" to="add_ln31_4" fromId="1710" toId="745">
</dataflow>
<dataflow id="2718" from="icmp_ln31_4" to="br_ln31" fromId="744" toId="746">
</dataflow>
<dataflow id="2719" from="zext_ln31_5" to="empty_73" fromId="743" toId="747">
</dataflow>
<dataflow id="2720" from="StgValue_2025" to="empty_73" fromId="2025" toId="747">
</dataflow>
<dataflow id="2721" from="empty_73" to="p_cast71" fromId="747" toId="748">
</dataflow>
<dataflow id="2722" from="empty_72" to="empty_74" fromId="738" toId="749">
</dataflow>
<dataflow id="2723" from="p_cast71" to="empty_74" fromId="748" toId="749">
</dataflow>
<dataflow id="2724" from="empty_74" to="p_cast120" fromId="749" toId="750">
</dataflow>
<dataflow id="2725" from="conv1_output_ftmap" to="conv1_output_ftmap_addr_4" fromId="1617" toId="751">
</dataflow>
<dataflow id="2726" from="StgValue_1714" to="conv1_output_ftmap_addr_4" fromId="1714" toId="751">
</dataflow>
<dataflow id="2727" from="p_cast120" to="conv1_output_ftmap_addr_4" fromId="750" toId="751">
</dataflow>
<dataflow id="2728" from="conv1_output_ftmap_addr_4" to="conv1_output_ftmap_load_4" fromId="751" toId="752">
</dataflow>
<dataflow id="2729" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="1721" toId="754">
</dataflow>
<dataflow id="2730" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="754">
</dataflow>
<dataflow id="2731" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="754">
</dataflow>
<dataflow id="2732" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="754">
</dataflow>
<dataflow id="2733" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="1727" toId="755">
</dataflow>
<dataflow id="2734" from="empty_11" to="specloopname_ln31" fromId="1788" toId="755">
</dataflow>
<dataflow id="2735" from="conv1_output_ftmap_addr_4" to="conv1_output_ftmap_load_4" fromId="751" toId="756">
</dataflow>
<dataflow id="2736" from="add_ln33_5" to="f1h_4" fromId="768" toId="758">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2737" from="br_ln33" to="f1h_4" fromId="799" toId="758">
<BackEdge/>
</dataflow>
<dataflow id="2738" from="StgValue_1793" to="f1h_4" fromId="1793" toId="758">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2739" from="br_ln33" to="f1h_4" fromId="757" toId="758">
</dataflow>
<dataflow id="2740" from="add54_1_1175" to="add54_1_1_lcssa177" fromId="781" toId="759">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2741" from="br_ln33" to="add54_1_1_lcssa177" fromId="799" toId="759">
<BackEdge/>
</dataflow>
<dataflow id="2742" from="conv1_output_ftmap_load_4" to="add54_1_1_lcssa177" fromId="756" toId="759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2743" from="br_ln33" to="add54_1_1_lcssa177" fromId="757" toId="759">
</dataflow>
<dataflow id="2744" from="f1h_4" to="zext_ln40_28" fromId="758" toId="760">
</dataflow>
<dataflow id="2745" from="add_ln40_6" to="add_ln40_22" fromId="711" toId="761">
</dataflow>
<dataflow id="2746" from="zext_ln40_28" to="add_ln40_22" fromId="760" toId="761">
</dataflow>
<dataflow id="2747" from="add_ln40_22" to="zext_ln40_29" fromId="761" toId="762">
</dataflow>
<dataflow id="2748" from="add_ln40_22" to="trunc_ln40_4" fromId="761" toId="763">
</dataflow>
<dataflow id="2749" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="p_shl10" fromId="1805" toId="764">
</dataflow>
<dataflow id="2750" from="trunc_ln40_4" to="p_shl10" fromId="763" toId="764">
</dataflow>
<dataflow id="2751" from="StgValue_1701" to="p_shl10" fromId="1701" toId="764">
</dataflow>
<dataflow id="2752" from="p_shl10" to="add_ln40_23" fromId="764" toId="765">
</dataflow>
<dataflow id="2753" from="zext_ln40_29" to="add_ln40_23" fromId="762" toId="765">
</dataflow>
<dataflow id="2754" from="f1h_4" to="zext_ln33_1" fromId="758" toId="766">
</dataflow>
<dataflow id="2755" from="f1h_4" to="icmp_ln33_5" fromId="758" toId="767">
</dataflow>
<dataflow id="2756" from="StgValue_1812" to="icmp_ln33_5" fromId="1812" toId="767">
</dataflow>
<dataflow id="2757" from="f1h_4" to="add_ln33_5" fromId="758" toId="768">
</dataflow>
<dataflow id="2758" from="StgValue_1815" to="add_ln33_5" fromId="1815" toId="768">
</dataflow>
<dataflow id="2759" from="icmp_ln33_5" to="br_ln33" fromId="767" toId="769">
</dataflow>
<dataflow id="2760" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="1721" toId="770">
</dataflow>
<dataflow id="2761" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="770">
</dataflow>
<dataflow id="2762" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="770">
</dataflow>
<dataflow id="2763" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="770">
</dataflow>
<dataflow id="2764" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="1727" toId="771">
</dataflow>
<dataflow id="2765" from="empty_10" to="specloopname_ln33" fromId="1824" toId="771">
</dataflow>
<dataflow id="2766" from="zext_ln33_1" to="tmp18" fromId="766" toId="772">
</dataflow>
<dataflow id="2767" from="StgValue_2112" to="tmp18" fromId="2112" toId="772">
</dataflow>
<dataflow id="2768" from="tmp18" to="tmp18_cast" fromId="772" toId="773">
</dataflow>
<dataflow id="2769" from="tmp18_cast" to="empty_75" fromId="773" toId="774">
</dataflow>
<dataflow id="2770" from="zext_ln30_4" to="empty_75" fromId="726" toId="774">
</dataflow>
<dataflow id="2771" from="empty_75" to="zext_ln40_32" fromId="774" toId="775">
</dataflow>
<dataflow id="2772" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_42" fromId="1841" toId="776">
</dataflow>
<dataflow id="2773" from="empty_75" to="tmp_42" fromId="774" toId="776">
</dataflow>
<dataflow id="2774" from="StgValue_1692" to="tmp_42" fromId="1692" toId="776">
</dataflow>
<dataflow id="2775" from="tmp_42" to="sub_ln40_4" fromId="776" toId="777">
</dataflow>
<dataflow id="2776" from="zext_ln40_32" to="sub_ln40_4" fromId="775" toId="777">
</dataflow>
<dataflow id="2777" from="add54_1_1_lcssa177" to="add68_1_1" fromId="759" toId="779">
</dataflow>
<dataflow id="2778" from="empty_68" to="add68_1_1" fromId="723" toId="779">
</dataflow>
<dataflow id="2779" from="add_ln34_4" to="f1w_4" fromId="788" toId="780">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2780" from="br_ln34" to="f1w_4" fromId="813" toId="780">
<BackEdge/>
</dataflow>
<dataflow id="2781" from="StgValue_1793" to="f1w_4" fromId="1793" toId="780">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2782" from="br_ln34" to="f1w_4" fromId="778" toId="780">
</dataflow>
<dataflow id="2783" from="add54_1_1" to="add54_1_1175" fromId="812" toId="781">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2784" from="br_ln34" to="add54_1_1175" fromId="813" toId="781">
<BackEdge/>
</dataflow>
<dataflow id="2785" from="add54_1_1_lcssa177" to="add54_1_1175" fromId="759" toId="781">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2786" from="br_ln34" to="add54_1_1175" fromId="778" toId="781">
</dataflow>
<dataflow id="2787" from="f1w_4" to="zext_ln40_37" fromId="780" toId="782">
</dataflow>
<dataflow id="2788" from="add_ln40_23" to="add_ln40_29" fromId="765" toId="783">
</dataflow>
<dataflow id="2789" from="zext_ln40_37" to="add_ln40_29" fromId="782" toId="783">
</dataflow>
<dataflow id="2790" from="add_ln40_29" to="zext_ln40_38" fromId="783" toId="784">
</dataflow>
<dataflow id="2791" from="conv1_weights" to="conv1_weights_addr_4" fromId="1615" toId="785">
</dataflow>
<dataflow id="2792" from="StgValue_1714" to="conv1_weights_addr_4" fromId="1714" toId="785">
</dataflow>
<dataflow id="2793" from="zext_ln40_38" to="conv1_weights_addr_4" fromId="784" toId="785">
</dataflow>
<dataflow id="2794" from="f1w_4" to="zext_ln34_9" fromId="780" toId="786">
</dataflow>
<dataflow id="2795" from="f1w_4" to="icmp_ln34_4" fromId="780" toId="787">
</dataflow>
<dataflow id="2796" from="StgValue_1812" to="icmp_ln34_4" fromId="1812" toId="787">
</dataflow>
<dataflow id="2797" from="f1w_4" to="add_ln34_4" fromId="780" toId="788">
</dataflow>
<dataflow id="2798" from="StgValue_1815" to="add_ln34_4" fromId="1815" toId="788">
</dataflow>
<dataflow id="2799" from="icmp_ln34_4" to="br_ln34" fromId="787" toId="789">
</dataflow>
<dataflow id="2800" from="zext_ln34_9" to="add_ln38_8" fromId="786" toId="790">
</dataflow>
<dataflow id="2801" from="StgValue_2112" to="add_ln38_8" fromId="2112" toId="790">
</dataflow>
<dataflow id="2802" from="add_ln38_8" to="zext_ln38_2" fromId="790" toId="791">
</dataflow>
<dataflow id="2803" from="zext_ln38_2" to="add_ln38_9" fromId="791" toId="792">
</dataflow>
<dataflow id="2804" from="zext_ln31_5" to="add_ln38_9" fromId="743" toId="792">
</dataflow>
<dataflow id="2805" from="add_ln38_9" to="zext_ln40_40" fromId="792" toId="793">
</dataflow>
<dataflow id="2806" from="sub_ln40_4" to="add_ln40_30" fromId="777" toId="794">
</dataflow>
<dataflow id="2807" from="zext_ln40_40" to="add_ln40_30" fromId="793" toId="794">
</dataflow>
<dataflow id="2808" from="add_ln40_30" to="zext_ln40_41" fromId="794" toId="795">
</dataflow>
<dataflow id="2809" from="input_ftmap" to="input_ftmap_addr_4" fromId="1614" toId="796">
</dataflow>
<dataflow id="2810" from="StgValue_1714" to="input_ftmap_addr_4" fromId="1714" toId="796">
</dataflow>
<dataflow id="2811" from="zext_ln40_41" to="input_ftmap_addr_4" fromId="795" toId="796">
</dataflow>
<dataflow id="2812" from="conv1_weights_addr_4" to="conv1_weights_load_4" fromId="785" toId="797">
</dataflow>
<dataflow id="2813" from="input_ftmap_addr_4" to="input_ftmap_load_4" fromId="796" toId="798">
</dataflow>
<dataflow id="2814" from="conv1_weights_addr_4" to="conv1_weights_load_4" fromId="785" toId="800">
</dataflow>
<dataflow id="2815" from="input_ftmap_addr_4" to="input_ftmap_load_4" fromId="796" toId="801">
</dataflow>
<dataflow id="2816" from="conv1_weights_load_4" to="bitcast_ln40_8" fromId="800" toId="802">
</dataflow>
<dataflow id="2817" from="input_ftmap_load_4" to="bitcast_ln40_9" fromId="801" toId="803">
</dataflow>
<dataflow id="2818" from="bitcast_ln40_8" to="mul_1_1" fromId="802" toId="804">
</dataflow>
<dataflow id="2819" from="bitcast_ln40_9" to="mul_1_1" fromId="803" toId="804">
</dataflow>
<dataflow id="2820" from="bitcast_ln40_8" to="mul_1_1" fromId="802" toId="805">
</dataflow>
<dataflow id="2821" from="bitcast_ln40_9" to="mul_1_1" fromId="803" toId="805">
</dataflow>
<dataflow id="2822" from="bitcast_ln40_8" to="mul_1_1" fromId="802" toId="806">
</dataflow>
<dataflow id="2823" from="bitcast_ln40_9" to="mul_1_1" fromId="803" toId="806">
</dataflow>
<dataflow id="2824" from="add54_1_1175" to="add54_1_1" fromId="781" toId="807">
</dataflow>
<dataflow id="2825" from="mul_1_1" to="add54_1_1" fromId="806" toId="807">
</dataflow>
<dataflow id="2826" from="add54_1_1175" to="add54_1_1" fromId="781" toId="808">
</dataflow>
<dataflow id="2827" from="mul_1_1" to="add54_1_1" fromId="806" toId="808">
</dataflow>
<dataflow id="2828" from="add54_1_1175" to="add54_1_1" fromId="781" toId="809">
</dataflow>
<dataflow id="2829" from="mul_1_1" to="add54_1_1" fromId="806" toId="809">
</dataflow>
<dataflow id="2830" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln34" fromId="1721" toId="810">
</dataflow>
<dataflow id="2831" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="810">
</dataflow>
<dataflow id="2832" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="810">
</dataflow>
<dataflow id="2833" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="810">
</dataflow>
<dataflow id="2834" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="1727" toId="811">
</dataflow>
<dataflow id="2835" from="empty_9" to="specloopname_ln34" fromId="1910" toId="811">
</dataflow>
<dataflow id="2836" from="add54_1_1175" to="add54_1_1" fromId="781" toId="812">
</dataflow>
<dataflow id="2837" from="mul_1_1" to="add54_1_1" fromId="806" toId="812">
</dataflow>
<dataflow id="2838" from="add54_1_1_lcssa177" to="add68_1_1" fromId="759" toId="814">
</dataflow>
<dataflow id="2839" from="empty_68" to="add68_1_1" fromId="723" toId="814">
</dataflow>
<dataflow id="2840" from="add54_1_1_lcssa177" to="add68_1_1" fromId="759" toId="815">
</dataflow>
<dataflow id="2841" from="empty_68" to="add68_1_1" fromId="723" toId="815">
</dataflow>
<dataflow id="2842" from="add54_1_1_lcssa177" to="add68_1_1" fromId="759" toId="816">
</dataflow>
<dataflow id="2843" from="empty_68" to="add68_1_1" fromId="723" toId="816">
</dataflow>
<dataflow id="2844" from="add68_1_1" to="tmp_2" fromId="816" toId="817">
</dataflow>
<dataflow id="2845" from="StgValue_1921" to="tmp_2" fromId="1921" toId="817">
</dataflow>
<dataflow id="2846" from="add68_1_1" to="bitcast_ln46_4" fromId="816" toId="818">
</dataflow>
<dataflow id="2847" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_1" fromId="1924" toId="819">
</dataflow>
<dataflow id="2848" from="bitcast_ln46_4" to="tmp_1" fromId="818" toId="819">
</dataflow>
<dataflow id="2849" from="StgValue_1927" to="tmp_1" fromId="1927" toId="819">
</dataflow>
<dataflow id="2850" from="StgValue_1929" to="tmp_1" fromId="1929" toId="819">
</dataflow>
<dataflow id="2851" from="bitcast_ln46_4" to="trunc_ln46_4" fromId="818" toId="820">
</dataflow>
<dataflow id="2852" from="tmp_1" to="icmp_ln46_8" fromId="819" toId="821">
</dataflow>
<dataflow id="2853" from="StgValue_1933" to="icmp_ln46_8" fromId="1933" toId="821">
</dataflow>
<dataflow id="2854" from="trunc_ln46_4" to="icmp_ln46_9" fromId="820" toId="822">
</dataflow>
<dataflow id="2855" from="StgValue_1936" to="icmp_ln46_9" fromId="1936" toId="822">
</dataflow>
<dataflow id="2856" from="icmp_ln46_9" to="or_ln46_4" fromId="822" toId="823">
</dataflow>
<dataflow id="2857" from="icmp_ln46_8" to="or_ln46_4" fromId="821" toId="823">
</dataflow>
<dataflow id="2858" from="add68_1_1" to="tmp_2" fromId="816" toId="824">
</dataflow>
<dataflow id="2859" from="StgValue_1921" to="tmp_2" fromId="1921" toId="824">
</dataflow>
<dataflow id="2860" from="or_ln46_4" to="and_ln46_4" fromId="823" toId="825">
</dataflow>
<dataflow id="2861" from="tmp_2" to="and_ln46_4" fromId="824" toId="825">
</dataflow>
<dataflow id="2862" from="and_ln46_4" to="select_ln46_4" fromId="825" toId="826">
</dataflow>
<dataflow id="2863" from="StgValue_1921" to="select_ln46_4" fromId="1921" toId="826">
</dataflow>
<dataflow id="2864" from="add68_1_1" to="select_ln46_4" fromId="816" toId="826">
</dataflow>
<dataflow id="2865" from="select_ln46_4" to="store_ln45" fromId="826" toId="827">
</dataflow>
<dataflow id="2866" from="conv1_output_ftmap_addr_4" to="store_ln45" fromId="751" toId="827">
</dataflow>
<dataflow id="2867" from="n1_5" to="n1_14" fromId="717" toId="829">
</dataflow>
<dataflow id="2868" from="n1_14" to="zext_ln27_5" fromId="829" toId="830">
</dataflow>
<dataflow id="2869" from="n1_14" to="n1_5_cast60" fromId="829" toId="831">
</dataflow>
<dataflow id="2870" from="n1_14" to="n1_5_cast" fromId="829" toId="832">
</dataflow>
<dataflow id="2871" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_33" fromId="1689" toId="833">
</dataflow>
<dataflow id="2872" from="n1_14" to="tmp_33" fromId="829" toId="833">
</dataflow>
<dataflow id="2873" from="StgValue_1692" to="tmp_33" fromId="1692" toId="833">
</dataflow>
<dataflow id="2874" from="tmp_33" to="tmp_39_cast" fromId="833" toId="834">
</dataflow>
<dataflow id="2875" from="tmp_39_cast" to="empty_76" fromId="834" toId="835">
</dataflow>
<dataflow id="2876" from="n1_5_cast" to="empty_76" fromId="832" toId="835">
</dataflow>
<dataflow id="2877" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="tmp_34" fromId="1698" toId="836">
</dataflow>
<dataflow id="2878" from="n1_14" to="tmp_34" fromId="829" toId="836">
</dataflow>
<dataflow id="2879" from="StgValue_1701" to="tmp_34" fromId="1701" toId="836">
</dataflow>
<dataflow id="2880" from="tmp_34" to="zext_ln40_12" fromId="836" toId="837">
</dataflow>
<dataflow id="2881" from="zext_ln40_12" to="add_ln40_11" fromId="837" toId="838">
</dataflow>
<dataflow id="2882" from="n1_5_cast60" to="add_ln40_11" fromId="831" toId="838">
</dataflow>
<dataflow id="2883" from="n1_14" to="icmp_ln27_5" fromId="829" toId="839">
</dataflow>
<dataflow id="2884" from="StgValue_1707" to="icmp_ln27_5" fromId="1707" toId="839">
</dataflow>
<dataflow id="2885" from="n1_14" to="add_ln27_5" fromId="829" toId="840">
</dataflow>
<dataflow id="2886" from="StgValue_1710" to="add_ln27_5" fromId="1710" toId="840">
</dataflow>
<dataflow id="2887" from="icmp_ln27_5" to="br_ln27" fromId="839" toId="841">
</dataflow>
<dataflow id="2888" from="conv1_biases" to="conv1_biases_addr_5" fromId="1616" toId="842">
</dataflow>
<dataflow id="2889" from="StgValue_1714" to="conv1_biases_addr_5" fromId="1714" toId="842">
</dataflow>
<dataflow id="2890" from="zext_ln27_5" to="conv1_biases_addr_5" fromId="830" toId="842">
</dataflow>
<dataflow id="2891" from="conv1_biases_addr_5" to="conv1_biases_load_5" fromId="842" toId="843">
</dataflow>
<dataflow id="2892" from="StgValue_1618" to="n1_6" fromId="1618" toId="844">
</dataflow>
<dataflow id="2893" from="StgValue_1682" to="store_ln27" fromId="1682" toId="845">
</dataflow>
<dataflow id="2894" from="n1_6" to="store_ln27" fromId="844" toId="845">
</dataflow>
<dataflow id="2895" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="1721" toId="847">
</dataflow>
<dataflow id="2896" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="847">
</dataflow>
<dataflow id="2897" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="847">
</dataflow>
<dataflow id="2898" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="847">
</dataflow>
<dataflow id="2899" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="1727" toId="848">
</dataflow>
<dataflow id="2900" from="empty_13" to="specloopname_ln27" fromId="1729" toId="848">
</dataflow>
<dataflow id="2901" from="conv1_biases_addr_5" to="conv1_biases_load_5" fromId="842" toId="849">
</dataflow>
<dataflow id="2902" from="conv1_biases_load_5" to="empty_77" fromId="849" toId="850">
</dataflow>
<dataflow id="2903" from="add_ln30_6" to="th_5" fromId="855" toId="852">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2904" from="br_ln30" to="th_5" fromId="881" toId="852">
<BackEdge/>
</dataflow>
<dataflow id="2905" from="StgValue_1682" to="th_5" fromId="1682" toId="852">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2906" from="br_ln30" to="th_5" fromId="851" toId="852">
</dataflow>
<dataflow id="2907" from="th_5" to="zext_ln30_5" fromId="852" toId="853">
</dataflow>
<dataflow id="2908" from="th_5" to="icmp_ln30_5" fromId="852" toId="854">
</dataflow>
<dataflow id="2909" from="StgValue_1750" to="icmp_ln30_5" fromId="1750" toId="854">
</dataflow>
<dataflow id="2910" from="th_5" to="add_ln30_6" fromId="852" toId="855">
</dataflow>
<dataflow id="2911" from="StgValue_1710" to="add_ln30_6" fromId="1710" toId="855">
</dataflow>
<dataflow id="2912" from="icmp_ln30_5" to="br_ln30" fromId="854" toId="856">
</dataflow>
<dataflow id="2913" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="1721" toId="857">
</dataflow>
<dataflow id="2914" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="857">
</dataflow>
<dataflow id="2915" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="857">
</dataflow>
<dataflow id="2916" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="857">
</dataflow>
<dataflow id="2917" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="1727" toId="858">
</dataflow>
<dataflow id="2918" from="empty_12" to="specloopname_ln30" fromId="1761" toId="858">
</dataflow>
<dataflow id="2919" from="zext_ln30_5" to="empty_78" fromId="853" toId="859">
</dataflow>
<dataflow id="2920" from="StgValue_2025" to="empty_78" fromId="2025" toId="859">
</dataflow>
<dataflow id="2921" from="empty_78" to="p_cast68" fromId="859" toId="860">
</dataflow>
<dataflow id="2922" from="empty_76" to="empty_79" fromId="835" toId="861">
</dataflow>
<dataflow id="2923" from="p_cast68" to="empty_79" fromId="860" toId="861">
</dataflow>
<dataflow id="2924" from="empty_79" to="p_cast70" fromId="861" toId="862">
</dataflow>
<dataflow id="2925" from="empty_79" to="empty_80" fromId="861" toId="863">
</dataflow>
<dataflow id="2926" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl8" fromId="1742" toId="864">
</dataflow>
<dataflow id="2927" from="empty_80" to="p_shl8" fromId="863" toId="864">
</dataflow>
<dataflow id="2928" from="StgValue_1692" to="p_shl8" fromId="1692" toId="864">
</dataflow>
<dataflow id="2929" from="p_shl8" to="empty_81" fromId="864" toId="865">
</dataflow>
<dataflow id="2930" from="p_cast70" to="empty_81" fromId="862" toId="865">
</dataflow>
<dataflow id="2931" from="add_ln27_5" to="store_ln27" fromId="840" toId="867">
</dataflow>
<dataflow id="2932" from="n1_5" to="store_ln27" fromId="717" toId="867">
</dataflow>
<dataflow id="2933" from="add_ln31_5" to="tw_5" fromId="873" toId="869">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2934" from="br_ln31" to="tw_5" fromId="958" toId="869">
<BackEdge/>
</dataflow>
<dataflow id="2935" from="StgValue_1682" to="tw_5" fromId="1682" toId="869">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2936" from="br_ln31" to="tw_5" fromId="866" toId="869">
</dataflow>
<dataflow id="2937" from="tw_5" to="zext_ln31_6" fromId="869" toId="870">
</dataflow>
<dataflow id="2938" from="tw_5" to="zext_ln31_7" fromId="869" toId="871">
</dataflow>
<dataflow id="2939" from="tw_5" to="icmp_ln31_5" fromId="869" toId="872">
</dataflow>
<dataflow id="2940" from="StgValue_1750" to="icmp_ln31_5" fromId="1750" toId="872">
</dataflow>
<dataflow id="2941" from="tw_5" to="add_ln31_5" fromId="869" toId="873">
</dataflow>
<dataflow id="2942" from="StgValue_1710" to="add_ln31_5" fromId="1710" toId="873">
</dataflow>
<dataflow id="2943" from="icmp_ln31_5" to="br_ln31" fromId="872" toId="874">
</dataflow>
<dataflow id="2944" from="zext_ln31_7" to="empty_82" fromId="871" toId="875">
</dataflow>
<dataflow id="2945" from="StgValue_2256" to="empty_82" fromId="2256" toId="875">
</dataflow>
<dataflow id="2946" from="empty_82" to="p_cast77" fromId="875" toId="876">
</dataflow>
<dataflow id="2947" from="empty_81" to="empty_83" fromId="865" toId="877">
</dataflow>
<dataflow id="2948" from="p_cast77" to="empty_83" fromId="876" toId="877">
</dataflow>
<dataflow id="2949" from="empty_83" to="p_cast126" fromId="877" toId="878">
</dataflow>
<dataflow id="2950" from="conv1_output_ftmap" to="conv1_output_ftmap_addr_5" fromId="1617" toId="879">
</dataflow>
<dataflow id="2951" from="StgValue_1714" to="conv1_output_ftmap_addr_5" fromId="1714" toId="879">
</dataflow>
<dataflow id="2952" from="p_cast126" to="conv1_output_ftmap_addr_5" fromId="878" toId="879">
</dataflow>
<dataflow id="2953" from="conv1_output_ftmap_addr_5" to="conv1_output_ftmap_load_5" fromId="879" toId="880">
</dataflow>
<dataflow id="2954" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="1721" toId="882">
</dataflow>
<dataflow id="2955" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="882">
</dataflow>
<dataflow id="2956" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="882">
</dataflow>
<dataflow id="2957" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="882">
</dataflow>
<dataflow id="2958" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="1727" toId="883">
</dataflow>
<dataflow id="2959" from="empty_11" to="specloopname_ln31" fromId="1788" toId="883">
</dataflow>
<dataflow id="2960" from="conv1_output_ftmap_addr_5" to="conv1_output_ftmap_load_5" fromId="879" toId="884">
</dataflow>
<dataflow id="2961" from="add_ln33_6" to="f1h_5" fromId="896" toId="886">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2962" from="br_ln33" to="f1h_5" fromId="929" toId="886">
<BackEdge/>
</dataflow>
<dataflow id="2963" from="StgValue_1793" to="f1h_5" fromId="1793" toId="886">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2964" from="br_ln33" to="f1h_5" fromId="885" toId="886">
</dataflow>
<dataflow id="2965" from="add54_1_2172" to="add54_1_2_lcssa174" fromId="909" toId="887">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2966" from="br_ln33" to="add54_1_2_lcssa174" fromId="929" toId="887">
<BackEdge/>
</dataflow>
<dataflow id="2967" from="conv1_output_ftmap_load_5" to="add54_1_2_lcssa174" fromId="884" toId="887">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2968" from="br_ln33" to="add54_1_2_lcssa174" fromId="885" toId="887">
</dataflow>
<dataflow id="2969" from="f1h_5" to="zext_ln40_35" fromId="886" toId="888">
</dataflow>
<dataflow id="2970" from="add_ln40_11" to="add_ln40_27" fromId="838" toId="889">
</dataflow>
<dataflow id="2971" from="zext_ln40_35" to="add_ln40_27" fromId="888" toId="889">
</dataflow>
<dataflow id="2972" from="add_ln40_27" to="zext_ln40_36" fromId="889" toId="890">
</dataflow>
<dataflow id="2973" from="add_ln40_27" to="trunc_ln40_5" fromId="889" toId="891">
</dataflow>
<dataflow id="2974" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="p_shl12" fromId="1805" toId="892">
</dataflow>
<dataflow id="2975" from="trunc_ln40_5" to="p_shl12" fromId="891" toId="892">
</dataflow>
<dataflow id="2976" from="StgValue_1701" to="p_shl12" fromId="1701" toId="892">
</dataflow>
<dataflow id="2977" from="p_shl12" to="add_ln40_28" fromId="892" toId="893">
</dataflow>
<dataflow id="2978" from="zext_ln40_36" to="add_ln40_28" fromId="890" toId="893">
</dataflow>
<dataflow id="2979" from="f1h_5" to="zext_ln33_2" fromId="886" toId="894">
</dataflow>
<dataflow id="2980" from="f1h_5" to="icmp_ln33_6" fromId="886" toId="895">
</dataflow>
<dataflow id="2981" from="StgValue_1812" to="icmp_ln33_6" fromId="1812" toId="895">
</dataflow>
<dataflow id="2982" from="f1h_5" to="add_ln33_6" fromId="886" toId="896">
</dataflow>
<dataflow id="2983" from="StgValue_1815" to="add_ln33_6" fromId="1815" toId="896">
</dataflow>
<dataflow id="2984" from="icmp_ln33_6" to="br_ln33" fromId="895" toId="897">
</dataflow>
<dataflow id="2985" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="1721" toId="898">
</dataflow>
<dataflow id="2986" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="898">
</dataflow>
<dataflow id="2987" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="898">
</dataflow>
<dataflow id="2988" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="898">
</dataflow>
<dataflow id="2989" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="1727" toId="899">
</dataflow>
<dataflow id="2990" from="empty_10" to="specloopname_ln33" fromId="1824" toId="899">
</dataflow>
<dataflow id="2991" from="zext_ln33_2" to="tmp20" fromId="894" toId="900">
</dataflow>
<dataflow id="2992" from="StgValue_2112" to="tmp20" fromId="2112" toId="900">
</dataflow>
<dataflow id="2993" from="tmp20" to="tmp20_cast" fromId="900" toId="901">
</dataflow>
<dataflow id="2994" from="tmp20_cast" to="empty_84" fromId="901" toId="902">
</dataflow>
<dataflow id="2995" from="zext_ln30_5" to="empty_84" fromId="853" toId="902">
</dataflow>
<dataflow id="2996" from="empty_84" to="zext_ln40_39" fromId="902" toId="903">
</dataflow>
<dataflow id="2997" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_46" fromId="1841" toId="904">
</dataflow>
<dataflow id="2998" from="empty_84" to="tmp_46" fromId="902" toId="904">
</dataflow>
<dataflow id="2999" from="StgValue_1692" to="tmp_46" fromId="1692" toId="904">
</dataflow>
<dataflow id="3000" from="tmp_46" to="sub_ln40_5" fromId="904" toId="905">
</dataflow>
<dataflow id="3001" from="zext_ln40_39" to="sub_ln40_5" fromId="903" toId="905">
</dataflow>
<dataflow id="3002" from="add54_1_2_lcssa174" to="add68_1_2" fromId="887" toId="907">
</dataflow>
<dataflow id="3003" from="empty_77" to="add68_1_2" fromId="850" toId="907">
</dataflow>
<dataflow id="3004" from="add_ln34_5" to="f1w_5" fromId="916" toId="908">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3005" from="br_ln34" to="f1w_5" fromId="943" toId="908">
<BackEdge/>
</dataflow>
<dataflow id="3006" from="StgValue_1793" to="f1w_5" fromId="1793" toId="908">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3007" from="br_ln34" to="f1w_5" fromId="906" toId="908">
</dataflow>
<dataflow id="3008" from="add54_1_2" to="add54_1_2172" fromId="942" toId="909">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3009" from="br_ln34" to="add54_1_2172" fromId="943" toId="909">
<BackEdge/>
</dataflow>
<dataflow id="3010" from="add54_1_2_lcssa174" to="add54_1_2172" fromId="887" toId="909">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3011" from="br_ln34" to="add54_1_2172" fromId="906" toId="909">
</dataflow>
<dataflow id="3012" from="f1w_5" to="zext_ln40_44" fromId="908" toId="910">
</dataflow>
<dataflow id="3013" from="add_ln40_28" to="add_ln40_33" fromId="893" toId="911">
</dataflow>
<dataflow id="3014" from="zext_ln40_44" to="add_ln40_33" fromId="910" toId="911">
</dataflow>
<dataflow id="3015" from="add_ln40_33" to="zext_ln40_45" fromId="911" toId="912">
</dataflow>
<dataflow id="3016" from="conv1_weights" to="conv1_weights_addr_5" fromId="1615" toId="913">
</dataflow>
<dataflow id="3017" from="StgValue_1714" to="conv1_weights_addr_5" fromId="1714" toId="913">
</dataflow>
<dataflow id="3018" from="zext_ln40_45" to="conv1_weights_addr_5" fromId="912" toId="913">
</dataflow>
<dataflow id="3019" from="f1w_5" to="zext_ln34_12" fromId="908" toId="914">
</dataflow>
<dataflow id="3020" from="f1w_5" to="icmp_ln34_5" fromId="908" toId="915">
</dataflow>
<dataflow id="3021" from="StgValue_1812" to="icmp_ln34_5" fromId="1812" toId="915">
</dataflow>
<dataflow id="3022" from="f1w_5" to="add_ln34_5" fromId="908" toId="916">
</dataflow>
<dataflow id="3023" from="StgValue_1815" to="add_ln34_5" fromId="1815" toId="916">
</dataflow>
<dataflow id="3024" from="icmp_ln34_5" to="br_ln34" fromId="915" toId="917">
</dataflow>
<dataflow id="3025" from="zext_ln34_12" to="add_ln38_10" fromId="914" toId="918">
</dataflow>
<dataflow id="3026" from="StgValue_2343" to="add_ln38_10" fromId="2343" toId="918">
</dataflow>
<dataflow id="3027" from="add_ln38_10" to="zext_ln38_3" fromId="918" toId="919">
</dataflow>
<dataflow id="3028" from="zext_ln38_3" to="add_ln38_11" fromId="919" toId="920">
</dataflow>
<dataflow id="3029" from="zext_ln31_6" to="add_ln38_11" fromId="870" toId="920">
</dataflow>
<dataflow id="3030" from="add_ln38_11" to="icmp_ln84_3" fromId="920" toId="921">
</dataflow>
<dataflow id="3031" from="StgValue_2349" to="icmp_ln84_3" fromId="2349" toId="921">
</dataflow>
<dataflow id="3032" from="icmp_ln84_3" to="xPixelClamped_4" fromId="921" toId="922">
</dataflow>
<dataflow id="3033" from="StgValue_2349" to="xPixelClamped_4" fromId="2349" toId="922">
</dataflow>
<dataflow id="3034" from="add_ln38_11" to="xPixelClamped_4" fromId="920" toId="922">
</dataflow>
<dataflow id="3035" from="conv1_weights_addr_5" to="conv1_weights_load_5" fromId="913" toId="923">
</dataflow>
<dataflow id="3036" from="xPixelClamped_4" to="zext_ln40_47" fromId="922" toId="924">
</dataflow>
<dataflow id="3037" from="sub_ln40_5" to="add_ln40_34" fromId="905" toId="925">
</dataflow>
<dataflow id="3038" from="zext_ln40_47" to="add_ln40_34" fromId="924" toId="925">
</dataflow>
<dataflow id="3039" from="add_ln40_34" to="zext_ln40_48" fromId="925" toId="926">
</dataflow>
<dataflow id="3040" from="input_ftmap" to="input_ftmap_addr_5" fromId="1614" toId="927">
</dataflow>
<dataflow id="3041" from="StgValue_1714" to="input_ftmap_addr_5" fromId="1714" toId="927">
</dataflow>
<dataflow id="3042" from="zext_ln40_48" to="input_ftmap_addr_5" fromId="926" toId="927">
</dataflow>
<dataflow id="3043" from="input_ftmap_addr_5" to="input_ftmap_load_5" fromId="927" toId="928">
</dataflow>
<dataflow id="3044" from="conv1_weights_addr_5" to="conv1_weights_load_5" fromId="913" toId="930">
</dataflow>
<dataflow id="3045" from="input_ftmap_addr_5" to="input_ftmap_load_5" fromId="927" toId="931">
</dataflow>
<dataflow id="3046" from="conv1_weights_load_5" to="bitcast_ln40_10" fromId="930" toId="932">
</dataflow>
<dataflow id="3047" from="input_ftmap_load_5" to="bitcast_ln40_11" fromId="931" toId="933">
</dataflow>
<dataflow id="3048" from="bitcast_ln40_10" to="mul_1_2" fromId="932" toId="934">
</dataflow>
<dataflow id="3049" from="bitcast_ln40_11" to="mul_1_2" fromId="933" toId="934">
</dataflow>
<dataflow id="3050" from="bitcast_ln40_10" to="mul_1_2" fromId="932" toId="935">
</dataflow>
<dataflow id="3051" from="bitcast_ln40_11" to="mul_1_2" fromId="933" toId="935">
</dataflow>
<dataflow id="3052" from="bitcast_ln40_10" to="mul_1_2" fromId="932" toId="936">
</dataflow>
<dataflow id="3053" from="bitcast_ln40_11" to="mul_1_2" fromId="933" toId="936">
</dataflow>
<dataflow id="3054" from="add54_1_2172" to="add54_1_2" fromId="909" toId="937">
</dataflow>
<dataflow id="3055" from="mul_1_2" to="add54_1_2" fromId="936" toId="937">
</dataflow>
<dataflow id="3056" from="add54_1_2172" to="add54_1_2" fromId="909" toId="938">
</dataflow>
<dataflow id="3057" from="mul_1_2" to="add54_1_2" fromId="936" toId="938">
</dataflow>
<dataflow id="3058" from="add54_1_2172" to="add54_1_2" fromId="909" toId="939">
</dataflow>
<dataflow id="3059" from="mul_1_2" to="add54_1_2" fromId="936" toId="939">
</dataflow>
<dataflow id="3060" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln34" fromId="1721" toId="940">
</dataflow>
<dataflow id="3061" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="940">
</dataflow>
<dataflow id="3062" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="940">
</dataflow>
<dataflow id="3063" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="940">
</dataflow>
<dataflow id="3064" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="1727" toId="941">
</dataflow>
<dataflow id="3065" from="empty_9" to="specloopname_ln34" fromId="1910" toId="941">
</dataflow>
<dataflow id="3066" from="add54_1_2172" to="add54_1_2" fromId="909" toId="942">
</dataflow>
<dataflow id="3067" from="mul_1_2" to="add54_1_2" fromId="936" toId="942">
</dataflow>
<dataflow id="3068" from="add54_1_2_lcssa174" to="add68_1_2" fromId="887" toId="944">
</dataflow>
<dataflow id="3069" from="empty_77" to="add68_1_2" fromId="850" toId="944">
</dataflow>
<dataflow id="3070" from="add54_1_2_lcssa174" to="add68_1_2" fromId="887" toId="945">
</dataflow>
<dataflow id="3071" from="empty_77" to="add68_1_2" fromId="850" toId="945">
</dataflow>
<dataflow id="3072" from="add54_1_2_lcssa174" to="add68_1_2" fromId="887" toId="946">
</dataflow>
<dataflow id="3073" from="empty_77" to="add68_1_2" fromId="850" toId="946">
</dataflow>
<dataflow id="3074" from="add68_1_2" to="tmp_11" fromId="946" toId="947">
</dataflow>
<dataflow id="3075" from="StgValue_1921" to="tmp_11" fromId="1921" toId="947">
</dataflow>
<dataflow id="3076" from="add68_1_2" to="bitcast_ln46_5" fromId="946" toId="948">
</dataflow>
<dataflow id="3077" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_10" fromId="1924" toId="949">
</dataflow>
<dataflow id="3078" from="bitcast_ln46_5" to="tmp_10" fromId="948" toId="949">
</dataflow>
<dataflow id="3079" from="StgValue_1927" to="tmp_10" fromId="1927" toId="949">
</dataflow>
<dataflow id="3080" from="StgValue_1929" to="tmp_10" fromId="1929" toId="949">
</dataflow>
<dataflow id="3081" from="bitcast_ln46_5" to="trunc_ln46_5" fromId="948" toId="950">
</dataflow>
<dataflow id="3082" from="tmp_10" to="icmp_ln46_10" fromId="949" toId="951">
</dataflow>
<dataflow id="3083" from="StgValue_1933" to="icmp_ln46_10" fromId="1933" toId="951">
</dataflow>
<dataflow id="3084" from="trunc_ln46_5" to="icmp_ln46_11" fromId="950" toId="952">
</dataflow>
<dataflow id="3085" from="StgValue_1936" to="icmp_ln46_11" fromId="1936" toId="952">
</dataflow>
<dataflow id="3086" from="icmp_ln46_11" to="or_ln46_5" fromId="952" toId="953">
</dataflow>
<dataflow id="3087" from="icmp_ln46_10" to="or_ln46_5" fromId="951" toId="953">
</dataflow>
<dataflow id="3088" from="add68_1_2" to="tmp_11" fromId="946" toId="954">
</dataflow>
<dataflow id="3089" from="StgValue_1921" to="tmp_11" fromId="1921" toId="954">
</dataflow>
<dataflow id="3090" from="or_ln46_5" to="and_ln46_5" fromId="953" toId="955">
</dataflow>
<dataflow id="3091" from="tmp_11" to="and_ln46_5" fromId="954" toId="955">
</dataflow>
<dataflow id="3092" from="and_ln46_5" to="select_ln46_5" fromId="955" toId="956">
</dataflow>
<dataflow id="3093" from="StgValue_1921" to="select_ln46_5" fromId="1921" toId="956">
</dataflow>
<dataflow id="3094" from="add68_1_2" to="select_ln46_5" fromId="946" toId="956">
</dataflow>
<dataflow id="3095" from="select_ln46_5" to="store_ln45" fromId="956" toId="957">
</dataflow>
<dataflow id="3096" from="conv1_output_ftmap_addr_5" to="store_ln45" fromId="879" toId="957">
</dataflow>
<dataflow id="3097" from="n1_6" to="n1_15" fromId="844" toId="959">
</dataflow>
<dataflow id="3098" from="n1_15" to="zext_ln27_6" fromId="959" toId="960">
</dataflow>
<dataflow id="3099" from="n1_15" to="n1_6_cast66" fromId="959" toId="961">
</dataflow>
<dataflow id="3100" from="n1_15" to="n1_6_cast" fromId="959" toId="962">
</dataflow>
<dataflow id="3101" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_37" fromId="1689" toId="963">
</dataflow>
<dataflow id="3102" from="n1_15" to="tmp_37" fromId="959" toId="963">
</dataflow>
<dataflow id="3103" from="StgValue_1692" to="tmp_37" fromId="1692" toId="963">
</dataflow>
<dataflow id="3104" from="tmp_37" to="tmp_44_cast" fromId="963" toId="964">
</dataflow>
<dataflow id="3105" from="tmp_44_cast" to="empty_41" fromId="964" toId="965">
</dataflow>
<dataflow id="3106" from="n1_6_cast" to="empty_41" fromId="962" toId="965">
</dataflow>
<dataflow id="3107" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="tmp_38" fromId="1698" toId="966">
</dataflow>
<dataflow id="3108" from="n1_15" to="tmp_38" fromId="959" toId="966">
</dataflow>
<dataflow id="3109" from="StgValue_1701" to="tmp_38" fromId="1701" toId="966">
</dataflow>
<dataflow id="3110" from="tmp_38" to="zext_ln40_19" fromId="966" toId="967">
</dataflow>
<dataflow id="3111" from="zext_ln40_19" to="add_ln40_16" fromId="967" toId="968">
</dataflow>
<dataflow id="3112" from="n1_6_cast66" to="add_ln40_16" fromId="961" toId="968">
</dataflow>
<dataflow id="3113" from="n1_15" to="icmp_ln27_6" fromId="959" toId="969">
</dataflow>
<dataflow id="3114" from="StgValue_1707" to="icmp_ln27_6" fromId="1707" toId="969">
</dataflow>
<dataflow id="3115" from="n1_15" to="add_ln27_6" fromId="959" toId="970">
</dataflow>
<dataflow id="3116" from="StgValue_1710" to="add_ln27_6" fromId="1710" toId="970">
</dataflow>
<dataflow id="3117" from="icmp_ln27_6" to="br_ln27" fromId="969" toId="971">
</dataflow>
<dataflow id="3118" from="conv1_biases" to="conv1_biases_addr_6" fromId="1616" toId="972">
</dataflow>
<dataflow id="3119" from="StgValue_1714" to="conv1_biases_addr_6" fromId="1714" toId="972">
</dataflow>
<dataflow id="3120" from="zext_ln27_6" to="conv1_biases_addr_6" fromId="960" toId="972">
</dataflow>
<dataflow id="3121" from="conv1_biases_addr_6" to="conv1_biases_load_6" fromId="972" toId="973">
</dataflow>
<dataflow id="3122" from="StgValue_1618" to="n1_7" fromId="1618" toId="974">
</dataflow>
<dataflow id="3123" from="StgValue_1682" to="store_ln27" fromId="1682" toId="975">
</dataflow>
<dataflow id="3124" from="n1_7" to="store_ln27" fromId="974" toId="975">
</dataflow>
<dataflow id="3125" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="1721" toId="977">
</dataflow>
<dataflow id="3126" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="977">
</dataflow>
<dataflow id="3127" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="977">
</dataflow>
<dataflow id="3128" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="977">
</dataflow>
<dataflow id="3129" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="1727" toId="978">
</dataflow>
<dataflow id="3130" from="empty_13" to="specloopname_ln27" fromId="1729" toId="978">
</dataflow>
<dataflow id="3131" from="conv1_biases_addr_6" to="conv1_biases_load_6" fromId="972" toId="979">
</dataflow>
<dataflow id="3132" from="conv1_biases_load_6" to="empty_42" fromId="979" toId="980">
</dataflow>
<dataflow id="3133" from="add_ln30_7" to="th_6" fromId="986" toId="982">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3134" from="br_ln30" to="th_6" fromId="1010" toId="982">
<BackEdge/>
</dataflow>
<dataflow id="3135" from="StgValue_1682" to="th_6" fromId="1682" toId="982">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3136" from="br_ln30" to="th_6" fromId="981" toId="982">
</dataflow>
<dataflow id="3137" from="th_6" to="zext_ln30_6" fromId="982" toId="983">
</dataflow>
<dataflow id="3138" from="th_6" to="zext_ln30_7" fromId="982" toId="984">
</dataflow>
<dataflow id="3139" from="th_6" to="icmp_ln30_6" fromId="982" toId="985">
</dataflow>
<dataflow id="3140" from="StgValue_1750" to="icmp_ln30_6" fromId="1750" toId="985">
</dataflow>
<dataflow id="3141" from="th_6" to="add_ln30_7" fromId="982" toId="986">
</dataflow>
<dataflow id="3142" from="StgValue_1710" to="add_ln30_7" fromId="1710" toId="986">
</dataflow>
<dataflow id="3143" from="icmp_ln30_6" to="br_ln30" fromId="985" toId="987">
</dataflow>
<dataflow id="3144" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="1721" toId="988">
</dataflow>
<dataflow id="3145" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="988">
</dataflow>
<dataflow id="3146" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="988">
</dataflow>
<dataflow id="3147" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="988">
</dataflow>
<dataflow id="3148" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="1727" toId="989">
</dataflow>
<dataflow id="3149" from="empty_12" to="specloopname_ln30" fromId="1761" toId="989">
</dataflow>
<dataflow id="3150" from="zext_ln30_7" to="empty_43" fromId="984" toId="990">
</dataflow>
<dataflow id="3151" from="StgValue_2256" to="empty_43" fromId="2256" toId="990">
</dataflow>
<dataflow id="3152" from="empty_43" to="p_cast74" fromId="990" toId="991">
</dataflow>
<dataflow id="3153" from="empty_41" to="empty_44" fromId="965" toId="992">
</dataflow>
<dataflow id="3154" from="p_cast74" to="empty_44" fromId="991" toId="992">
</dataflow>
<dataflow id="3155" from="empty_44" to="p_cast75" fromId="992" toId="993">
</dataflow>
<dataflow id="3156" from="empty_44" to="empty_45" fromId="992" toId="994">
</dataflow>
<dataflow id="3157" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl11" fromId="1742" toId="995">
</dataflow>
<dataflow id="3158" from="empty_45" to="p_shl11" fromId="994" toId="995">
</dataflow>
<dataflow id="3159" from="StgValue_1692" to="p_shl11" fromId="1692" toId="995">
</dataflow>
<dataflow id="3160" from="p_shl11" to="empty_46" fromId="995" toId="996">
</dataflow>
<dataflow id="3161" from="p_cast75" to="empty_46" fromId="993" toId="996">
</dataflow>
<dataflow id="3162" from="add_ln27_6" to="store_ln27" fromId="970" toId="998">
</dataflow>
<dataflow id="3163" from="n1_6" to="store_ln27" fromId="844" toId="998">
</dataflow>
<dataflow id="3164" from="add_ln31_6" to="tw_6" fromId="1007" toId="1000">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3165" from="br_ln31" to="tw_6" fromId="1089" toId="1000">
<BackEdge/>
</dataflow>
<dataflow id="3166" from="StgValue_1682" to="tw_6" fromId="1682" toId="1000">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3167" from="br_ln31" to="tw_6" fromId="997" toId="1000">
</dataflow>
<dataflow id="3168" from="tw_6" to="tw_6_cast" fromId="1000" toId="1001">
</dataflow>
<dataflow id="3169" from="empty_46" to="empty_47" fromId="996" toId="1002">
</dataflow>
<dataflow id="3170" from="tw_6_cast" to="empty_47" fromId="1001" toId="1002">
</dataflow>
<dataflow id="3171" from="empty_47" to="p_cast129" fromId="1002" toId="1003">
</dataflow>
<dataflow id="3172" from="conv1_output_ftmap" to="conv1_output_ftmap_addr_6" fromId="1617" toId="1004">
</dataflow>
<dataflow id="3173" from="StgValue_1714" to="conv1_output_ftmap_addr_6" fromId="1714" toId="1004">
</dataflow>
<dataflow id="3174" from="p_cast129" to="conv1_output_ftmap_addr_6" fromId="1003" toId="1004">
</dataflow>
<dataflow id="3175" from="tw_6" to="zext_ln31_8" fromId="1000" toId="1005">
</dataflow>
<dataflow id="3176" from="tw_6" to="icmp_ln31_6" fromId="1000" toId="1006">
</dataflow>
<dataflow id="3177" from="StgValue_1750" to="icmp_ln31_6" fromId="1750" toId="1006">
</dataflow>
<dataflow id="3178" from="tw_6" to="add_ln31_6" fromId="1000" toId="1007">
</dataflow>
<dataflow id="3179" from="StgValue_1710" to="add_ln31_6" fromId="1710" toId="1007">
</dataflow>
<dataflow id="3180" from="icmp_ln31_6" to="br_ln31" fromId="1006" toId="1008">
</dataflow>
<dataflow id="3181" from="conv1_output_ftmap_addr_6" to="conv1_output_ftmap_load_6" fromId="1004" toId="1009">
</dataflow>
<dataflow id="3182" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="1721" toId="1011">
</dataflow>
<dataflow id="3183" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="1011">
</dataflow>
<dataflow id="3184" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="1011">
</dataflow>
<dataflow id="3185" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="1011">
</dataflow>
<dataflow id="3186" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="1727" toId="1012">
</dataflow>
<dataflow id="3187" from="empty_11" to="specloopname_ln31" fromId="1788" toId="1012">
</dataflow>
<dataflow id="3188" from="conv1_output_ftmap_addr_6" to="conv1_output_ftmap_load_6" fromId="1004" toId="1013">
</dataflow>
<dataflow id="3189" from="add_ln33_7" to="f1h_6" fromId="1025" toId="1015">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3190" from="br_ln33" to="f1h_6" fromId="1060" toId="1015">
<BackEdge/>
</dataflow>
<dataflow id="3191" from="StgValue_1793" to="f1h_6" fromId="1793" toId="1015">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3192" from="br_ln33" to="f1h_6" fromId="1014" toId="1015">
</dataflow>
<dataflow id="3193" from="add54_2169" to="add54_2_lcssa171" fromId="1041" toId="1016">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3194" from="br_ln33" to="add54_2_lcssa171" fromId="1060" toId="1016">
<BackEdge/>
</dataflow>
<dataflow id="3195" from="conv1_output_ftmap_load_6" to="add54_2_lcssa171" fromId="1013" toId="1016">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3196" from="br_ln33" to="add54_2_lcssa171" fromId="1014" toId="1016">
</dataflow>
<dataflow id="3197" from="f1h_6" to="zext_ln40_42" fromId="1015" toId="1017">
</dataflow>
<dataflow id="3198" from="add_ln40_16" to="add_ln40_31" fromId="968" toId="1018">
</dataflow>
<dataflow id="3199" from="zext_ln40_42" to="add_ln40_31" fromId="1017" toId="1018">
</dataflow>
<dataflow id="3200" from="add_ln40_31" to="zext_ln40_43" fromId="1018" toId="1019">
</dataflow>
<dataflow id="3201" from="add_ln40_31" to="trunc_ln40_6" fromId="1018" toId="1020">
</dataflow>
<dataflow id="3202" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="p_shl14" fromId="1805" toId="1021">
</dataflow>
<dataflow id="3203" from="trunc_ln40_6" to="p_shl14" fromId="1020" toId="1021">
</dataflow>
<dataflow id="3204" from="StgValue_1701" to="p_shl14" fromId="1701" toId="1021">
</dataflow>
<dataflow id="3205" from="p_shl14" to="add_ln40_32" fromId="1021" toId="1022">
</dataflow>
<dataflow id="3206" from="zext_ln40_43" to="add_ln40_32" fromId="1019" toId="1022">
</dataflow>
<dataflow id="3207" from="f1h_6" to="zext_ln33_3" fromId="1015" toId="1023">
</dataflow>
<dataflow id="3208" from="f1h_6" to="icmp_ln33_7" fromId="1015" toId="1024">
</dataflow>
<dataflow id="3209" from="StgValue_1812" to="icmp_ln33_7" fromId="1812" toId="1024">
</dataflow>
<dataflow id="3210" from="f1h_6" to="add_ln33_7" fromId="1015" toId="1025">
</dataflow>
<dataflow id="3211" from="StgValue_1815" to="add_ln33_7" fromId="1815" toId="1025">
</dataflow>
<dataflow id="3212" from="icmp_ln33_7" to="br_ln33" fromId="1024" toId="1026">
</dataflow>
<dataflow id="3213" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="1721" toId="1027">
</dataflow>
<dataflow id="3214" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="1027">
</dataflow>
<dataflow id="3215" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="1027">
</dataflow>
<dataflow id="3216" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="1027">
</dataflow>
<dataflow id="3217" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="1727" toId="1028">
</dataflow>
<dataflow id="3218" from="empty_10" to="specloopname_ln33" fromId="1824" toId="1028">
</dataflow>
<dataflow id="3219" from="zext_ln33_3" to="tmp7" fromId="1023" toId="1029">
</dataflow>
<dataflow id="3220" from="StgValue_2343" to="tmp7" fromId="2343" toId="1029">
</dataflow>
<dataflow id="3221" from="tmp7" to="tmp7_cast" fromId="1029" toId="1030">
</dataflow>
<dataflow id="3222" from="tmp7_cast" to="empty_48" fromId="1030" toId="1031">
</dataflow>
<dataflow id="3223" from="zext_ln30_6" to="empty_48" fromId="983" toId="1031">
</dataflow>
<dataflow id="3224" from="empty_48" to="icmp_ln84_2" fromId="1031" toId="1032">
</dataflow>
<dataflow id="3225" from="StgValue_2349" to="icmp_ln84_2" fromId="2349" toId="1032">
</dataflow>
<dataflow id="3226" from="tmp7" to="add_ln84" fromId="1029" toId="1033">
</dataflow>
<dataflow id="3227" from="zext_ln30_7" to="add_ln84" fromId="984" toId="1033">
</dataflow>
<dataflow id="3228" from="icmp_ln84_2" to="yPixelClamped_4" fromId="1032" toId="1034">
</dataflow>
<dataflow id="3230" from="StgValue_3229" to="yPixelClamped_4" fromId="3229" toId="1034">
</dataflow>
<dataflow id="3231" from="add_ln84" to="yPixelClamped_4" fromId="1033" toId="1034">
</dataflow>
<dataflow id="3232" from="yPixelClamped_4" to="zext_ln40_46" fromId="1034" toId="1035">
</dataflow>
<dataflow id="3233" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_47" fromId="1841" toId="1036">
</dataflow>
<dataflow id="3234" from="yPixelClamped_4" to="tmp_47" fromId="1034" toId="1036">
</dataflow>
<dataflow id="3235" from="StgValue_1692" to="tmp_47" fromId="1692" toId="1036">
</dataflow>
<dataflow id="3236" from="tmp_47" to="sub_ln40_6" fromId="1036" toId="1037">
</dataflow>
<dataflow id="3237" from="zext_ln40_46" to="sub_ln40_6" fromId="1035" toId="1037">
</dataflow>
<dataflow id="3238" from="add54_2_lcssa171" to="add68_2" fromId="1016" toId="1039">
</dataflow>
<dataflow id="3239" from="empty_42" to="add68_2" fromId="980" toId="1039">
</dataflow>
<dataflow id="3240" from="add_ln34_6" to="f1w_6" fromId="1047" toId="1040">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3241" from="br_ln34" to="f1w_6" fromId="1074" toId="1040">
<BackEdge/>
</dataflow>
<dataflow id="3242" from="StgValue_1793" to="f1w_6" fromId="1793" toId="1040">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3243" from="br_ln34" to="f1w_6" fromId="1038" toId="1040">
</dataflow>
<dataflow id="3244" from="add54_2" to="add54_2169" fromId="1073" toId="1041">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3245" from="br_ln34" to="add54_2169" fromId="1074" toId="1041">
<BackEdge/>
</dataflow>
<dataflow id="3246" from="add54_2_lcssa171" to="add54_2169" fromId="1016" toId="1041">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3247" from="br_ln34" to="add54_2169" fromId="1038" toId="1041">
</dataflow>
<dataflow id="3248" from="f1w_6" to="zext_ln40_51" fromId="1040" toId="1042">
</dataflow>
<dataflow id="3249" from="add_ln40_32" to="add_ln40_37" fromId="1022" toId="1043">
</dataflow>
<dataflow id="3250" from="zext_ln40_51" to="add_ln40_37" fromId="1042" toId="1043">
</dataflow>
<dataflow id="3251" from="add_ln40_37" to="zext_ln40_52" fromId="1043" toId="1044">
</dataflow>
<dataflow id="3252" from="conv1_weights" to="conv1_weights_addr_6" fromId="1615" toId="1045">
</dataflow>
<dataflow id="3253" from="StgValue_1714" to="conv1_weights_addr_6" fromId="1714" toId="1045">
</dataflow>
<dataflow id="3254" from="zext_ln40_52" to="conv1_weights_addr_6" fromId="1044" toId="1045">
</dataflow>
<dataflow id="3255" from="f1w_6" to="icmp_ln34_6" fromId="1040" toId="1046">
</dataflow>
<dataflow id="3256" from="StgValue_1812" to="icmp_ln34_6" fromId="1812" toId="1046">
</dataflow>
<dataflow id="3257" from="f1w_6" to="add_ln34_6" fromId="1040" toId="1047">
</dataflow>
<dataflow id="3258" from="StgValue_1815" to="add_ln34_6" fromId="1815" toId="1047">
</dataflow>
<dataflow id="3259" from="icmp_ln34_6" to="br_ln34" fromId="1046" toId="1048">
</dataflow>
<dataflow id="3260" from="f1w_6" to="add_ln38_12" fromId="1040" toId="1049">
</dataflow>
<dataflow id="3261" from="StgValue_1827" to="add_ln38_12" fromId="1827" toId="1049">
</dataflow>
<dataflow id="3262" from="add_ln38_12" to="sext_ln38_2" fromId="1049" toId="1050">
</dataflow>
<dataflow id="3263" from="sext_ln38_2" to="add_ln38_13" fromId="1050" toId="1051">
</dataflow>
<dataflow id="3264" from="zext_ln31_8" to="add_ln38_13" fromId="1005" toId="1051">
</dataflow>
<dataflow id="3265" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_49" fromId="1832" toId="1052">
</dataflow>
<dataflow id="3266" from="add_ln38_13" to="tmp_49" fromId="1051" toId="1052">
</dataflow>
<dataflow id="3267" from="StgValue_1835" to="tmp_49" fromId="1835" toId="1052">
</dataflow>
<dataflow id="3268" from="tmp_49" to="xPixelClamped_5" fromId="1052" toId="1053">
</dataflow>
<dataflow id="3269" from="StgValue_1692" to="xPixelClamped_5" fromId="1692" toId="1053">
</dataflow>
<dataflow id="3270" from="add_ln38_13" to="xPixelClamped_5" fromId="1051" toId="1053">
</dataflow>
<dataflow id="3271" from="conv1_weights_addr_6" to="conv1_weights_load_6" fromId="1045" toId="1054">
</dataflow>
<dataflow id="3272" from="xPixelClamped_5" to="sext_ln40_8" fromId="1053" toId="1055">
</dataflow>
<dataflow id="3273" from="sub_ln40_6" to="add_ln40_38" fromId="1037" toId="1056">
</dataflow>
<dataflow id="3274" from="sext_ln40_8" to="add_ln40_38" fromId="1055" toId="1056">
</dataflow>
<dataflow id="3275" from="add_ln40_38" to="zext_ln40_54" fromId="1056" toId="1057">
</dataflow>
<dataflow id="3276" from="input_ftmap" to="input_ftmap_addr_6" fromId="1614" toId="1058">
</dataflow>
<dataflow id="3277" from="StgValue_1714" to="input_ftmap_addr_6" fromId="1714" toId="1058">
</dataflow>
<dataflow id="3278" from="zext_ln40_54" to="input_ftmap_addr_6" fromId="1057" toId="1058">
</dataflow>
<dataflow id="3279" from="input_ftmap_addr_6" to="input_ftmap_load_6" fromId="1058" toId="1059">
</dataflow>
<dataflow id="3280" from="conv1_weights_addr_6" to="conv1_weights_load_6" fromId="1045" toId="1061">
</dataflow>
<dataflow id="3281" from="input_ftmap_addr_6" to="input_ftmap_load_6" fromId="1058" toId="1062">
</dataflow>
<dataflow id="3282" from="conv1_weights_load_6" to="bitcast_ln40_12" fromId="1061" toId="1063">
</dataflow>
<dataflow id="3283" from="input_ftmap_load_6" to="bitcast_ln40_13" fromId="1062" toId="1064">
</dataflow>
<dataflow id="3284" from="bitcast_ln40_12" to="mul_2" fromId="1063" toId="1065">
</dataflow>
<dataflow id="3285" from="bitcast_ln40_13" to="mul_2" fromId="1064" toId="1065">
</dataflow>
<dataflow id="3286" from="bitcast_ln40_12" to="mul_2" fromId="1063" toId="1066">
</dataflow>
<dataflow id="3287" from="bitcast_ln40_13" to="mul_2" fromId="1064" toId="1066">
</dataflow>
<dataflow id="3288" from="bitcast_ln40_12" to="mul_2" fromId="1063" toId="1067">
</dataflow>
<dataflow id="3289" from="bitcast_ln40_13" to="mul_2" fromId="1064" toId="1067">
</dataflow>
<dataflow id="3290" from="add54_2169" to="add54_2" fromId="1041" toId="1068">
</dataflow>
<dataflow id="3291" from="mul_2" to="add54_2" fromId="1067" toId="1068">
</dataflow>
<dataflow id="3292" from="add54_2169" to="add54_2" fromId="1041" toId="1069">
</dataflow>
<dataflow id="3293" from="mul_2" to="add54_2" fromId="1067" toId="1069">
</dataflow>
<dataflow id="3294" from="add54_2169" to="add54_2" fromId="1041" toId="1070">
</dataflow>
<dataflow id="3295" from="mul_2" to="add54_2" fromId="1067" toId="1070">
</dataflow>
<dataflow id="3296" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln34" fromId="1721" toId="1071">
</dataflow>
<dataflow id="3297" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="1071">
</dataflow>
<dataflow id="3298" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="1071">
</dataflow>
<dataflow id="3299" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="1071">
</dataflow>
<dataflow id="3300" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="1727" toId="1072">
</dataflow>
<dataflow id="3301" from="empty_9" to="specloopname_ln34" fromId="1910" toId="1072">
</dataflow>
<dataflow id="3302" from="add54_2169" to="add54_2" fromId="1041" toId="1073">
</dataflow>
<dataflow id="3303" from="mul_2" to="add54_2" fromId="1067" toId="1073">
</dataflow>
<dataflow id="3304" from="add54_2_lcssa171" to="add68_2" fromId="1016" toId="1075">
</dataflow>
<dataflow id="3305" from="empty_42" to="add68_2" fromId="980" toId="1075">
</dataflow>
<dataflow id="3306" from="add54_2_lcssa171" to="add68_2" fromId="1016" toId="1076">
</dataflow>
<dataflow id="3307" from="empty_42" to="add68_2" fromId="980" toId="1076">
</dataflow>
<dataflow id="3308" from="add54_2_lcssa171" to="add68_2" fromId="1016" toId="1077">
</dataflow>
<dataflow id="3309" from="empty_42" to="add68_2" fromId="980" toId="1077">
</dataflow>
<dataflow id="3310" from="add68_2" to="tmp_13" fromId="1077" toId="1078">
</dataflow>
<dataflow id="3311" from="StgValue_1921" to="tmp_13" fromId="1921" toId="1078">
</dataflow>
<dataflow id="3312" from="add68_2" to="bitcast_ln46_6" fromId="1077" toId="1079">
</dataflow>
<dataflow id="3313" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_12" fromId="1924" toId="1080">
</dataflow>
<dataflow id="3314" from="bitcast_ln46_6" to="tmp_12" fromId="1079" toId="1080">
</dataflow>
<dataflow id="3315" from="StgValue_1927" to="tmp_12" fromId="1927" toId="1080">
</dataflow>
<dataflow id="3316" from="StgValue_1929" to="tmp_12" fromId="1929" toId="1080">
</dataflow>
<dataflow id="3317" from="bitcast_ln46_6" to="trunc_ln46_6" fromId="1079" toId="1081">
</dataflow>
<dataflow id="3318" from="tmp_12" to="icmp_ln46_12" fromId="1080" toId="1082">
</dataflow>
<dataflow id="3319" from="StgValue_1933" to="icmp_ln46_12" fromId="1933" toId="1082">
</dataflow>
<dataflow id="3320" from="trunc_ln46_6" to="icmp_ln46_13" fromId="1081" toId="1083">
</dataflow>
<dataflow id="3321" from="StgValue_1936" to="icmp_ln46_13" fromId="1936" toId="1083">
</dataflow>
<dataflow id="3322" from="icmp_ln46_13" to="or_ln46_6" fromId="1083" toId="1084">
</dataflow>
<dataflow id="3323" from="icmp_ln46_12" to="or_ln46_6" fromId="1082" toId="1084">
</dataflow>
<dataflow id="3324" from="add68_2" to="tmp_13" fromId="1077" toId="1085">
</dataflow>
<dataflow id="3325" from="StgValue_1921" to="tmp_13" fromId="1921" toId="1085">
</dataflow>
<dataflow id="3326" from="or_ln46_6" to="and_ln46_6" fromId="1084" toId="1086">
</dataflow>
<dataflow id="3327" from="tmp_13" to="and_ln46_6" fromId="1085" toId="1086">
</dataflow>
<dataflow id="3328" from="and_ln46_6" to="select_ln46_6" fromId="1086" toId="1087">
</dataflow>
<dataflow id="3329" from="StgValue_1921" to="select_ln46_6" fromId="1921" toId="1087">
</dataflow>
<dataflow id="3330" from="add68_2" to="select_ln46_6" fromId="1077" toId="1087">
</dataflow>
<dataflow id="3331" from="select_ln46_6" to="store_ln45" fromId="1087" toId="1088">
</dataflow>
<dataflow id="3332" from="conv1_output_ftmap_addr_6" to="store_ln45" fromId="1004" toId="1088">
</dataflow>
<dataflow id="3333" from="n1_7" to="n1_16" fromId="974" toId="1090">
</dataflow>
<dataflow id="3334" from="n1_16" to="zext_ln27_7" fromId="1090" toId="1091">
</dataflow>
<dataflow id="3335" from="n1_16" to="n1_7_cast73" fromId="1090" toId="1092">
</dataflow>
<dataflow id="3336" from="n1_16" to="n1_7_cast" fromId="1090" toId="1093">
</dataflow>
<dataflow id="3337" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_40" fromId="1689" toId="1094">
</dataflow>
<dataflow id="3338" from="n1_16" to="tmp_40" fromId="1090" toId="1094">
</dataflow>
<dataflow id="3339" from="StgValue_1692" to="tmp_40" fromId="1692" toId="1094">
</dataflow>
<dataflow id="3340" from="tmp_40" to="tmp_49_cast" fromId="1094" toId="1095">
</dataflow>
<dataflow id="3341" from="tmp_49_cast" to="empty_49" fromId="1095" toId="1096">
</dataflow>
<dataflow id="3342" from="n1_7_cast" to="empty_49" fromId="1093" toId="1096">
</dataflow>
<dataflow id="3343" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="tmp_41" fromId="1698" toId="1097">
</dataflow>
<dataflow id="3344" from="n1_16" to="tmp_41" fromId="1090" toId="1097">
</dataflow>
<dataflow id="3345" from="StgValue_1701" to="tmp_41" fromId="1701" toId="1097">
</dataflow>
<dataflow id="3346" from="tmp_41" to="zext_ln40_27" fromId="1097" toId="1098">
</dataflow>
<dataflow id="3347" from="zext_ln40_27" to="add_ln40_21" fromId="1098" toId="1099">
</dataflow>
<dataflow id="3348" from="n1_7_cast73" to="add_ln40_21" fromId="1092" toId="1099">
</dataflow>
<dataflow id="3349" from="n1_16" to="icmp_ln27_7" fromId="1090" toId="1100">
</dataflow>
<dataflow id="3350" from="StgValue_1707" to="icmp_ln27_7" fromId="1707" toId="1100">
</dataflow>
<dataflow id="3351" from="n1_16" to="add_ln27_7" fromId="1090" toId="1101">
</dataflow>
<dataflow id="3352" from="StgValue_1710" to="add_ln27_7" fromId="1710" toId="1101">
</dataflow>
<dataflow id="3353" from="icmp_ln27_7" to="br_ln27" fromId="1100" toId="1102">
</dataflow>
<dataflow id="3354" from="conv1_biases" to="conv1_biases_addr_7" fromId="1616" toId="1103">
</dataflow>
<dataflow id="3355" from="StgValue_1714" to="conv1_biases_addr_7" fromId="1714" toId="1103">
</dataflow>
<dataflow id="3356" from="zext_ln27_7" to="conv1_biases_addr_7" fromId="1091" toId="1103">
</dataflow>
<dataflow id="3357" from="conv1_biases_addr_7" to="conv1_biases_load_7" fromId="1103" toId="1104">
</dataflow>
<dataflow id="3358" from="StgValue_1618" to="n1_8" fromId="1618" toId="1105">
</dataflow>
<dataflow id="3359" from="StgValue_1682" to="store_ln27" fromId="1682" toId="1106">
</dataflow>
<dataflow id="3360" from="n1_8" to="store_ln27" fromId="1105" toId="1106">
</dataflow>
<dataflow id="3361" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="1721" toId="1108">
</dataflow>
<dataflow id="3362" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="1108">
</dataflow>
<dataflow id="3363" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="1108">
</dataflow>
<dataflow id="3364" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="1108">
</dataflow>
<dataflow id="3365" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="1727" toId="1109">
</dataflow>
<dataflow id="3366" from="empty_13" to="specloopname_ln27" fromId="1729" toId="1109">
</dataflow>
<dataflow id="3367" from="conv1_biases_addr_7" to="conv1_biases_load_7" fromId="1103" toId="1110">
</dataflow>
<dataflow id="3368" from="conv1_biases_load_7" to="empty_50" fromId="1110" toId="1111">
</dataflow>
<dataflow id="3369" from="add_ln30_8" to="th_7" fromId="1117" toId="1113">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3370" from="br_ln30" to="th_7" fromId="1142" toId="1113">
<BackEdge/>
</dataflow>
<dataflow id="3371" from="StgValue_1682" to="th_7" fromId="1682" toId="1113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3372" from="br_ln30" to="th_7" fromId="1112" toId="1113">
</dataflow>
<dataflow id="3373" from="th_7" to="zext_ln30_8" fromId="1113" toId="1114">
</dataflow>
<dataflow id="3374" from="th_7" to="zext_ln30_9" fromId="1113" toId="1115">
</dataflow>
<dataflow id="3375" from="th_7" to="icmp_ln30_7" fromId="1113" toId="1116">
</dataflow>
<dataflow id="3376" from="StgValue_1750" to="icmp_ln30_7" fromId="1750" toId="1116">
</dataflow>
<dataflow id="3377" from="th_7" to="add_ln30_8" fromId="1113" toId="1117">
</dataflow>
<dataflow id="3378" from="StgValue_1710" to="add_ln30_8" fromId="1710" toId="1117">
</dataflow>
<dataflow id="3379" from="icmp_ln30_7" to="br_ln30" fromId="1116" toId="1118">
</dataflow>
<dataflow id="3380" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="1721" toId="1119">
</dataflow>
<dataflow id="3381" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="1119">
</dataflow>
<dataflow id="3382" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="1119">
</dataflow>
<dataflow id="3383" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="1119">
</dataflow>
<dataflow id="3384" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="1727" toId="1120">
</dataflow>
<dataflow id="3385" from="empty_12" to="specloopname_ln30" fromId="1761" toId="1120">
</dataflow>
<dataflow id="3386" from="zext_ln30_9" to="empty_51" fromId="1115" toId="1121">
</dataflow>
<dataflow id="3387" from="StgValue_2256" to="empty_51" fromId="2256" toId="1121">
</dataflow>
<dataflow id="3388" from="empty_51" to="p_cast81" fromId="1121" toId="1122">
</dataflow>
<dataflow id="3389" from="empty_49" to="empty_52" fromId="1096" toId="1123">
</dataflow>
<dataflow id="3390" from="p_cast81" to="empty_52" fromId="1122" toId="1123">
</dataflow>
<dataflow id="3391" from="empty_52" to="p_cast82" fromId="1123" toId="1124">
</dataflow>
<dataflow id="3392" from="empty_52" to="empty_53" fromId="1123" toId="1125">
</dataflow>
<dataflow id="3393" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl13" fromId="1742" toId="1126">
</dataflow>
<dataflow id="3394" from="empty_53" to="p_shl13" fromId="1125" toId="1126">
</dataflow>
<dataflow id="3395" from="StgValue_1692" to="p_shl13" fromId="1692" toId="1126">
</dataflow>
<dataflow id="3396" from="p_shl13" to="empty_54" fromId="1126" toId="1127">
</dataflow>
<dataflow id="3397" from="p_cast82" to="empty_54" fromId="1124" toId="1127">
</dataflow>
<dataflow id="3398" from="add_ln27_7" to="store_ln27" fromId="1101" toId="1129">
</dataflow>
<dataflow id="3399" from="n1_7" to="store_ln27" fromId="974" toId="1129">
</dataflow>
<dataflow id="3400" from="add_ln31_7" to="tw_7" fromId="1134" toId="1131">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3401" from="br_ln31" to="tw_7" fromId="1220" toId="1131">
<BackEdge/>
</dataflow>
<dataflow id="3402" from="StgValue_1682" to="tw_7" fromId="1682" toId="1131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3403" from="br_ln31" to="tw_7" fromId="1128" toId="1131">
</dataflow>
<dataflow id="3404" from="tw_7" to="zext_ln31_9" fromId="1131" toId="1132">
</dataflow>
<dataflow id="3405" from="tw_7" to="icmp_ln31_7" fromId="1131" toId="1133">
</dataflow>
<dataflow id="3406" from="StgValue_1750" to="icmp_ln31_7" fromId="1750" toId="1133">
</dataflow>
<dataflow id="3407" from="tw_7" to="add_ln31_7" fromId="1131" toId="1134">
</dataflow>
<dataflow id="3408" from="StgValue_1710" to="add_ln31_7" fromId="1710" toId="1134">
</dataflow>
<dataflow id="3409" from="icmp_ln31_7" to="br_ln31" fromId="1133" toId="1135">
</dataflow>
<dataflow id="3410" from="zext_ln31_9" to="empty_55" fromId="1132" toId="1136">
</dataflow>
<dataflow id="3411" from="StgValue_2025" to="empty_55" fromId="2025" toId="1136">
</dataflow>
<dataflow id="3412" from="empty_55" to="p_cast86" fromId="1136" toId="1137">
</dataflow>
<dataflow id="3413" from="empty_54" to="empty_56" fromId="1127" toId="1138">
</dataflow>
<dataflow id="3414" from="p_cast86" to="empty_56" fromId="1137" toId="1138">
</dataflow>
<dataflow id="3415" from="empty_56" to="p_cast140" fromId="1138" toId="1139">
</dataflow>
<dataflow id="3416" from="conv1_output_ftmap" to="conv1_output_ftmap_addr_7" fromId="1617" toId="1140">
</dataflow>
<dataflow id="3417" from="StgValue_1714" to="conv1_output_ftmap_addr_7" fromId="1714" toId="1140">
</dataflow>
<dataflow id="3418" from="p_cast140" to="conv1_output_ftmap_addr_7" fromId="1139" toId="1140">
</dataflow>
<dataflow id="3419" from="conv1_output_ftmap_addr_7" to="conv1_output_ftmap_load_7" fromId="1140" toId="1141">
</dataflow>
<dataflow id="3420" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="1721" toId="1143">
</dataflow>
<dataflow id="3421" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="1143">
</dataflow>
<dataflow id="3422" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="1143">
</dataflow>
<dataflow id="3423" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="1143">
</dataflow>
<dataflow id="3424" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="1727" toId="1144">
</dataflow>
<dataflow id="3425" from="empty_11" to="specloopname_ln31" fromId="1788" toId="1144">
</dataflow>
<dataflow id="3426" from="conv1_output_ftmap_addr_7" to="conv1_output_ftmap_load_7" fromId="1140" toId="1145">
</dataflow>
<dataflow id="3427" from="add_ln33_8" to="f1h_7" fromId="1157" toId="1147">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3428" from="br_ln33" to="f1h_7" fromId="1191" toId="1147">
<BackEdge/>
</dataflow>
<dataflow id="3429" from="StgValue_1793" to="f1h_7" fromId="1793" toId="1147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3430" from="br_ln33" to="f1h_7" fromId="1146" toId="1147">
</dataflow>
<dataflow id="3431" from="add54_2_1166" to="add54_2_1_lcssa168" fromId="1173" toId="1148">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3432" from="br_ln33" to="add54_2_1_lcssa168" fromId="1191" toId="1148">
<BackEdge/>
</dataflow>
<dataflow id="3433" from="conv1_output_ftmap_load_7" to="add54_2_1_lcssa168" fromId="1145" toId="1148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3434" from="br_ln33" to="add54_2_1_lcssa168" fromId="1146" toId="1148">
</dataflow>
<dataflow id="3435" from="f1h_7" to="zext_ln40_49" fromId="1147" toId="1149">
</dataflow>
<dataflow id="3436" from="add_ln40_21" to="add_ln40_35" fromId="1099" toId="1150">
</dataflow>
<dataflow id="3437" from="zext_ln40_49" to="add_ln40_35" fromId="1149" toId="1150">
</dataflow>
<dataflow id="3438" from="add_ln40_35" to="zext_ln40_50" fromId="1150" toId="1151">
</dataflow>
<dataflow id="3439" from="add_ln40_35" to="trunc_ln40_7" fromId="1150" toId="1152">
</dataflow>
<dataflow id="3440" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="p_shl16" fromId="1805" toId="1153">
</dataflow>
<dataflow id="3441" from="trunc_ln40_7" to="p_shl16" fromId="1152" toId="1153">
</dataflow>
<dataflow id="3442" from="StgValue_1701" to="p_shl16" fromId="1701" toId="1153">
</dataflow>
<dataflow id="3443" from="p_shl16" to="add_ln40_36" fromId="1153" toId="1154">
</dataflow>
<dataflow id="3444" from="zext_ln40_50" to="add_ln40_36" fromId="1151" toId="1154">
</dataflow>
<dataflow id="3445" from="f1h_7" to="zext_ln33_4" fromId="1147" toId="1155">
</dataflow>
<dataflow id="3446" from="f1h_7" to="icmp_ln33_8" fromId="1147" toId="1156">
</dataflow>
<dataflow id="3447" from="StgValue_1812" to="icmp_ln33_8" fromId="1812" toId="1156">
</dataflow>
<dataflow id="3448" from="f1h_7" to="add_ln33_8" fromId="1147" toId="1157">
</dataflow>
<dataflow id="3449" from="StgValue_1815" to="add_ln33_8" fromId="1815" toId="1157">
</dataflow>
<dataflow id="3450" from="icmp_ln33_8" to="br_ln33" fromId="1156" toId="1158">
</dataflow>
<dataflow id="3451" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="1721" toId="1159">
</dataflow>
<dataflow id="3452" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="1159">
</dataflow>
<dataflow id="3453" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="1159">
</dataflow>
<dataflow id="3454" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="1159">
</dataflow>
<dataflow id="3455" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="1727" toId="1160">
</dataflow>
<dataflow id="3456" from="empty_10" to="specloopname_ln33" fromId="1824" toId="1160">
</dataflow>
<dataflow id="3457" from="zext_ln33_4" to="tmp11" fromId="1155" toId="1161">
</dataflow>
<dataflow id="3458" from="StgValue_2343" to="tmp11" fromId="2343" toId="1161">
</dataflow>
<dataflow id="3459" from="tmp11" to="tmp11_cast" fromId="1161" toId="1162">
</dataflow>
<dataflow id="3460" from="tmp11_cast" to="empty_57" fromId="1162" toId="1163">
</dataflow>
<dataflow id="3461" from="zext_ln30_8" to="empty_57" fromId="1114" toId="1163">
</dataflow>
<dataflow id="3462" from="empty_57" to="icmp_ln84_4" fromId="1163" toId="1164">
</dataflow>
<dataflow id="3463" from="StgValue_2349" to="icmp_ln84_4" fromId="2349" toId="1164">
</dataflow>
<dataflow id="3464" from="tmp11" to="add_ln84_1" fromId="1161" toId="1165">
</dataflow>
<dataflow id="3465" from="zext_ln30_9" to="add_ln84_1" fromId="1115" toId="1165">
</dataflow>
<dataflow id="3466" from="icmp_ln84_4" to="yPixelClamped_5" fromId="1164" toId="1166">
</dataflow>
<dataflow id="3467" from="StgValue_3229" to="yPixelClamped_5" fromId="3229" toId="1166">
</dataflow>
<dataflow id="3468" from="add_ln84_1" to="yPixelClamped_5" fromId="1165" toId="1166">
</dataflow>
<dataflow id="3469" from="yPixelClamped_5" to="zext_ln40_53" fromId="1166" toId="1167">
</dataflow>
<dataflow id="3470" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_48" fromId="1841" toId="1168">
</dataflow>
<dataflow id="3471" from="yPixelClamped_5" to="tmp_48" fromId="1166" toId="1168">
</dataflow>
<dataflow id="3472" from="StgValue_1692" to="tmp_48" fromId="1692" toId="1168">
</dataflow>
<dataflow id="3473" from="tmp_48" to="sub_ln40_7" fromId="1168" toId="1169">
</dataflow>
<dataflow id="3474" from="zext_ln40_53" to="sub_ln40_7" fromId="1167" toId="1169">
</dataflow>
<dataflow id="3475" from="add54_2_1_lcssa168" to="add68_2_1" fromId="1148" toId="1171">
</dataflow>
<dataflow id="3476" from="empty_50" to="add68_2_1" fromId="1111" toId="1171">
</dataflow>
<dataflow id="3477" from="add_ln34_7" to="f1w_7" fromId="1180" toId="1172">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3478" from="br_ln34" to="f1w_7" fromId="1205" toId="1172">
<BackEdge/>
</dataflow>
<dataflow id="3479" from="StgValue_1793" to="f1w_7" fromId="1793" toId="1172">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3480" from="br_ln34" to="f1w_7" fromId="1170" toId="1172">
</dataflow>
<dataflow id="3481" from="add54_2_1" to="add54_2_1166" fromId="1204" toId="1173">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3482" from="br_ln34" to="add54_2_1166" fromId="1205" toId="1173">
<BackEdge/>
</dataflow>
<dataflow id="3483" from="add54_2_1_lcssa168" to="add54_2_1166" fromId="1148" toId="1173">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3484" from="br_ln34" to="add54_2_1166" fromId="1170" toId="1173">
</dataflow>
<dataflow id="3485" from="f1w_7" to="zext_ln40_57" fromId="1172" toId="1174">
</dataflow>
<dataflow id="3486" from="add_ln40_36" to="add_ln40_41" fromId="1154" toId="1175">
</dataflow>
<dataflow id="3487" from="zext_ln40_57" to="add_ln40_41" fromId="1174" toId="1175">
</dataflow>
<dataflow id="3488" from="add_ln40_41" to="zext_ln40_58" fromId="1175" toId="1176">
</dataflow>
<dataflow id="3489" from="conv1_weights" to="conv1_weights_addr_7" fromId="1615" toId="1177">
</dataflow>
<dataflow id="3490" from="StgValue_1714" to="conv1_weights_addr_7" fromId="1714" toId="1177">
</dataflow>
<dataflow id="3491" from="zext_ln40_58" to="conv1_weights_addr_7" fromId="1176" toId="1177">
</dataflow>
<dataflow id="3492" from="f1w_7" to="zext_ln34" fromId="1172" toId="1178">
</dataflow>
<dataflow id="3493" from="f1w_7" to="icmp_ln34_7" fromId="1172" toId="1179">
</dataflow>
<dataflow id="3494" from="StgValue_1812" to="icmp_ln34_7" fromId="1812" toId="1179">
</dataflow>
<dataflow id="3495" from="f1w_7" to="add_ln34_7" fromId="1172" toId="1180">
</dataflow>
<dataflow id="3496" from="StgValue_1815" to="add_ln34_7" fromId="1815" toId="1180">
</dataflow>
<dataflow id="3497" from="icmp_ln34_7" to="br_ln34" fromId="1179" toId="1181">
</dataflow>
<dataflow id="3498" from="zext_ln34" to="add_ln38_14" fromId="1178" toId="1182">
</dataflow>
<dataflow id="3499" from="StgValue_2112" to="add_ln38_14" fromId="2112" toId="1182">
</dataflow>
<dataflow id="3500" from="add_ln38_14" to="zext_ln38_4" fromId="1182" toId="1183">
</dataflow>
<dataflow id="3501" from="zext_ln38_4" to="add_ln38_15" fromId="1183" toId="1184">
</dataflow>
<dataflow id="3502" from="zext_ln31_9" to="add_ln38_15" fromId="1132" toId="1184">
</dataflow>
<dataflow id="3503" from="add_ln38_15" to="zext_ln40_60" fromId="1184" toId="1185">
</dataflow>
<dataflow id="3504" from="sub_ln40_7" to="add_ln40_42" fromId="1169" toId="1186">
</dataflow>
<dataflow id="3505" from="zext_ln40_60" to="add_ln40_42" fromId="1185" toId="1186">
</dataflow>
<dataflow id="3506" from="add_ln40_42" to="zext_ln40_61" fromId="1186" toId="1187">
</dataflow>
<dataflow id="3507" from="input_ftmap" to="input_ftmap_addr_7" fromId="1614" toId="1188">
</dataflow>
<dataflow id="3508" from="StgValue_1714" to="input_ftmap_addr_7" fromId="1714" toId="1188">
</dataflow>
<dataflow id="3509" from="zext_ln40_61" to="input_ftmap_addr_7" fromId="1187" toId="1188">
</dataflow>
<dataflow id="3510" from="conv1_weights_addr_7" to="conv1_weights_load_7" fromId="1177" toId="1189">
</dataflow>
<dataflow id="3511" from="input_ftmap_addr_7" to="input_ftmap_load_7" fromId="1188" toId="1190">
</dataflow>
<dataflow id="3512" from="conv1_weights_addr_7" to="conv1_weights_load_7" fromId="1177" toId="1192">
</dataflow>
<dataflow id="3513" from="input_ftmap_addr_7" to="input_ftmap_load_7" fromId="1188" toId="1193">
</dataflow>
<dataflow id="3514" from="conv1_weights_load_7" to="bitcast_ln40_14" fromId="1192" toId="1194">
</dataflow>
<dataflow id="3515" from="input_ftmap_load_7" to="bitcast_ln40_15" fromId="1193" toId="1195">
</dataflow>
<dataflow id="3516" from="bitcast_ln40_14" to="mul_2_1" fromId="1194" toId="1196">
</dataflow>
<dataflow id="3517" from="bitcast_ln40_15" to="mul_2_1" fromId="1195" toId="1196">
</dataflow>
<dataflow id="3518" from="bitcast_ln40_14" to="mul_2_1" fromId="1194" toId="1197">
</dataflow>
<dataflow id="3519" from="bitcast_ln40_15" to="mul_2_1" fromId="1195" toId="1197">
</dataflow>
<dataflow id="3520" from="bitcast_ln40_14" to="mul_2_1" fromId="1194" toId="1198">
</dataflow>
<dataflow id="3521" from="bitcast_ln40_15" to="mul_2_1" fromId="1195" toId="1198">
</dataflow>
<dataflow id="3522" from="add54_2_1166" to="add54_2_1" fromId="1173" toId="1199">
</dataflow>
<dataflow id="3523" from="mul_2_1" to="add54_2_1" fromId="1198" toId="1199">
</dataflow>
<dataflow id="3524" from="add54_2_1166" to="add54_2_1" fromId="1173" toId="1200">
</dataflow>
<dataflow id="3525" from="mul_2_1" to="add54_2_1" fromId="1198" toId="1200">
</dataflow>
<dataflow id="3526" from="add54_2_1166" to="add54_2_1" fromId="1173" toId="1201">
</dataflow>
<dataflow id="3527" from="mul_2_1" to="add54_2_1" fromId="1198" toId="1201">
</dataflow>
<dataflow id="3528" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln34" fromId="1721" toId="1202">
</dataflow>
<dataflow id="3529" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="1202">
</dataflow>
<dataflow id="3530" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="1202">
</dataflow>
<dataflow id="3531" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="1202">
</dataflow>
<dataflow id="3532" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="1727" toId="1203">
</dataflow>
<dataflow id="3533" from="empty_9" to="specloopname_ln34" fromId="1910" toId="1203">
</dataflow>
<dataflow id="3534" from="add54_2_1166" to="add54_2_1" fromId="1173" toId="1204">
</dataflow>
<dataflow id="3535" from="mul_2_1" to="add54_2_1" fromId="1198" toId="1204">
</dataflow>
<dataflow id="3536" from="add54_2_1_lcssa168" to="add68_2_1" fromId="1148" toId="1206">
</dataflow>
<dataflow id="3537" from="empty_50" to="add68_2_1" fromId="1111" toId="1206">
</dataflow>
<dataflow id="3538" from="add54_2_1_lcssa168" to="add68_2_1" fromId="1148" toId="1207">
</dataflow>
<dataflow id="3539" from="empty_50" to="add68_2_1" fromId="1111" toId="1207">
</dataflow>
<dataflow id="3540" from="add54_2_1_lcssa168" to="add68_2_1" fromId="1148" toId="1208">
</dataflow>
<dataflow id="3541" from="empty_50" to="add68_2_1" fromId="1111" toId="1208">
</dataflow>
<dataflow id="3542" from="add68_2_1" to="tmp_15" fromId="1208" toId="1209">
</dataflow>
<dataflow id="3543" from="StgValue_1921" to="tmp_15" fromId="1921" toId="1209">
</dataflow>
<dataflow id="3544" from="add68_2_1" to="bitcast_ln46_7" fromId="1208" toId="1210">
</dataflow>
<dataflow id="3545" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_14" fromId="1924" toId="1211">
</dataflow>
<dataflow id="3546" from="bitcast_ln46_7" to="tmp_14" fromId="1210" toId="1211">
</dataflow>
<dataflow id="3547" from="StgValue_1927" to="tmp_14" fromId="1927" toId="1211">
</dataflow>
<dataflow id="3548" from="StgValue_1929" to="tmp_14" fromId="1929" toId="1211">
</dataflow>
<dataflow id="3549" from="bitcast_ln46_7" to="trunc_ln46_7" fromId="1210" toId="1212">
</dataflow>
<dataflow id="3550" from="tmp_14" to="icmp_ln46_14" fromId="1211" toId="1213">
</dataflow>
<dataflow id="3551" from="StgValue_1933" to="icmp_ln46_14" fromId="1933" toId="1213">
</dataflow>
<dataflow id="3552" from="trunc_ln46_7" to="icmp_ln46_15" fromId="1212" toId="1214">
</dataflow>
<dataflow id="3553" from="StgValue_1936" to="icmp_ln46_15" fromId="1936" toId="1214">
</dataflow>
<dataflow id="3554" from="icmp_ln46_15" to="or_ln46_7" fromId="1214" toId="1215">
</dataflow>
<dataflow id="3555" from="icmp_ln46_14" to="or_ln46_7" fromId="1213" toId="1215">
</dataflow>
<dataflow id="3556" from="add68_2_1" to="tmp_15" fromId="1208" toId="1216">
</dataflow>
<dataflow id="3557" from="StgValue_1921" to="tmp_15" fromId="1921" toId="1216">
</dataflow>
<dataflow id="3558" from="or_ln46_7" to="and_ln46_7" fromId="1215" toId="1217">
</dataflow>
<dataflow id="3559" from="tmp_15" to="and_ln46_7" fromId="1216" toId="1217">
</dataflow>
<dataflow id="3560" from="and_ln46_7" to="select_ln46_7" fromId="1217" toId="1218">
</dataflow>
<dataflow id="3561" from="StgValue_1921" to="select_ln46_7" fromId="1921" toId="1218">
</dataflow>
<dataflow id="3562" from="add68_2_1" to="select_ln46_7" fromId="1208" toId="1218">
</dataflow>
<dataflow id="3563" from="select_ln46_7" to="store_ln45" fromId="1218" toId="1219">
</dataflow>
<dataflow id="3564" from="conv1_output_ftmap_addr_7" to="store_ln45" fromId="1140" toId="1219">
</dataflow>
<dataflow id="3565" from="n1_8" to="n1_17" fromId="1105" toId="1221">
</dataflow>
<dataflow id="3566" from="n1_17" to="zext_ln27_8" fromId="1221" toId="1222">
</dataflow>
<dataflow id="3567" from="n1_17" to="n1_8_cast79" fromId="1221" toId="1223">
</dataflow>
<dataflow id="3568" from="n1_17" to="n1_8_cast" fromId="1221" toId="1224">
</dataflow>
<dataflow id="3569" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_44" fromId="1689" toId="1225">
</dataflow>
<dataflow id="3570" from="n1_17" to="tmp_44" fromId="1221" toId="1225">
</dataflow>
<dataflow id="3571" from="StgValue_1692" to="tmp_44" fromId="1692" toId="1225">
</dataflow>
<dataflow id="3572" from="tmp_44" to="tmp_54_cast" fromId="1225" toId="1226">
</dataflow>
<dataflow id="3573" from="tmp_54_cast" to="empty_58" fromId="1226" toId="1227">
</dataflow>
<dataflow id="3574" from="n1_8_cast" to="empty_58" fromId="1224" toId="1227">
</dataflow>
<dataflow id="3575" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="tmp_45" fromId="1698" toId="1228">
</dataflow>
<dataflow id="3576" from="n1_17" to="tmp_45" fromId="1221" toId="1228">
</dataflow>
<dataflow id="3577" from="StgValue_1701" to="tmp_45" fromId="1701" toId="1228">
</dataflow>
<dataflow id="3578" from="tmp_45" to="zext_ln40_34" fromId="1228" toId="1229">
</dataflow>
<dataflow id="3579" from="zext_ln40_34" to="add_ln40_26" fromId="1229" toId="1230">
</dataflow>
<dataflow id="3580" from="n1_8_cast79" to="add_ln40_26" fromId="1223" toId="1230">
</dataflow>
<dataflow id="3581" from="n1_17" to="icmp_ln27_8" fromId="1221" toId="1231">
</dataflow>
<dataflow id="3582" from="StgValue_1707" to="icmp_ln27_8" fromId="1707" toId="1231">
</dataflow>
<dataflow id="3583" from="n1_17" to="add_ln27_8" fromId="1221" toId="1232">
</dataflow>
<dataflow id="3584" from="StgValue_1710" to="add_ln27_8" fromId="1710" toId="1232">
</dataflow>
<dataflow id="3585" from="icmp_ln27_8" to="br_ln27" fromId="1231" toId="1233">
</dataflow>
<dataflow id="3586" from="conv1_biases" to="conv1_biases_addr_8" fromId="1616" toId="1234">
</dataflow>
<dataflow id="3587" from="StgValue_1714" to="conv1_biases_addr_8" fromId="1714" toId="1234">
</dataflow>
<dataflow id="3588" from="zext_ln27_8" to="conv1_biases_addr_8" fromId="1222" toId="1234">
</dataflow>
<dataflow id="3589" from="conv1_biases_addr_8" to="conv1_biases_load_8" fromId="1234" toId="1235">
</dataflow>
<dataflow id="3590" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="1721" toId="1237">
</dataflow>
<dataflow id="3591" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="1237">
</dataflow>
<dataflow id="3592" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="1237">
</dataflow>
<dataflow id="3593" from="StgValue_1723" to="speclooptripcount_ln27" fromId="1723" toId="1237">
</dataflow>
<dataflow id="3594" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="1727" toId="1238">
</dataflow>
<dataflow id="3595" from="empty_13" to="specloopname_ln27" fromId="1729" toId="1238">
</dataflow>
<dataflow id="3596" from="conv1_biases_addr_8" to="conv1_biases_load_8" fromId="1234" toId="1239">
</dataflow>
<dataflow id="3597" from="conv1_biases_load_8" to="empty_59" fromId="1239" toId="1240">
</dataflow>
<dataflow id="3598" from="add_ln30_9" to="th_8" fromId="1246" toId="1242">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3599" from="br_ln30" to="th_8" fromId="1272" toId="1242">
<BackEdge/>
</dataflow>
<dataflow id="3600" from="StgValue_1682" to="th_8" fromId="1682" toId="1242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3601" from="br_ln30" to="th_8" fromId="1241" toId="1242">
</dataflow>
<dataflow id="3602" from="th_8" to="zext_ln30_10" fromId="1242" toId="1243">
</dataflow>
<dataflow id="3603" from="th_8" to="zext_ln30_11" fromId="1242" toId="1244">
</dataflow>
<dataflow id="3604" from="th_8" to="icmp_ln30_8" fromId="1242" toId="1245">
</dataflow>
<dataflow id="3605" from="StgValue_1750" to="icmp_ln30_8" fromId="1750" toId="1245">
</dataflow>
<dataflow id="3606" from="th_8" to="add_ln30_9" fromId="1242" toId="1246">
</dataflow>
<dataflow id="3607" from="StgValue_1710" to="add_ln30_9" fromId="1710" toId="1246">
</dataflow>
<dataflow id="3608" from="icmp_ln30_8" to="br_ln30" fromId="1245" toId="1247">
</dataflow>
<dataflow id="3609" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="1721" toId="1248">
</dataflow>
<dataflow id="3610" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="1248">
</dataflow>
<dataflow id="3611" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="1248">
</dataflow>
<dataflow id="3612" from="StgValue_1756" to="speclooptripcount_ln30" fromId="1756" toId="1248">
</dataflow>
<dataflow id="3613" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="1727" toId="1249">
</dataflow>
<dataflow id="3614" from="empty_12" to="specloopname_ln30" fromId="1761" toId="1249">
</dataflow>
<dataflow id="3615" from="zext_ln30_11" to="empty_60" fromId="1244" toId="1250">
</dataflow>
<dataflow id="3616" from="StgValue_2256" to="empty_60" fromId="2256" toId="1250">
</dataflow>
<dataflow id="3617" from="empty_60" to="p_cast84" fromId="1250" toId="1251">
</dataflow>
<dataflow id="3618" from="empty_58" to="empty_61" fromId="1227" toId="1252">
</dataflow>
<dataflow id="3619" from="p_cast84" to="empty_61" fromId="1251" toId="1252">
</dataflow>
<dataflow id="3620" from="empty_61" to="p_cast85" fromId="1252" toId="1253">
</dataflow>
<dataflow id="3621" from="empty_61" to="empty_62" fromId="1252" toId="1254">
</dataflow>
<dataflow id="3622" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl15" fromId="1742" toId="1255">
</dataflow>
<dataflow id="3623" from="empty_62" to="p_shl15" fromId="1254" toId="1255">
</dataflow>
<dataflow id="3624" from="StgValue_1692" to="p_shl15" fromId="1692" toId="1255">
</dataflow>
<dataflow id="3625" from="p_shl15" to="empty_63" fromId="1255" toId="1256">
</dataflow>
<dataflow id="3626" from="p_cast85" to="empty_63" fromId="1253" toId="1256">
</dataflow>
<dataflow id="3627" from="add_ln27_8" to="store_ln27" fromId="1232" toId="1258">
</dataflow>
<dataflow id="3628" from="n1_8" to="store_ln27" fromId="1105" toId="1258">
</dataflow>
<dataflow id="3629" from="add_ln31_8" to="tw_8" fromId="1264" toId="1260">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3630" from="br_ln31" to="tw_8" fromId="1352" toId="1260">
<BackEdge/>
</dataflow>
<dataflow id="3631" from="StgValue_1682" to="tw_8" fromId="1682" toId="1260">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3632" from="br_ln31" to="tw_8" fromId="1257" toId="1260">
</dataflow>
<dataflow id="3633" from="tw_8" to="zext_ln31_10" fromId="1260" toId="1261">
</dataflow>
<dataflow id="3634" from="tw_8" to="zext_ln31_11" fromId="1260" toId="1262">
</dataflow>
<dataflow id="3635" from="tw_8" to="icmp_ln31_8" fromId="1260" toId="1263">
</dataflow>
<dataflow id="3636" from="StgValue_1750" to="icmp_ln31_8" fromId="1750" toId="1263">
</dataflow>
<dataflow id="3637" from="tw_8" to="add_ln31_8" fromId="1260" toId="1264">
</dataflow>
<dataflow id="3638" from="StgValue_1710" to="add_ln31_8" fromId="1710" toId="1264">
</dataflow>
<dataflow id="3639" from="icmp_ln31_8" to="br_ln31" fromId="1263" toId="1265">
</dataflow>
<dataflow id="3640" from="zext_ln31_11" to="empty_64" fromId="1262" toId="1266">
</dataflow>
<dataflow id="3641" from="StgValue_2256" to="empty_64" fromId="2256" toId="1266">
</dataflow>
<dataflow id="3642" from="empty_64" to="p_cast87" fromId="1266" toId="1267">
</dataflow>
<dataflow id="3643" from="empty_63" to="empty_65" fromId="1256" toId="1268">
</dataflow>
<dataflow id="3644" from="p_cast87" to="empty_65" fromId="1267" toId="1268">
</dataflow>
<dataflow id="3645" from="empty_65" to="p_cast144" fromId="1268" toId="1269">
</dataflow>
<dataflow id="3646" from="conv1_output_ftmap" to="conv1_output_ftmap_addr_8" fromId="1617" toId="1270">
</dataflow>
<dataflow id="3647" from="StgValue_1714" to="conv1_output_ftmap_addr_8" fromId="1714" toId="1270">
</dataflow>
<dataflow id="3648" from="p_cast144" to="conv1_output_ftmap_addr_8" fromId="1269" toId="1270">
</dataflow>
<dataflow id="3649" from="conv1_output_ftmap_addr_8" to="conv1_output_ftmap_load_8" fromId="1270" toId="1271">
</dataflow>
<dataflow id="3650" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="1721" toId="1273">
</dataflow>
<dataflow id="3651" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="1273">
</dataflow>
<dataflow id="3652" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="1273">
</dataflow>
<dataflow id="3653" from="StgValue_1756" to="speclooptripcount_ln31" fromId="1756" toId="1273">
</dataflow>
<dataflow id="3654" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="1727" toId="1274">
</dataflow>
<dataflow id="3655" from="empty_11" to="specloopname_ln31" fromId="1788" toId="1274">
</dataflow>
<dataflow id="3656" from="conv1_output_ftmap_addr_8" to="conv1_output_ftmap_load_8" fromId="1270" toId="1275">
</dataflow>
<dataflow id="3657" from="add_ln33_9" to="f1h_8" fromId="1287" toId="1277">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3658" from="br_ln33" to="f1h_8" fromId="1323" toId="1277">
<BackEdge/>
</dataflow>
<dataflow id="3659" from="StgValue_1793" to="f1h_8" fromId="1793" toId="1277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3660" from="br_ln33" to="f1h_8" fromId="1276" toId="1277">
</dataflow>
<dataflow id="3661" from="add54_2_2163" to="add54_2_2_lcssa165" fromId="1303" toId="1278">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3662" from="br_ln33" to="add54_2_2_lcssa165" fromId="1323" toId="1278">
<BackEdge/>
</dataflow>
<dataflow id="3663" from="conv1_output_ftmap_load_8" to="add54_2_2_lcssa165" fromId="1275" toId="1278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3664" from="br_ln33" to="add54_2_2_lcssa165" fromId="1276" toId="1278">
</dataflow>
<dataflow id="3665" from="f1h_8" to="zext_ln40_55" fromId="1277" toId="1279">
</dataflow>
<dataflow id="3666" from="add_ln40_26" to="add_ln40_39" fromId="1230" toId="1280">
</dataflow>
<dataflow id="3667" from="zext_ln40_55" to="add_ln40_39" fromId="1279" toId="1280">
</dataflow>
<dataflow id="3668" from="add_ln40_39" to="zext_ln40_56" fromId="1280" toId="1281">
</dataflow>
<dataflow id="3669" from="add_ln40_39" to="trunc_ln40_8" fromId="1280" toId="1282">
</dataflow>
<dataflow id="3670" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="p_shl17" fromId="1805" toId="1283">
</dataflow>
<dataflow id="3671" from="trunc_ln40_8" to="p_shl17" fromId="1282" toId="1283">
</dataflow>
<dataflow id="3672" from="StgValue_1701" to="p_shl17" fromId="1701" toId="1283">
</dataflow>
<dataflow id="3673" from="p_shl17" to="add_ln40_40" fromId="1283" toId="1284">
</dataflow>
<dataflow id="3674" from="zext_ln40_56" to="add_ln40_40" fromId="1281" toId="1284">
</dataflow>
<dataflow id="3675" from="f1h_8" to="zext_ln33_5" fromId="1277" toId="1285">
</dataflow>
<dataflow id="3676" from="f1h_8" to="icmp_ln33_9" fromId="1277" toId="1286">
</dataflow>
<dataflow id="3677" from="StgValue_1812" to="icmp_ln33_9" fromId="1812" toId="1286">
</dataflow>
<dataflow id="3678" from="f1h_8" to="add_ln33_9" fromId="1277" toId="1287">
</dataflow>
<dataflow id="3679" from="StgValue_1815" to="add_ln33_9" fromId="1815" toId="1287">
</dataflow>
<dataflow id="3680" from="icmp_ln33_9" to="br_ln33" fromId="1286" toId="1288">
</dataflow>
<dataflow id="3681" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="1721" toId="1289">
</dataflow>
<dataflow id="3682" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="1289">
</dataflow>
<dataflow id="3683" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="1289">
</dataflow>
<dataflow id="3684" from="StgValue_1819" to="speclooptripcount_ln33" fromId="1819" toId="1289">
</dataflow>
<dataflow id="3685" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="1727" toId="1290">
</dataflow>
<dataflow id="3686" from="empty_10" to="specloopname_ln33" fromId="1824" toId="1290">
</dataflow>
<dataflow id="3687" from="zext_ln33_5" to="tmp14" fromId="1285" toId="1291">
</dataflow>
<dataflow id="3688" from="StgValue_2343" to="tmp14" fromId="2343" toId="1291">
</dataflow>
<dataflow id="3689" from="tmp14" to="tmp14_cast" fromId="1291" toId="1292">
</dataflow>
<dataflow id="3690" from="tmp14_cast" to="empty_66" fromId="1292" toId="1293">
</dataflow>
<dataflow id="3691" from="zext_ln30_10" to="empty_66" fromId="1243" toId="1293">
</dataflow>
<dataflow id="3692" from="empty_66" to="icmp_ln84_5" fromId="1293" toId="1294">
</dataflow>
<dataflow id="3693" from="StgValue_2349" to="icmp_ln84_5" fromId="2349" toId="1294">
</dataflow>
<dataflow id="3694" from="tmp14" to="add_ln84_2" fromId="1291" toId="1295">
</dataflow>
<dataflow id="3695" from="zext_ln30_11" to="add_ln84_2" fromId="1244" toId="1295">
</dataflow>
<dataflow id="3696" from="icmp_ln84_5" to="yPixelClamped_6" fromId="1294" toId="1296">
</dataflow>
<dataflow id="3697" from="StgValue_3229" to="yPixelClamped_6" fromId="3229" toId="1296">
</dataflow>
<dataflow id="3698" from="add_ln84_2" to="yPixelClamped_6" fromId="1295" toId="1296">
</dataflow>
<dataflow id="3699" from="yPixelClamped_6" to="zext_ln40_59" fromId="1296" toId="1297">
</dataflow>
<dataflow id="3700" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_50" fromId="1841" toId="1298">
</dataflow>
<dataflow id="3701" from="yPixelClamped_6" to="tmp_50" fromId="1296" toId="1298">
</dataflow>
<dataflow id="3702" from="StgValue_1692" to="tmp_50" fromId="1692" toId="1298">
</dataflow>
<dataflow id="3703" from="tmp_50" to="sub_ln40_8" fromId="1298" toId="1299">
</dataflow>
<dataflow id="3704" from="zext_ln40_59" to="sub_ln40_8" fromId="1297" toId="1299">
</dataflow>
<dataflow id="3705" from="add54_2_2_lcssa165" to="add68_2_2" fromId="1278" toId="1301">
</dataflow>
<dataflow id="3706" from="empty_59" to="add68_2_2" fromId="1240" toId="1301">
</dataflow>
<dataflow id="3707" from="add_ln34_8" to="f1w_8" fromId="1310" toId="1302">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3708" from="br_ln34" to="f1w_8" fromId="1337" toId="1302">
<BackEdge/>
</dataflow>
<dataflow id="3709" from="StgValue_1793" to="f1w_8" fromId="1793" toId="1302">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3710" from="br_ln34" to="f1w_8" fromId="1300" toId="1302">
</dataflow>
<dataflow id="3711" from="add54_2_2" to="add54_2_2163" fromId="1336" toId="1303">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3712" from="br_ln34" to="add54_2_2163" fromId="1337" toId="1303">
<BackEdge/>
</dataflow>
<dataflow id="3713" from="add54_2_2_lcssa165" to="add54_2_2163" fromId="1278" toId="1303">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3714" from="br_ln34" to="add54_2_2163" fromId="1300" toId="1303">
</dataflow>
<dataflow id="3715" from="f1w_8" to="zext_ln40_62" fromId="1302" toId="1304">
</dataflow>
<dataflow id="3716" from="add_ln40_40" to="add_ln40_43" fromId="1284" toId="1305">
</dataflow>
<dataflow id="3717" from="zext_ln40_62" to="add_ln40_43" fromId="1304" toId="1305">
</dataflow>
<dataflow id="3718" from="add_ln40_43" to="zext_ln40_63" fromId="1305" toId="1306">
</dataflow>
<dataflow id="3719" from="conv1_weights" to="conv1_weights_addr_8" fromId="1615" toId="1307">
</dataflow>
<dataflow id="3720" from="StgValue_1714" to="conv1_weights_addr_8" fromId="1714" toId="1307">
</dataflow>
<dataflow id="3721" from="zext_ln40_63" to="conv1_weights_addr_8" fromId="1306" toId="1307">
</dataflow>
<dataflow id="3722" from="f1w_8" to="zext_ln34_15" fromId="1302" toId="1308">
</dataflow>
<dataflow id="3723" from="f1w_8" to="icmp_ln34_8" fromId="1302" toId="1309">
</dataflow>
<dataflow id="3724" from="StgValue_1812" to="icmp_ln34_8" fromId="1812" toId="1309">
</dataflow>
<dataflow id="3725" from="f1w_8" to="add_ln34_8" fromId="1302" toId="1310">
</dataflow>
<dataflow id="3726" from="StgValue_1815" to="add_ln34_8" fromId="1815" toId="1310">
</dataflow>
<dataflow id="3727" from="icmp_ln34_8" to="br_ln34" fromId="1309" toId="1311">
</dataflow>
<dataflow id="3728" from="zext_ln34_15" to="add_ln38_16" fromId="1308" toId="1312">
</dataflow>
<dataflow id="3729" from="StgValue_2343" to="add_ln38_16" fromId="2343" toId="1312">
</dataflow>
<dataflow id="3730" from="add_ln38_16" to="zext_ln38_5" fromId="1312" toId="1313">
</dataflow>
<dataflow id="3731" from="zext_ln38_5" to="add_ln38_17" fromId="1313" toId="1314">
</dataflow>
<dataflow id="3732" from="zext_ln31_10" to="add_ln38_17" fromId="1261" toId="1314">
</dataflow>
<dataflow id="3733" from="add_ln38_17" to="icmp_ln84_6" fromId="1314" toId="1315">
</dataflow>
<dataflow id="3734" from="StgValue_2349" to="icmp_ln84_6" fromId="2349" toId="1315">
</dataflow>
<dataflow id="3735" from="icmp_ln84_6" to="xPixelClamped_6" fromId="1315" toId="1316">
</dataflow>
<dataflow id="3736" from="StgValue_2349" to="xPixelClamped_6" fromId="2349" toId="1316">
</dataflow>
<dataflow id="3737" from="add_ln38_17" to="xPixelClamped_6" fromId="1314" toId="1316">
</dataflow>
<dataflow id="3738" from="conv1_weights_addr_8" to="conv1_weights_load_8" fromId="1307" toId="1317">
</dataflow>
<dataflow id="3739" from="xPixelClamped_6" to="zext_ln40_64" fromId="1316" toId="1318">
</dataflow>
<dataflow id="3740" from="sub_ln40_8" to="add_ln40_44" fromId="1299" toId="1319">
</dataflow>
<dataflow id="3741" from="zext_ln40_64" to="add_ln40_44" fromId="1318" toId="1319">
</dataflow>
<dataflow id="3742" from="add_ln40_44" to="zext_ln40_65" fromId="1319" toId="1320">
</dataflow>
<dataflow id="3743" from="input_ftmap" to="input_ftmap_addr_8" fromId="1614" toId="1321">
</dataflow>
<dataflow id="3744" from="StgValue_1714" to="input_ftmap_addr_8" fromId="1714" toId="1321">
</dataflow>
<dataflow id="3745" from="zext_ln40_65" to="input_ftmap_addr_8" fromId="1320" toId="1321">
</dataflow>
<dataflow id="3746" from="input_ftmap_addr_8" to="input_ftmap_load_8" fromId="1321" toId="1322">
</dataflow>
<dataflow id="3747" from="conv1_weights_addr_8" to="conv1_weights_load_8" fromId="1307" toId="1324">
</dataflow>
<dataflow id="3748" from="input_ftmap_addr_8" to="input_ftmap_load_8" fromId="1321" toId="1325">
</dataflow>
<dataflow id="3749" from="conv1_weights_load_8" to="bitcast_ln40_16" fromId="1324" toId="1326">
</dataflow>
<dataflow id="3750" from="input_ftmap_load_8" to="bitcast_ln40_17" fromId="1325" toId="1327">
</dataflow>
<dataflow id="3751" from="bitcast_ln40_16" to="mul_2_2" fromId="1326" toId="1328">
</dataflow>
<dataflow id="3752" from="bitcast_ln40_17" to="mul_2_2" fromId="1327" toId="1328">
</dataflow>
<dataflow id="3753" from="bitcast_ln40_16" to="mul_2_2" fromId="1326" toId="1329">
</dataflow>
<dataflow id="3754" from="bitcast_ln40_17" to="mul_2_2" fromId="1327" toId="1329">
</dataflow>
<dataflow id="3755" from="bitcast_ln40_16" to="mul_2_2" fromId="1326" toId="1330">
</dataflow>
<dataflow id="3756" from="bitcast_ln40_17" to="mul_2_2" fromId="1327" toId="1330">
</dataflow>
<dataflow id="3757" from="add54_2_2163" to="add54_2_2" fromId="1303" toId="1331">
</dataflow>
<dataflow id="3758" from="mul_2_2" to="add54_2_2" fromId="1330" toId="1331">
</dataflow>
<dataflow id="3759" from="add54_2_2163" to="add54_2_2" fromId="1303" toId="1332">
</dataflow>
<dataflow id="3760" from="mul_2_2" to="add54_2_2" fromId="1330" toId="1332">
</dataflow>
<dataflow id="3761" from="add54_2_2163" to="add54_2_2" fromId="1303" toId="1333">
</dataflow>
<dataflow id="3762" from="mul_2_2" to="add54_2_2" fromId="1330" toId="1333">
</dataflow>
<dataflow id="3763" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln34" fromId="1721" toId="1334">
</dataflow>
<dataflow id="3764" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="1334">
</dataflow>
<dataflow id="3765" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="1334">
</dataflow>
<dataflow id="3766" from="StgValue_1819" to="speclooptripcount_ln34" fromId="1819" toId="1334">
</dataflow>
<dataflow id="3767" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="1727" toId="1335">
</dataflow>
<dataflow id="3768" from="empty_9" to="specloopname_ln34" fromId="1910" toId="1335">
</dataflow>
<dataflow id="3769" from="add54_2_2163" to="add54_2_2" fromId="1303" toId="1336">
</dataflow>
<dataflow id="3770" from="mul_2_2" to="add54_2_2" fromId="1330" toId="1336">
</dataflow>
<dataflow id="3771" from="add54_2_2_lcssa165" to="add68_2_2" fromId="1278" toId="1338">
</dataflow>
<dataflow id="3772" from="empty_59" to="add68_2_2" fromId="1240" toId="1338">
</dataflow>
<dataflow id="3773" from="add54_2_2_lcssa165" to="add68_2_2" fromId="1278" toId="1339">
</dataflow>
<dataflow id="3774" from="empty_59" to="add68_2_2" fromId="1240" toId="1339">
</dataflow>
<dataflow id="3775" from="add54_2_2_lcssa165" to="add68_2_2" fromId="1278" toId="1340">
</dataflow>
<dataflow id="3776" from="empty_59" to="add68_2_2" fromId="1240" toId="1340">
</dataflow>
<dataflow id="3777" from="add68_2_2" to="tmp_17" fromId="1340" toId="1341">
</dataflow>
<dataflow id="3778" from="StgValue_1921" to="tmp_17" fromId="1921" toId="1341">
</dataflow>
<dataflow id="3779" from="add68_2_2" to="bitcast_ln46_8" fromId="1340" toId="1342">
</dataflow>
<dataflow id="3780" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_16" fromId="1924" toId="1343">
</dataflow>
<dataflow id="3781" from="bitcast_ln46_8" to="tmp_16" fromId="1342" toId="1343">
</dataflow>
<dataflow id="3782" from="StgValue_1927" to="tmp_16" fromId="1927" toId="1343">
</dataflow>
<dataflow id="3783" from="StgValue_1929" to="tmp_16" fromId="1929" toId="1343">
</dataflow>
<dataflow id="3784" from="bitcast_ln46_8" to="trunc_ln46_8" fromId="1342" toId="1344">
</dataflow>
<dataflow id="3785" from="tmp_16" to="icmp_ln46_16" fromId="1343" toId="1345">
</dataflow>
<dataflow id="3786" from="StgValue_1933" to="icmp_ln46_16" fromId="1933" toId="1345">
</dataflow>
<dataflow id="3787" from="trunc_ln46_8" to="icmp_ln46_17" fromId="1344" toId="1346">
</dataflow>
<dataflow id="3788" from="StgValue_1936" to="icmp_ln46_17" fromId="1936" toId="1346">
</dataflow>
<dataflow id="3789" from="icmp_ln46_17" to="or_ln46_8" fromId="1346" toId="1347">
</dataflow>
<dataflow id="3790" from="icmp_ln46_16" to="or_ln46_8" fromId="1345" toId="1347">
</dataflow>
<dataflow id="3791" from="add68_2_2" to="tmp_17" fromId="1340" toId="1348">
</dataflow>
<dataflow id="3792" from="StgValue_1921" to="tmp_17" fromId="1921" toId="1348">
</dataflow>
<dataflow id="3793" from="or_ln46_8" to="and_ln46_8" fromId="1347" toId="1349">
</dataflow>
<dataflow id="3794" from="tmp_17" to="and_ln46_8" fromId="1348" toId="1349">
</dataflow>
<dataflow id="3795" from="and_ln46_8" to="select_ln46_8" fromId="1349" toId="1350">
</dataflow>
<dataflow id="3796" from="StgValue_1921" to="select_ln46_8" fromId="1921" toId="1350">
</dataflow>
<dataflow id="3797" from="add68_2_2" to="select_ln46_8" fromId="1340" toId="1350">
</dataflow>
<dataflow id="3798" from="select_ln46_8" to="store_ln45" fromId="1350" toId="1351">
</dataflow>
<dataflow id="3799" from="conv1_output_ftmap_addr_8" to="store_ln45" fromId="1270" toId="1351">
</dataflow>
<dataflow id="3800" from="icmp_ln27" to="StgValue_2" fromId="199" toId="2">
</dataflow>
<dataflow id="3801" from="icmp_ln30" to="StgValue_4" fromId="220" toId="4">
</dataflow>
<dataflow id="3802" from="icmp_ln31" to="StgValue_5" fromId="234" toId="5">
</dataflow>
<dataflow id="3803" from="icmp_ln33" to="StgValue_7" fromId="251" toId="7">
</dataflow>
<dataflow id="3804" from="icmp_ln34" to="StgValue_8" fromId="272" toId="8">
</dataflow>
<dataflow id="3805" from="icmp_ln27_1" to="StgValue_22" fromId="327" toId="22">
</dataflow>
<dataflow id="3806" from="icmp_ln30_1" to="StgValue_24" fromId="348" toId="24">
</dataflow>
<dataflow id="3807" from="icmp_ln31_1" to="StgValue_25" fromId="358" toId="25">
</dataflow>
<dataflow id="3808" from="icmp_ln33_2" to="StgValue_27" fromId="380" toId="27">
</dataflow>
<dataflow id="3809" from="icmp_ln34_1" to="StgValue_28" fromId="402" toId="28">
</dataflow>
<dataflow id="3810" from="icmp_ln27_2" to="StgValue_42" fromId="455" toId="42">
</dataflow>
<dataflow id="3811" from="icmp_ln30_2" to="StgValue_44" fromId="476" toId="44">
</dataflow>
<dataflow id="3812" from="icmp_ln31_2" to="StgValue_45" fromId="487" toId="45">
</dataflow>
<dataflow id="3813" from="icmp_ln33_3" to="StgValue_47" fromId="509" toId="47">
</dataflow>
<dataflow id="3814" from="icmp_ln34_2" to="StgValue_48" fromId="531" toId="48">
</dataflow>
<dataflow id="3815" from="icmp_ln27_3" to="StgValue_62" fromId="585" toId="62">
</dataflow>
<dataflow id="3816" from="icmp_ln30_3" to="StgValue_64" fromId="600" toId="64">
</dataflow>
<dataflow id="3817" from="icmp_ln31_3" to="StgValue_65" fromId="621" toId="65">
</dataflow>
<dataflow id="3818" from="icmp_ln33_4" to="StgValue_67" fromId="639" toId="67">
</dataflow>
<dataflow id="3819" from="icmp_ln34_3" to="StgValue_68" fromId="658" toId="68">
</dataflow>
<dataflow id="3820" from="icmp_ln27_4" to="StgValue_82" fromId="712" toId="82">
</dataflow>
<dataflow id="3821" from="icmp_ln30_4" to="StgValue_84" fromId="727" toId="84">
</dataflow>
<dataflow id="3822" from="icmp_ln31_4" to="StgValue_85" fromId="744" toId="85">
</dataflow>
<dataflow id="3823" from="icmp_ln33_5" to="StgValue_87" fromId="767" toId="87">
</dataflow>
<dataflow id="3824" from="icmp_ln34_4" to="StgValue_88" fromId="787" toId="88">
</dataflow>
<dataflow id="3825" from="icmp_ln27_5" to="StgValue_102" fromId="839" toId="102">
</dataflow>
<dataflow id="3826" from="icmp_ln30_5" to="StgValue_104" fromId="854" toId="104">
</dataflow>
<dataflow id="3827" from="icmp_ln31_5" to="StgValue_105" fromId="872" toId="105">
</dataflow>
<dataflow id="3828" from="icmp_ln33_6" to="StgValue_107" fromId="895" toId="107">
</dataflow>
<dataflow id="3829" from="icmp_ln34_5" to="StgValue_108" fromId="915" toId="108">
</dataflow>
<dataflow id="3830" from="icmp_ln27_6" to="StgValue_122" fromId="969" toId="122">
</dataflow>
<dataflow id="3831" from="icmp_ln30_6" to="StgValue_124" fromId="985" toId="124">
</dataflow>
<dataflow id="3832" from="icmp_ln31_6" to="StgValue_125" fromId="1006" toId="125">
</dataflow>
<dataflow id="3833" from="icmp_ln33_7" to="StgValue_127" fromId="1024" toId="127">
</dataflow>
<dataflow id="3834" from="icmp_ln34_6" to="StgValue_128" fromId="1046" toId="128">
</dataflow>
<dataflow id="3835" from="icmp_ln27_7" to="StgValue_142" fromId="1100" toId="142">
</dataflow>
<dataflow id="3836" from="icmp_ln30_7" to="StgValue_144" fromId="1116" toId="144">
</dataflow>
<dataflow id="3837" from="icmp_ln31_7" to="StgValue_145" fromId="1133" toId="145">
</dataflow>
<dataflow id="3838" from="icmp_ln33_8" to="StgValue_147" fromId="1156" toId="147">
</dataflow>
<dataflow id="3839" from="icmp_ln34_7" to="StgValue_148" fromId="1179" toId="148">
</dataflow>
<dataflow id="3840" from="icmp_ln27_8" to="StgValue_162" fromId="1231" toId="162">
</dataflow>
<dataflow id="3841" from="icmp_ln30_8" to="StgValue_164" fromId="1245" toId="164">
</dataflow>
<dataflow id="3842" from="icmp_ln31_8" to="StgValue_165" fromId="1263" toId="165">
</dataflow>
<dataflow id="3843" from="icmp_ln33_9" to="StgValue_167" fromId="1286" toId="167">
</dataflow>
<dataflow id="3844" from="icmp_ln34_8" to="StgValue_168" fromId="1309" toId="168">
</dataflow>
</dataflows>


</stg>
