# Processor Project Using VHDL
 Design of a simple six-instruction processor using VHDL and Quartus II
 
 
 **Observation**: Just use one of two *clock's* directives, `clk event and clk='1'` or `rising_edge(clk)`. Using both simultaneously will cause errors.
