<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\04_Pinout\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/04_Pinout/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="General_Purpose_I_O_Internal_6hot4h0v3" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="topic:1;2:132">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="title:1;3:10">Internal SCANIO </title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:1;6:8">These are internal general purpose LVCMOS18 I/O that are mostly for
    used to provide additional scan input/output and control for production
    testing.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:2;10:8">These spare IO also served as place holders in the padring (and
    ball-map) during the development phase. Once device has tape-out, its
    function as spare IO pads are limited.</p>

    <table id="GPIO_Pin_Descriptions_7hot4h0v3" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="table:1;14:49">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="title:2;15:14">SCANIO Pin Descriptions</title>

      <tgroup cols="3" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="tgroup:1;17:24">
        <colspec colname="col1" colwidth="1.5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="colspec:1;18:48"/>

        <colspec colname="col2" colwidth="0.75in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="colspec:2;20:49"/>

        <colspec colname="col3" colwidth="3.75in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="colspec:3;22:49"/>

        <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="thead:1;24:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="row:1;25:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="entry:1;26:20">Pin Name</entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="entry:2;28:20">Type</entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="entry:3;30:20">Function</entry>
          </row>
        </thead>

        <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="tbody:1;34:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="row:2;35:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="entry:4;36:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:3;36:23">SCANIO_TOP[110:0]</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="entry:5;38:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:4;38:23">Input/output (see Function column)</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="entry:6;40:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:5;40:23">Digital I/Os for scan in, scan out, and scan control.
            These can also be used as spare digital I/Os during development
            and are associated with their own package ball.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:6;42:68">All
            SCANIO_TOP[] pins are configured as inputs when not in use as
            scan. In external ball-map, these appear as VSS.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:7;44:69">For
            SCANIO_TOP test pin assignments, please refer to the DIGI-G5 Test
            Vector Design Notes <xref href="../../02_References/a_02_references.xml#a_02_references/ref_int_test_vector_design_notes" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="xref:1;46:136" type="li"><?ditaot gentext?>7</xref>.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:8;46:144">
            </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:9;47:20">SCANIO_TOP[58:53] are 1.8V LVCMOS18 low-speed signals in
            the VDDO_PCIE_REFCLK_1V8 power domain.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:10;48:58">SCANIO_TOP[105:99]
            are 1.8V LVCMOS18 low-speed signals in the VDDO_REF_1V8 power
            domain.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:11;50:27">All remaining SCANIO_TOP pins are 1.8 V LVCMOS18
            low-speed signal in the VDDO_1V8 power domain.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="row:3;54:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="entry:7;55:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:12;55:23">SCANIO_CPU_SPI_IF[18:0]</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="entry:8;57:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:13;57:23">Input/output (see Function column)</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="entry:9;59:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:14;59:23">Digital I/Os for scan in, scan out, and scan control.
            These can also be used as spare digital I/Os during development
            and are associated with their own package ball.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:15;61:68">All
            SCANIO_CPU_SPI_IF[] pins are configured as inputs when not in use
            as scan. In external ball-map, these appear as VSS.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:16;63:72">For
            SCANIO_CPU_SPI_IF test pin assignments, please refer to the
            DIGI-G5 Test Vector Design Notes <xref href="../../02_References/a_02_references.xml#a_02_references/ref_int_test_vector_design_notes" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="xref:2;65:149" type="li"><?ditaot gentext?>7</xref>.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:17;65:157">
            </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\General_Purpose_I_O_Internal_6hot4h0v3.xml" xtrc="p:18;66:20">All SCANIO_CPU_SPI_IF pins are 1.8 V LVCMOS18 low-speed
            signal in the VDDO_1V8 power domain.</p></entry>
          </row>
        </tbody>
      </tgroup>
    </table>
  </body>
</topic>