<dec f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='45' type='void llvm::LaneBitmask::LaneBitmask()'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='255' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='376' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='384' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1079' u='c' c='_ZNK4llvm12LiveInterval6verifyEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='759' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1828' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2531' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='926' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2385' u='c' c='_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='411' u='c' c='_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='705' u='c' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='706' u='c' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='387' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='388' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='438' u='c' c='_ZN4llvm11SplitEditor10addDeadDefERNS_12LiveIntervalEPNS_6VNInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='656' u='c' c='_ZN4llvm11SplitEditor13defFromParentEjPNS_6VNInfoENS_9SlotIndexERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='293' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='256' u='c' c='_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='1094' u='c' c='_ZN4llvm3rdf8Liveness8traverseEPNS_17MachineBasicBlockERSt3mapIjSt3setISt4pairIjNS_11LaneBitmaskEESt4lessIS8_ESaIS8_EES9_IjESaIS6_IKjSC_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='355' u='c' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='114' u='c' c='_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1526' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
