INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lkim/Lab 1/Lab 1.srcs/sources_1/imports/Lab 1/L1_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lkim/Lab 1/Lab 1.srcs/sources_1/imports/Lab 1/L1_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lkim/Lab 1/Lab 1.srcs/sources_1/imports/Lab 1/L1_display_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_display_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lkim/Lab 1/Lab 1.srcs/sources_1/imports/Lab 1/L1_simple_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_simple_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lkim/Lab 1/Lab 1.srcs/sources_1/new/Lab_1_Project.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab_1_Project
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lkim/Lab 1/Lab 1.srcs/sources_1/imports/Lab 1/bin_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lkim/Lab 1/Lab 1.srcs/sources_1/imports/Lab 1/data_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lkim/Lab 1/Lab 1.srcs/sources_1/imports/Lab 1/L1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_tb
