EESchema-LIBRARY Version 2.3  29/04/2008-12:21:27
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 72
#
# Dev Name: AT90S2313_DIP20
# Package Name: DIP20
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT90S2313_DIP20 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT90S2313
F0 "U" -600 625 50 H V L B
F1 "AT90S2313_DIP20" -600 -600 50 H V L B
F2 "atmel_prototype_header-DIP20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 600 -50 500
P 2 1 0 0 -50 500 50 500
P 2 1 0 0 50 500 50 600
P 2 1 0 0 50 600 600 600
P 2 1 0 0 600 600 600 -500
P 2 1 0 0 600 -500 -600 -500
P 2 1 0 0 -600 -500 -600 600
P 2 1 0 0 -600 600 -50 600
X +5V 20 800 500 200 L 40 40 1 1 W 
X /RESET 1 -800 500 200 R 40 40 1 1 I I
X GND 10 -800 -400 200 R 40 40 1 1 W 
X PB0_AIN0 12 800 -300 200 L 40 40 1 1 B 
X PB1_AIN1 13 800 -200 200 L 40 40 1 1 B 
X PB2 14 800 -100 200 L 40 40 1 1 B 
X PB3_OC1 15 800 0 200 L 40 40 1 1 B 
X PB4 16 800 100 200 L 40 40 1 1 B 
X PB5_MOSI 17 800 200 200 L 40 40 1 1 B 
X PB6_MISO 18 800 300 200 L 40 40 1 1 B 
X PB7_SCK 19 800 400 200 L 40 40 1 1 B C
X PD0_RXD 2 -800 400 200 R 40 40 1 1 I 
X PD1_TXD 3 -800 300 200 R 40 40 1 1 O 
X PD2_INT0 6 -800 0 200 R 40 40 1 1 B 
X PD3_INT1 7 -800 -100 200 R 40 40 1 1 B 
X PD4_T0 8 -800 -200 200 R 40 40 1 1 B 
X PD5_T1 9 -800 -300 200 R 40 40 1 1 B 
X PD6_ICP 11 800 -400 200 L 40 40 1 1 B 
X XTAL1 5 -800 100 200 R 40 40 1 1 B 
X XTAL2 4 -800 200 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S2313_SO-20
# Package Name: SO-20
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT90S2313_SO-20 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT90S2313
F0 "U" -600 625 50 H V L B
F1 "AT90S2313_SO-20" -600 -600 50 H V L B
F2 "atmel_prototype_header-SO-20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 600 -50 500
P 2 1 0 0 -50 500 50 500
P 2 1 0 0 50 500 50 600
P 2 1 0 0 50 600 600 600
P 2 1 0 0 600 600 600 -500
P 2 1 0 0 600 -500 -600 -500
P 2 1 0 0 -600 -500 -600 600
P 2 1 0 0 -600 600 -50 600
X +5V 20 800 500 200 L 40 40 1 1 W 
X /RESET 1 -800 500 200 R 40 40 1 1 I I
X GND 10 -800 -400 200 R 40 40 1 1 W 
X PB0_AIN0 12 800 -300 200 L 40 40 1 1 B 
X PB1_AIN1 13 800 -200 200 L 40 40 1 1 B 
X PB2 14 800 -100 200 L 40 40 1 1 B 
X PB3_OC1 15 800 0 200 L 40 40 1 1 B 
X PB4 16 800 100 200 L 40 40 1 1 B 
X PB5_MOSI 17 800 200 200 L 40 40 1 1 B 
X PB6_MISO 18 800 300 200 L 40 40 1 1 B 
X PB7_SCK 19 800 400 200 L 40 40 1 1 B C
X PD0_RXD 2 -800 400 200 R 40 40 1 1 I 
X PD1_TXD 3 -800 300 200 R 40 40 1 1 O 
X PD2_INT0 6 -800 0 200 R 40 40 1 1 B 
X PD3_INT1 7 -800 -100 200 R 40 40 1 1 B 
X PD4_T0 8 -800 -200 200 R 40 40 1 1 B 
X PD5_T1 9 -800 -300 200 R 40 40 1 1 B 
X PD6_ICP 11 800 -400 200 L 40 40 1 1 B 
X XTAL1 5 -800 100 200 R 40 40 1 1 B 
X XTAL2 4 -800 200 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S32_LQFP48_N
# Package Name: LQFP48_N
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S32_LQFP48_N U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT91SAMTS32_HEADER
F0 "U" -300 1600 50 H V L B
F1 "AT91SAM7S32_LQFP48_N" -1000 -2100 50 H V L B
F2 "atmel_prototype_header-LQFP48_N" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2000 1000 2000
P 2 1 0 0 1000 2000 1000 0
P 2 1 0 0 1000 0 1000 -2000
P 2 1 0 0 1000 -2000 -1100 -2000
P 2 1 0 0 -1100 -2000 -1100 0
P 2 1 0 0 -1100 0 -1100 2000
P 2 1 0 0 -1100 0 -900 0
P 2 1 0 0 1000 0 800 0
X AD4 3 -1300 1600 200 R 40 40 1 1 B 
X AD5 4 -1300 1500 200 R 40 40 1 1 B 
X AD6 5 -1300 1400 200 R 40 40 1 1 B 
X AD7 6 -1300 1300 200 R 40 40 1 1 B 
X ADVREF 1 -1300 1900 200 R 40 40 1 1 I 
X ERASE 42 1200 800 200 L 40 40 1 1 I 
X GND@1 2 -1300 1800 200 R 40 40 1 1 B 
X GND@3 34 1200 -300 200 L 40 40 1 1 B 
X GND@4 44 1200 1300 200 L 40 40 1 1 I 
X JTAGSEL 38 1200 200 200 L 40 40 1 1 B 
X NRST 29 1200 -1100 200 L 40 40 1 1 O 
X PA0_PGMEN1 36 1200 -100 200 L 40 40 1 1 B 
X PA1_PGMEN1 35 1200 -200 200 L 40 40 1 1 B 
X PA2_PGMEN2 32 1200 -500 200 L 40 40 1 1 B 
X PA3 31 1200 -600 200 L 40 40 1 1 B 
X PA4_PGMNCMD 28 1200 -1500 200 L 40 40 1 1 O 
X PA5_PGMRDY 27 1200 -1600 200 L 40 40 1 1 O 
X PA6_PGMNOE 26 1200 -1700 200 L 40 40 1 1 B 
X PA7_PGMNVALID 24 -1300 -1900 200 R 40 40 1 1 B 
X PA8_PGMM0 23 -1300 -1800 200 R 40 40 1 1 B 
X PA9_PGMM1 22 -1300 -1700 200 R 40 40 1 1 B 
X PA10_PGMM2 21 -1300 -1600 200 R 40 40 1 1 B 
X PA11_PGMM3 20 -1300 -1500 200 R 40 40 1 1 B 
X PA12_PGMD0 19 -1300 -1400 200 R 40 40 1 1 B 
X PA13_PGMD1 17 -1300 -700 200 R 40 40 1 1 W 
X PA14_PGMD2 16 -1300 -600 200 R 40 40 1 1 W 
X PA15_PGMD3 15 -1300 -500 200 R 40 40 1 1 I 
X PA16_PGMD4 14 -1300 -400 200 R 40 40 1 1 B 
X PA17_PGMD5_AD0 9 -1300 900 200 R 40 40 1 1 B 
X PA18_PGMD6_AD1 10 -1300 800 200 R 40 40 1 1 B 
X PA19_PGMD7_AD2 11 -1300 400 200 R 40 40 1 1 B 
X PA20_PGMD8_AD3 12 -1300 100 200 R 40 40 1 1 B 
X PLLRC 47 1200 1700 200 L 40 40 1 1 B 
X TCK 40 1200 500 200 L 40 40 1 1 W 
X TDI 25 1200 -1900 200 L 40 40 1 1 B 
X TDO 37 1200 100 200 L 40 40 1 1 B 
X TMS 39 1200 300 200 L 40 40 1 1 B 
X TST 30 1200 -1000 200 L 40 40 1 1 O 
X VDDCORE@2 18 -1300 -1000 200 R 40 40 1 1 B 
X VDDCORE@3 41 1200 700 200 L 40 40 1 1 I 
X VDDFLASH 43 1200 1200 200 L 40 40 1 1 I 
X VDDIN 7 -1300 1200 200 R 40 40 1 1 B 
X VDDIO@1 13 -1300 -200 200 R 40 40 1 1 B 
X VDDIO@2 33 1200 -400 200 L 40 40 1 1 B 
X VDDOUT 8 -1300 1100 200 R 40 40 1 1 B 
X VDDPLL 48 1200 1800 200 L 40 40 1 1 B 
X XIN_PGMCK 46 1200 1600 200 L 40 40 1 1 B 
X XOUT 45 1200 1500 200 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S32_LQFP48_W
# Package Name: LQFP48_W
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S32_LQFP48_W U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT91SAMTS32_HEADER
F0 "U" -300 1600 50 H V L B
F1 "AT91SAM7S32_LQFP48_W" -1000 -2100 50 H V L B
F2 "atmel_prototype_header-LQFP48_W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2000 1000 2000
P 2 1 0 0 1000 2000 1000 0
P 2 1 0 0 1000 0 1000 -2000
P 2 1 0 0 1000 -2000 -1100 -2000
P 2 1 0 0 -1100 -2000 -1100 0
P 2 1 0 0 -1100 0 -1100 2000
P 2 1 0 0 -1100 0 -900 0
P 2 1 0 0 1000 0 800 0
X AD4 3 -1300 1600 200 R 40 40 1 1 B 
X AD5 4 -1300 1500 200 R 40 40 1 1 B 
X AD6 5 -1300 1400 200 R 40 40 1 1 B 
X AD7 6 -1300 1300 200 R 40 40 1 1 B 
X ADVREF 1 -1300 1900 200 R 40 40 1 1 I 
X ERASE 42 1200 800 200 L 40 40 1 1 I 
X GND@1 2 -1300 1800 200 R 40 40 1 1 B 
X GND@3 34 1200 -300 200 L 40 40 1 1 B 
X GND@4 44 1200 1300 200 L 40 40 1 1 I 
X JTAGSEL 38 1200 200 200 L 40 40 1 1 B 
X NRST 29 1200 -1100 200 L 40 40 1 1 O 
X PA0_PGMEN1 36 1200 -100 200 L 40 40 1 1 B 
X PA1_PGMEN1 35 1200 -200 200 L 40 40 1 1 B 
X PA2_PGMEN2 32 1200 -500 200 L 40 40 1 1 B 
X PA3 31 1200 -600 200 L 40 40 1 1 B 
X PA4_PGMNCMD 28 1200 -1500 200 L 40 40 1 1 O 
X PA5_PGMRDY 27 1200 -1600 200 L 40 40 1 1 O 
X PA6_PGMNOE 26 1200 -1700 200 L 40 40 1 1 B 
X PA7_PGMNVALID 24 -1300 -1900 200 R 40 40 1 1 B 
X PA8_PGMM0 23 -1300 -1800 200 R 40 40 1 1 B 
X PA9_PGMM1 22 -1300 -1700 200 R 40 40 1 1 B 
X PA10_PGMM2 21 -1300 -1600 200 R 40 40 1 1 B 
X PA11_PGMM3 20 -1300 -1500 200 R 40 40 1 1 B 
X PA12_PGMD0 19 -1300 -1400 200 R 40 40 1 1 B 
X PA13_PGMD1 17 -1300 -700 200 R 40 40 1 1 W 
X PA14_PGMD2 16 -1300 -600 200 R 40 40 1 1 W 
X PA15_PGMD3 15 -1300 -500 200 R 40 40 1 1 I 
X PA16_PGMD4 14 -1300 -400 200 R 40 40 1 1 B 
X PA17_PGMD5_AD0 9 -1300 900 200 R 40 40 1 1 B 
X PA18_PGMD6_AD1 10 -1300 800 200 R 40 40 1 1 B 
X PA19_PGMD7_AD2 11 -1300 400 200 R 40 40 1 1 B 
X PA20_PGMD8_AD3 12 -1300 100 200 R 40 40 1 1 B 
X PLLRC 47 1200 1700 200 L 40 40 1 1 B 
X TCK 40 1200 500 200 L 40 40 1 1 W 
X TDI 25 1200 -1900 200 L 40 40 1 1 B 
X TDO 37 1200 100 200 L 40 40 1 1 B 
X TMS 39 1200 300 200 L 40 40 1 1 B 
X TST 30 1200 -1000 200 L 40 40 1 1 O 
X VDDCORE@2 18 -1300 -1000 200 R 40 40 1 1 B 
X VDDCORE@3 41 1200 700 200 L 40 40 1 1 I 
X VDDFLASH 43 1200 1200 200 L 40 40 1 1 I 
X VDDIN 7 -1300 1200 200 R 40 40 1 1 B 
X VDDIO@1 13 -1300 -200 200 R 40 40 1 1 B 
X VDDIO@2 33 1200 -400 200 L 40 40 1 1 B 
X VDDOUT 8 -1300 1100 200 R 40 40 1 1 B 
X VDDPLL 48 1200 1800 200 L 40 40 1 1 B 
X XIN_PGMCK 46 1200 1600 200 L 40 40 1 1 B 
X XOUT 45 1200 1500 200 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S32_PLCC52_35
# Package Name: HEADER_PLCC52_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S32_PLCC52_35 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT91SAMTS32_HEADER
F0 "U" -300 1600 50 H V L B
F1 "AT91SAM7S32_PLCC52_35" -1000 -2100 50 H V L B
F2 "atmel_prototype_header-HEADER_PLCC52_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2000 1000 2000
P 2 1 0 0 1000 2000 1000 0
P 2 1 0 0 1000 0 1000 -2000
P 2 1 0 0 1000 -2000 -1100 -2000
P 2 1 0 0 -1100 -2000 -1100 0
P 2 1 0 0 -1100 0 -1100 2000
P 2 1 0 0 -1100 0 -900 0
P 2 1 0 0 1000 0 800 0
X AD4 3 -1300 1600 200 R 40 40 1 1 B 
X AD5 4 -1300 1500 200 R 40 40 1 1 B 
X AD6 5 -1300 1400 200 R 40 40 1 1 B 
X AD7 6 -1300 1300 200 R 40 40 1 1 B 
X ADVREF 1 -1300 1900 200 R 40 40 1 1 I 
X ERASE 42 1200 800 200 L 40 40 1 1 I 
X GND@1 2 -1300 1800 200 R 40 40 1 1 B 
X GND@3 34 1200 -300 200 L 40 40 1 1 B 
X GND@4 44 1200 1300 200 L 40 40 1 1 I 
X JTAGSEL 38 1200 200 200 L 40 40 1 1 B 
X NRST 29 1200 -1100 200 L 40 40 1 1 O 
X PA0_PGMEN1 36 1200 -100 200 L 40 40 1 1 B 
X PA1_PGMEN1 35 1200 -200 200 L 40 40 1 1 B 
X PA2_PGMEN2 32 1200 -500 200 L 40 40 1 1 B 
X PA3 31 1200 -600 200 L 40 40 1 1 B 
X PA4_PGMNCMD 28 1200 -1500 200 L 40 40 1 1 O 
X PA5_PGMRDY 27 1200 -1600 200 L 40 40 1 1 O 
X PA6_PGMNOE 26 1200 -1700 200 L 40 40 1 1 B 
X PA7_PGMNVALID 24 -1300 -1900 200 R 40 40 1 1 B 
X PA8_PGMM0 23 -1300 -1800 200 R 40 40 1 1 B 
X PA9_PGMM1 22 -1300 -1700 200 R 40 40 1 1 B 
X PA10_PGMM2 21 -1300 -1600 200 R 40 40 1 1 B 
X PA11_PGMM3 20 -1300 -1500 200 R 40 40 1 1 B 
X PA12_PGMD0 19 -1300 -1400 200 R 40 40 1 1 B 
X PA13_PGMD1 17 -1300 -700 200 R 40 40 1 1 W 
X PA14_PGMD2 16 -1300 -600 200 R 40 40 1 1 W 
X PA15_PGMD3 15 -1300 -500 200 R 40 40 1 1 I 
X PA16_PGMD4 14 -1300 -400 200 R 40 40 1 1 B 
X PA17_PGMD5_AD0 9 -1300 900 200 R 40 40 1 1 B 
X PA18_PGMD6_AD1 10 -1300 800 200 R 40 40 1 1 B 
X PA19_PGMD7_AD2 11 -1300 400 200 R 40 40 1 1 B 
X PA20_PGMD8_AD3 12 -1300 100 200 R 40 40 1 1 B 
X PLLRC 47 1200 1700 200 L 40 40 1 1 B 
X TCK 40 1200 500 200 L 40 40 1 1 W 
X TDI 25 1200 -1900 200 L 40 40 1 1 B 
X TDO 37 1200 100 200 L 40 40 1 1 B 
X TMS 39 1200 300 200 L 40 40 1 1 B 
X TST 30 1200 -1000 200 L 40 40 1 1 O 
X VDDCORE@2 18 -1300 -1000 200 R 40 40 1 1 B 
X VDDCORE@3 41 1200 700 200 L 40 40 1 1 I 
X VDDFLASH 43 1200 1200 200 L 40 40 1 1 I 
X VDDIN 7 -1300 1200 200 R 40 40 1 1 B 
X VDDIO@1 13 -1300 -200 200 R 40 40 1 1 B 
X VDDIO@2 33 1200 -400 200 L 40 40 1 1 B 
X VDDOUT 8 -1300 1100 200 R 40 40 1 1 B 
X VDDPLL 48 1200 1800 200 L 40 40 1 1 B 
X XIN_PGMCK 46 1200 1600 200 L 40 40 1 1 B 
X XOUT 45 1200 1500 200 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S32_PLCC52_43
# Package Name: HEADER_PLCC52_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S32_PLCC52_43 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT91SAMTS32_HEADER
F0 "U" -300 1600 50 H V L B
F1 "AT91SAM7S32_PLCC52_43" -1000 -2100 50 H V L B
F2 "atmel_prototype_header-HEADER_PLCC52_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2000 1000 2000
P 2 1 0 0 1000 2000 1000 0
P 2 1 0 0 1000 0 1000 -2000
P 2 1 0 0 1000 -2000 -1100 -2000
P 2 1 0 0 -1100 -2000 -1100 0
P 2 1 0 0 -1100 0 -1100 2000
P 2 1 0 0 -1100 0 -900 0
P 2 1 0 0 1000 0 800 0
X AD4 3 -1300 1600 200 R 40 40 1 1 B 
X AD5 4 -1300 1500 200 R 40 40 1 1 B 
X AD6 5 -1300 1400 200 R 40 40 1 1 B 
X AD7 6 -1300 1300 200 R 40 40 1 1 B 
X ADVREF 1 -1300 1900 200 R 40 40 1 1 I 
X ERASE 42 1200 800 200 L 40 40 1 1 I 
X GND@1 2 -1300 1800 200 R 40 40 1 1 B 
X GND@3 34 1200 -300 200 L 40 40 1 1 B 
X GND@4 44 1200 1300 200 L 40 40 1 1 I 
X JTAGSEL 38 1200 200 200 L 40 40 1 1 B 
X NRST 29 1200 -1100 200 L 40 40 1 1 O 
X PA0_PGMEN1 36 1200 -100 200 L 40 40 1 1 B 
X PA1_PGMEN1 35 1200 -200 200 L 40 40 1 1 B 
X PA2_PGMEN2 32 1200 -500 200 L 40 40 1 1 B 
X PA3 31 1200 -600 200 L 40 40 1 1 B 
X PA4_PGMNCMD 28 1200 -1500 200 L 40 40 1 1 O 
X PA5_PGMRDY 27 1200 -1600 200 L 40 40 1 1 O 
X PA6_PGMNOE 26 1200 -1700 200 L 40 40 1 1 B 
X PA7_PGMNVALID 24 -1300 -1900 200 R 40 40 1 1 B 
X PA8_PGMM0 23 -1300 -1800 200 R 40 40 1 1 B 
X PA9_PGMM1 22 -1300 -1700 200 R 40 40 1 1 B 
X PA10_PGMM2 21 -1300 -1600 200 R 40 40 1 1 B 
X PA11_PGMM3 20 -1300 -1500 200 R 40 40 1 1 B 
X PA12_PGMD0 19 -1300 -1400 200 R 40 40 1 1 B 
X PA13_PGMD1 17 -1300 -700 200 R 40 40 1 1 W 
X PA14_PGMD2 16 -1300 -600 200 R 40 40 1 1 W 
X PA15_PGMD3 15 -1300 -500 200 R 40 40 1 1 I 
X PA16_PGMD4 14 -1300 -400 200 R 40 40 1 1 B 
X PA17_PGMD5_AD0 9 -1300 900 200 R 40 40 1 1 B 
X PA18_PGMD6_AD1 10 -1300 800 200 R 40 40 1 1 B 
X PA19_PGMD7_AD2 11 -1300 400 200 R 40 40 1 1 B 
X PA20_PGMD8_AD3 12 -1300 100 200 R 40 40 1 1 B 
X PLLRC 47 1200 1700 200 L 40 40 1 1 B 
X TCK 40 1200 500 200 L 40 40 1 1 W 
X TDI 25 1200 -1900 200 L 40 40 1 1 B 
X TDO 37 1200 100 200 L 40 40 1 1 B 
X TMS 39 1200 300 200 L 40 40 1 1 B 
X TST 30 1200 -1000 200 L 40 40 1 1 O 
X VDDCORE@2 18 -1300 -1000 200 R 40 40 1 1 B 
X VDDCORE@3 41 1200 700 200 L 40 40 1 1 I 
X VDDFLASH 43 1200 1200 200 L 40 40 1 1 I 
X VDDIN 7 -1300 1200 200 R 40 40 1 1 B 
X VDDIO@1 13 -1300 -200 200 R 40 40 1 1 B 
X VDDIO@2 33 1200 -400 200 L 40 40 1 1 B 
X VDDOUT 8 -1300 1100 200 R 40 40 1 1 B 
X VDDPLL 48 1200 1800 200 L 40 40 1 1 B 
X XIN_PGMCK 46 1200 1600 200 L 40 40 1 1 B 
X XOUT 45 1200 1500 200 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_DUAL64_35
# Package Name: HEADER_DUALSQR64_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_DUAL64_35 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAMTS64_HEADER
F0 "U" -300 1700 50 H V L B
F1 "AT91SAM7S64_DUAL64_35" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR64_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 1000 2100
P 2 1 0 0 1000 2100 1000 100
P 2 1 0 0 1000 100 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 100
P 2 1 0 0 -1100 100 -1100 2100
P 2 1 0 0 -1100 100 -900 100
P 2 1 0 0 1000 100 800 100
X AD4 3 -1300 1700 200 R 40 40 1 1 B 
X AD5 4 -1300 1600 200 R 40 40 1 1 B 
X AD6 5 -1300 1500 200 R 40 40 1 1 B 
X AD7 6 -1300 1400 200 R 40 40 1 1 B 
X ADVREF 1 -1300 2000 200 R 40 40 1 1 I 
X DDM 56 1200 1000 200 L 40 40 1 1 I 
X DDP 57 1200 1100 200 L 40 40 1 1 I 
X ERASE 55 1200 900 200 L 40 40 1 1 I 
X GND@1 2 -1300 1900 200 R 40 40 1 1 B 
X GND@2 17 -1300 0 200 R 40 40 1 1 B 
X GND@3 46 1200 -200 200 L 40 40 1 1 B 
X GND@4 60 1200 1400 200 L 40 40 1 1 I 
X JTAGSEL 50 1200 300 200 L 40 40 1 1 B 
X NRST 39 1200 -1000 200 L 40 40 1 1 O 
X PA0_PGMEN1 48 1200 0 200 L 40 40 1 1 B 
X PA1_PGMEN1 47 1200 -100 200 L 40 40 1 1 B 
X PA2_PGMEN2 44 1200 -400 200 L 40 40 1 1 B 
X PA3 43 1200 -500 200 L 40 40 1 1 B 
X PA4_PGMNCMD 36 1200 -1400 200 L 40 40 1 1 O 
X PA5_PGMRDY 35 1200 -1500 200 L 40 40 1 1 O 
X PA6_PGMNOE 34 1200 -1600 200 L 40 40 1 1 B 
X PA7_PGMNVALID 32 -1300 -1800 200 R 40 40 1 1 B 
X PA8_PGMM0 31 -1300 -1700 200 R 40 40 1 1 B 
X PA9_PGMM1 30 -1300 -1600 200 R 40 40 1 1 B 
X PA10_PGMM2 29 -1300 -1500 200 R 40 40 1 1 B 
X PA11_PGMM3 28 -1300 -1400 200 R 40 40 1 1 B 
X PA12_PGMD0 27 -1300 -1300 200 R 40 40 1 1 B 
X PA13_PGMD1 22 -1300 -600 200 R 40 40 1 1 W 
X PA14_PGMD2 21 -1300 -500 200 R 40 40 1 1 W 
X PA15_PGMD3 20 -1300 -400 200 R 40 40 1 1 I 
X PA16_PGMD4 19 -1300 -300 200 R 40 40 1 1 B 
X PA17_PGMD5_AD0 9 -1300 1000 200 R 40 40 1 1 B 
X PA18_PGMD6_AD1 10 -1300 900 200 R 40 40 1 1 B 
X PA19_PGMD7_AD2 13 -1300 500 200 R 40 40 1 1 B 
X PA20_PGMD8_AD3 16 -1300 200 200 R 40 40 1 1 B 
X PA21_PGMD9 11 -1300 800 200 R 40 40 1 1 B 
X PA22_PGMD10 14 -1300 400 200 R 40 40 1 1 B 
X PA23_PGMD11 15 -1300 300 200 R 40 40 1 1 B 
X PA24_PGMD12 23 -1300 -700 200 R 40 40 1 1 B 
X PA25_PGMD13 25 -1300 -1100 200 R 40 40 1 1 B 
X PA26_PGMD14 26 -1300 -1200 200 R 40 40 1 1 B 
X PA27_PGMD15 37 1200 -1300 200 L 40 40 1 1 O 
X PA28 38 1200 -1200 200 L 40 40 1 1 O 
X PA29 41 1200 -700 200 L 40 40 1 1 O 
X PA30 42 1200 -600 200 L 40 40 1 1 O 
X PA31 52 1200 500 200 L 40 40 1 1 W 
X PLLRC 63 1200 1800 200 L 40 40 1 1 B 
X TCK 53 1200 600 200 L 40 40 1 1 W 
X TDI 33 1200 -1800 200 L 40 40 1 1 B 
X TDO 49 1200 200 200 L 40 40 1 1 B 
X TMS 51 1200 400 200 L 40 40 1 1 B 
X TST 40 1200 -900 200 L 40 40 1 1 O 
X VDDCORE@1 12 -1300 700 200 R 40 40 1 1 B 
X VDDCORE@2 24 -1300 -900 200 R 40 40 1 1 B 
X VDDCORE@3 54 1200 800 200 L 40 40 1 1 I 
X VDDFLASH 59 1200 1300 200 L 40 40 1 1 I 
X VDDIN 7 -1300 1300 200 R 40 40 1 1 B 
X VDDIO@1 18 -1300 -100 200 R 40 40 1 1 B 
X VDDIO@2 45 1200 -300 200 L 40 40 1 1 B 
X VDDIO@3 58 1200 1200 200 L 40 40 1 1 I 
X VDDOUT 8 -1300 1200 200 R 40 40 1 1 B 
X VDDPLL 64 1200 1900 200 L 40 40 1 1 B 
X XIN_PGMCK 62 1200 1700 200 L 40 40 1 1 B 
X XOUT 61 1200 1600 200 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_DUAL64_43
# Package Name: HEADER_DUALSQR64_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_DUAL64_43 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAMTS64_HEADER
F0 "U" -300 1700 50 H V L B
F1 "AT91SAM7S64_DUAL64_43" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR64_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 1000 2100
P 2 1 0 0 1000 2100 1000 100
P 2 1 0 0 1000 100 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 100
P 2 1 0 0 -1100 100 -1100 2100
P 2 1 0 0 -1100 100 -900 100
P 2 1 0 0 1000 100 800 100
X AD4 3 -1300 1700 200 R 40 40 1 1 B 
X AD5 4 -1300 1600 200 R 40 40 1 1 B 
X AD6 5 -1300 1500 200 R 40 40 1 1 B 
X AD7 6 -1300 1400 200 R 40 40 1 1 B 
X ADVREF 1 -1300 2000 200 R 40 40 1 1 I 
X DDM 56 1200 1000 200 L 40 40 1 1 I 
X DDP 57 1200 1100 200 L 40 40 1 1 I 
X ERASE 55 1200 900 200 L 40 40 1 1 I 
X GND@1 2 -1300 1900 200 R 40 40 1 1 B 
X GND@2 17 -1300 0 200 R 40 40 1 1 B 
X GND@3 46 1200 -200 200 L 40 40 1 1 B 
X GND@4 60 1200 1400 200 L 40 40 1 1 I 
X JTAGSEL 50 1200 300 200 L 40 40 1 1 B 
X NRST 39 1200 -1000 200 L 40 40 1 1 O 
X PA0_PGMEN1 48 1200 0 200 L 40 40 1 1 B 
X PA1_PGMEN1 47 1200 -100 200 L 40 40 1 1 B 
X PA2_PGMEN2 44 1200 -400 200 L 40 40 1 1 B 
X PA3 43 1200 -500 200 L 40 40 1 1 B 
X PA4_PGMNCMD 36 1200 -1400 200 L 40 40 1 1 O 
X PA5_PGMRDY 35 1200 -1500 200 L 40 40 1 1 O 
X PA6_PGMNOE 34 1200 -1600 200 L 40 40 1 1 B 
X PA7_PGMNVALID 32 -1300 -1800 200 R 40 40 1 1 B 
X PA8_PGMM0 31 -1300 -1700 200 R 40 40 1 1 B 
X PA9_PGMM1 30 -1300 -1600 200 R 40 40 1 1 B 
X PA10_PGMM2 29 -1300 -1500 200 R 40 40 1 1 B 
X PA11_PGMM3 28 -1300 -1400 200 R 40 40 1 1 B 
X PA12_PGMD0 27 -1300 -1300 200 R 40 40 1 1 B 
X PA13_PGMD1 22 -1300 -600 200 R 40 40 1 1 W 
X PA14_PGMD2 21 -1300 -500 200 R 40 40 1 1 W 
X PA15_PGMD3 20 -1300 -400 200 R 40 40 1 1 I 
X PA16_PGMD4 19 -1300 -300 200 R 40 40 1 1 B 
X PA17_PGMD5_AD0 9 -1300 1000 200 R 40 40 1 1 B 
X PA18_PGMD6_AD1 10 -1300 900 200 R 40 40 1 1 B 
X PA19_PGMD7_AD2 13 -1300 500 200 R 40 40 1 1 B 
X PA20_PGMD8_AD3 16 -1300 200 200 R 40 40 1 1 B 
X PA21_PGMD9 11 -1300 800 200 R 40 40 1 1 B 
X PA22_PGMD10 14 -1300 400 200 R 40 40 1 1 B 
X PA23_PGMD11 15 -1300 300 200 R 40 40 1 1 B 
X PA24_PGMD12 23 -1300 -700 200 R 40 40 1 1 B 
X PA25_PGMD13 25 -1300 -1100 200 R 40 40 1 1 B 
X PA26_PGMD14 26 -1300 -1200 200 R 40 40 1 1 B 
X PA27_PGMD15 37 1200 -1300 200 L 40 40 1 1 O 
X PA28 38 1200 -1200 200 L 40 40 1 1 O 
X PA29 41 1200 -700 200 L 40 40 1 1 O 
X PA30 42 1200 -600 200 L 40 40 1 1 O 
X PA31 52 1200 500 200 L 40 40 1 1 W 
X PLLRC 63 1200 1800 200 L 40 40 1 1 B 
X TCK 53 1200 600 200 L 40 40 1 1 W 
X TDI 33 1200 -1800 200 L 40 40 1 1 B 
X TDO 49 1200 200 200 L 40 40 1 1 B 
X TMS 51 1200 400 200 L 40 40 1 1 B 
X TST 40 1200 -900 200 L 40 40 1 1 O 
X VDDCORE@1 12 -1300 700 200 R 40 40 1 1 B 
X VDDCORE@2 24 -1300 -900 200 R 40 40 1 1 B 
X VDDCORE@3 54 1200 800 200 L 40 40 1 1 I 
X VDDFLASH 59 1200 1300 200 L 40 40 1 1 I 
X VDDIN 7 -1300 1300 200 R 40 40 1 1 B 
X VDDIO@1 18 -1300 -100 200 R 40 40 1 1 B 
X VDDIO@2 45 1200 -300 200 L 40 40 1 1 B 
X VDDIO@3 58 1200 1200 200 L 40 40 1 1 I 
X VDDOUT 8 -1300 1200 200 R 40 40 1 1 B 
X VDDPLL 64 1200 1900 200 L 40 40 1 1 B 
X XIN_PGMCK 62 1200 1700 200 L 40 40 1 1 B 
X XOUT 61 1200 1600 200 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_DUALDIP_35
# Package Name: HEADER_DUALDIP64_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_DUALDIP_35 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAMTS64_HEADER
F0 "U" -300 1700 50 H V L B
F1 "AT91SAM7S64_DUALDIP_35" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALDIP64_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 1000 2100
P 2 1 0 0 1000 2100 1000 100
P 2 1 0 0 1000 100 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 100
P 2 1 0 0 -1100 100 -1100 2100
P 2 1 0 0 -1100 100 -900 100
P 2 1 0 0 1000 100 800 100
X AD4 3 -1300 1700 200 R 40 40 1 1 B 
X AD5 4 -1300 1600 200 R 40 40 1 1 B 
X AD6 5 -1300 1500 200 R 40 40 1 1 B 
X AD7 6 -1300 1400 200 R 40 40 1 1 B 
X ADVREF 1 -1300 2000 200 R 40 40 1 1 I 
X DDM 56 1200 1000 200 L 40 40 1 1 I 
X DDP 57 1200 1100 200 L 40 40 1 1 I 
X ERASE 55 1200 900 200 L 40 40 1 1 I 
X GND@1 2 -1300 1900 200 R 40 40 1 1 B 
X GND@2 17 -1300 0 200 R 40 40 1 1 B 
X GND@3 46 1200 -200 200 L 40 40 1 1 B 
X GND@4 60 1200 1400 200 L 40 40 1 1 I 
X JTAGSEL 50 1200 300 200 L 40 40 1 1 B 
X NRST 39 1200 -1000 200 L 40 40 1 1 O 
X PA0_PGMEN1 48 1200 0 200 L 40 40 1 1 B 
X PA1_PGMEN1 47 1200 -100 200 L 40 40 1 1 B 
X PA2_PGMEN2 44 1200 -400 200 L 40 40 1 1 B 
X PA3 43 1200 -500 200 L 40 40 1 1 B 
X PA4_PGMNCMD 36 1200 -1400 200 L 40 40 1 1 O 
X PA5_PGMRDY 35 1200 -1500 200 L 40 40 1 1 O 
X PA6_PGMNOE 34 1200 -1600 200 L 40 40 1 1 B 
X PA7_PGMNVALID 32 -1300 -1800 200 R 40 40 1 1 B 
X PA8_PGMM0 31 -1300 -1700 200 R 40 40 1 1 B 
X PA9_PGMM1 30 -1300 -1600 200 R 40 40 1 1 B 
X PA10_PGMM2 29 -1300 -1500 200 R 40 40 1 1 B 
X PA11_PGMM3 28 -1300 -1400 200 R 40 40 1 1 B 
X PA12_PGMD0 27 -1300 -1300 200 R 40 40 1 1 B 
X PA13_PGMD1 22 -1300 -600 200 R 40 40 1 1 W 
X PA14_PGMD2 21 -1300 -500 200 R 40 40 1 1 W 
X PA15_PGMD3 20 -1300 -400 200 R 40 40 1 1 I 
X PA16_PGMD4 19 -1300 -300 200 R 40 40 1 1 B 
X PA17_PGMD5_AD0 9 -1300 1000 200 R 40 40 1 1 B 
X PA18_PGMD6_AD1 10 -1300 900 200 R 40 40 1 1 B 
X PA19_PGMD7_AD2 13 -1300 500 200 R 40 40 1 1 B 
X PA20_PGMD8_AD3 16 -1300 200 200 R 40 40 1 1 B 
X PA21_PGMD9 11 -1300 800 200 R 40 40 1 1 B 
X PA22_PGMD10 14 -1300 400 200 R 40 40 1 1 B 
X PA23_PGMD11 15 -1300 300 200 R 40 40 1 1 B 
X PA24_PGMD12 23 -1300 -700 200 R 40 40 1 1 B 
X PA25_PGMD13 25 -1300 -1100 200 R 40 40 1 1 B 
X PA26_PGMD14 26 -1300 -1200 200 R 40 40 1 1 B 
X PA27_PGMD15 37 1200 -1300 200 L 40 40 1 1 O 
X PA28 38 1200 -1200 200 L 40 40 1 1 O 
X PA29 41 1200 -700 200 L 40 40 1 1 O 
X PA30 42 1200 -600 200 L 40 40 1 1 O 
X PA31 52 1200 500 200 L 40 40 1 1 W 
X PLLRC 63 1200 1800 200 L 40 40 1 1 B 
X TCK 53 1200 600 200 L 40 40 1 1 W 
X TDI 33 1200 -1800 200 L 40 40 1 1 B 
X TDO 49 1200 200 200 L 40 40 1 1 B 
X TMS 51 1200 400 200 L 40 40 1 1 B 
X TST 40 1200 -900 200 L 40 40 1 1 O 
X VDDCORE@1 12 -1300 700 200 R 40 40 1 1 B 
X VDDCORE@2 24 -1300 -900 200 R 40 40 1 1 B 
X VDDCORE@3 54 1200 800 200 L 40 40 1 1 I 
X VDDFLASH 59 1200 1300 200 L 40 40 1 1 I 
X VDDIN 7 -1300 1300 200 R 40 40 1 1 B 
X VDDIO@1 18 -1300 -100 200 R 40 40 1 1 B 
X VDDIO@2 45 1200 -300 200 L 40 40 1 1 B 
X VDDIO@3 58 1200 1200 200 L 40 40 1 1 I 
X VDDOUT 8 -1300 1200 200 R 40 40 1 1 B 
X VDDPLL 64 1200 1900 200 L 40 40 1 1 B 
X XIN_PGMCK 62 1200 1700 200 L 40 40 1 1 B 
X XOUT 61 1200 1600 200 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_LQFP64
# Package Name: LQFP64
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_LQFP64 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAMTS64_HEADER
F0 "U" -300 1700 50 H V L B
F1 "AT91SAM7S64_LQFP64" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-LQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 1000 2100
P 2 1 0 0 1000 2100 1000 100
P 2 1 0 0 1000 100 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 100
P 2 1 0 0 -1100 100 -1100 2100
P 2 1 0 0 -1100 100 -900 100
P 2 1 0 0 1000 100 800 100
X AD4 3 -1300 1700 200 R 40 40 1 1 B 
X AD5 4 -1300 1600 200 R 40 40 1 1 B 
X AD6 5 -1300 1500 200 R 40 40 1 1 B 
X AD7 6 -1300 1400 200 R 40 40 1 1 B 
X ADVREF 1 -1300 2000 200 R 40 40 1 1 I 
X DDM 56 1200 1000 200 L 40 40 1 1 I 
X DDP 57 1200 1100 200 L 40 40 1 1 I 
X ERASE 55 1200 900 200 L 40 40 1 1 I 
X GND@1 2 -1300 1900 200 R 40 40 1 1 B 
X GND@2 17 -1300 0 200 R 40 40 1 1 B 
X GND@3 46 1200 -200 200 L 40 40 1 1 B 
X GND@4 60 1200 1400 200 L 40 40 1 1 I 
X JTAGSEL 50 1200 300 200 L 40 40 1 1 B 
X NRST 39 1200 -1000 200 L 40 40 1 1 O 
X PA0_PGMEN1 48 1200 0 200 L 40 40 1 1 B 
X PA1_PGMEN1 47 1200 -100 200 L 40 40 1 1 B 
X PA2_PGMEN2 44 1200 -400 200 L 40 40 1 1 B 
X PA3 43 1200 -500 200 L 40 40 1 1 B 
X PA4_PGMNCMD 36 1200 -1400 200 L 40 40 1 1 O 
X PA5_PGMRDY 35 1200 -1500 200 L 40 40 1 1 O 
X PA6_PGMNOE 34 1200 -1600 200 L 40 40 1 1 B 
X PA7_PGMNVALID 32 -1300 -1800 200 R 40 40 1 1 B 
X PA8_PGMM0 31 -1300 -1700 200 R 40 40 1 1 B 
X PA9_PGMM1 30 -1300 -1600 200 R 40 40 1 1 B 
X PA10_PGMM2 29 -1300 -1500 200 R 40 40 1 1 B 
X PA11_PGMM3 28 -1300 -1400 200 R 40 40 1 1 B 
X PA12_PGMD0 27 -1300 -1300 200 R 40 40 1 1 B 
X PA13_PGMD1 22 -1300 -600 200 R 40 40 1 1 W 
X PA14_PGMD2 21 -1300 -500 200 R 40 40 1 1 W 
X PA15_PGMD3 20 -1300 -400 200 R 40 40 1 1 I 
X PA16_PGMD4 19 -1300 -300 200 R 40 40 1 1 B 
X PA17_PGMD5_AD0 9 -1300 1000 200 R 40 40 1 1 B 
X PA18_PGMD6_AD1 10 -1300 900 200 R 40 40 1 1 B 
X PA19_PGMD7_AD2 13 -1300 500 200 R 40 40 1 1 B 
X PA20_PGMD8_AD3 16 -1300 200 200 R 40 40 1 1 B 
X PA21_PGMD9 11 -1300 800 200 R 40 40 1 1 B 
X PA22_PGMD10 14 -1300 400 200 R 40 40 1 1 B 
X PA23_PGMD11 15 -1300 300 200 R 40 40 1 1 B 
X PA24_PGMD12 23 -1300 -700 200 R 40 40 1 1 B 
X PA25_PGMD13 25 -1300 -1100 200 R 40 40 1 1 B 
X PA26_PGMD14 26 -1300 -1200 200 R 40 40 1 1 B 
X PA27_PGMD15 37 1200 -1300 200 L 40 40 1 1 O 
X PA28 38 1200 -1200 200 L 40 40 1 1 O 
X PA29 41 1200 -700 200 L 40 40 1 1 O 
X PA30 42 1200 -600 200 L 40 40 1 1 O 
X PA31 52 1200 500 200 L 40 40 1 1 W 
X PLLRC 63 1200 1800 200 L 40 40 1 1 B 
X TCK 53 1200 600 200 L 40 40 1 1 W 
X TDI 33 1200 -1800 200 L 40 40 1 1 B 
X TDO 49 1200 200 200 L 40 40 1 1 B 
X TMS 51 1200 400 200 L 40 40 1 1 B 
X TST 40 1200 -900 200 L 40 40 1 1 O 
X VDDCORE@1 12 -1300 700 200 R 40 40 1 1 B 
X VDDCORE@2 24 -1300 -900 200 R 40 40 1 1 B 
X VDDCORE@3 54 1200 800 200 L 40 40 1 1 I 
X VDDFLASH 59 1200 1300 200 L 40 40 1 1 I 
X VDDIN 7 -1300 1300 200 R 40 40 1 1 B 
X VDDIO@1 18 -1300 -100 200 R 40 40 1 1 B 
X VDDIO@2 45 1200 -300 200 L 40 40 1 1 B 
X VDDIO@3 58 1200 1200 200 L 40 40 1 1 I 
X VDDOUT 8 -1300 1200 200 R 40 40 1 1 B 
X VDDPLL 64 1200 1900 200 L 40 40 1 1 B 
X XIN_PGMCK 62 1200 1700 200 L 40 40 1 1 B 
X XOUT 61 1200 1600 200 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_LQFP64_EZ
# Package Name: LQFP64_EZ
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_LQFP64_EZ U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAMTS64_HEADER
F0 "U" -300 1700 50 H V L B
F1 "AT91SAM7S64_LQFP64_EZ" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-LQFP64_EZ" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 1000 2100
P 2 1 0 0 1000 2100 1000 100
P 2 1 0 0 1000 100 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 100
P 2 1 0 0 -1100 100 -1100 2100
P 2 1 0 0 -1100 100 -900 100
P 2 1 0 0 1000 100 800 100
X AD4 3 -1300 1700 200 R 40 40 1 1 B 
X AD5 4 -1300 1600 200 R 40 40 1 1 B 
X AD6 5 -1300 1500 200 R 40 40 1 1 B 
X AD7 6 -1300 1400 200 R 40 40 1 1 B 
X ADVREF 1 -1300 2000 200 R 40 40 1 1 I 
X DDM 56 1200 1000 200 L 40 40 1 1 I 
X DDP 57 1200 1100 200 L 40 40 1 1 I 
X ERASE 55 1200 900 200 L 40 40 1 1 I 
X GND@1 2 -1300 1900 200 R 40 40 1 1 B 
X GND@2 17 -1300 0 200 R 40 40 1 1 B 
X GND@3 46 1200 -200 200 L 40 40 1 1 B 
X GND@4 60 1200 1400 200 L 40 40 1 1 I 
X JTAGSEL 50 1200 300 200 L 40 40 1 1 B 
X NRST 39 1200 -1000 200 L 40 40 1 1 O 
X PA0_PGMEN1 48 1200 0 200 L 40 40 1 1 B 
X PA1_PGMEN1 47 1200 -100 200 L 40 40 1 1 B 
X PA2_PGMEN2 44 1200 -400 200 L 40 40 1 1 B 
X PA3 43 1200 -500 200 L 40 40 1 1 B 
X PA4_PGMNCMD 36 1200 -1400 200 L 40 40 1 1 O 
X PA5_PGMRDY 35 1200 -1500 200 L 40 40 1 1 O 
X PA6_PGMNOE 34 1200 -1600 200 L 40 40 1 1 B 
X PA7_PGMNVALID 32 -1300 -1800 200 R 40 40 1 1 B 
X PA8_PGMM0 31 -1300 -1700 200 R 40 40 1 1 B 
X PA9_PGMM1 30 -1300 -1600 200 R 40 40 1 1 B 
X PA10_PGMM2 29 -1300 -1500 200 R 40 40 1 1 B 
X PA11_PGMM3 28 -1300 -1400 200 R 40 40 1 1 B 
X PA12_PGMD0 27 -1300 -1300 200 R 40 40 1 1 B 
X PA13_PGMD1 22 -1300 -600 200 R 40 40 1 1 W 
X PA14_PGMD2 21 -1300 -500 200 R 40 40 1 1 W 
X PA15_PGMD3 20 -1300 -400 200 R 40 40 1 1 I 
X PA16_PGMD4 19 -1300 -300 200 R 40 40 1 1 B 
X PA17_PGMD5_AD0 9 -1300 1000 200 R 40 40 1 1 B 
X PA18_PGMD6_AD1 10 -1300 900 200 R 40 40 1 1 B 
X PA19_PGMD7_AD2 13 -1300 500 200 R 40 40 1 1 B 
X PA20_PGMD8_AD3 16 -1300 200 200 R 40 40 1 1 B 
X PA21_PGMD9 11 -1300 800 200 R 40 40 1 1 B 
X PA22_PGMD10 14 -1300 400 200 R 40 40 1 1 B 
X PA23_PGMD11 15 -1300 300 200 R 40 40 1 1 B 
X PA24_PGMD12 23 -1300 -700 200 R 40 40 1 1 B 
X PA25_PGMD13 25 -1300 -1100 200 R 40 40 1 1 B 
X PA26_PGMD14 26 -1300 -1200 200 R 40 40 1 1 B 
X PA27_PGMD15 37 1200 -1300 200 L 40 40 1 1 O 
X PA28 38 1200 -1200 200 L 40 40 1 1 O 
X PA29 41 1200 -700 200 L 40 40 1 1 O 
X PA30 42 1200 -600 200 L 40 40 1 1 O 
X PA31 52 1200 500 200 L 40 40 1 1 W 
X PLLRC 63 1200 1800 200 L 40 40 1 1 B 
X TCK 53 1200 600 200 L 40 40 1 1 W 
X TDI 33 1200 -1800 200 L 40 40 1 1 B 
X TDO 49 1200 200 200 L 40 40 1 1 B 
X TMS 51 1200 400 200 L 40 40 1 1 B 
X TST 40 1200 -900 200 L 40 40 1 1 O 
X VDDCORE@1 12 -1300 700 200 R 40 40 1 1 B 
X VDDCORE@2 24 -1300 -900 200 R 40 40 1 1 B 
X VDDCORE@3 54 1200 800 200 L 40 40 1 1 I 
X VDDFLASH 59 1200 1300 200 L 40 40 1 1 I 
X VDDIN 7 -1300 1300 200 R 40 40 1 1 B 
X VDDIO@1 18 -1300 -100 200 R 40 40 1 1 B 
X VDDIO@2 45 1200 -300 200 L 40 40 1 1 B 
X VDDIO@3 58 1200 1200 200 L 40 40 1 1 I 
X VDDOUT 8 -1300 1200 200 R 40 40 1 1 B 
X VDDPLL 64 1200 1900 200 L 40 40 1 1 B 
X XIN_PGMCK 62 1200 1700 200 L 40 40 1 1 B 
X XOUT 61 1200 1600 200 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_LQFP64_MILL
# Package Name: LQFP64_MILL
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_LQFP64_MILL U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAMTS64_HEADER
F0 "U" -300 1700 50 H V L B
F1 "AT91SAM7S64_LQFP64_MILL" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-LQFP64_MILL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 1000 2100
P 2 1 0 0 1000 2100 1000 100
P 2 1 0 0 1000 100 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 100
P 2 1 0 0 -1100 100 -1100 2100
P 2 1 0 0 -1100 100 -900 100
P 2 1 0 0 1000 100 800 100
X AD4 3 -1300 1700 200 R 40 40 1 1 B 
X AD5 4 -1300 1600 200 R 40 40 1 1 B 
X AD6 5 -1300 1500 200 R 40 40 1 1 B 
X AD7 6 -1300 1400 200 R 40 40 1 1 B 
X ADVREF 1 -1300 2000 200 R 40 40 1 1 I 
X DDM 56 1200 1000 200 L 40 40 1 1 I 
X DDP 57 1200 1100 200 L 40 40 1 1 I 
X ERASE 55 1200 900 200 L 40 40 1 1 I 
X GND@1 2 -1300 1900 200 R 40 40 1 1 B 
X GND@2 17 -1300 0 200 R 40 40 1 1 B 
X GND@3 46 1200 -200 200 L 40 40 1 1 B 
X GND@4 60 1200 1400 200 L 40 40 1 1 I 
X JTAGSEL 50 1200 300 200 L 40 40 1 1 B 
X NRST 39 1200 -1000 200 L 40 40 1 1 O 
X PA0_PGMEN1 48 1200 0 200 L 40 40 1 1 B 
X PA1_PGMEN1 47 1200 -100 200 L 40 40 1 1 B 
X PA2_PGMEN2 44 1200 -400 200 L 40 40 1 1 B 
X PA3 43 1200 -500 200 L 40 40 1 1 B 
X PA4_PGMNCMD 36 1200 -1400 200 L 40 40 1 1 O 
X PA5_PGMRDY 35 1200 -1500 200 L 40 40 1 1 O 
X PA6_PGMNOE 34 1200 -1600 200 L 40 40 1 1 B 
X PA7_PGMNVALID 32 -1300 -1800 200 R 40 40 1 1 B 
X PA8_PGMM0 31 -1300 -1700 200 R 40 40 1 1 B 
X PA9_PGMM1 30 -1300 -1600 200 R 40 40 1 1 B 
X PA10_PGMM2 29 -1300 -1500 200 R 40 40 1 1 B 
X PA11_PGMM3 28 -1300 -1400 200 R 40 40 1 1 B 
X PA12_PGMD0 27 -1300 -1300 200 R 40 40 1 1 B 
X PA13_PGMD1 22 -1300 -600 200 R 40 40 1 1 W 
X PA14_PGMD2 21 -1300 -500 200 R 40 40 1 1 W 
X PA15_PGMD3 20 -1300 -400 200 R 40 40 1 1 I 
X PA16_PGMD4 19 -1300 -300 200 R 40 40 1 1 B 
X PA17_PGMD5_AD0 9 -1300 1000 200 R 40 40 1 1 B 
X PA18_PGMD6_AD1 10 -1300 900 200 R 40 40 1 1 B 
X PA19_PGMD7_AD2 13 -1300 500 200 R 40 40 1 1 B 
X PA20_PGMD8_AD3 16 -1300 200 200 R 40 40 1 1 B 
X PA21_PGMD9 11 -1300 800 200 R 40 40 1 1 B 
X PA22_PGMD10 14 -1300 400 200 R 40 40 1 1 B 
X PA23_PGMD11 15 -1300 300 200 R 40 40 1 1 B 
X PA24_PGMD12 23 -1300 -700 200 R 40 40 1 1 B 
X PA25_PGMD13 25 -1300 -1100 200 R 40 40 1 1 B 
X PA26_PGMD14 26 -1300 -1200 200 R 40 40 1 1 B 
X PA27_PGMD15 37 1200 -1300 200 L 40 40 1 1 O 
X PA28 38 1200 -1200 200 L 40 40 1 1 O 
X PA29 41 1200 -700 200 L 40 40 1 1 O 
X PA30 42 1200 -600 200 L 40 40 1 1 O 
X PA31 52 1200 500 200 L 40 40 1 1 W 
X PLLRC 63 1200 1800 200 L 40 40 1 1 B 
X TCK 53 1200 600 200 L 40 40 1 1 W 
X TDI 33 1200 -1800 200 L 40 40 1 1 B 
X TDO 49 1200 200 200 L 40 40 1 1 B 
X TMS 51 1200 400 200 L 40 40 1 1 B 
X TST 40 1200 -900 200 L 40 40 1 1 O 
X VDDCORE@1 12 -1300 700 200 R 40 40 1 1 B 
X VDDCORE@2 24 -1300 -900 200 R 40 40 1 1 B 
X VDDCORE@3 54 1200 800 200 L 40 40 1 1 I 
X VDDFLASH 59 1200 1300 200 L 40 40 1 1 I 
X VDDIN 7 -1300 1300 200 R 40 40 1 1 B 
X VDDIO@1 18 -1300 -100 200 R 40 40 1 1 B 
X VDDIO@2 45 1200 -300 200 L 40 40 1 1 B 
X VDDIO@3 58 1200 1200 200 L 40 40 1 1 I 
X VDDOUT 8 -1300 1200 200 R 40 40 1 1 B 
X VDDPLL 64 1200 1900 200 L 40 40 1 1 B 
X XIN_PGMCK 62 1200 1700 200 L 40 40 1 1 B 
X XOUT 61 1200 1600 200 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_PLCC64_35
# Package Name: HEADER_PLCC64_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_PLCC64_35 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAMTS64_HEADER
F0 "U" -300 1700 50 H V L B
F1 "AT91SAM7S64_PLCC64_35" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-HEADER_PLCC64_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 1000 2100
P 2 1 0 0 1000 2100 1000 100
P 2 1 0 0 1000 100 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 100
P 2 1 0 0 -1100 100 -1100 2100
P 2 1 0 0 -1100 100 -900 100
P 2 1 0 0 1000 100 800 100
X AD4 3 -1300 1700 200 R 40 40 1 1 B 
X AD5 4 -1300 1600 200 R 40 40 1 1 B 
X AD6 5 -1300 1500 200 R 40 40 1 1 B 
X AD7 6 -1300 1400 200 R 40 40 1 1 B 
X ADVREF 1 -1300 2000 200 R 40 40 1 1 I 
X DDM 56 1200 1000 200 L 40 40 1 1 I 
X DDP 57 1200 1100 200 L 40 40 1 1 I 
X ERASE 55 1200 900 200 L 40 40 1 1 I 
X GND@1 2 -1300 1900 200 R 40 40 1 1 B 
X GND@2 17 -1300 0 200 R 40 40 1 1 B 
X GND@3 46 1200 -200 200 L 40 40 1 1 B 
X GND@4 60 1200 1400 200 L 40 40 1 1 I 
X JTAGSEL 50 1200 300 200 L 40 40 1 1 B 
X NRST 39 1200 -1000 200 L 40 40 1 1 O 
X PA0_PGMEN1 48 1200 0 200 L 40 40 1 1 B 
X PA1_PGMEN1 47 1200 -100 200 L 40 40 1 1 B 
X PA2_PGMEN2 44 1200 -400 200 L 40 40 1 1 B 
X PA3 43 1200 -500 200 L 40 40 1 1 B 
X PA4_PGMNCMD 36 1200 -1400 200 L 40 40 1 1 O 
X PA5_PGMRDY 35 1200 -1500 200 L 40 40 1 1 O 
X PA6_PGMNOE 34 1200 -1600 200 L 40 40 1 1 B 
X PA7_PGMNVALID 32 -1300 -1800 200 R 40 40 1 1 B 
X PA8_PGMM0 31 -1300 -1700 200 R 40 40 1 1 B 
X PA9_PGMM1 30 -1300 -1600 200 R 40 40 1 1 B 
X PA10_PGMM2 29 -1300 -1500 200 R 40 40 1 1 B 
X PA11_PGMM3 28 -1300 -1400 200 R 40 40 1 1 B 
X PA12_PGMD0 27 -1300 -1300 200 R 40 40 1 1 B 
X PA13_PGMD1 22 -1300 -600 200 R 40 40 1 1 W 
X PA14_PGMD2 21 -1300 -500 200 R 40 40 1 1 W 
X PA15_PGMD3 20 -1300 -400 200 R 40 40 1 1 I 
X PA16_PGMD4 19 -1300 -300 200 R 40 40 1 1 B 
X PA17_PGMD5_AD0 9 -1300 1000 200 R 40 40 1 1 B 
X PA18_PGMD6_AD1 10 -1300 900 200 R 40 40 1 1 B 
X PA19_PGMD7_AD2 13 -1300 500 200 R 40 40 1 1 B 
X PA20_PGMD8_AD3 16 -1300 200 200 R 40 40 1 1 B 
X PA21_PGMD9 11 -1300 800 200 R 40 40 1 1 B 
X PA22_PGMD10 14 -1300 400 200 R 40 40 1 1 B 
X PA23_PGMD11 15 -1300 300 200 R 40 40 1 1 B 
X PA24_PGMD12 23 -1300 -700 200 R 40 40 1 1 B 
X PA25_PGMD13 25 -1300 -1100 200 R 40 40 1 1 B 
X PA26_PGMD14 26 -1300 -1200 200 R 40 40 1 1 B 
X PA27_PGMD15 37 1200 -1300 200 L 40 40 1 1 O 
X PA28 38 1200 -1200 200 L 40 40 1 1 O 
X PA29 41 1200 -700 200 L 40 40 1 1 O 
X PA30 42 1200 -600 200 L 40 40 1 1 O 
X PA31 52 1200 500 200 L 40 40 1 1 W 
X PLLRC 63 1200 1800 200 L 40 40 1 1 B 
X TCK 53 1200 600 200 L 40 40 1 1 W 
X TDI 33 1200 -1800 200 L 40 40 1 1 B 
X TDO 49 1200 200 200 L 40 40 1 1 B 
X TMS 51 1200 400 200 L 40 40 1 1 B 
X TST 40 1200 -900 200 L 40 40 1 1 O 
X VDDCORE@1 12 -1300 700 200 R 40 40 1 1 B 
X VDDCORE@2 24 -1300 -900 200 R 40 40 1 1 B 
X VDDCORE@3 54 1200 800 200 L 40 40 1 1 I 
X VDDFLASH 59 1200 1300 200 L 40 40 1 1 I 
X VDDIN 7 -1300 1300 200 R 40 40 1 1 B 
X VDDIO@1 18 -1300 -100 200 R 40 40 1 1 B 
X VDDIO@2 45 1200 -300 200 L 40 40 1 1 B 
X VDDIO@3 58 1200 1200 200 L 40 40 1 1 I 
X VDDOUT 8 -1300 1200 200 R 40 40 1 1 B 
X VDDPLL 64 1200 1900 200 L 40 40 1 1 B 
X XIN_PGMCK 62 1200 1700 200 L 40 40 1 1 B 
X XOUT 61 1200 1600 200 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_PLCC64_43
# Package Name: HEADER_PLCC64_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_PLCC64_43 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAMTS64_HEADER
F0 "U" -300 1700 50 H V L B
F1 "AT91SAM7S64_PLCC64_43" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-HEADER_PLCC64_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 1000 2100
P 2 1 0 0 1000 2100 1000 100
P 2 1 0 0 1000 100 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 100
P 2 1 0 0 -1100 100 -1100 2100
P 2 1 0 0 -1100 100 -900 100
P 2 1 0 0 1000 100 800 100
X AD4 3 -1300 1700 200 R 40 40 1 1 B 
X AD5 4 -1300 1600 200 R 40 40 1 1 B 
X AD6 5 -1300 1500 200 R 40 40 1 1 B 
X AD7 6 -1300 1400 200 R 40 40 1 1 B 
X ADVREF 1 -1300 2000 200 R 40 40 1 1 I 
X DDM 56 1200 1000 200 L 40 40 1 1 I 
X DDP 57 1200 1100 200 L 40 40 1 1 I 
X ERASE 55 1200 900 200 L 40 40 1 1 I 
X GND@1 2 -1300 1900 200 R 40 40 1 1 B 
X GND@2 17 -1300 0 200 R 40 40 1 1 B 
X GND@3 46 1200 -200 200 L 40 40 1 1 B 
X GND@4 60 1200 1400 200 L 40 40 1 1 I 
X JTAGSEL 50 1200 300 200 L 40 40 1 1 B 
X NRST 39 1200 -1000 200 L 40 40 1 1 O 
X PA0_PGMEN1 48 1200 0 200 L 40 40 1 1 B 
X PA1_PGMEN1 47 1200 -100 200 L 40 40 1 1 B 
X PA2_PGMEN2 44 1200 -400 200 L 40 40 1 1 B 
X PA3 43 1200 -500 200 L 40 40 1 1 B 
X PA4_PGMNCMD 36 1200 -1400 200 L 40 40 1 1 O 
X PA5_PGMRDY 35 1200 -1500 200 L 40 40 1 1 O 
X PA6_PGMNOE 34 1200 -1600 200 L 40 40 1 1 B 
X PA7_PGMNVALID 32 -1300 -1800 200 R 40 40 1 1 B 
X PA8_PGMM0 31 -1300 -1700 200 R 40 40 1 1 B 
X PA9_PGMM1 30 -1300 -1600 200 R 40 40 1 1 B 
X PA10_PGMM2 29 -1300 -1500 200 R 40 40 1 1 B 
X PA11_PGMM3 28 -1300 -1400 200 R 40 40 1 1 B 
X PA12_PGMD0 27 -1300 -1300 200 R 40 40 1 1 B 
X PA13_PGMD1 22 -1300 -600 200 R 40 40 1 1 W 
X PA14_PGMD2 21 -1300 -500 200 R 40 40 1 1 W 
X PA15_PGMD3 20 -1300 -400 200 R 40 40 1 1 I 
X PA16_PGMD4 19 -1300 -300 200 R 40 40 1 1 B 
X PA17_PGMD5_AD0 9 -1300 1000 200 R 40 40 1 1 B 
X PA18_PGMD6_AD1 10 -1300 900 200 R 40 40 1 1 B 
X PA19_PGMD7_AD2 13 -1300 500 200 R 40 40 1 1 B 
X PA20_PGMD8_AD3 16 -1300 200 200 R 40 40 1 1 B 
X PA21_PGMD9 11 -1300 800 200 R 40 40 1 1 B 
X PA22_PGMD10 14 -1300 400 200 R 40 40 1 1 B 
X PA23_PGMD11 15 -1300 300 200 R 40 40 1 1 B 
X PA24_PGMD12 23 -1300 -700 200 R 40 40 1 1 B 
X PA25_PGMD13 25 -1300 -1100 200 R 40 40 1 1 B 
X PA26_PGMD14 26 -1300 -1200 200 R 40 40 1 1 B 
X PA27_PGMD15 37 1200 -1300 200 L 40 40 1 1 O 
X PA28 38 1200 -1200 200 L 40 40 1 1 O 
X PA29 41 1200 -700 200 L 40 40 1 1 O 
X PA30 42 1200 -600 200 L 40 40 1 1 O 
X PA31 52 1200 500 200 L 40 40 1 1 W 
X PLLRC 63 1200 1800 200 L 40 40 1 1 B 
X TCK 53 1200 600 200 L 40 40 1 1 W 
X TDI 33 1200 -1800 200 L 40 40 1 1 B 
X TDO 49 1200 200 200 L 40 40 1 1 B 
X TMS 51 1200 400 200 L 40 40 1 1 B 
X TST 40 1200 -900 200 L 40 40 1 1 O 
X VDDCORE@1 12 -1300 700 200 R 40 40 1 1 B 
X VDDCORE@2 24 -1300 -900 200 R 40 40 1 1 B 
X VDDCORE@3 54 1200 800 200 L 40 40 1 1 I 
X VDDFLASH 59 1200 1300 200 L 40 40 1 1 I 
X VDDIN 7 -1300 1300 200 R 40 40 1 1 B 
X VDDIO@1 18 -1300 -100 200 R 40 40 1 1 B 
X VDDIO@2 45 1200 -300 200 L 40 40 1 1 B 
X VDDIO@3 58 1200 1200 200 L 40 40 1 1 I 
X VDDOUT 8 -1300 1200 200 R 40 40 1 1 B 
X VDDPLL 64 1200 1900 200 L 40 40 1 1 B 
X XIN_PGMCK 62 1200 1700 200 L 40 40 1 1 B 
X XOUT 61 1200 1600 200 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_OLIMEX_H
# Package Name: HEADDER_DUAL_OLIMEX40_35
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 2
#
DEF AT91SAM7S64_OLIMEX_H J 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: AT91SAM7S64_OLIMEX_H1
F0 "J" -200 1010 50 H V L B
F1 "AT91SAM7S64_OLIMEX_H" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADDER_DUAL_OLIMEX40_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 900 0 875
P 2 1 0 0 -100 800 -100 825
P 2 1 0 0 0 700 0 675
P 2 1 0 0 -100 600 -100 625
P 2 1 0 0 0 475 0 500
P 2 1 0 0 -100 400 -100 425
P 2 1 0 0 0 300 0 275
P 2 1 0 0 -100 200 -100 225
P 2 1 0 0 0 100 0 75
P 2 1 0 0 -100 0 -100 25
P 2 1 0 0 0 -100 0 -125
P 2 1 0 0 -100 -200 -100 -175
P 2 1 0 0 0 -300 0 -325
P 2 1 0 0 -100 -375 -100 -400
P 2 1 0 0 0 -500 0 -525
P 2 1 0 0 -100 -575 -100 -600
P 2 1 0 0 0 -700 0 -725
P 2 1 0 0 -100 -800 -100 -775
P 2 1 0 0 0 -900 0 -925
P 2 1 0 0 -100 -1000 -100 -975
P 2 1 0 0 -150 950 50 950
P 2 1 0 0 50 950 50 -1050
P 2 1 0 0 50 -1050 -150 -1050
P 2 1 0 0 -150 -1050 -150 950
P 2 1 0 0 -25 875 25 875
P 2 1 0 0 25 875 25 825
P 2 1 0 0 25 825 -25 825
P 2 1 0 0 -25 825 -25 875
C -100 850 25 1 1 0 N
C 0 650 25 1 1 0 N
C -100 650 25 1 1 0 N
C 0 450 25 1 1 0 N
C -100 450 25 1 1 0 N
C 0 250 25 1 1 0 N
C -100 250 25 1 1 0 N
C 0 50 25 1 1 0 N
C -100 50 25 1 1 0 N
C 0 -150 25 1 1 0 N
C -100 -150 25 1 1 0 N
C 0 -350 25 1 1 0 N
C -100 -350 25 1 1 0 N
C 0 -550 25 1 1 0 N
C -100 -550 25 1 1 0 N
C 0 -750 25 1 1 0 N
C -100 -750 25 1 1 0 N
C 0 -950 25 1 1 0 N
C -100 -950 25 1 1 0 N
T 0 185 955 70 0 1 0 PA0
T 0 185 845 70 0 1 0 PA1
T 0 185 745 70 0 1 0 PA2
T 0 185 645 70 0 1 0 PA3
T 0 185 545 70 0 1 0 PA4
T 0 185 445 70 0 1 0 PA5
T 0 185 345 70 0 1 0 PA6
T 0 185 245 70 0 1 0 PA7
T 0 185 145 70 0 1 0 PA8
T 0 185 45 70 0 1 0 PA9
T 0 220 -55 70 0 1 0 PA10
T 0 220 -155 70 0 1 0 PA11
T 0 220 -255 70 0 1 0 PA12
T 0 220 -355 70 0 1 0 PA13
T 0 220 -455 70 0 1 0 PA14
T 0 220 -555 70 0 1 0 PA15
T 0 220 -655 70 0 1 0 PA16
T 0 220 -755 70 0 1 0 PA17
T 0 220 -855 70 0 1 0 PA18
T 0 220 -955 70 0 1 0 PA19
X PA0 1 0 900 0 R 40 40 1 1 P 
X PA1 2 -100 800 0 R 40 40 1 1 P 
X PA2 3 0 700 0 R 40 40 1 1 P 
X PA3 4 -100 600 0 R 40 40 1 1 P 
X PA4 5 0 500 0 R 40 40 1 1 P 
X PA5 6 -100 400 0 R 40 40 1 1 P 
X PA6 7 0 300 0 R 40 40 1 1 P 
X PA7 8 -100 200 0 R 40 40 1 1 P 
X PA8 9 0 100 0 R 40 40 1 1 P 
X PA9 10 -100 0 0 R 40 40 1 1 P 
X PA10 11 0 -100 0 R 40 40 1 1 P 
X PA11 12 -100 -200 0 R 40 40 1 1 P 
X PA12 13 0 -300 0 R 40 40 1 1 P 
X PA13 14 -100 -400 0 R 40 40 1 1 P 
X PA14 15 0 -500 0 R 40 40 1 1 P 
X PA15 16 -100 -600 0 R 40 40 1 1 P 
X PA16 17 0 -700 0 R 40 40 1 1 P 
X PA17 18 -100 -800 0 R 40 40 1 1 P 
X PA18 19 0 -900 0 R 40 40 1 1 P 
X PA19 20 -100 -1000 0 R 40 40 1 1 P 
# Gate Name: B
# Symbol Name: AT91SAM7S64_OLIMEX_H2
P 2 2 0 0 0 900 0 875
P 2 2 0 0 -100 800 -100 825
P 2 2 0 0 0 700 0 675
P 2 2 0 0 -100 600 -100 625
P 2 2 0 0 0 475 0 500
P 2 2 0 0 -100 400 -100 425
P 2 2 0 0 0 300 0 275
P 2 2 0 0 -100 200 -100 225
P 2 2 0 0 0 100 0 75
P 2 2 0 0 -100 0 -100 25
P 2 2 0 0 0 -100 0 -125
P 2 2 0 0 -100 -200 -100 -175
P 2 2 0 0 0 -300 0 -325
P 2 2 0 0 -100 -375 -100 -400
P 2 2 0 0 0 -500 0 -525
P 2 2 0 0 -100 -575 -100 -600
P 2 2 0 0 0 -700 0 -725
P 2 2 0 0 -100 -800 -100 -775
P 2 2 0 0 0 -900 0 -925
P 2 2 0 0 -100 -1000 -100 -975
P 2 2 0 0 -150 950 -150 -1050
P 2 2 0 0 -150 -1050 50 -1050
P 2 2 0 0 50 -1050 50 950
P 2 2 0 0 50 950 -150 950
P 2 2 0 0 -110 -970 -90 -970
P 2 2 0 0 -90 -970 -80 -960
P 2 2 0 0 -80 -960 -80 -940
P 2 2 0 0 -80 -940 -90 -930
P 2 2 0 0 -90 -930 -110 -930
P 2 2 0 0 -110 -930 -120 -940
P 2 2 0 0 -120 -940 -120 -960
P 2 2 0 0 -120 -960 -110 -970
C 0 850 25 2 1 0 N
C -100 850 25 2 1 0 N
C 0 650 25 2 1 0 N
C -100 650 25 2 1 0 N
C 0 450 25 2 1 0 N
C -100 450 25 2 1 0 N
C 0 250 25 2 1 0 N
C -100 250 25 2 1 0 N
C 0 50 25 2 1 0 N
C -100 50 25 2 1 0 N
C 0 -150 25 2 1 0 N
C -100 -150 25 2 1 0 N
C 0 -350 25 2 1 0 N
C -100 -350 25 2 1 0 N
C 0 -550 25 2 1 0 N
C -100 -550 25 2 1 0 N
C 0 -750 25 2 1 0 N
C -100 -750 25 2 1 0 N
C 0 -950 25 2 1 0 N
T 0 290 945 70 0 2 0 /RESET
T 0 185 845 70 0 2 0 GND
T 0 255 745 70 0 2 0 +3.3V
T 0 185 645 70 0 2 0 +5V
T 0 185 545 70 0 2 0 AD6
T 0 185 445 70 0 2 0 AD5
T 0 185 345 70 0 2 0 AD4
T 0 255 245 70 0 2 0 ADREF
T 0 220 145 70 0 2 0 PA31
T 0 220 45 70 0 2 0 PA30
T 0 220 -55 70 0 2 0 PA29
T 0 220 -155 70 0 2 0 PA28
T 0 220 -255 70 0 2 0 PA27
T 0 220 -455 70 0 2 0 PA25
T 0 220 -355 70 0 2 0 PA26
T 0 220 -555 70 0 2 0 PA24
T 0 220 -655 70 0 2 0 PA23
T 0 220 -755 70 0 2 0 PA22
T 0 220 -855 70 0 2 0 PA21
T 0 220 -955 70 0 2 0 PA20
X +3.3V 38 0 700 0 R 40 40 2 1 P 
X +5V 37 -100 600 0 R 40 40 2 1 P 
X /RESET 40 0 900 0 R 40 40 2 1 P 
X AD4 34 0 300 0 R 40 40 2 1 P 
X AD5 35 -100 400 0 R 40 40 2 1 P 
X AD6 36 0 500 0 R 40 40 2 1 P 
X ADREF 33 -100 200 0 R 40 40 2 1 P 
X GND 39 -100 800 0 R 40 40 2 1 I 
X PA20 21 -100 -1000 0 R 40 40 2 1 P 
X PA21 22 0 -900 0 R 40 40 2 1 P 
X PA22 23 -100 -800 0 R 40 40 2 1 P 
X PA23 24 0 -700 0 R 40 40 2 1 P 
X PA24 25 -100 -600 0 R 40 40 2 1 P 
X PA25 26 0 -500 0 R 40 40 2 1 P 
X PA26 27 -100 -400 0 R 40 40 2 1 P 
X PA27 28 0 -300 0 R 40 40 2 1 P 
X PA28 29 -100 -200 0 R 40 40 2 1 P 
X PA29 30 0 -100 0 R 40 40 2 1 P 
X PA30 31 -100 0 0 R 40 40 2 1 P 
X PA31 32 0 100 0 R 40 40 2 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_SQ_H_DUAL64_35
# Package Name: HEADER_DUALSQR64_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_SQ_H_DUAL64_35 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAM7S64_SQ_HEADER
F0 "U" -400 0 50 H V L B
F1 "AT91SAM7S64_SQ_H_DUAL64_35" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR64_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1050 1000 -800 1250
P 2 1 0 0 -800 1250 1050 1250
P 2 1 0 0 1050 1250 1050 -1150
P 2 1 0 0 1050 -1150 -1050 -1150
P 2 1 0 0 -1050 -1150 -1050 1000
P 2 1 0 0 -625 1600 -600 1600
P 2 1 0 0 -425 1600 -400 1600
P 2 1 0 0 -500 1500 -475 1500
P 2 1 0 0 -300 1500 -275 1500
P 2 1 0 0 -225 1600 -200 1600
P 2 1 0 0 -100 1500 -75 1500
P 2 1 0 0 0 1600 -25 1600
P 2 1 0 0 100 1500 125 1500
P 2 1 0 0 200 1600 175 1600
P 2 1 0 0 300 1500 325 1500
P 2 1 0 0 400 1600 375 1600
P 2 1 0 0 500 1500 525 1500
P 2 1 0 0 600 1600 575 1600
P 2 1 0 0 700 1500 725 1500
P 2 1 0 0 800 1600 775 1600
P 2 1 0 0 -700 1500 -675 1500
P 2 1 0 0 -1400 800 -1400 775
P 2 1 0 0 -1300 700 -1300 725
P 2 1 0 0 -1400 600 -1400 575
P 2 1 0 0 -1300 500 -1300 525
P 2 1 0 0 -1400 375 -1400 400
P 2 1 0 0 -1300 300 -1300 325
P 2 1 0 0 -1400 200 -1400 175
P 2 1 0 0 -1300 100 -1300 125
P 2 1 0 0 -1400 0 -1400 -25
P 2 1 0 0 -1300 -100 -1300 -75
P 2 1 0 0 -1400 -200 -1400 -225
P 2 1 0 0 -1300 -300 -1300 -275
P 2 1 0 0 -1400 -400 -1400 -425
P 2 1 0 0 -1300 -475 -1300 -500
P 2 1 0 0 -1400 -600 -1400 -625
P 2 1 0 0 -1300 -675 -1300 -700
P 2 1 0 0 -700 -1500 -675 -1500
P 2 1 0 0 -625 -1400 -600 -1400
P 2 1 0 0 -500 -1500 -475 -1500
P 2 1 0 0 -425 -1400 -400 -1400
P 2 1 0 0 -275 -1500 -300 -1500
P 2 1 0 0 -200 -1400 -225 -1400
P 2 1 0 0 -100 -1500 -75 -1500
P 2 1 0 0 -25 -1400 0 -1400
P 2 1 0 0 100 -1500 125 -1500
P 2 1 0 0 175 -1400 200 -1400
P 2 1 0 0 300 -1500 325 -1500
P 2 1 0 0 375 -1400 400 -1400
P 2 1 0 0 500 -1500 525 -1500
P 2 1 0 0 575 -1400 600 -1400
P 2 1 0 0 700 -1500 725 -1500
P 2 1 0 0 775 -1400 800 -1400
P 2 1 0 0 1300 800 1300 775
P 2 1 0 0 1400 725 1400 700
P 2 1 0 0 1300 600 1300 575
P 2 1 0 0 1400 525 1400 500
P 2 1 0 0 1300 400 1300 375
P 2 1 0 0 1400 325 1400 300
P 2 1 0 0 1300 200 1300 175
P 2 1 0 0 1400 125 1400 100
P 2 1 0 0 1300 0 1300 -25
P 2 1 0 0 1400 -75 1400 -100
P 2 1 0 0 1300 -200 1300 -225
P 2 1 0 0 1400 -275 1400 -300
P 2 1 0 0 1300 -400 1300 -425
P 2 1 0 0 1400 -475 1400 -500
P 2 1 0 0 1300 -600 1300 -625
P 2 1 0 0 1400 -675 1400 -700
C -1400 750 25 1 1 0 N
C -1300 750 25 1 1 0 N
C -1400 550 25 1 1 0 N
C -1300 550 25 1 1 0 N
C -1400 350 25 1 1 0 N
C -1300 350 25 1 1 0 N
C -1400 150 25 1 1 0 N
C -1300 150 25 1 1 0 N
C -1400 -50 25 1 1 0 N
C -1300 -50 25 1 1 0 N
C -1400 -250 25 1 1 0 N
C -1300 -250 25 1 1 0 N
C -1400 -450 25 1 1 0 N
C -1300 -450 25 1 1 0 N
C -1400 -650 25 1 1 0 N
C -1300 -650 25 1 1 0 N
C -650 -1500 25 1 1 0 N
C -650 -1400 25 1 1 0 N
C -450 -1500 25 1 1 0 N
C -450 -1400 25 1 1 0 N
C -250 -1500 25 1 1 0 N
C -250 -1400 25 1 1 0 N
C -50 -1500 25 1 1 0 N
C -50 -1400 25 1 1 0 N
C 150 -1500 25 1 1 0 N
C 150 -1400 25 1 1 0 N
C 350 -1500 25 1 1 0 N
C 350 -1400 25 1 1 0 N
C 550 -1500 25 1 1 0 N
C 550 -1400 25 1 1 0 N
C 750 -1500 25 1 1 0 N
C 750 -1400 25 1 1 0 N
C 1400 -650 25 1 1 0 N
C 1300 -650 25 1 1 0 N
C 1400 -450 25 1 1 0 N
C 1300 -450 25 1 1 0 N
C 1400 -250 25 1 1 0 N
C 1300 -250 25 1 1 0 N
C 1400 -50 25 1 1 0 N
C 1300 -50 25 1 1 0 N
C 1400 150 25 1 1 0 N
C 1300 150 25 1 1 0 N
C 1400 350 25 1 1 0 N
C 1300 350 25 1 1 0 N
C 1400 550 25 1 1 0 N
C 1300 550 25 1 1 0 N
C 1400 750 25 1 1 0 N
C 1300 750 25 1 1 0 N
C 750 1600 25 1 1 0 N
C 750 1500 25 1 1 0 N
C 550 1600 25 1 1 0 N
C 550 1500 25 1 1 0 N
C 350 1600 25 1 1 0 N
C 350 1500 25 1 1 0 N
C 150 1600 25 1 1 0 N
C 150 1500 25 1 1 0 N
C -50 1600 25 1 1 0 N
C -50 1500 25 1 1 0 N
C -250 1600 25 1 1 0 N
C -250 1500 25 1 1 0 N
C -450 1600 25 1 1 0 N
C -450 1500 25 1 1 0 N
C -650 1600 25 1 1 0 N
C -650 1500 25 1 1 0 N
X AD4 3 -1400 600 0 R 40 40 1 1 P 
X AD5 4 -1300 500 0 R 40 40 1 1 P 
X AD6 5 -1400 400 0 R 40 40 1 1 P 
X AD7 6 -1300 300 0 R 40 40 1 1 P 
X ADVREF 1 -1400 800 0 R 40 40 1 1 P 
X DDM 56 100 1500 0 D 40 40 1 1 P 
X DDP 57 0 1600 0 D 40 40 1 1 P 
X ERASE 55 200 1600 0 D 40 40 1 1 P 
X GND@1 2 -1300 700 0 R 40 40 1 1 P 
X GND@2 17 -700 -1500 0 U 40 40 1 1 P 
X GND@3 46 1300 600 0 L 40 40 1 1 P 
X GND@4 60 -300 1500 0 D 40 40 1 1 P 
X JTAGSEL 50 700 1500 0 D 40 40 1 1 P 
X NRST 39 1400 -100 0 L 40 40 1 1 P 
X PA0 48 1300 800 0 L 40 40 1 1 P 
X PA1 47 1400 700 0 L 40 40 1 1 P 
X PA2 44 1300 400 0 L 40 40 1 1 P 
X PA3 43 1400 300 0 L 40 40 1 1 P 
X PA4 36 1300 -400 0 L 40 40 1 1 P 
X PA5 35 1400 -500 0 L 40 40 1 1 P 
X PA6 34 1300 -600 0 L 40 40 1 1 P 
X PA7 32 800 -1400 0 U 40 40 1 1 P 
X PA8 31 700 -1500 0 U 40 40 1 1 P 
X PA9_DRXD 30 600 -1400 0 U 40 40 1 1 P 
X PA10_DTXD 29 500 -1500 0 U 40 40 1 1 P 
X PA11 28 400 -1400 0 U 40 40 1 1 P 
X PA12 27 300 -1500 0 U 40 40 1 1 P 
X PA13 22 -200 -1400 0 U 40 40 1 1 P 
X PA14 21 -300 -1500 0 U 40 40 1 1 P 
X PA15 20 -400 -1400 0 U 40 40 1 1 P 
X PA16_USB_PU 19 -500 -1500 0 U 40 40 1 1 P 
X PA17_AD0 9 -1400 0 0 R 40 40 1 1 P 
X PA18_AD1 10 -1300 -100 0 R 40 40 1 1 P 
X PA19_AD2 13 -1400 -400 0 R 40 40 1 1 P 
X PA20_AD3 16 -1300 -700 0 R 40 40 1 1 P 
X PA21 11 -1400 -200 0 R 40 40 1 1 P 
X PA22 14 -1300 -500 0 R 40 40 1 1 P 
X PA23 15 -1400 -600 0 R 40 40 1 1 P 
X PA24 23 -100 -1500 0 U 40 40 1 1 P 
X PA25 25 100 -1500 0 U 40 40 1 1 P 
X PA26 26 200 -1400 0 U 40 40 1 1 P 
X PA27 37 1400 -300 0 L 40 40 1 1 P 
X PA28 38 1300 -200 0 L 40 40 1 1 P 
X PA29 41 1400 100 0 L 40 40 1 1 P 
X PA30 42 1300 200 0 L 40 40 1 1 P 
X PA31 52 500 1500 0 D 40 40 1 1 P 
X PLLRC 63 -600 1600 0 D 40 40 1 1 P 
X TCK 53 400 1600 0 D 40 40 1 1 P 
X TDI 33 1400 -700 0 L 40 40 1 1 P 
X TDO 49 800 1600 0 D 40 40 1 1 P 
X TMS 51 600 1600 0 D 40 40 1 1 P 
X TST 40 1300 0 0 L 40 40 1 1 P 
X VDDCORE@1 12 -1300 -300 0 R 40 40 1 1 P 
X VDDCORE@2 24 0 -1400 0 U 40 40 1 1 P 
X VDDCORE@3 54 300 1500 0 D 40 40 1 1 P 
X VDDFLASH 59 -200 1600 0 D 40 40 1 1 P 
X VDDIN 7 -1400 200 0 R 40 40 1 1 P 
X VDDIO@1 18 -600 -1400 0 U 40 40 1 1 P 
X VDDIO@2 45 1400 500 0 L 40 40 1 1 P 
X VDDIO@3 58 -100 1500 0 D 40 40 1 1 P 
X VDDOUT 8 -1300 100 0 R 40 40 1 1 P 
X VDDPLL 64 -700 1500 0 D 40 40 1 1 P 
X XIN 62 -500 1500 0 D 40 40 1 1 P 
X XOUT 61 -400 1600 0 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_SQ_H_DUAL64_43
# Package Name: HEADER_DUALSQR64_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_SQ_H_DUAL64_43 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAM7S64_SQ_HEADER
F0 "U" -400 0 50 H V L B
F1 "AT91SAM7S64_SQ_H_DUAL64_43" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR64_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1050 1000 -800 1250
P 2 1 0 0 -800 1250 1050 1250
P 2 1 0 0 1050 1250 1050 -1150
P 2 1 0 0 1050 -1150 -1050 -1150
P 2 1 0 0 -1050 -1150 -1050 1000
P 2 1 0 0 -625 1600 -600 1600
P 2 1 0 0 -425 1600 -400 1600
P 2 1 0 0 -500 1500 -475 1500
P 2 1 0 0 -300 1500 -275 1500
P 2 1 0 0 -225 1600 -200 1600
P 2 1 0 0 -100 1500 -75 1500
P 2 1 0 0 0 1600 -25 1600
P 2 1 0 0 100 1500 125 1500
P 2 1 0 0 200 1600 175 1600
P 2 1 0 0 300 1500 325 1500
P 2 1 0 0 400 1600 375 1600
P 2 1 0 0 500 1500 525 1500
P 2 1 0 0 600 1600 575 1600
P 2 1 0 0 700 1500 725 1500
P 2 1 0 0 800 1600 775 1600
P 2 1 0 0 -700 1500 -675 1500
P 2 1 0 0 -1400 800 -1400 775
P 2 1 0 0 -1300 700 -1300 725
P 2 1 0 0 -1400 600 -1400 575
P 2 1 0 0 -1300 500 -1300 525
P 2 1 0 0 -1400 375 -1400 400
P 2 1 0 0 -1300 300 -1300 325
P 2 1 0 0 -1400 200 -1400 175
P 2 1 0 0 -1300 100 -1300 125
P 2 1 0 0 -1400 0 -1400 -25
P 2 1 0 0 -1300 -100 -1300 -75
P 2 1 0 0 -1400 -200 -1400 -225
P 2 1 0 0 -1300 -300 -1300 -275
P 2 1 0 0 -1400 -400 -1400 -425
P 2 1 0 0 -1300 -475 -1300 -500
P 2 1 0 0 -1400 -600 -1400 -625
P 2 1 0 0 -1300 -675 -1300 -700
P 2 1 0 0 -700 -1500 -675 -1500
P 2 1 0 0 -625 -1400 -600 -1400
P 2 1 0 0 -500 -1500 -475 -1500
P 2 1 0 0 -425 -1400 -400 -1400
P 2 1 0 0 -275 -1500 -300 -1500
P 2 1 0 0 -200 -1400 -225 -1400
P 2 1 0 0 -100 -1500 -75 -1500
P 2 1 0 0 -25 -1400 0 -1400
P 2 1 0 0 100 -1500 125 -1500
P 2 1 0 0 175 -1400 200 -1400
P 2 1 0 0 300 -1500 325 -1500
P 2 1 0 0 375 -1400 400 -1400
P 2 1 0 0 500 -1500 525 -1500
P 2 1 0 0 575 -1400 600 -1400
P 2 1 0 0 700 -1500 725 -1500
P 2 1 0 0 775 -1400 800 -1400
P 2 1 0 0 1300 800 1300 775
P 2 1 0 0 1400 725 1400 700
P 2 1 0 0 1300 600 1300 575
P 2 1 0 0 1400 525 1400 500
P 2 1 0 0 1300 400 1300 375
P 2 1 0 0 1400 325 1400 300
P 2 1 0 0 1300 200 1300 175
P 2 1 0 0 1400 125 1400 100
P 2 1 0 0 1300 0 1300 -25
P 2 1 0 0 1400 -75 1400 -100
P 2 1 0 0 1300 -200 1300 -225
P 2 1 0 0 1400 -275 1400 -300
P 2 1 0 0 1300 -400 1300 -425
P 2 1 0 0 1400 -475 1400 -500
P 2 1 0 0 1300 -600 1300 -625
P 2 1 0 0 1400 -675 1400 -700
C -1400 750 25 1 1 0 N
C -1300 750 25 1 1 0 N
C -1400 550 25 1 1 0 N
C -1300 550 25 1 1 0 N
C -1400 350 25 1 1 0 N
C -1300 350 25 1 1 0 N
C -1400 150 25 1 1 0 N
C -1300 150 25 1 1 0 N
C -1400 -50 25 1 1 0 N
C -1300 -50 25 1 1 0 N
C -1400 -250 25 1 1 0 N
C -1300 -250 25 1 1 0 N
C -1400 -450 25 1 1 0 N
C -1300 -450 25 1 1 0 N
C -1400 -650 25 1 1 0 N
C -1300 -650 25 1 1 0 N
C -650 -1500 25 1 1 0 N
C -650 -1400 25 1 1 0 N
C -450 -1500 25 1 1 0 N
C -450 -1400 25 1 1 0 N
C -250 -1500 25 1 1 0 N
C -250 -1400 25 1 1 0 N
C -50 -1500 25 1 1 0 N
C -50 -1400 25 1 1 0 N
C 150 -1500 25 1 1 0 N
C 150 -1400 25 1 1 0 N
C 350 -1500 25 1 1 0 N
C 350 -1400 25 1 1 0 N
C 550 -1500 25 1 1 0 N
C 550 -1400 25 1 1 0 N
C 750 -1500 25 1 1 0 N
C 750 -1400 25 1 1 0 N
C 1400 -650 25 1 1 0 N
C 1300 -650 25 1 1 0 N
C 1400 -450 25 1 1 0 N
C 1300 -450 25 1 1 0 N
C 1400 -250 25 1 1 0 N
C 1300 -250 25 1 1 0 N
C 1400 -50 25 1 1 0 N
C 1300 -50 25 1 1 0 N
C 1400 150 25 1 1 0 N
C 1300 150 25 1 1 0 N
C 1400 350 25 1 1 0 N
C 1300 350 25 1 1 0 N
C 1400 550 25 1 1 0 N
C 1300 550 25 1 1 0 N
C 1400 750 25 1 1 0 N
C 1300 750 25 1 1 0 N
C 750 1600 25 1 1 0 N
C 750 1500 25 1 1 0 N
C 550 1600 25 1 1 0 N
C 550 1500 25 1 1 0 N
C 350 1600 25 1 1 0 N
C 350 1500 25 1 1 0 N
C 150 1600 25 1 1 0 N
C 150 1500 25 1 1 0 N
C -50 1600 25 1 1 0 N
C -50 1500 25 1 1 0 N
C -250 1600 25 1 1 0 N
C -250 1500 25 1 1 0 N
C -450 1600 25 1 1 0 N
C -450 1500 25 1 1 0 N
C -650 1600 25 1 1 0 N
C -650 1500 25 1 1 0 N
X AD4 3 -1400 600 0 R 40 40 1 1 P 
X AD5 4 -1300 500 0 R 40 40 1 1 P 
X AD6 5 -1400 400 0 R 40 40 1 1 P 
X AD7 6 -1300 300 0 R 40 40 1 1 P 
X ADVREF 1 -1400 800 0 R 40 40 1 1 P 
X DDM 56 100 1500 0 D 40 40 1 1 P 
X DDP 57 0 1600 0 D 40 40 1 1 P 
X ERASE 55 200 1600 0 D 40 40 1 1 P 
X GND@1 2 -1300 700 0 R 40 40 1 1 P 
X GND@2 17 -700 -1500 0 U 40 40 1 1 P 
X GND@3 46 1300 600 0 L 40 40 1 1 P 
X GND@4 60 -300 1500 0 D 40 40 1 1 P 
X JTAGSEL 50 700 1500 0 D 40 40 1 1 P 
X NRST 39 1400 -100 0 L 40 40 1 1 P 
X PA0 48 1300 800 0 L 40 40 1 1 P 
X PA1 47 1400 700 0 L 40 40 1 1 P 
X PA2 44 1300 400 0 L 40 40 1 1 P 
X PA3 43 1400 300 0 L 40 40 1 1 P 
X PA4 36 1300 -400 0 L 40 40 1 1 P 
X PA5 35 1400 -500 0 L 40 40 1 1 P 
X PA6 34 1300 -600 0 L 40 40 1 1 P 
X PA7 32 800 -1400 0 U 40 40 1 1 P 
X PA8 31 700 -1500 0 U 40 40 1 1 P 
X PA9_DRXD 30 600 -1400 0 U 40 40 1 1 P 
X PA10_DTXD 29 500 -1500 0 U 40 40 1 1 P 
X PA11 28 400 -1400 0 U 40 40 1 1 P 
X PA12 27 300 -1500 0 U 40 40 1 1 P 
X PA13 22 -200 -1400 0 U 40 40 1 1 P 
X PA14 21 -300 -1500 0 U 40 40 1 1 P 
X PA15 20 -400 -1400 0 U 40 40 1 1 P 
X PA16_USB_PU 19 -500 -1500 0 U 40 40 1 1 P 
X PA17_AD0 9 -1400 0 0 R 40 40 1 1 P 
X PA18_AD1 10 -1300 -100 0 R 40 40 1 1 P 
X PA19_AD2 13 -1400 -400 0 R 40 40 1 1 P 
X PA20_AD3 16 -1300 -700 0 R 40 40 1 1 P 
X PA21 11 -1400 -200 0 R 40 40 1 1 P 
X PA22 14 -1300 -500 0 R 40 40 1 1 P 
X PA23 15 -1400 -600 0 R 40 40 1 1 P 
X PA24 23 -100 -1500 0 U 40 40 1 1 P 
X PA25 25 100 -1500 0 U 40 40 1 1 P 
X PA26 26 200 -1400 0 U 40 40 1 1 P 
X PA27 37 1400 -300 0 L 40 40 1 1 P 
X PA28 38 1300 -200 0 L 40 40 1 1 P 
X PA29 41 1400 100 0 L 40 40 1 1 P 
X PA30 42 1300 200 0 L 40 40 1 1 P 
X PA31 52 500 1500 0 D 40 40 1 1 P 
X PLLRC 63 -600 1600 0 D 40 40 1 1 P 
X TCK 53 400 1600 0 D 40 40 1 1 P 
X TDI 33 1400 -700 0 L 40 40 1 1 P 
X TDO 49 800 1600 0 D 40 40 1 1 P 
X TMS 51 600 1600 0 D 40 40 1 1 P 
X TST 40 1300 0 0 L 40 40 1 1 P 
X VDDCORE@1 12 -1300 -300 0 R 40 40 1 1 P 
X VDDCORE@2 24 0 -1400 0 U 40 40 1 1 P 
X VDDCORE@3 54 300 1500 0 D 40 40 1 1 P 
X VDDFLASH 59 -200 1600 0 D 40 40 1 1 P 
X VDDIN 7 -1400 200 0 R 40 40 1 1 P 
X VDDIO@1 18 -600 -1400 0 U 40 40 1 1 P 
X VDDIO@2 45 1400 500 0 L 40 40 1 1 P 
X VDDIO@3 58 -100 1500 0 D 40 40 1 1 P 
X VDDOUT 8 -1300 100 0 R 40 40 1 1 P 
X VDDPLL 64 -700 1500 0 D 40 40 1 1 P 
X XIN 62 -500 1500 0 D 40 40 1 1 P 
X XOUT 61 -400 1600 0 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_SQ_H_PLCC64_35
# Package Name: HEADER_PLCC64_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_SQ_H_PLCC64_35 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAM7S64_SQ_HEADER
F0 "U" -400 0 50 H V L B
F1 "AT91SAM7S64_SQ_H_PLCC64_35" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_PLCC64_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1050 1000 -800 1250
P 2 1 0 0 -800 1250 1050 1250
P 2 1 0 0 1050 1250 1050 -1150
P 2 1 0 0 1050 -1150 -1050 -1150
P 2 1 0 0 -1050 -1150 -1050 1000
P 2 1 0 0 -625 1600 -600 1600
P 2 1 0 0 -425 1600 -400 1600
P 2 1 0 0 -500 1500 -475 1500
P 2 1 0 0 -300 1500 -275 1500
P 2 1 0 0 -225 1600 -200 1600
P 2 1 0 0 -100 1500 -75 1500
P 2 1 0 0 0 1600 -25 1600
P 2 1 0 0 100 1500 125 1500
P 2 1 0 0 200 1600 175 1600
P 2 1 0 0 300 1500 325 1500
P 2 1 0 0 400 1600 375 1600
P 2 1 0 0 500 1500 525 1500
P 2 1 0 0 600 1600 575 1600
P 2 1 0 0 700 1500 725 1500
P 2 1 0 0 800 1600 775 1600
P 2 1 0 0 -700 1500 -675 1500
P 2 1 0 0 -1400 800 -1400 775
P 2 1 0 0 -1300 700 -1300 725
P 2 1 0 0 -1400 600 -1400 575
P 2 1 0 0 -1300 500 -1300 525
P 2 1 0 0 -1400 375 -1400 400
P 2 1 0 0 -1300 300 -1300 325
P 2 1 0 0 -1400 200 -1400 175
P 2 1 0 0 -1300 100 -1300 125
P 2 1 0 0 -1400 0 -1400 -25
P 2 1 0 0 -1300 -100 -1300 -75
P 2 1 0 0 -1400 -200 -1400 -225
P 2 1 0 0 -1300 -300 -1300 -275
P 2 1 0 0 -1400 -400 -1400 -425
P 2 1 0 0 -1300 -475 -1300 -500
P 2 1 0 0 -1400 -600 -1400 -625
P 2 1 0 0 -1300 -675 -1300 -700
P 2 1 0 0 -700 -1500 -675 -1500
P 2 1 0 0 -625 -1400 -600 -1400
P 2 1 0 0 -500 -1500 -475 -1500
P 2 1 0 0 -425 -1400 -400 -1400
P 2 1 0 0 -275 -1500 -300 -1500
P 2 1 0 0 -200 -1400 -225 -1400
P 2 1 0 0 -100 -1500 -75 -1500
P 2 1 0 0 -25 -1400 0 -1400
P 2 1 0 0 100 -1500 125 -1500
P 2 1 0 0 175 -1400 200 -1400
P 2 1 0 0 300 -1500 325 -1500
P 2 1 0 0 375 -1400 400 -1400
P 2 1 0 0 500 -1500 525 -1500
P 2 1 0 0 575 -1400 600 -1400
P 2 1 0 0 700 -1500 725 -1500
P 2 1 0 0 775 -1400 800 -1400
P 2 1 0 0 1300 800 1300 775
P 2 1 0 0 1400 725 1400 700
P 2 1 0 0 1300 600 1300 575
P 2 1 0 0 1400 525 1400 500
P 2 1 0 0 1300 400 1300 375
P 2 1 0 0 1400 325 1400 300
P 2 1 0 0 1300 200 1300 175
P 2 1 0 0 1400 125 1400 100
P 2 1 0 0 1300 0 1300 -25
P 2 1 0 0 1400 -75 1400 -100
P 2 1 0 0 1300 -200 1300 -225
P 2 1 0 0 1400 -275 1400 -300
P 2 1 0 0 1300 -400 1300 -425
P 2 1 0 0 1400 -475 1400 -500
P 2 1 0 0 1300 -600 1300 -625
P 2 1 0 0 1400 -675 1400 -700
C -1400 750 25 1 1 0 N
C -1300 750 25 1 1 0 N
C -1400 550 25 1 1 0 N
C -1300 550 25 1 1 0 N
C -1400 350 25 1 1 0 N
C -1300 350 25 1 1 0 N
C -1400 150 25 1 1 0 N
C -1300 150 25 1 1 0 N
C -1400 -50 25 1 1 0 N
C -1300 -50 25 1 1 0 N
C -1400 -250 25 1 1 0 N
C -1300 -250 25 1 1 0 N
C -1400 -450 25 1 1 0 N
C -1300 -450 25 1 1 0 N
C -1400 -650 25 1 1 0 N
C -1300 -650 25 1 1 0 N
C -650 -1500 25 1 1 0 N
C -650 -1400 25 1 1 0 N
C -450 -1500 25 1 1 0 N
C -450 -1400 25 1 1 0 N
C -250 -1500 25 1 1 0 N
C -250 -1400 25 1 1 0 N
C -50 -1500 25 1 1 0 N
C -50 -1400 25 1 1 0 N
C 150 -1500 25 1 1 0 N
C 150 -1400 25 1 1 0 N
C 350 -1500 25 1 1 0 N
C 350 -1400 25 1 1 0 N
C 550 -1500 25 1 1 0 N
C 550 -1400 25 1 1 0 N
C 750 -1500 25 1 1 0 N
C 750 -1400 25 1 1 0 N
C 1400 -650 25 1 1 0 N
C 1300 -650 25 1 1 0 N
C 1400 -450 25 1 1 0 N
C 1300 -450 25 1 1 0 N
C 1400 -250 25 1 1 0 N
C 1300 -250 25 1 1 0 N
C 1400 -50 25 1 1 0 N
C 1300 -50 25 1 1 0 N
C 1400 150 25 1 1 0 N
C 1300 150 25 1 1 0 N
C 1400 350 25 1 1 0 N
C 1300 350 25 1 1 0 N
C 1400 550 25 1 1 0 N
C 1300 550 25 1 1 0 N
C 1400 750 25 1 1 0 N
C 1300 750 25 1 1 0 N
C 750 1600 25 1 1 0 N
C 750 1500 25 1 1 0 N
C 550 1600 25 1 1 0 N
C 550 1500 25 1 1 0 N
C 350 1600 25 1 1 0 N
C 350 1500 25 1 1 0 N
C 150 1600 25 1 1 0 N
C 150 1500 25 1 1 0 N
C -50 1600 25 1 1 0 N
C -50 1500 25 1 1 0 N
C -250 1600 25 1 1 0 N
C -250 1500 25 1 1 0 N
C -450 1600 25 1 1 0 N
C -450 1500 25 1 1 0 N
C -650 1600 25 1 1 0 N
C -650 1500 25 1 1 0 N
X AD4 3 -1400 600 0 R 40 40 1 1 P 
X AD5 4 -1300 500 0 R 40 40 1 1 P 
X AD6 5 -1400 400 0 R 40 40 1 1 P 
X AD7 6 -1300 300 0 R 40 40 1 1 P 
X ADVREF 1 -1400 800 0 R 40 40 1 1 P 
X DDM 56 100 1500 0 D 40 40 1 1 P 
X DDP 57 0 1600 0 D 40 40 1 1 P 
X ERASE 55 200 1600 0 D 40 40 1 1 P 
X GND@1 2 -1300 700 0 R 40 40 1 1 P 
X GND@2 17 -700 -1500 0 U 40 40 1 1 P 
X GND@3 46 1300 600 0 L 40 40 1 1 P 
X GND@4 60 -300 1500 0 D 40 40 1 1 P 
X JTAGSEL 50 700 1500 0 D 40 40 1 1 P 
X NRST 39 1400 -100 0 L 40 40 1 1 P 
X PA0 48 1300 800 0 L 40 40 1 1 P 
X PA1 47 1400 700 0 L 40 40 1 1 P 
X PA2 44 1300 400 0 L 40 40 1 1 P 
X PA3 43 1400 300 0 L 40 40 1 1 P 
X PA4 36 1300 -400 0 L 40 40 1 1 P 
X PA5 35 1400 -500 0 L 40 40 1 1 P 
X PA6 34 1300 -600 0 L 40 40 1 1 P 
X PA7 32 800 -1400 0 U 40 40 1 1 P 
X PA8 31 700 -1500 0 U 40 40 1 1 P 
X PA9_DRXD 30 600 -1400 0 U 40 40 1 1 P 
X PA10_DTXD 29 500 -1500 0 U 40 40 1 1 P 
X PA11 28 400 -1400 0 U 40 40 1 1 P 
X PA12 27 300 -1500 0 U 40 40 1 1 P 
X PA13 22 -200 -1400 0 U 40 40 1 1 P 
X PA14 21 -300 -1500 0 U 40 40 1 1 P 
X PA15 20 -400 -1400 0 U 40 40 1 1 P 
X PA16_USB_PU 19 -500 -1500 0 U 40 40 1 1 P 
X PA17_AD0 9 -1400 0 0 R 40 40 1 1 P 
X PA18_AD1 10 -1300 -100 0 R 40 40 1 1 P 
X PA19_AD2 13 -1400 -400 0 R 40 40 1 1 P 
X PA20_AD3 16 -1300 -700 0 R 40 40 1 1 P 
X PA21 11 -1400 -200 0 R 40 40 1 1 P 
X PA22 14 -1300 -500 0 R 40 40 1 1 P 
X PA23 15 -1400 -600 0 R 40 40 1 1 P 
X PA24 23 -100 -1500 0 U 40 40 1 1 P 
X PA25 25 100 -1500 0 U 40 40 1 1 P 
X PA26 26 200 -1400 0 U 40 40 1 1 P 
X PA27 37 1400 -300 0 L 40 40 1 1 P 
X PA28 38 1300 -200 0 L 40 40 1 1 P 
X PA29 41 1400 100 0 L 40 40 1 1 P 
X PA30 42 1300 200 0 L 40 40 1 1 P 
X PA31 52 500 1500 0 D 40 40 1 1 P 
X PLLRC 63 -600 1600 0 D 40 40 1 1 P 
X TCK 53 400 1600 0 D 40 40 1 1 P 
X TDI 33 1400 -700 0 L 40 40 1 1 P 
X TDO 49 800 1600 0 D 40 40 1 1 P 
X TMS 51 600 1600 0 D 40 40 1 1 P 
X TST 40 1300 0 0 L 40 40 1 1 P 
X VDDCORE@1 12 -1300 -300 0 R 40 40 1 1 P 
X VDDCORE@2 24 0 -1400 0 U 40 40 1 1 P 
X VDDCORE@3 54 300 1500 0 D 40 40 1 1 P 
X VDDFLASH 59 -200 1600 0 D 40 40 1 1 P 
X VDDIN 7 -1400 200 0 R 40 40 1 1 P 
X VDDIO@1 18 -600 -1400 0 U 40 40 1 1 P 
X VDDIO@2 45 1400 500 0 L 40 40 1 1 P 
X VDDIO@3 58 -100 1500 0 D 40 40 1 1 P 
X VDDOUT 8 -1300 100 0 R 40 40 1 1 P 
X VDDPLL 64 -700 1500 0 D 40 40 1 1 P 
X XIN 62 -500 1500 0 D 40 40 1 1 P 
X XOUT 61 -400 1600 0 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_SQ_H_PLCC64_43
# Package Name: HEADER_PLCC64_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_SQ_H_PLCC64_43 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAM7S64_SQ_HEADER
F0 "U" -400 0 50 H V L B
F1 "AT91SAM7S64_SQ_H_PLCC64_43" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_PLCC64_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1050 1000 -800 1250
P 2 1 0 0 -800 1250 1050 1250
P 2 1 0 0 1050 1250 1050 -1150
P 2 1 0 0 1050 -1150 -1050 -1150
P 2 1 0 0 -1050 -1150 -1050 1000
P 2 1 0 0 -625 1600 -600 1600
P 2 1 0 0 -425 1600 -400 1600
P 2 1 0 0 -500 1500 -475 1500
P 2 1 0 0 -300 1500 -275 1500
P 2 1 0 0 -225 1600 -200 1600
P 2 1 0 0 -100 1500 -75 1500
P 2 1 0 0 0 1600 -25 1600
P 2 1 0 0 100 1500 125 1500
P 2 1 0 0 200 1600 175 1600
P 2 1 0 0 300 1500 325 1500
P 2 1 0 0 400 1600 375 1600
P 2 1 0 0 500 1500 525 1500
P 2 1 0 0 600 1600 575 1600
P 2 1 0 0 700 1500 725 1500
P 2 1 0 0 800 1600 775 1600
P 2 1 0 0 -700 1500 -675 1500
P 2 1 0 0 -1400 800 -1400 775
P 2 1 0 0 -1300 700 -1300 725
P 2 1 0 0 -1400 600 -1400 575
P 2 1 0 0 -1300 500 -1300 525
P 2 1 0 0 -1400 375 -1400 400
P 2 1 0 0 -1300 300 -1300 325
P 2 1 0 0 -1400 200 -1400 175
P 2 1 0 0 -1300 100 -1300 125
P 2 1 0 0 -1400 0 -1400 -25
P 2 1 0 0 -1300 -100 -1300 -75
P 2 1 0 0 -1400 -200 -1400 -225
P 2 1 0 0 -1300 -300 -1300 -275
P 2 1 0 0 -1400 -400 -1400 -425
P 2 1 0 0 -1300 -475 -1300 -500
P 2 1 0 0 -1400 -600 -1400 -625
P 2 1 0 0 -1300 -675 -1300 -700
P 2 1 0 0 -700 -1500 -675 -1500
P 2 1 0 0 -625 -1400 -600 -1400
P 2 1 0 0 -500 -1500 -475 -1500
P 2 1 0 0 -425 -1400 -400 -1400
P 2 1 0 0 -275 -1500 -300 -1500
P 2 1 0 0 -200 -1400 -225 -1400
P 2 1 0 0 -100 -1500 -75 -1500
P 2 1 0 0 -25 -1400 0 -1400
P 2 1 0 0 100 -1500 125 -1500
P 2 1 0 0 175 -1400 200 -1400
P 2 1 0 0 300 -1500 325 -1500
P 2 1 0 0 375 -1400 400 -1400
P 2 1 0 0 500 -1500 525 -1500
P 2 1 0 0 575 -1400 600 -1400
P 2 1 0 0 700 -1500 725 -1500
P 2 1 0 0 775 -1400 800 -1400
P 2 1 0 0 1300 800 1300 775
P 2 1 0 0 1400 725 1400 700
P 2 1 0 0 1300 600 1300 575
P 2 1 0 0 1400 525 1400 500
P 2 1 0 0 1300 400 1300 375
P 2 1 0 0 1400 325 1400 300
P 2 1 0 0 1300 200 1300 175
P 2 1 0 0 1400 125 1400 100
P 2 1 0 0 1300 0 1300 -25
P 2 1 0 0 1400 -75 1400 -100
P 2 1 0 0 1300 -200 1300 -225
P 2 1 0 0 1400 -275 1400 -300
P 2 1 0 0 1300 -400 1300 -425
P 2 1 0 0 1400 -475 1400 -500
P 2 1 0 0 1300 -600 1300 -625
P 2 1 0 0 1400 -675 1400 -700
C -1400 750 25 1 1 0 N
C -1300 750 25 1 1 0 N
C -1400 550 25 1 1 0 N
C -1300 550 25 1 1 0 N
C -1400 350 25 1 1 0 N
C -1300 350 25 1 1 0 N
C -1400 150 25 1 1 0 N
C -1300 150 25 1 1 0 N
C -1400 -50 25 1 1 0 N
C -1300 -50 25 1 1 0 N
C -1400 -250 25 1 1 0 N
C -1300 -250 25 1 1 0 N
C -1400 -450 25 1 1 0 N
C -1300 -450 25 1 1 0 N
C -1400 -650 25 1 1 0 N
C -1300 -650 25 1 1 0 N
C -650 -1500 25 1 1 0 N
C -650 -1400 25 1 1 0 N
C -450 -1500 25 1 1 0 N
C -450 -1400 25 1 1 0 N
C -250 -1500 25 1 1 0 N
C -250 -1400 25 1 1 0 N
C -50 -1500 25 1 1 0 N
C -50 -1400 25 1 1 0 N
C 150 -1500 25 1 1 0 N
C 150 -1400 25 1 1 0 N
C 350 -1500 25 1 1 0 N
C 350 -1400 25 1 1 0 N
C 550 -1500 25 1 1 0 N
C 550 -1400 25 1 1 0 N
C 750 -1500 25 1 1 0 N
C 750 -1400 25 1 1 0 N
C 1400 -650 25 1 1 0 N
C 1300 -650 25 1 1 0 N
C 1400 -450 25 1 1 0 N
C 1300 -450 25 1 1 0 N
C 1400 -250 25 1 1 0 N
C 1300 -250 25 1 1 0 N
C 1400 -50 25 1 1 0 N
C 1300 -50 25 1 1 0 N
C 1400 150 25 1 1 0 N
C 1300 150 25 1 1 0 N
C 1400 350 25 1 1 0 N
C 1300 350 25 1 1 0 N
C 1400 550 25 1 1 0 N
C 1300 550 25 1 1 0 N
C 1400 750 25 1 1 0 N
C 1300 750 25 1 1 0 N
C 750 1600 25 1 1 0 N
C 750 1500 25 1 1 0 N
C 550 1600 25 1 1 0 N
C 550 1500 25 1 1 0 N
C 350 1600 25 1 1 0 N
C 350 1500 25 1 1 0 N
C 150 1600 25 1 1 0 N
C 150 1500 25 1 1 0 N
C -50 1600 25 1 1 0 N
C -50 1500 25 1 1 0 N
C -250 1600 25 1 1 0 N
C -250 1500 25 1 1 0 N
C -450 1600 25 1 1 0 N
C -450 1500 25 1 1 0 N
C -650 1600 25 1 1 0 N
C -650 1500 25 1 1 0 N
X AD4 3 -1400 600 0 R 40 40 1 1 P 
X AD5 4 -1300 500 0 R 40 40 1 1 P 
X AD6 5 -1400 400 0 R 40 40 1 1 P 
X AD7 6 -1300 300 0 R 40 40 1 1 P 
X ADVREF 1 -1400 800 0 R 40 40 1 1 P 
X DDM 56 100 1500 0 D 40 40 1 1 P 
X DDP 57 0 1600 0 D 40 40 1 1 P 
X ERASE 55 200 1600 0 D 40 40 1 1 P 
X GND@1 2 -1300 700 0 R 40 40 1 1 P 
X GND@2 17 -700 -1500 0 U 40 40 1 1 P 
X GND@3 46 1300 600 0 L 40 40 1 1 P 
X GND@4 60 -300 1500 0 D 40 40 1 1 P 
X JTAGSEL 50 700 1500 0 D 40 40 1 1 P 
X NRST 39 1400 -100 0 L 40 40 1 1 P 
X PA0 48 1300 800 0 L 40 40 1 1 P 
X PA1 47 1400 700 0 L 40 40 1 1 P 
X PA2 44 1300 400 0 L 40 40 1 1 P 
X PA3 43 1400 300 0 L 40 40 1 1 P 
X PA4 36 1300 -400 0 L 40 40 1 1 P 
X PA5 35 1400 -500 0 L 40 40 1 1 P 
X PA6 34 1300 -600 0 L 40 40 1 1 P 
X PA7 32 800 -1400 0 U 40 40 1 1 P 
X PA8 31 700 -1500 0 U 40 40 1 1 P 
X PA9_DRXD 30 600 -1400 0 U 40 40 1 1 P 
X PA10_DTXD 29 500 -1500 0 U 40 40 1 1 P 
X PA11 28 400 -1400 0 U 40 40 1 1 P 
X PA12 27 300 -1500 0 U 40 40 1 1 P 
X PA13 22 -200 -1400 0 U 40 40 1 1 P 
X PA14 21 -300 -1500 0 U 40 40 1 1 P 
X PA15 20 -400 -1400 0 U 40 40 1 1 P 
X PA16_USB_PU 19 -500 -1500 0 U 40 40 1 1 P 
X PA17_AD0 9 -1400 0 0 R 40 40 1 1 P 
X PA18_AD1 10 -1300 -100 0 R 40 40 1 1 P 
X PA19_AD2 13 -1400 -400 0 R 40 40 1 1 P 
X PA20_AD3 16 -1300 -700 0 R 40 40 1 1 P 
X PA21 11 -1400 -200 0 R 40 40 1 1 P 
X PA22 14 -1300 -500 0 R 40 40 1 1 P 
X PA23 15 -1400 -600 0 R 40 40 1 1 P 
X PA24 23 -100 -1500 0 U 40 40 1 1 P 
X PA25 25 100 -1500 0 U 40 40 1 1 P 
X PA26 26 200 -1400 0 U 40 40 1 1 P 
X PA27 37 1400 -300 0 L 40 40 1 1 P 
X PA28 38 1300 -200 0 L 40 40 1 1 P 
X PA29 41 1400 100 0 L 40 40 1 1 P 
X PA30 42 1300 200 0 L 40 40 1 1 P 
X PA31 52 500 1500 0 D 40 40 1 1 P 
X PLLRC 63 -600 1600 0 D 40 40 1 1 P 
X TCK 53 400 1600 0 D 40 40 1 1 P 
X TDI 33 1400 -700 0 L 40 40 1 1 P 
X TDO 49 800 1600 0 D 40 40 1 1 P 
X TMS 51 600 1600 0 D 40 40 1 1 P 
X TST 40 1300 0 0 L 40 40 1 1 P 
X VDDCORE@1 12 -1300 -300 0 R 40 40 1 1 P 
X VDDCORE@2 24 0 -1400 0 U 40 40 1 1 P 
X VDDCORE@3 54 300 1500 0 D 40 40 1 1 P 
X VDDFLASH 59 -200 1600 0 D 40 40 1 1 P 
X VDDIN 7 -1400 200 0 R 40 40 1 1 P 
X VDDIO@1 18 -600 -1400 0 U 40 40 1 1 P 
X VDDIO@2 45 1400 500 0 L 40 40 1 1 P 
X VDDIO@3 58 -100 1500 0 D 40 40 1 1 P 
X VDDOUT 8 -1300 100 0 R 40 40 1 1 P 
X VDDPLL 64 -700 1500 0 D 40 40 1 1 P 
X XIN 62 -500 1500 0 D 40 40 1 1 P 
X XOUT 61 -400 1600 0 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_SQ_IC_LQFP64
# Package Name: LQFP64
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_SQ_IC_LQFP64 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAM7S64_SQ_IC
F0 "U" -500 400 50 H V L B
F1 "AT91SAM7S64_SQ_IC_LQFP64" -500 200 50 H V L B
F2 "atmel_prototype_header-LQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1050 1000 -800 1250
P 2 1 0 0 -800 1250 -700 1250
P 2 1 0 0 -700 1250 -600 1250
P 2 1 0 0 -600 1250 -500 1250
P 2 1 0 0 -500 1250 -400 1250
P 2 1 0 0 -400 1250 -300 1250
P 2 1 0 0 -300 1250 -200 1250
P 2 1 0 0 -200 1250 -100 1250
P 2 1 0 0 -100 1250 0 1250
P 2 1 0 0 0 1250 100 1250
P 2 1 0 0 100 1250 200 1250
P 2 1 0 0 200 1250 300 1250
P 2 1 0 0 300 1250 400 1250
P 2 1 0 0 400 1250 500 1250
P 2 1 0 0 500 1250 600 1250
P 2 1 0 0 600 1250 700 1250
P 2 1 0 0 700 1250 800 1250
P 2 1 0 0 800 1250 1050 1250
P 2 1 0 0 1050 1250 1050 800
P 2 1 0 0 1050 800 1050 700
P 2 1 0 0 1050 700 1050 600
P 2 1 0 0 1050 600 1050 500
P 2 1 0 0 1050 500 1050 400
P 2 1 0 0 1050 400 1050 300
P 2 1 0 0 1050 300 1050 200
P 2 1 0 0 1050 200 1050 100
P 2 1 0 0 1050 100 1050 0
P 2 1 0 0 1050 0 1050 -100
P 2 1 0 0 1050 -100 1050 -200
P 2 1 0 0 1050 -200 1050 -300
P 2 1 0 0 1050 -300 1050 -400
P 2 1 0 0 1050 -400 1050 -500
P 2 1 0 0 1050 -500 1050 -600
P 2 1 0 0 1050 -600 1050 -700
P 2 1 0 0 1050 -700 1050 -1150
P 2 1 0 0 1050 -1150 800 -1150
P 2 1 0 0 800 -1150 700 -1150
P 2 1 0 0 700 -1150 600 -1150
P 2 1 0 0 600 -1150 500 -1150
P 2 1 0 0 500 -1150 400 -1150
P 2 1 0 0 400 -1150 300 -1150
P 2 1 0 0 300 -1150 200 -1150
P 2 1 0 0 200 -1150 100 -1150
P 2 1 0 0 100 -1150 0 -1150
P 2 1 0 0 0 -1150 -100 -1150
P 2 1 0 0 -100 -1150 -200 -1150
P 2 1 0 0 -200 -1150 -300 -1150
P 2 1 0 0 -300 -1150 -400 -1150
P 2 1 0 0 -400 -1150 -500 -1150
P 2 1 0 0 -500 -1150 -600 -1150
P 2 1 0 0 -600 -1150 -700 -1150
P 2 1 0 0 -700 -1150 -1050 -1150
P 2 1 0 0 -1050 -1150 -1050 -700
P 2 1 0 0 -1050 -700 -1050 -600
P 2 1 0 0 -1050 -600 -1050 -500
P 2 1 0 0 -1050 -500 -1050 -400
P 2 1 0 0 -1050 -400 -1050 -300
P 2 1 0 0 -1050 -300 -1050 -200
P 2 1 0 0 -1050 -200 -1050 -100
P 2 1 0 0 -1050 -100 -1050 0
P 2 1 0 0 -1050 0 -1050 100
P 2 1 0 0 -1050 100 -1050 200
P 2 1 0 0 -1050 200 -1050 300
P 2 1 0 0 -1050 300 -1050 400
P 2 1 0 0 -1050 400 -1050 500
P 2 1 0 0 -1050 500 -1050 600
P 2 1 0 0 -1050 600 -1050 700
P 2 1 0 0 -1050 700 -1050 800
P 2 1 0 0 -1050 800 -1050 1000
P 2 1 0 0 -1050 700 -1100 700
P 2 1 0 0 -1050 800 -1100 800
P 2 1 0 0 -1050 600 -1100 600
P 2 1 0 0 -1050 500 -1100 500
P 2 1 0 0 -1050 400 -1100 400
P 2 1 0 0 -1050 300 -1100 300
P 2 1 0 0 -1050 200 -1100 200
P 2 1 0 0 -1050 100 -1100 100
P 2 1 0 0 -1050 0 -1100 0
P 2 1 0 0 -1050 -100 -1100 -100
P 2 1 0 0 -1050 -200 -1100 -200
P 2 1 0 0 -1050 -300 -1100 -300
P 2 1 0 0 -1050 -400 -1100 -400
P 2 1 0 0 -1050 -500 -1100 -500
P 2 1 0 0 -1050 -600 -1100 -600
P 2 1 0 0 -1050 -700 -1100 -700
P 2 1 0 0 1050 800 1100 800
P 2 1 0 0 1050 700 1100 700
P 2 1 0 0 1050 600 1100 600
P 2 1 0 0 1050 500 1100 500
P 2 1 0 0 1050 400 1100 400
P 2 1 0 0 1050 300 1100 300
P 2 1 0 0 1050 200 1100 200
P 2 1 0 0 1050 100 1100 100
P 2 1 0 0 1050 0 1100 0
P 2 1 0 0 1050 -100 1100 -100
P 2 1 0 0 1050 -200 1100 -200
P 2 1 0 0 1050 -300 1100 -300
P 2 1 0 0 1050 -400 1100 -400
P 2 1 0 0 1050 -500 1100 -500
P 2 1 0 0 1050 -600 1100 -600
P 2 1 0 0 1050 -700 1100 -700
P 2 1 0 0 800 -1150 800 -1200
P 2 1 0 0 700 -1150 700 -1200
P 2 1 0 0 600 -1150 600 -1200
P 2 1 0 0 500 -1150 500 -1200
P 2 1 0 0 400 -1150 400 -1200
P 2 1 0 0 300 -1150 300 -1200
P 2 1 0 0 200 -1150 200 -1200
P 2 1 0 0 100 -1150 100 -1200
P 2 1 0 0 0 -1150 0 -1200
P 2 1 0 0 -100 -1150 -100 -1200
P 2 1 0 0 -200 -1150 -200 -1200
P 2 1 0 0 -300 -1150 -300 -1200
P 2 1 0 0 -400 -1150 -400 -1200
P 2 1 0 0 -500 -1150 -500 -1200
P 2 1 0 0 -600 -1150 -600 -1200
P 2 1 0 0 -700 -1150 -700 -1200
P 2 1 0 0 800 1250 800 1300
P 2 1 0 0 700 1250 700 1300
P 2 1 0 0 600 1250 600 1300
P 2 1 0 0 500 1250 500 1300
P 2 1 0 0 400 1250 400 1300
P 2 1 0 0 300 1250 300 1300
P 2 1 0 0 200 1250 200 1300
P 2 1 0 0 100 1250 100 1300
P 2 1 0 0 0 1250 0 1300
P 2 1 0 0 -100 1250 -100 1300
P 2 1 0 0 -200 1250 -200 1300
P 2 1 0 0 -300 1250 -300 1300
P 2 1 0 0 -400 1250 -400 1300
P 2 1 0 0 -500 1250 -500 1300
P 2 1 0 0 -600 1250 -600 1300
P 2 1 0 0 -700 1250 -700 1300
X AD4 3 -1100 600 0 R 40 40 1 1 B 
X AD5 4 -1100 500 0 R 40 40 1 1 B 
X AD6 5 -1100 400 0 R 40 40 1 1 B 
X AD7 6 -1100 300 0 R 40 40 1 1 B 
X ADVREF 1 -1100 800 0 R 40 40 1 1 I 
X DDM 56 100 1300 0 D 40 40 1 1 B 
X DDP 57 0 1300 0 D 40 40 1 1 B 
X ERASE 55 200 1300 0 D 40 40 1 1 B 
X GND@1 2 -1100 700 0 R 40 40 1 1 I 
X GND@2 17 -700 -1200 0 U 40 40 1 1 I 
X GND@3 46 1100 600 0 L 40 40 1 1 I 
X GND@4 60 -300 1300 0 D 40 40 1 1 I 
X JTAGSEL 50 700 1300 0 D 40 40 1 1 B 
X NRST 39 1100 -100 0 L 40 40 1 1 B 
X PA0 48 1100 800 0 L 40 40 1 1 B 
X PA1 47 1100 700 0 L 40 40 1 1 B 
X PA2 44 1100 400 0 L 40 40 1 1 B 
X PA3 43 1100 300 0 L 40 40 1 1 B 
X PA4 36 1100 -400 0 L 40 40 1 1 B 
X PA5 35 1100 -500 0 L 40 40 1 1 B 
X PA6 34 1100 -600 0 L 40 40 1 1 B 
X PA7 32 800 -1200 0 U 40 40 1 1 B 
X PA8 31 700 -1200 0 U 40 40 1 1 B 
X PA9_DRXD 30 600 -1200 0 U 40 40 1 1 B 
X PA10_DTXD 29 500 -1200 0 U 40 40 1 1 B 
X PA11 28 400 -1200 0 U 40 40 1 1 B 
X PA12 27 300 -1200 0 U 40 40 1 1 B 
X PA13 22 -200 -1200 0 U 40 40 1 1 B 
X PA14 21 -300 -1200 0 U 40 40 1 1 B 
X PA15 20 -400 -1200 0 U 40 40 1 1 B 
X PA16_USB_PU 19 -500 -1200 0 U 40 40 1 1 B 
X PA17_AD0 9 -1100 0 0 R 40 40 1 1 B 
X PA18_AD1 10 -1100 -100 0 R 40 40 1 1 B 
X PA19_AD2 13 -1100 -400 0 R 40 40 1 1 B 
X PA20_AD3 16 -1100 -700 0 R 40 40 1 1 B 
X PA21 11 -1100 -200 0 R 40 40 1 1 B 
X PA22 14 -1100 -500 0 R 40 40 1 1 B 
X PA23 15 -1100 -600 0 R 40 40 1 1 B 
X PA24 23 -100 -1200 0 U 40 40 1 1 B 
X PA25 25 100 -1200 0 U 40 40 1 1 B 
X PA26 26 200 -1200 0 U 40 40 1 1 B 
X PA27 37 1100 -300 0 L 40 40 1 1 B 
X PA28 38 1100 -200 0 L 40 40 1 1 B 
X PA29 41 1100 100 0 L 40 40 1 1 B 
X PA30 42 1100 200 0 L 40 40 1 1 B 
X PA31 52 500 1300 0 D 40 40 1 1 B 
X PLLRC 63 -600 1300 0 D 40 40 1 1 I 
X TCK 53 400 1300 0 D 40 40 1 1 B 
X TDI 33 1100 -700 0 L 40 40 1 1 B 
X TDO 49 800 1300 0 D 40 40 1 1 B 
X TMS 51 600 1300 0 D 40 40 1 1 B 
X TST 40 1100 0 0 L 40 40 1 1 B 
X VDDCORE@1 12 -1100 -300 0 R 40 40 1 1 I 
X VDDCORE@2 24 0 -1200 0 U 40 40 1 1 I 
X VDDCORE@3 54 300 1300 0 D 40 40 1 1 I 
X VDDFLASH 59 -200 1300 0 D 40 40 1 1 I 
X VDDIN 7 -1100 200 0 R 40 40 1 1 I 
X VDDIO@1 18 -600 -1200 0 U 40 40 1 1 I 
X VDDIO@2 45 1100 500 0 L 40 40 1 1 I 
X VDDIO@3 58 -100 1300 0 D 40 40 1 1 I 
X VDDOUT 8 -1100 100 0 R 40 40 1 1 B 
X VDDPLL 64 -700 1300 0 D 40 40 1 1 I 
X XIN 62 -500 1300 0 D 40 40 1 1 I 
X XOUT 61 -400 1300 0 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_SQ_IC_LQFP64_EZ
# Package Name: LQFP64_EZ
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_SQ_IC_LQFP64_EZ U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAM7S64_SQ_IC
F0 "U" -500 400 50 H V L B
F1 "AT91SAM7S64_SQ_IC_LQFP64_EZ" -500 200 50 H V L B
F2 "atmel_prototype_header-LQFP64_EZ" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1050 1000 -800 1250
P 2 1 0 0 -800 1250 -700 1250
P 2 1 0 0 -700 1250 -600 1250
P 2 1 0 0 -600 1250 -500 1250
P 2 1 0 0 -500 1250 -400 1250
P 2 1 0 0 -400 1250 -300 1250
P 2 1 0 0 -300 1250 -200 1250
P 2 1 0 0 -200 1250 -100 1250
P 2 1 0 0 -100 1250 0 1250
P 2 1 0 0 0 1250 100 1250
P 2 1 0 0 100 1250 200 1250
P 2 1 0 0 200 1250 300 1250
P 2 1 0 0 300 1250 400 1250
P 2 1 0 0 400 1250 500 1250
P 2 1 0 0 500 1250 600 1250
P 2 1 0 0 600 1250 700 1250
P 2 1 0 0 700 1250 800 1250
P 2 1 0 0 800 1250 1050 1250
P 2 1 0 0 1050 1250 1050 800
P 2 1 0 0 1050 800 1050 700
P 2 1 0 0 1050 700 1050 600
P 2 1 0 0 1050 600 1050 500
P 2 1 0 0 1050 500 1050 400
P 2 1 0 0 1050 400 1050 300
P 2 1 0 0 1050 300 1050 200
P 2 1 0 0 1050 200 1050 100
P 2 1 0 0 1050 100 1050 0
P 2 1 0 0 1050 0 1050 -100
P 2 1 0 0 1050 -100 1050 -200
P 2 1 0 0 1050 -200 1050 -300
P 2 1 0 0 1050 -300 1050 -400
P 2 1 0 0 1050 -400 1050 -500
P 2 1 0 0 1050 -500 1050 -600
P 2 1 0 0 1050 -600 1050 -700
P 2 1 0 0 1050 -700 1050 -1150
P 2 1 0 0 1050 -1150 800 -1150
P 2 1 0 0 800 -1150 700 -1150
P 2 1 0 0 700 -1150 600 -1150
P 2 1 0 0 600 -1150 500 -1150
P 2 1 0 0 500 -1150 400 -1150
P 2 1 0 0 400 -1150 300 -1150
P 2 1 0 0 300 -1150 200 -1150
P 2 1 0 0 200 -1150 100 -1150
P 2 1 0 0 100 -1150 0 -1150
P 2 1 0 0 0 -1150 -100 -1150
P 2 1 0 0 -100 -1150 -200 -1150
P 2 1 0 0 -200 -1150 -300 -1150
P 2 1 0 0 -300 -1150 -400 -1150
P 2 1 0 0 -400 -1150 -500 -1150
P 2 1 0 0 -500 -1150 -600 -1150
P 2 1 0 0 -600 -1150 -700 -1150
P 2 1 0 0 -700 -1150 -1050 -1150
P 2 1 0 0 -1050 -1150 -1050 -700
P 2 1 0 0 -1050 -700 -1050 -600
P 2 1 0 0 -1050 -600 -1050 -500
P 2 1 0 0 -1050 -500 -1050 -400
P 2 1 0 0 -1050 -400 -1050 -300
P 2 1 0 0 -1050 -300 -1050 -200
P 2 1 0 0 -1050 -200 -1050 -100
P 2 1 0 0 -1050 -100 -1050 0
P 2 1 0 0 -1050 0 -1050 100
P 2 1 0 0 -1050 100 -1050 200
P 2 1 0 0 -1050 200 -1050 300
P 2 1 0 0 -1050 300 -1050 400
P 2 1 0 0 -1050 400 -1050 500
P 2 1 0 0 -1050 500 -1050 600
P 2 1 0 0 -1050 600 -1050 700
P 2 1 0 0 -1050 700 -1050 800
P 2 1 0 0 -1050 800 -1050 1000
P 2 1 0 0 -1050 700 -1100 700
P 2 1 0 0 -1050 800 -1100 800
P 2 1 0 0 -1050 600 -1100 600
P 2 1 0 0 -1050 500 -1100 500
P 2 1 0 0 -1050 400 -1100 400
P 2 1 0 0 -1050 300 -1100 300
P 2 1 0 0 -1050 200 -1100 200
P 2 1 0 0 -1050 100 -1100 100
P 2 1 0 0 -1050 0 -1100 0
P 2 1 0 0 -1050 -100 -1100 -100
P 2 1 0 0 -1050 -200 -1100 -200
P 2 1 0 0 -1050 -300 -1100 -300
P 2 1 0 0 -1050 -400 -1100 -400
P 2 1 0 0 -1050 -500 -1100 -500
P 2 1 0 0 -1050 -600 -1100 -600
P 2 1 0 0 -1050 -700 -1100 -700
P 2 1 0 0 1050 800 1100 800
P 2 1 0 0 1050 700 1100 700
P 2 1 0 0 1050 600 1100 600
P 2 1 0 0 1050 500 1100 500
P 2 1 0 0 1050 400 1100 400
P 2 1 0 0 1050 300 1100 300
P 2 1 0 0 1050 200 1100 200
P 2 1 0 0 1050 100 1100 100
P 2 1 0 0 1050 0 1100 0
P 2 1 0 0 1050 -100 1100 -100
P 2 1 0 0 1050 -200 1100 -200
P 2 1 0 0 1050 -300 1100 -300
P 2 1 0 0 1050 -400 1100 -400
P 2 1 0 0 1050 -500 1100 -500
P 2 1 0 0 1050 -600 1100 -600
P 2 1 0 0 1050 -700 1100 -700
P 2 1 0 0 800 -1150 800 -1200
P 2 1 0 0 700 -1150 700 -1200
P 2 1 0 0 600 -1150 600 -1200
P 2 1 0 0 500 -1150 500 -1200
P 2 1 0 0 400 -1150 400 -1200
P 2 1 0 0 300 -1150 300 -1200
P 2 1 0 0 200 -1150 200 -1200
P 2 1 0 0 100 -1150 100 -1200
P 2 1 0 0 0 -1150 0 -1200
P 2 1 0 0 -100 -1150 -100 -1200
P 2 1 0 0 -200 -1150 -200 -1200
P 2 1 0 0 -300 -1150 -300 -1200
P 2 1 0 0 -400 -1150 -400 -1200
P 2 1 0 0 -500 -1150 -500 -1200
P 2 1 0 0 -600 -1150 -600 -1200
P 2 1 0 0 -700 -1150 -700 -1200
P 2 1 0 0 800 1250 800 1300
P 2 1 0 0 700 1250 700 1300
P 2 1 0 0 600 1250 600 1300
P 2 1 0 0 500 1250 500 1300
P 2 1 0 0 400 1250 400 1300
P 2 1 0 0 300 1250 300 1300
P 2 1 0 0 200 1250 200 1300
P 2 1 0 0 100 1250 100 1300
P 2 1 0 0 0 1250 0 1300
P 2 1 0 0 -100 1250 -100 1300
P 2 1 0 0 -200 1250 -200 1300
P 2 1 0 0 -300 1250 -300 1300
P 2 1 0 0 -400 1250 -400 1300
P 2 1 0 0 -500 1250 -500 1300
P 2 1 0 0 -600 1250 -600 1300
P 2 1 0 0 -700 1250 -700 1300
X AD4 3 -1100 600 0 R 40 40 1 1 B 
X AD5 4 -1100 500 0 R 40 40 1 1 B 
X AD6 5 -1100 400 0 R 40 40 1 1 B 
X AD7 6 -1100 300 0 R 40 40 1 1 B 
X ADVREF 1 -1100 800 0 R 40 40 1 1 I 
X DDM 56 100 1300 0 D 40 40 1 1 B 
X DDP 57 0 1300 0 D 40 40 1 1 B 
X ERASE 55 200 1300 0 D 40 40 1 1 B 
X GND@1 2 -1100 700 0 R 40 40 1 1 I 
X GND@2 17 -700 -1200 0 U 40 40 1 1 I 
X GND@3 46 1100 600 0 L 40 40 1 1 I 
X GND@4 60 -300 1300 0 D 40 40 1 1 I 
X JTAGSEL 50 700 1300 0 D 40 40 1 1 B 
X NRST 39 1100 -100 0 L 40 40 1 1 B 
X PA0 48 1100 800 0 L 40 40 1 1 B 
X PA1 47 1100 700 0 L 40 40 1 1 B 
X PA2 44 1100 400 0 L 40 40 1 1 B 
X PA3 43 1100 300 0 L 40 40 1 1 B 
X PA4 36 1100 -400 0 L 40 40 1 1 B 
X PA5 35 1100 -500 0 L 40 40 1 1 B 
X PA6 34 1100 -600 0 L 40 40 1 1 B 
X PA7 32 800 -1200 0 U 40 40 1 1 B 
X PA8 31 700 -1200 0 U 40 40 1 1 B 
X PA9_DRXD 30 600 -1200 0 U 40 40 1 1 B 
X PA10_DTXD 29 500 -1200 0 U 40 40 1 1 B 
X PA11 28 400 -1200 0 U 40 40 1 1 B 
X PA12 27 300 -1200 0 U 40 40 1 1 B 
X PA13 22 -200 -1200 0 U 40 40 1 1 B 
X PA14 21 -300 -1200 0 U 40 40 1 1 B 
X PA15 20 -400 -1200 0 U 40 40 1 1 B 
X PA16_USB_PU 19 -500 -1200 0 U 40 40 1 1 B 
X PA17_AD0 9 -1100 0 0 R 40 40 1 1 B 
X PA18_AD1 10 -1100 -100 0 R 40 40 1 1 B 
X PA19_AD2 13 -1100 -400 0 R 40 40 1 1 B 
X PA20_AD3 16 -1100 -700 0 R 40 40 1 1 B 
X PA21 11 -1100 -200 0 R 40 40 1 1 B 
X PA22 14 -1100 -500 0 R 40 40 1 1 B 
X PA23 15 -1100 -600 0 R 40 40 1 1 B 
X PA24 23 -100 -1200 0 U 40 40 1 1 B 
X PA25 25 100 -1200 0 U 40 40 1 1 B 
X PA26 26 200 -1200 0 U 40 40 1 1 B 
X PA27 37 1100 -300 0 L 40 40 1 1 B 
X PA28 38 1100 -200 0 L 40 40 1 1 B 
X PA29 41 1100 100 0 L 40 40 1 1 B 
X PA30 42 1100 200 0 L 40 40 1 1 B 
X PA31 52 500 1300 0 D 40 40 1 1 B 
X PLLRC 63 -600 1300 0 D 40 40 1 1 I 
X TCK 53 400 1300 0 D 40 40 1 1 B 
X TDI 33 1100 -700 0 L 40 40 1 1 B 
X TDO 49 800 1300 0 D 40 40 1 1 B 
X TMS 51 600 1300 0 D 40 40 1 1 B 
X TST 40 1100 0 0 L 40 40 1 1 B 
X VDDCORE@1 12 -1100 -300 0 R 40 40 1 1 I 
X VDDCORE@2 24 0 -1200 0 U 40 40 1 1 I 
X VDDCORE@3 54 300 1300 0 D 40 40 1 1 I 
X VDDFLASH 59 -200 1300 0 D 40 40 1 1 I 
X VDDIN 7 -1100 200 0 R 40 40 1 1 I 
X VDDIO@1 18 -600 -1200 0 U 40 40 1 1 I 
X VDDIO@2 45 1100 500 0 L 40 40 1 1 I 
X VDDIO@3 58 -100 1300 0 D 40 40 1 1 I 
X VDDOUT 8 -1100 100 0 R 40 40 1 1 B 
X VDDPLL 64 -700 1300 0 D 40 40 1 1 I 
X XIN 62 -500 1300 0 D 40 40 1 1 I 
X XOUT 61 -400 1300 0 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7S64_SQ_IC_LQFP64_MILL
# Package Name: LQFP64_MILL
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF AT91SAM7S64_SQ_IC_LQFP64_MILL U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: AT91SAM7S64_SQ_IC
F0 "U" -500 400 50 H V L B
F1 "AT91SAM7S64_SQ_IC_LQFP64_MILL" -500 200 50 H V L B
F2 "atmel_prototype_header-LQFP64_MILL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1050 1000 -800 1250
P 2 1 0 0 -800 1250 -700 1250
P 2 1 0 0 -700 1250 -600 1250
P 2 1 0 0 -600 1250 -500 1250
P 2 1 0 0 -500 1250 -400 1250
P 2 1 0 0 -400 1250 -300 1250
P 2 1 0 0 -300 1250 -200 1250
P 2 1 0 0 -200 1250 -100 1250
P 2 1 0 0 -100 1250 0 1250
P 2 1 0 0 0 1250 100 1250
P 2 1 0 0 100 1250 200 1250
P 2 1 0 0 200 1250 300 1250
P 2 1 0 0 300 1250 400 1250
P 2 1 0 0 400 1250 500 1250
P 2 1 0 0 500 1250 600 1250
P 2 1 0 0 600 1250 700 1250
P 2 1 0 0 700 1250 800 1250
P 2 1 0 0 800 1250 1050 1250
P 2 1 0 0 1050 1250 1050 800
P 2 1 0 0 1050 800 1050 700
P 2 1 0 0 1050 700 1050 600
P 2 1 0 0 1050 600 1050 500
P 2 1 0 0 1050 500 1050 400
P 2 1 0 0 1050 400 1050 300
P 2 1 0 0 1050 300 1050 200
P 2 1 0 0 1050 200 1050 100
P 2 1 0 0 1050 100 1050 0
P 2 1 0 0 1050 0 1050 -100
P 2 1 0 0 1050 -100 1050 -200
P 2 1 0 0 1050 -200 1050 -300
P 2 1 0 0 1050 -300 1050 -400
P 2 1 0 0 1050 -400 1050 -500
P 2 1 0 0 1050 -500 1050 -600
P 2 1 0 0 1050 -600 1050 -700
P 2 1 0 0 1050 -700 1050 -1150
P 2 1 0 0 1050 -1150 800 -1150
P 2 1 0 0 800 -1150 700 -1150
P 2 1 0 0 700 -1150 600 -1150
P 2 1 0 0 600 -1150 500 -1150
P 2 1 0 0 500 -1150 400 -1150
P 2 1 0 0 400 -1150 300 -1150
P 2 1 0 0 300 -1150 200 -1150
P 2 1 0 0 200 -1150 100 -1150
P 2 1 0 0 100 -1150 0 -1150
P 2 1 0 0 0 -1150 -100 -1150
P 2 1 0 0 -100 -1150 -200 -1150
P 2 1 0 0 -200 -1150 -300 -1150
P 2 1 0 0 -300 -1150 -400 -1150
P 2 1 0 0 -400 -1150 -500 -1150
P 2 1 0 0 -500 -1150 -600 -1150
P 2 1 0 0 -600 -1150 -700 -1150
P 2 1 0 0 -700 -1150 -1050 -1150
P 2 1 0 0 -1050 -1150 -1050 -700
P 2 1 0 0 -1050 -700 -1050 -600
P 2 1 0 0 -1050 -600 -1050 -500
P 2 1 0 0 -1050 -500 -1050 -400
P 2 1 0 0 -1050 -400 -1050 -300
P 2 1 0 0 -1050 -300 -1050 -200
P 2 1 0 0 -1050 -200 -1050 -100
P 2 1 0 0 -1050 -100 -1050 0
P 2 1 0 0 -1050 0 -1050 100
P 2 1 0 0 -1050 100 -1050 200
P 2 1 0 0 -1050 200 -1050 300
P 2 1 0 0 -1050 300 -1050 400
P 2 1 0 0 -1050 400 -1050 500
P 2 1 0 0 -1050 500 -1050 600
P 2 1 0 0 -1050 600 -1050 700
P 2 1 0 0 -1050 700 -1050 800
P 2 1 0 0 -1050 800 -1050 1000
P 2 1 0 0 -1050 700 -1100 700
P 2 1 0 0 -1050 800 -1100 800
P 2 1 0 0 -1050 600 -1100 600
P 2 1 0 0 -1050 500 -1100 500
P 2 1 0 0 -1050 400 -1100 400
P 2 1 0 0 -1050 300 -1100 300
P 2 1 0 0 -1050 200 -1100 200
P 2 1 0 0 -1050 100 -1100 100
P 2 1 0 0 -1050 0 -1100 0
P 2 1 0 0 -1050 -100 -1100 -100
P 2 1 0 0 -1050 -200 -1100 -200
P 2 1 0 0 -1050 -300 -1100 -300
P 2 1 0 0 -1050 -400 -1100 -400
P 2 1 0 0 -1050 -500 -1100 -500
P 2 1 0 0 -1050 -600 -1100 -600
P 2 1 0 0 -1050 -700 -1100 -700
P 2 1 0 0 1050 800 1100 800
P 2 1 0 0 1050 700 1100 700
P 2 1 0 0 1050 600 1100 600
P 2 1 0 0 1050 500 1100 500
P 2 1 0 0 1050 400 1100 400
P 2 1 0 0 1050 300 1100 300
P 2 1 0 0 1050 200 1100 200
P 2 1 0 0 1050 100 1100 100
P 2 1 0 0 1050 0 1100 0
P 2 1 0 0 1050 -100 1100 -100
P 2 1 0 0 1050 -200 1100 -200
P 2 1 0 0 1050 -300 1100 -300
P 2 1 0 0 1050 -400 1100 -400
P 2 1 0 0 1050 -500 1100 -500
P 2 1 0 0 1050 -600 1100 -600
P 2 1 0 0 1050 -700 1100 -700
P 2 1 0 0 800 -1150 800 -1200
P 2 1 0 0 700 -1150 700 -1200
P 2 1 0 0 600 -1150 600 -1200
P 2 1 0 0 500 -1150 500 -1200
P 2 1 0 0 400 -1150 400 -1200
P 2 1 0 0 300 -1150 300 -1200
P 2 1 0 0 200 -1150 200 -1200
P 2 1 0 0 100 -1150 100 -1200
P 2 1 0 0 0 -1150 0 -1200
P 2 1 0 0 -100 -1150 -100 -1200
P 2 1 0 0 -200 -1150 -200 -1200
P 2 1 0 0 -300 -1150 -300 -1200
P 2 1 0 0 -400 -1150 -400 -1200
P 2 1 0 0 -500 -1150 -500 -1200
P 2 1 0 0 -600 -1150 -600 -1200
P 2 1 0 0 -700 -1150 -700 -1200
P 2 1 0 0 800 1250 800 1300
P 2 1 0 0 700 1250 700 1300
P 2 1 0 0 600 1250 600 1300
P 2 1 0 0 500 1250 500 1300
P 2 1 0 0 400 1250 400 1300
P 2 1 0 0 300 1250 300 1300
P 2 1 0 0 200 1250 200 1300
P 2 1 0 0 100 1250 100 1300
P 2 1 0 0 0 1250 0 1300
P 2 1 0 0 -100 1250 -100 1300
P 2 1 0 0 -200 1250 -200 1300
P 2 1 0 0 -300 1250 -300 1300
P 2 1 0 0 -400 1250 -400 1300
P 2 1 0 0 -500 1250 -500 1300
P 2 1 0 0 -600 1250 -600 1300
P 2 1 0 0 -700 1250 -700 1300
X AD4 3 -1100 600 0 R 40 40 1 1 B 
X AD5 4 -1100 500 0 R 40 40 1 1 B 
X AD6 5 -1100 400 0 R 40 40 1 1 B 
X AD7 6 -1100 300 0 R 40 40 1 1 B 
X ADVREF 1 -1100 800 0 R 40 40 1 1 I 
X DDM 56 100 1300 0 D 40 40 1 1 B 
X DDP 57 0 1300 0 D 40 40 1 1 B 
X ERASE 55 200 1300 0 D 40 40 1 1 B 
X GND@1 2 -1100 700 0 R 40 40 1 1 I 
X GND@2 17 -700 -1200 0 U 40 40 1 1 I 
X GND@3 46 1100 600 0 L 40 40 1 1 I 
X GND@4 60 -300 1300 0 D 40 40 1 1 I 
X JTAGSEL 50 700 1300 0 D 40 40 1 1 B 
X NRST 39 1100 -100 0 L 40 40 1 1 B 
X PA0 48 1100 800 0 L 40 40 1 1 B 
X PA1 47 1100 700 0 L 40 40 1 1 B 
X PA2 44 1100 400 0 L 40 40 1 1 B 
X PA3 43 1100 300 0 L 40 40 1 1 B 
X PA4 36 1100 -400 0 L 40 40 1 1 B 
X PA5 35 1100 -500 0 L 40 40 1 1 B 
X PA6 34 1100 -600 0 L 40 40 1 1 B 
X PA7 32 800 -1200 0 U 40 40 1 1 B 
X PA8 31 700 -1200 0 U 40 40 1 1 B 
X PA9_DRXD 30 600 -1200 0 U 40 40 1 1 B 
X PA10_DTXD 29 500 -1200 0 U 40 40 1 1 B 
X PA11 28 400 -1200 0 U 40 40 1 1 B 
X PA12 27 300 -1200 0 U 40 40 1 1 B 
X PA13 22 -200 -1200 0 U 40 40 1 1 B 
X PA14 21 -300 -1200 0 U 40 40 1 1 B 
X PA15 20 -400 -1200 0 U 40 40 1 1 B 
X PA16_USB_PU 19 -500 -1200 0 U 40 40 1 1 B 
X PA17_AD0 9 -1100 0 0 R 40 40 1 1 B 
X PA18_AD1 10 -1100 -100 0 R 40 40 1 1 B 
X PA19_AD2 13 -1100 -400 0 R 40 40 1 1 B 
X PA20_AD3 16 -1100 -700 0 R 40 40 1 1 B 
X PA21 11 -1100 -200 0 R 40 40 1 1 B 
X PA22 14 -1100 -500 0 R 40 40 1 1 B 
X PA23 15 -1100 -600 0 R 40 40 1 1 B 
X PA24 23 -100 -1200 0 U 40 40 1 1 B 
X PA25 25 100 -1200 0 U 40 40 1 1 B 
X PA26 26 200 -1200 0 U 40 40 1 1 B 
X PA27 37 1100 -300 0 L 40 40 1 1 B 
X PA28 38 1100 -200 0 L 40 40 1 1 B 
X PA29 41 1100 100 0 L 40 40 1 1 B 
X PA30 42 1100 200 0 L 40 40 1 1 B 
X PA31 52 500 1300 0 D 40 40 1 1 B 
X PLLRC 63 -600 1300 0 D 40 40 1 1 I 
X TCK 53 400 1300 0 D 40 40 1 1 B 
X TDI 33 1100 -700 0 L 40 40 1 1 B 
X TDO 49 800 1300 0 D 40 40 1 1 B 
X TMS 51 600 1300 0 D 40 40 1 1 B 
X TST 40 1100 0 0 L 40 40 1 1 B 
X VDDCORE@1 12 -1100 -300 0 R 40 40 1 1 I 
X VDDCORE@2 24 0 -1200 0 U 40 40 1 1 I 
X VDDCORE@3 54 300 1300 0 D 40 40 1 1 I 
X VDDFLASH 59 -200 1300 0 D 40 40 1 1 I 
X VDDIN 7 -1100 200 0 R 40 40 1 1 I 
X VDDIO@1 18 -600 -1200 0 U 40 40 1 1 I 
X VDDIO@2 45 1100 500 0 L 40 40 1 1 I 
X VDDIO@3 58 -100 1300 0 D 40 40 1 1 I 
X VDDOUT 8 -1100 100 0 R 40 40 1 1 B 
X VDDPLL 64 -700 1300 0 D 40 40 1 1 I 
X XIN 62 -500 1300 0 D 40 40 1 1 I 
X XOUT 61 -400 1300 0 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA8_DIL_32
# Package Name: DIL32
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA8_DIL_32 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA8L
F0 "U" -200 200 50 H V L B
F1 "ATMEGA8_DIL_32" 0 0 50 H V L B
F2 "atmel_prototype_header-DIL32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 700 -700 900
P 2 1 0 0 -700 900 900 900
P 2 1 0 0 900 900 900 -1000
P 2 1 0 0 900 -1000 -900 -1000
P 2 1 0 0 -900 -1000 -900 700
C -740 750 20 1 1 0 N
T 0 -100 -50 100 0 1 0 >Value
T 0 -765 435 70 0 1 0 1
T 0 -530 735 70 0 1 0 32
T 0 -765 -565 70 0 1 0 8
T 0 -565 -765 70 0 1 0 9
T 0 570 -765 70 0 1 0 16
T 0 770 -565 70 0 1 0 17
T 0 770 435 70 0 1 0 24
T 0 570 735 70 0 1 0 25
X ADC6 19 1100 -200 200 L 40 40 1 1 W 
X ADC7 22 1100 100 200 L 40 40 1 1 B 
X AREF 20 1100 -100 200 L 40 40 1 1 W 
X AVCC 18 1100 -300 200 L 40 40 1 1 W 
X GND@1 3 -1100 100 200 R 40 40 1 1 W 
X GND@2 5 -1100 -100 200 R 40 40 1 1 W 
X GND@3 21 1100 0 200 L 40 40 1 1 W 
X PB0_ICP 12 -100 -1200 200 U 40 40 1 1 B 
X PB1_OC1A 13 0 -1200 200 U 40 40 1 1 B 
X PB2_OC1B_/SS 14 100 -1200 200 U 40 40 1 1 B 
X PB3_MOSI_OC2 15 200 -1200 200 U 40 40 1 1 B 
X PB4_MISO 16 300 -1200 200 U 40 40 1 1 B 
X PB5_SCK 17 1100 -400 200 L 40 40 1 1 B 
X PB6_XTAL1_TOSC1 7 -1100 -300 200 R 40 40 1 1 B 
X PB7_XTAL2_TOSC2 8 -1100 -400 200 R 40 40 1 1 B 
X PC0_ADC0 23 1100 200 200 L 40 40 1 1 B 
X PC1_ADC1 24 1100 300 200 L 40 40 1 1 B 
X PC2_ADC2 25 300 1100 200 D 40 40 1 1 B 
X PC3_ADC3 26 200 1100 200 D 40 40 1 1 B 
X PC4_ADC4_SDA 27 100 1100 200 D 40 40 1 1 B 
X PC5_ADC5_SCL 28 0 1100 200 D 40 40 1 1 B 
X PC6_/RESET 29 -100 1100 200 D 40 40 1 1 B I
X PD0_RXD 30 -200 1100 200 D 40 40 1 1 B 
X PD1_TXD 31 -300 1100 200 D 40 40 1 1 B 
X PD2_INT0 32 -400 1100 200 D 40 40 1 1 B 
X PD3_INT1 1 -1100 300 200 R 40 40 1 1 B 
X PD4_XCK/TO 2 -1100 200 200 R 40 40 1 1 B 
X PD5_T1 9 -400 -1200 200 U 40 40 1 1 B 
X PD6_AIN0 10 -300 -1200 200 U 40 40 1 1 B 
X PD7_AIN1 11 -200 -1200 200 U 40 40 1 1 B 
X VCC@1 4 -1100 0 200 R 40 40 1 1 W 
X VCC@2 6 -1100 -200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA8_SINGLE_35
# Package Name: HEADER_SQR32_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA8_SINGLE_35 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA8L
F0 "U" -200 200 50 H V L B
F1 "ATMEGA8_SINGLE_35" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_SQR32_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 700 -700 900
P 2 1 0 0 -700 900 900 900
P 2 1 0 0 900 900 900 -1000
P 2 1 0 0 900 -1000 -900 -1000
P 2 1 0 0 -900 -1000 -900 700
C -740 750 20 1 1 0 N
T 0 -100 -50 100 0 1 0 >Value
T 0 -765 435 70 0 1 0 1
T 0 -530 735 70 0 1 0 32
T 0 -765 -565 70 0 1 0 8
T 0 -565 -765 70 0 1 0 9
T 0 570 -765 70 0 1 0 16
T 0 770 -565 70 0 1 0 17
T 0 770 435 70 0 1 0 24
T 0 570 735 70 0 1 0 25
X ADC6 19 1100 -200 200 L 40 40 1 1 W 
X ADC7 22 1100 100 200 L 40 40 1 1 B 
X AREF 20 1100 -100 200 L 40 40 1 1 W 
X AVCC 18 1100 -300 200 L 40 40 1 1 W 
X GND@1 3 -1100 100 200 R 40 40 1 1 W 
X GND@2 5 -1100 -100 200 R 40 40 1 1 W 
X GND@3 21 1100 0 200 L 40 40 1 1 W 
X PB0_ICP 12 -100 -1200 200 U 40 40 1 1 B 
X PB1_OC1A 13 0 -1200 200 U 40 40 1 1 B 
X PB2_OC1B_/SS 14 100 -1200 200 U 40 40 1 1 B 
X PB3_MOSI_OC2 15 200 -1200 200 U 40 40 1 1 B 
X PB4_MISO 16 300 -1200 200 U 40 40 1 1 B 
X PB5_SCK 17 1100 -400 200 L 40 40 1 1 B 
X PB6_XTAL1_TOSC1 7 -1100 -300 200 R 40 40 1 1 B 
X PB7_XTAL2_TOSC2 8 -1100 -400 200 R 40 40 1 1 B 
X PC0_ADC0 23 1100 200 200 L 40 40 1 1 B 
X PC1_ADC1 24 1100 300 200 L 40 40 1 1 B 
X PC2_ADC2 25 300 1100 200 D 40 40 1 1 B 
X PC3_ADC3 26 200 1100 200 D 40 40 1 1 B 
X PC4_ADC4_SDA 27 100 1100 200 D 40 40 1 1 B 
X PC5_ADC5_SCL 28 0 1100 200 D 40 40 1 1 B 
X PC6_/RESET 29 -100 1100 200 D 40 40 1 1 B I
X PD0_RXD 30 -200 1100 200 D 40 40 1 1 B 
X PD1_TXD 31 -300 1100 200 D 40 40 1 1 B 
X PD2_INT0 32 -400 1100 200 D 40 40 1 1 B 
X PD3_INT1 1 -1100 300 200 R 40 40 1 1 B 
X PD4_XCK/TO 2 -1100 200 200 R 40 40 1 1 B 
X PD5_T1 9 -400 -1200 200 U 40 40 1 1 B 
X PD6_AIN0 10 -300 -1200 200 U 40 40 1 1 B 
X PD7_AIN1 11 -200 -1200 200 U 40 40 1 1 B 
X VCC@1 4 -1100 0 200 R 40 40 1 1 W 
X VCC@2 6 -1100 -200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA8_SINGLE_43
# Package Name: HEADER_SQR32_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA8_SINGLE_43 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA8L
F0 "U" -200 200 50 H V L B
F1 "ATMEGA8_SINGLE_43" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_SQR32_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 700 -700 900
P 2 1 0 0 -700 900 900 900
P 2 1 0 0 900 900 900 -1000
P 2 1 0 0 900 -1000 -900 -1000
P 2 1 0 0 -900 -1000 -900 700
C -740 750 20 1 1 0 N
T 0 -100 -50 100 0 1 0 >Value
T 0 -765 435 70 0 1 0 1
T 0 -530 735 70 0 1 0 32
T 0 -765 -565 70 0 1 0 8
T 0 -565 -765 70 0 1 0 9
T 0 570 -765 70 0 1 0 16
T 0 770 -565 70 0 1 0 17
T 0 770 435 70 0 1 0 24
T 0 570 735 70 0 1 0 25
X ADC6 19 1100 -200 200 L 40 40 1 1 W 
X ADC7 22 1100 100 200 L 40 40 1 1 B 
X AREF 20 1100 -100 200 L 40 40 1 1 W 
X AVCC 18 1100 -300 200 L 40 40 1 1 W 
X GND@1 3 -1100 100 200 R 40 40 1 1 W 
X GND@2 5 -1100 -100 200 R 40 40 1 1 W 
X GND@3 21 1100 0 200 L 40 40 1 1 W 
X PB0_ICP 12 -100 -1200 200 U 40 40 1 1 B 
X PB1_OC1A 13 0 -1200 200 U 40 40 1 1 B 
X PB2_OC1B_/SS 14 100 -1200 200 U 40 40 1 1 B 
X PB3_MOSI_OC2 15 200 -1200 200 U 40 40 1 1 B 
X PB4_MISO 16 300 -1200 200 U 40 40 1 1 B 
X PB5_SCK 17 1100 -400 200 L 40 40 1 1 B 
X PB6_XTAL1_TOSC1 7 -1100 -300 200 R 40 40 1 1 B 
X PB7_XTAL2_TOSC2 8 -1100 -400 200 R 40 40 1 1 B 
X PC0_ADC0 23 1100 200 200 L 40 40 1 1 B 
X PC1_ADC1 24 1100 300 200 L 40 40 1 1 B 
X PC2_ADC2 25 300 1100 200 D 40 40 1 1 B 
X PC3_ADC3 26 200 1100 200 D 40 40 1 1 B 
X PC4_ADC4_SDA 27 100 1100 200 D 40 40 1 1 B 
X PC5_ADC5_SCL 28 0 1100 200 D 40 40 1 1 B 
X PC6_/RESET 29 -100 1100 200 D 40 40 1 1 B I
X PD0_RXD 30 -200 1100 200 D 40 40 1 1 B 
X PD1_TXD 31 -300 1100 200 D 40 40 1 1 B 
X PD2_INT0 32 -400 1100 200 D 40 40 1 1 B 
X PD3_INT1 1 -1100 300 200 R 40 40 1 1 B 
X PD4_XCK/TO 2 -1100 200 200 R 40 40 1 1 B 
X PD5_T1 9 -400 -1200 200 U 40 40 1 1 B 
X PD6_AIN0 10 -300 -1200 200 U 40 40 1 1 B 
X PD7_AIN1 11 -200 -1200 200 U 40 40 1 1 B 
X VCC@1 4 -1100 0 200 R 40 40 1 1 W 
X VCC@2 6 -1100 -200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA8_TQFP
# Package Name: TQFP-32
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA8_TQFP U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA8L
F0 "U" -200 200 50 H V L B
F1 "ATMEGA8_TQFP" 0 0 50 H V L B
F2 "atmel_prototype_header-TQFP-32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 700 -700 900
P 2 1 0 0 -700 900 900 900
P 2 1 0 0 900 900 900 -1000
P 2 1 0 0 900 -1000 -900 -1000
P 2 1 0 0 -900 -1000 -900 700
C -740 750 20 1 1 0 N
T 0 -100 -50 100 0 1 0 >Value
T 0 -765 435 70 0 1 0 1
T 0 -530 735 70 0 1 0 32
T 0 -765 -565 70 0 1 0 8
T 0 -565 -765 70 0 1 0 9
T 0 570 -765 70 0 1 0 16
T 0 770 -565 70 0 1 0 17
T 0 770 435 70 0 1 0 24
T 0 570 735 70 0 1 0 25
X ADC6 19 1100 -200 200 L 40 40 1 1 W 
X ADC7 22 1100 100 200 L 40 40 1 1 B 
X AREF 20 1100 -100 200 L 40 40 1 1 W 
X AVCC 18 1100 -300 200 L 40 40 1 1 W 
X GND@1 3 -1100 100 200 R 40 40 1 1 W 
X GND@2 5 -1100 -100 200 R 40 40 1 1 W 
X GND@3 21 1100 0 200 L 40 40 1 1 W 
X PB0_ICP 12 -100 -1200 200 U 40 40 1 1 B 
X PB1_OC1A 13 0 -1200 200 U 40 40 1 1 B 
X PB2_OC1B_/SS 14 100 -1200 200 U 40 40 1 1 B 
X PB3_MOSI_OC2 15 200 -1200 200 U 40 40 1 1 B 
X PB4_MISO 16 300 -1200 200 U 40 40 1 1 B 
X PB5_SCK 17 1100 -400 200 L 40 40 1 1 B 
X PB6_XTAL1_TOSC1 7 -1100 -300 200 R 40 40 1 1 B 
X PB7_XTAL2_TOSC2 8 -1100 -400 200 R 40 40 1 1 B 
X PC0_ADC0 23 1100 200 200 L 40 40 1 1 B 
X PC1_ADC1 24 1100 300 200 L 40 40 1 1 B 
X PC2_ADC2 25 300 1100 200 D 40 40 1 1 B 
X PC3_ADC3 26 200 1100 200 D 40 40 1 1 B 
X PC4_ADC4_SDA 27 100 1100 200 D 40 40 1 1 B 
X PC5_ADC5_SCL 28 0 1100 200 D 40 40 1 1 B 
X PC6_/RESET 29 -100 1100 200 D 40 40 1 1 B I
X PD0_RXD 30 -200 1100 200 D 40 40 1 1 B 
X PD1_TXD 31 -300 1100 200 D 40 40 1 1 B 
X PD2_INT0 32 -400 1100 200 D 40 40 1 1 B 
X PD3_INT1 1 -1100 300 200 R 40 40 1 1 B 
X PD4_XCK/TO 2 -1100 200 200 R 40 40 1 1 B 
X PD5_T1 9 -400 -1200 200 U 40 40 1 1 B 
X PD6_AIN0 10 -300 -1200 200 U 40 40 1 1 B 
X PD7_AIN1 11 -200 -1200 200 U 40 40 1 1 B 
X VCC@1 4 -1100 0 200 R 40 40 1 1 W 
X VCC@2 6 -1100 -200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA8_PDIP28_PDIP
# Package Name: DIL-28-3
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA8_PDIP28_PDIP U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA8_PDIP
F0 "U" -200 300 50 H V L B
F1 "ATMEGA8_PDIP28_PDIP" 0 0 50 H V L B
F2 "atmel_prototype_header-DIL-28-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 900 -200 900
P 2 1 0 0 -200 900 100 900
P 2 1 0 0 100 900 800 900
P 2 1 0 0 800 900 800 -800
P 2 1 0 0 800 -800 -800 -800
P 2 1 0 0 -800 -800 -800 900
A -50 900 150 -1799 -1 1 1 0 N -200 900 100 900
T 0 -100 -750 100 0 1 0 >Value
X AREF 21 1000 0 200 L 40 40 1 1 W 
X AVCC 20 1000 -100 200 L 40 40 1 1 W 
X GND@1 8 -1000 0 200 R 40 40 1 1 W 
X GND@2 22 1000 100 200 L 40 40 1 1 W 
X PB0_ICP 14 -1000 -600 200 R 40 40 1 1 B 
X PB1_OC1A 15 1000 -600 200 L 40 40 1 1 B 
X PB2_OC1B_/SS 16 1000 -500 200 L 40 40 1 1 B 
X PB3_MOSI_OC2 17 1000 -400 200 L 40 40 1 1 B 
X PB4_MISO 18 1000 -300 200 L 40 40 1 1 B 
X PB5_SCK 19 1000 -200 200 L 40 40 1 1 B 
X PB6_XTAL1_TOSC1 9 -1000 -100 200 R 40 40 1 1 B 
X PB7_XTAL2_TOSC2 10 -1000 -200 200 R 40 40 1 1 B 
X PC0_ADC0 23 1000 200 200 L 40 40 1 1 B 
X PC1_ADC1 24 1000 300 200 L 40 40 1 1 B 
X PC2_ADC2 25 1000 400 200 L 40 40 1 1 B 
X PC3_ADC3 26 1000 500 200 L 40 40 1 1 B 
X PC4_ADC4_SDA 27 1000 600 200 L 40 40 1 1 B 
X PC5_ADC5_SCL 28 1000 700 200 L 40 40 1 1 B 
X PC6_/RESET 1 -1000 700 200 R 40 40 1 1 B I
X PD0_RXD 2 -1000 600 200 R 40 40 1 1 B 
X PD1_TXD 3 -1000 500 200 R 40 40 1 1 B 
X PD2_INT0 4 -1000 400 200 R 40 40 1 1 B 
X PD3_INT1 5 -1000 300 200 R 40 40 1 1 B 
X PD4_XCK/TO 6 -1000 200 200 R 40 40 1 1 B 
X PD5_T1 11 -1000 -300 200 R 40 40 1 1 B 
X PD6_AIN0 12 -1000 -400 200 R 40 40 1 1 B 
X PD7_AIN1 13 -1000 -500 200 R 40 40 1 1 B 
X VCC@1 7 -1000 100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA16-16AI
# Package Name: TQFP-44
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA16-16AI U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA16L
F0 "U" -500 0 50 H V L B
F1 "ATMEGA16-16AI" 0 0 50 H V L B
F2 "atmel_prototype_header-TQFP-44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
C -940 950 20 1 1 0 N
T 0 0 -300 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1300 200 200 R 40 40 1 1 B I
X AREF 29 1300 100 200 L 40 40 1 1 B 
X AVCC 27 1300 -100 200 L 40 40 1 1 B 
X GND@1 6 -1300 0 200 R 40 40 1 1 B 
X GND@2 18 100 -1300 200 U 40 40 1 1 B 
X GND@3 28 1300 0 200 L 40 40 1 1 B 
X GND@4 39 0 1300 200 D 40 40 1 1 B 
X PA0_ADC0 37 200 1300 200 D 40 40 1 1 B 
X PA1_ADC1 36 300 1300 200 D 40 40 1 1 B 
X PA2_ADC2 35 400 1300 200 D 40 40 1 1 B 
X PA3_ADC3 34 500 1300 200 D 40 40 1 1 B 
X PA4_ADC4 33 1300 500 200 L 40 40 1 1 B 
X PA5_ADC5 32 1300 400 200 L 40 40 1 1 B 
X PA6_ADC6 31 1300 300 200 L 40 40 1 1 B 
X PA7_ADC7 30 1300 200 200 L 40 40 1 1 B 
X PB0_XCK_T0 40 -100 1300 200 D 40 40 1 1 B 
X PB1_T1 41 -200 1300 200 D 40 40 1 1 B 
X PB2_AIN0_INT2 42 -300 1300 200 D 40 40 1 1 B 
X PB3_AIN1_OC0 43 -400 1300 200 D 40 40 1 1 B 
X PB4_/SS 44 -500 1300 200 D 40 40 1 1 B I
X PB5_MOSI 1 -1300 500 200 R 40 40 1 1 B 
X PB6_MISO 2 -1300 400 200 R 40 40 1 1 B 
X PB7_SCK 3 -1300 300 200 R 40 40 1 1 B 
X PC0_SCL 19 200 -1300 200 U 40 40 1 1 B 
X PC1_SDA 20 300 -1300 200 U 40 40 1 1 B 
X PC2_TCK 21 400 -1300 200 U 40 40 1 1 B 
X PC3_TMS 22 500 -1300 200 U 40 40 1 1 B 
X PC4_TDO 23 1300 -500 200 L 40 40 1 1 B 
X PC5_TDI 24 1300 -400 200 L 40 40 1 1 B 
X PC6_TOSC1 25 1300 -300 200 L 40 40 1 1 B 
X PC7_TOSC2 26 1300 -200 200 L 40 40 1 1 B 
X PD0_RXD 9 -1300 -300 200 R 40 40 1 1 B 
X PD1_TXD 10 -1300 -400 200 R 40 40 1 1 B 
X PD2_INT0 11 -1300 -500 200 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1300 200 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1300 200 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1300 200 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1300 200 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1300 200 U 40 40 1 1 B 
X VCC@1 5 -1300 100 200 R 40 40 1 1 B 
X VCC@2 17 0 -1300 200 U 40 40 1 1 B 
X VCC@3 38 100 1300 200 D 40 40 1 1 B 
X XTAL1 8 -1300 -200 200 R 40 40 1 1 B 
X XTAL2 7 -1300 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA16EZ
# Package Name: TQFP-44_EZ
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA16EZ U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA16L
F0 "U" -500 0 50 H V L B
F1 "ATMEGA16EZ" 0 0 50 H V L B
F2 "atmel_prototype_header-TQFP-44_EZ" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
C -940 950 20 1 1 0 N
T 0 0 -300 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1300 200 200 R 40 40 1 1 B I
X AREF 29 1300 100 200 L 40 40 1 1 B 
X AVCC 27 1300 -100 200 L 40 40 1 1 B 
X GND@1 6 -1300 0 200 R 40 40 1 1 B 
X GND@2 18 100 -1300 200 U 40 40 1 1 B 
X GND@3 28 1300 0 200 L 40 40 1 1 B 
X GND@4 39 0 1300 200 D 40 40 1 1 B 
X PA0_ADC0 37 200 1300 200 D 40 40 1 1 B 
X PA1_ADC1 36 300 1300 200 D 40 40 1 1 B 
X PA2_ADC2 35 400 1300 200 D 40 40 1 1 B 
X PA3_ADC3 34 500 1300 200 D 40 40 1 1 B 
X PA4_ADC4 33 1300 500 200 L 40 40 1 1 B 
X PA5_ADC5 32 1300 400 200 L 40 40 1 1 B 
X PA6_ADC6 31 1300 300 200 L 40 40 1 1 B 
X PA7_ADC7 30 1300 200 200 L 40 40 1 1 B 
X PB0_XCK_T0 40 -100 1300 200 D 40 40 1 1 B 
X PB1_T1 41 -200 1300 200 D 40 40 1 1 B 
X PB2_AIN0_INT2 42 -300 1300 200 D 40 40 1 1 B 
X PB3_AIN1_OC0 43 -400 1300 200 D 40 40 1 1 B 
X PB4_/SS 44 -500 1300 200 D 40 40 1 1 B I
X PB5_MOSI 1 -1300 500 200 R 40 40 1 1 B 
X PB6_MISO 2 -1300 400 200 R 40 40 1 1 B 
X PB7_SCK 3 -1300 300 200 R 40 40 1 1 B 
X PC0_SCL 19 200 -1300 200 U 40 40 1 1 B 
X PC1_SDA 20 300 -1300 200 U 40 40 1 1 B 
X PC2_TCK 21 400 -1300 200 U 40 40 1 1 B 
X PC3_TMS 22 500 -1300 200 U 40 40 1 1 B 
X PC4_TDO 23 1300 -500 200 L 40 40 1 1 B 
X PC5_TDI 24 1300 -400 200 L 40 40 1 1 B 
X PC6_TOSC1 25 1300 -300 200 L 40 40 1 1 B 
X PC7_TOSC2 26 1300 -200 200 L 40 40 1 1 B 
X PD0_RXD 9 -1300 -300 200 R 40 40 1 1 B 
X PD1_TXD 10 -1300 -400 200 R 40 40 1 1 B 
X PD2_INT0 11 -1300 -500 200 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1300 200 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1300 200 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1300 200 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1300 200 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1300 200 U 40 40 1 1 B 
X VCC@1 5 -1300 100 200 R 40 40 1 1 B 
X VCC@2 17 0 -1300 200 U 40 40 1 1 B 
X VCC@3 38 100 1300 200 D 40 40 1 1 B 
X XTAL1 8 -1300 -200 200 R 40 40 1 1 B 
X XTAL2 7 -1300 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA16_DUAL44_35
# Package Name: HEADER_DUALSQR44_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA16_DUAL44_35 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA16L
F0 "U" -500 0 50 H V L B
F1 "ATMEGA16_DUAL44_35" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR44_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
C -940 950 20 1 1 0 N
T 0 0 -300 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1300 200 200 R 40 40 1 1 B I
X AREF 29 1300 100 200 L 40 40 1 1 B 
X AVCC 27 1300 -100 200 L 40 40 1 1 B 
X GND@1 6 -1300 0 200 R 40 40 1 1 B 
X GND@2 18 100 -1300 200 U 40 40 1 1 B 
X GND@3 28 1300 0 200 L 40 40 1 1 B 
X GND@4 39 0 1300 200 D 40 40 1 1 B 
X PA0_ADC0 37 200 1300 200 D 40 40 1 1 B 
X PA1_ADC1 36 300 1300 200 D 40 40 1 1 B 
X PA2_ADC2 35 400 1300 200 D 40 40 1 1 B 
X PA3_ADC3 34 500 1300 200 D 40 40 1 1 B 
X PA4_ADC4 33 1300 500 200 L 40 40 1 1 B 
X PA5_ADC5 32 1300 400 200 L 40 40 1 1 B 
X PA6_ADC6 31 1300 300 200 L 40 40 1 1 B 
X PA7_ADC7 30 1300 200 200 L 40 40 1 1 B 
X PB0_XCK_T0 40 -100 1300 200 D 40 40 1 1 B 
X PB1_T1 41 -200 1300 200 D 40 40 1 1 B 
X PB2_AIN0_INT2 42 -300 1300 200 D 40 40 1 1 B 
X PB3_AIN1_OC0 43 -400 1300 200 D 40 40 1 1 B 
X PB4_/SS 44 -500 1300 200 D 40 40 1 1 B I
X PB5_MOSI 1 -1300 500 200 R 40 40 1 1 B 
X PB6_MISO 2 -1300 400 200 R 40 40 1 1 B 
X PB7_SCK 3 -1300 300 200 R 40 40 1 1 B 
X PC0_SCL 19 200 -1300 200 U 40 40 1 1 B 
X PC1_SDA 20 300 -1300 200 U 40 40 1 1 B 
X PC2_TCK 21 400 -1300 200 U 40 40 1 1 B 
X PC3_TMS 22 500 -1300 200 U 40 40 1 1 B 
X PC4_TDO 23 1300 -500 200 L 40 40 1 1 B 
X PC5_TDI 24 1300 -400 200 L 40 40 1 1 B 
X PC6_TOSC1 25 1300 -300 200 L 40 40 1 1 B 
X PC7_TOSC2 26 1300 -200 200 L 40 40 1 1 B 
X PD0_RXD 9 -1300 -300 200 R 40 40 1 1 B 
X PD1_TXD 10 -1300 -400 200 R 40 40 1 1 B 
X PD2_INT0 11 -1300 -500 200 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1300 200 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1300 200 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1300 200 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1300 200 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1300 200 U 40 40 1 1 B 
X VCC@1 5 -1300 100 200 R 40 40 1 1 B 
X VCC@2 17 0 -1300 200 U 40 40 1 1 B 
X VCC@3 38 100 1300 200 D 40 40 1 1 B 
X XTAL1 8 -1300 -200 200 R 40 40 1 1 B 
X XTAL2 7 -1300 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA16_DUAL44_43
# Package Name: HEADER_DUALSQR44_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA16_DUAL44_43 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA16L
F0 "U" -500 0 50 H V L B
F1 "ATMEGA16_DUAL44_43" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR44_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
C -940 950 20 1 1 0 N
T 0 0 -300 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1300 200 200 R 40 40 1 1 B I
X AREF 29 1300 100 200 L 40 40 1 1 B 
X AVCC 27 1300 -100 200 L 40 40 1 1 B 
X GND@1 6 -1300 0 200 R 40 40 1 1 B 
X GND@2 18 100 -1300 200 U 40 40 1 1 B 
X GND@3 28 1300 0 200 L 40 40 1 1 B 
X GND@4 39 0 1300 200 D 40 40 1 1 B 
X PA0_ADC0 37 200 1300 200 D 40 40 1 1 B 
X PA1_ADC1 36 300 1300 200 D 40 40 1 1 B 
X PA2_ADC2 35 400 1300 200 D 40 40 1 1 B 
X PA3_ADC3 34 500 1300 200 D 40 40 1 1 B 
X PA4_ADC4 33 1300 500 200 L 40 40 1 1 B 
X PA5_ADC5 32 1300 400 200 L 40 40 1 1 B 
X PA6_ADC6 31 1300 300 200 L 40 40 1 1 B 
X PA7_ADC7 30 1300 200 200 L 40 40 1 1 B 
X PB0_XCK_T0 40 -100 1300 200 D 40 40 1 1 B 
X PB1_T1 41 -200 1300 200 D 40 40 1 1 B 
X PB2_AIN0_INT2 42 -300 1300 200 D 40 40 1 1 B 
X PB3_AIN1_OC0 43 -400 1300 200 D 40 40 1 1 B 
X PB4_/SS 44 -500 1300 200 D 40 40 1 1 B I
X PB5_MOSI 1 -1300 500 200 R 40 40 1 1 B 
X PB6_MISO 2 -1300 400 200 R 40 40 1 1 B 
X PB7_SCK 3 -1300 300 200 R 40 40 1 1 B 
X PC0_SCL 19 200 -1300 200 U 40 40 1 1 B 
X PC1_SDA 20 300 -1300 200 U 40 40 1 1 B 
X PC2_TCK 21 400 -1300 200 U 40 40 1 1 B 
X PC3_TMS 22 500 -1300 200 U 40 40 1 1 B 
X PC4_TDO 23 1300 -500 200 L 40 40 1 1 B 
X PC5_TDI 24 1300 -400 200 L 40 40 1 1 B 
X PC6_TOSC1 25 1300 -300 200 L 40 40 1 1 B 
X PC7_TOSC2 26 1300 -200 200 L 40 40 1 1 B 
X PD0_RXD 9 -1300 -300 200 R 40 40 1 1 B 
X PD1_TXD 10 -1300 -400 200 R 40 40 1 1 B 
X PD2_INT0 11 -1300 -500 200 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1300 200 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1300 200 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1300 200 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1300 200 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1300 200 U 40 40 1 1 B 
X VCC@1 5 -1300 100 200 R 40 40 1 1 B 
X VCC@2 17 0 -1300 200 U 40 40 1 1 B 
X VCC@3 38 100 1300 200 D 40 40 1 1 B 
X XTAL1 8 -1300 -200 200 R 40 40 1 1 B 
X XTAL2 7 -1300 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA16_PLCC_SOCKET
# Package Name: PLCC-S44
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA16_PLCC_SOCKET U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA16L
F0 "U" -500 0 50 H V L B
F1 "ATMEGA16_PLCC_SOCKET" 0 0 50 H V L B
F2 "atmel_prototype_header-PLCC-S44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
C -940 950 20 1 1 0 N
T 0 0 -300 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1300 200 200 R 40 40 1 1 B I
X AREF 29 1300 100 200 L 40 40 1 1 B 
X AVCC 27 1300 -100 200 L 40 40 1 1 B 
X GND@1 6 -1300 0 200 R 40 40 1 1 B 
X GND@2 18 100 -1300 200 U 40 40 1 1 B 
X GND@3 28 1300 0 200 L 40 40 1 1 B 
X GND@4 39 0 1300 200 D 40 40 1 1 B 
X PA0_ADC0 37 200 1300 200 D 40 40 1 1 B 
X PA1_ADC1 36 300 1300 200 D 40 40 1 1 B 
X PA2_ADC2 35 400 1300 200 D 40 40 1 1 B 
X PA3_ADC3 34 500 1300 200 D 40 40 1 1 B 
X PA4_ADC4 33 1300 500 200 L 40 40 1 1 B 
X PA5_ADC5 32 1300 400 200 L 40 40 1 1 B 
X PA6_ADC6 31 1300 300 200 L 40 40 1 1 B 
X PA7_ADC7 30 1300 200 200 L 40 40 1 1 B 
X PB0_XCK_T0 40 -100 1300 200 D 40 40 1 1 B 
X PB1_T1 41 -200 1300 200 D 40 40 1 1 B 
X PB2_AIN0_INT2 42 -300 1300 200 D 40 40 1 1 B 
X PB3_AIN1_OC0 43 -400 1300 200 D 40 40 1 1 B 
X PB4_/SS 44 -500 1300 200 D 40 40 1 1 B I
X PB5_MOSI 1 -1300 500 200 R 40 40 1 1 B 
X PB6_MISO 2 -1300 400 200 R 40 40 1 1 B 
X PB7_SCK 3 -1300 300 200 R 40 40 1 1 B 
X PC0_SCL 19 200 -1300 200 U 40 40 1 1 B 
X PC1_SDA 20 300 -1300 200 U 40 40 1 1 B 
X PC2_TCK 21 400 -1300 200 U 40 40 1 1 B 
X PC3_TMS 22 500 -1300 200 U 40 40 1 1 B 
X PC4_TDO 23 1300 -500 200 L 40 40 1 1 B 
X PC5_TDI 24 1300 -400 200 L 40 40 1 1 B 
X PC6_TOSC1 25 1300 -300 200 L 40 40 1 1 B 
X PC7_TOSC2 26 1300 -200 200 L 40 40 1 1 B 
X PD0_RXD 9 -1300 -300 200 R 40 40 1 1 B 
X PD1_TXD 10 -1300 -400 200 R 40 40 1 1 B 
X PD2_INT0 11 -1300 -500 200 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1300 200 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1300 200 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1300 200 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1300 200 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1300 200 U 40 40 1 1 B 
X VCC@1 5 -1300 100 200 R 40 40 1 1 B 
X VCC@2 17 0 -1300 200 U 40 40 1 1 B 
X VCC@3 38 100 1300 200 D 40 40 1 1 B 
X XTAL1 8 -1300 -200 200 R 40 40 1 1 B 
X XTAL2 7 -1300 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA16_SINGLE44_35
# Package Name: HEADER_SQR44_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA16_SINGLE44_35 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA16L
F0 "U" -500 0 50 H V L B
F1 "ATMEGA16_SINGLE44_35" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_SQR44_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
C -940 950 20 1 1 0 N
T 0 0 -300 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1300 200 200 R 40 40 1 1 B I
X AREF 29 1300 100 200 L 40 40 1 1 B 
X AVCC 27 1300 -100 200 L 40 40 1 1 B 
X GND@1 6 -1300 0 200 R 40 40 1 1 B 
X GND@2 18 100 -1300 200 U 40 40 1 1 B 
X GND@3 28 1300 0 200 L 40 40 1 1 B 
X GND@4 39 0 1300 200 D 40 40 1 1 B 
X PA0_ADC0 37 200 1300 200 D 40 40 1 1 B 
X PA1_ADC1 36 300 1300 200 D 40 40 1 1 B 
X PA2_ADC2 35 400 1300 200 D 40 40 1 1 B 
X PA3_ADC3 34 500 1300 200 D 40 40 1 1 B 
X PA4_ADC4 33 1300 500 200 L 40 40 1 1 B 
X PA5_ADC5 32 1300 400 200 L 40 40 1 1 B 
X PA6_ADC6 31 1300 300 200 L 40 40 1 1 B 
X PA7_ADC7 30 1300 200 200 L 40 40 1 1 B 
X PB0_XCK_T0 40 -100 1300 200 D 40 40 1 1 B 
X PB1_T1 41 -200 1300 200 D 40 40 1 1 B 
X PB2_AIN0_INT2 42 -300 1300 200 D 40 40 1 1 B 
X PB3_AIN1_OC0 43 -400 1300 200 D 40 40 1 1 B 
X PB4_/SS 44 -500 1300 200 D 40 40 1 1 B I
X PB5_MOSI 1 -1300 500 200 R 40 40 1 1 B 
X PB6_MISO 2 -1300 400 200 R 40 40 1 1 B 
X PB7_SCK 3 -1300 300 200 R 40 40 1 1 B 
X PC0_SCL 19 200 -1300 200 U 40 40 1 1 B 
X PC1_SDA 20 300 -1300 200 U 40 40 1 1 B 
X PC2_TCK 21 400 -1300 200 U 40 40 1 1 B 
X PC3_TMS 22 500 -1300 200 U 40 40 1 1 B 
X PC4_TDO 23 1300 -500 200 L 40 40 1 1 B 
X PC5_TDI 24 1300 -400 200 L 40 40 1 1 B 
X PC6_TOSC1 25 1300 -300 200 L 40 40 1 1 B 
X PC7_TOSC2 26 1300 -200 200 L 40 40 1 1 B 
X PD0_RXD 9 -1300 -300 200 R 40 40 1 1 B 
X PD1_TXD 10 -1300 -400 200 R 40 40 1 1 B 
X PD2_INT0 11 -1300 -500 200 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1300 200 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1300 200 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1300 200 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1300 200 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1300 200 U 40 40 1 1 B 
X VCC@1 5 -1300 100 200 R 40 40 1 1 B 
X VCC@2 17 0 -1300 200 U 40 40 1 1 B 
X VCC@3 38 100 1300 200 D 40 40 1 1 B 
X XTAL1 8 -1300 -200 200 R 40 40 1 1 B 
X XTAL2 7 -1300 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA16_SINGLE44_43
# Package Name: HEADER_SQR44_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA16_SINGLE44_43 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA16L
F0 "U" -500 0 50 H V L B
F1 "ATMEGA16_SINGLE44_43" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_SQR44_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
C -940 950 20 1 1 0 N
T 0 0 -300 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1300 200 200 R 40 40 1 1 B I
X AREF 29 1300 100 200 L 40 40 1 1 B 
X AVCC 27 1300 -100 200 L 40 40 1 1 B 
X GND@1 6 -1300 0 200 R 40 40 1 1 B 
X GND@2 18 100 -1300 200 U 40 40 1 1 B 
X GND@3 28 1300 0 200 L 40 40 1 1 B 
X GND@4 39 0 1300 200 D 40 40 1 1 B 
X PA0_ADC0 37 200 1300 200 D 40 40 1 1 B 
X PA1_ADC1 36 300 1300 200 D 40 40 1 1 B 
X PA2_ADC2 35 400 1300 200 D 40 40 1 1 B 
X PA3_ADC3 34 500 1300 200 D 40 40 1 1 B 
X PA4_ADC4 33 1300 500 200 L 40 40 1 1 B 
X PA5_ADC5 32 1300 400 200 L 40 40 1 1 B 
X PA6_ADC6 31 1300 300 200 L 40 40 1 1 B 
X PA7_ADC7 30 1300 200 200 L 40 40 1 1 B 
X PB0_XCK_T0 40 -100 1300 200 D 40 40 1 1 B 
X PB1_T1 41 -200 1300 200 D 40 40 1 1 B 
X PB2_AIN0_INT2 42 -300 1300 200 D 40 40 1 1 B 
X PB3_AIN1_OC0 43 -400 1300 200 D 40 40 1 1 B 
X PB4_/SS 44 -500 1300 200 D 40 40 1 1 B I
X PB5_MOSI 1 -1300 500 200 R 40 40 1 1 B 
X PB6_MISO 2 -1300 400 200 R 40 40 1 1 B 
X PB7_SCK 3 -1300 300 200 R 40 40 1 1 B 
X PC0_SCL 19 200 -1300 200 U 40 40 1 1 B 
X PC1_SDA 20 300 -1300 200 U 40 40 1 1 B 
X PC2_TCK 21 400 -1300 200 U 40 40 1 1 B 
X PC3_TMS 22 500 -1300 200 U 40 40 1 1 B 
X PC4_TDO 23 1300 -500 200 L 40 40 1 1 B 
X PC5_TDI 24 1300 -400 200 L 40 40 1 1 B 
X PC6_TOSC1 25 1300 -300 200 L 40 40 1 1 B 
X PC7_TOSC2 26 1300 -200 200 L 40 40 1 1 B 
X PD0_RXD 9 -1300 -300 200 R 40 40 1 1 B 
X PD1_TXD 10 -1300 -400 200 R 40 40 1 1 B 
X PD2_INT0 11 -1300 -500 200 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1300 200 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1300 200 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1300 200 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1300 200 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1300 200 U 40 40 1 1 B 
X VCC@1 5 -1300 100 200 R 40 40 1 1 B 
X VCC@2 17 0 -1300 200 U 40 40 1 1 B 
X VCC@3 38 100 1300 200 D 40 40 1 1 B 
X XTAL1 8 -1300 -200 200 R 40 40 1 1 B 
X XTAL2 7 -1300 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA16_HEADDER_DUAL44_35
# Package Name: HEADER_DUALSQR44_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA16_HEADDER_DUAL44_35 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: ATMEGA16_HEADDER
F0 "U" -500 500 50 H V L B
F1 "ATMEGA16_HEADDER_DUAL44_35" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR44_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
P 2 1 0 0 -1400 500 -1400 525
P 2 1 0 0 -1500 600 -1500 575
P 2 1 0 0 -1500 400 -1500 375
P 2 1 0 0 -1400 300 -1400 325
P 2 1 0 0 -1500 200 -1500 175
P 2 1 0 0 -1400 100 -1400 125
P 2 1 0 0 -1500 0 -1500 -25
P 2 1 0 0 -1400 -100 -1400 -75
P 2 1 0 0 -1500 -200 -1500 -225
P 2 1 0 0 -1400 -300 -1400 -275
P 2 1 0 0 -1500 -400 -1500 -425
P 2 1 0 0 -1400 -500 -1400 -475
P 2 1 0 0 -500 -1400 -525 -1400
P 2 1 0 0 -600 -1500 -575 -1500
P 2 1 0 0 -300 -1400 -325 -1400
P 2 1 0 0 -400 -1500 -375 -1500
P 2 1 0 0 -100 -1400 -125 -1400
P 2 1 0 0 -200 -1500 -175 -1500
P 2 1 0 0 100 -1400 75 -1400
P 2 1 0 0 0 -1500 25 -1500
P 2 1 0 0 300 -1400 275 -1400
P 2 1 0 0 200 -1500 225 -1500
P 2 1 0 0 500 -1400 475 -1400
P 2 1 0 0 400 -1500 425 -1500
P 2 1 0 0 1400 -500 1400 -525
P 2 1 0 0 1500 -600 1500 -575
P 2 1 0 0 1500 -400 1500 -375
P 2 1 0 0 1400 -300 1400 -325
P 2 1 0 0 1400 -100 1400 -125
P 2 1 0 0 1500 -200 1500 -175
P 2 1 0 0 1500 0 1500 25
P 2 1 0 0 1400 100 1400 75
P 2 1 0 0 1500 200 1500 225
P 2 1 0 0 1400 300 1400 275
P 2 1 0 0 1500 400 1500 425
P 2 1 0 0 1400 500 1400 475
P 2 1 0 0 500 1400 525 1400
P 2 1 0 0 600 1500 575 1500
P 2 1 0 0 400 1500 375 1500
P 2 1 0 0 300 1400 325 1400
P 2 1 0 0 200 1500 175 1500
P 2 1 0 0 100 1400 125 1400
P 2 1 0 0 0 1500 -25 1500
P 2 1 0 0 -100 1400 -75 1400
P 2 1 0 0 -200 1500 -225 1500
P 2 1 0 0 -300 1400 -275 1400
P 2 1 0 0 -400 1500 -425 1500
P 2 1 0 0 -500 1400 -475 1400
C -940 950 20 1 1 0 N
C -1400 550 25 1 1 0 N
C -1500 550 25 1 1 0 N
C -1500 350 25 1 1 0 N
C -1400 350 25 1 1 0 N
C -1500 150 25 1 1 0 N
C -1400 150 25 1 1 0 N
C -1500 -50 25 1 1 0 N
C -1400 -50 25 1 1 0 N
C -1500 -250 25 1 1 0 N
C -1400 -250 25 1 1 0 N
C -1500 -450 25 1 1 0 N
C -1400 -450 25 1 1 0 N
C -550 -1500 25 1 1 0 N
C -550 -1400 25 1 1 0 N
C -350 -1400 25 1 1 0 N
C -350 -1500 25 1 1 0 N
C -150 -1500 25 1 1 0 N
C -150 -1400 25 1 1 0 N
C 50 -1500 25 1 1 0 N
C 50 -1400 25 1 1 0 N
C 250 -1400 25 1 1 0 N
C 250 -1500 25 1 1 0 N
C 450 -1500 25 1 1 0 N
C 450 -1400 25 1 1 0 N
C 1400 -550 25 1 1 0 N
C 1500 -550 25 1 1 0 N
C 1500 -350 25 1 1 0 N
C 1400 -350 25 1 1 0 N
C 1500 -150 25 1 1 0 N
C 1400 -150 25 1 1 0 N
C 1500 50 25 1 1 0 N
C 1400 50 25 1 1 0 N
C 1500 250 25 1 1 0 N
C 1400 250 25 1 1 0 N
C 1500 450 25 1 1 0 N
C 1400 450 25 1 1 0 N
C -450 1500 25 1 1 0 N
C -450 1400 25 1 1 0 N
C -250 1400 25 1 1 0 N
C -250 1500 25 1 1 0 N
C -50 1500 25 1 1 0 N
C -50 1400 25 1 1 0 N
C 150 1500 25 1 1 0 N
C 150 1400 25 1 1 0 N
C 350 1500 25 1 1 0 N
C 350 1400 25 1 1 0 N
C 550 1400 25 1 1 0 N
C 550 1500 25 1 1 0 N
T 0 0 -500 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1500 200 0 R 40 40 1 1 B I
X AREF 29 1400 100 0 L 40 40 1 1 B 
X AVCC 27 1400 -100 0 L 40 40 1 1 B 
X GND@1 6 -1500 0 0 R 40 40 1 1 B 
X GND@2 18 100 -1400 0 U 40 40 1 1 B 
X GND@3 28 1500 0 0 L 40 40 1 1 B 
X GND@4 39 0 1500 0 D 40 40 1 1 B 
X PA0_ADC0 37 200 1500 0 D 40 40 1 1 B 
X PA1_ADC1 36 300 1400 0 D 40 40 1 1 B 
X PA2_ADC2 35 400 1500 0 D 40 40 1 1 B 
X PA3_ADC3 34 500 1400 0 D 40 40 1 1 B 
X PA4_ADC4 33 1400 500 0 L 40 40 1 1 B 
X PA5_ADC5 32 1500 400 0 L 40 40 1 1 B 
X PA6_ADC6 31 1400 300 0 L 40 40 1 1 B 
X PA7_ADC7 30 1500 200 0 L 40 40 1 1 B 
X PB0_XCK_T0 40 -100 1400 0 D 40 40 1 1 B 
X PB1_T1 41 -200 1500 0 D 40 40 1 1 B 
X PB2_AIN0_INT2 42 -300 1400 0 D 40 40 1 1 B 
X PB3_AIN1_OC0 43 -400 1500 0 D 40 40 1 1 B 
X PB4_/SS 44 -500 1400 0 D 40 40 1 1 B I
X PB5_MOSI 1 -1400 500 0 R 40 40 1 1 B 
X PB6_MISO 2 -1500 400 0 R 40 40 1 1 B 
X PB7_SCK 3 -1400 300 0 R 40 40 1 1 B 
X PC0_SCL 19 200 -1500 0 U 40 40 1 1 B 
X PC1_SDA 20 300 -1400 0 U 40 40 1 1 B 
X PC2_TCK 21 400 -1500 0 U 40 40 1 1 B 
X PC3_TMS 22 500 -1400 0 U 40 40 1 1 B 
X PC4_TDO 23 1400 -500 0 L 40 40 1 1 B 
X PC5_TDI 24 1500 -400 0 L 40 40 1 1 B 
X PC6_TOSC1 25 1400 -300 0 L 40 40 1 1 B 
X PC7_TOSC2 26 1500 -200 0 L 40 40 1 1 B 
X PD0_RXD 9 -1400 -300 0 R 40 40 1 1 B 
X PD1_TXD 10 -1500 -400 0 R 40 40 1 1 B 
X PD2_INT0 11 -1400 -500 0 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1400 0 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1500 0 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1400 0 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1500 0 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1400 0 U 40 40 1 1 B 
X VCC@1 5 -1400 100 0 R 40 40 1 1 B 
X VCC@2 17 0 -1500 0 U 40 40 1 1 B 
X VCC@3 38 100 1400 0 D 40 40 1 1 B 
X XTAL1 8 -1500 -200 0 R 40 40 1 1 B 
X XTAL2 7 -1400 -100 0 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA16_HEADDER_DUAL44_43
# Package Name: HEADER_DUALSQR44_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA16_HEADDER_DUAL44_43 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: ATMEGA16_HEADDER
F0 "U" -500 500 50 H V L B
F1 "ATMEGA16_HEADDER_DUAL44_43" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR44_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
P 2 1 0 0 -1400 500 -1400 525
P 2 1 0 0 -1500 600 -1500 575
P 2 1 0 0 -1500 400 -1500 375
P 2 1 0 0 -1400 300 -1400 325
P 2 1 0 0 -1500 200 -1500 175
P 2 1 0 0 -1400 100 -1400 125
P 2 1 0 0 -1500 0 -1500 -25
P 2 1 0 0 -1400 -100 -1400 -75
P 2 1 0 0 -1500 -200 -1500 -225
P 2 1 0 0 -1400 -300 -1400 -275
P 2 1 0 0 -1500 -400 -1500 -425
P 2 1 0 0 -1400 -500 -1400 -475
P 2 1 0 0 -500 -1400 -525 -1400
P 2 1 0 0 -600 -1500 -575 -1500
P 2 1 0 0 -300 -1400 -325 -1400
P 2 1 0 0 -400 -1500 -375 -1500
P 2 1 0 0 -100 -1400 -125 -1400
P 2 1 0 0 -200 -1500 -175 -1500
P 2 1 0 0 100 -1400 75 -1400
P 2 1 0 0 0 -1500 25 -1500
P 2 1 0 0 300 -1400 275 -1400
P 2 1 0 0 200 -1500 225 -1500
P 2 1 0 0 500 -1400 475 -1400
P 2 1 0 0 400 -1500 425 -1500
P 2 1 0 0 1400 -500 1400 -525
P 2 1 0 0 1500 -600 1500 -575
P 2 1 0 0 1500 -400 1500 -375
P 2 1 0 0 1400 -300 1400 -325
P 2 1 0 0 1400 -100 1400 -125
P 2 1 0 0 1500 -200 1500 -175
P 2 1 0 0 1500 0 1500 25
P 2 1 0 0 1400 100 1400 75
P 2 1 0 0 1500 200 1500 225
P 2 1 0 0 1400 300 1400 275
P 2 1 0 0 1500 400 1500 425
P 2 1 0 0 1400 500 1400 475
P 2 1 0 0 500 1400 525 1400
P 2 1 0 0 600 1500 575 1500
P 2 1 0 0 400 1500 375 1500
P 2 1 0 0 300 1400 325 1400
P 2 1 0 0 200 1500 175 1500
P 2 1 0 0 100 1400 125 1400
P 2 1 0 0 0 1500 -25 1500
P 2 1 0 0 -100 1400 -75 1400
P 2 1 0 0 -200 1500 -225 1500
P 2 1 0 0 -300 1400 -275 1400
P 2 1 0 0 -400 1500 -425 1500
P 2 1 0 0 -500 1400 -475 1400
C -940 950 20 1 1 0 N
C -1400 550 25 1 1 0 N
C -1500 550 25 1 1 0 N
C -1500 350 25 1 1 0 N
C -1400 350 25 1 1 0 N
C -1500 150 25 1 1 0 N
C -1400 150 25 1 1 0 N
C -1500 -50 25 1 1 0 N
C -1400 -50 25 1 1 0 N
C -1500 -250 25 1 1 0 N
C -1400 -250 25 1 1 0 N
C -1500 -450 25 1 1 0 N
C -1400 -450 25 1 1 0 N
C -550 -1500 25 1 1 0 N
C -550 -1400 25 1 1 0 N
C -350 -1400 25 1 1 0 N
C -350 -1500 25 1 1 0 N
C -150 -1500 25 1 1 0 N
C -150 -1400 25 1 1 0 N
C 50 -1500 25 1 1 0 N
C 50 -1400 25 1 1 0 N
C 250 -1400 25 1 1 0 N
C 250 -1500 25 1 1 0 N
C 450 -1500 25 1 1 0 N
C 450 -1400 25 1 1 0 N
C 1400 -550 25 1 1 0 N
C 1500 -550 25 1 1 0 N
C 1500 -350 25 1 1 0 N
C 1400 -350 25 1 1 0 N
C 1500 -150 25 1 1 0 N
C 1400 -150 25 1 1 0 N
C 1500 50 25 1 1 0 N
C 1400 50 25 1 1 0 N
C 1500 250 25 1 1 0 N
C 1400 250 25 1 1 0 N
C 1500 450 25 1 1 0 N
C 1400 450 25 1 1 0 N
C -450 1500 25 1 1 0 N
C -450 1400 25 1 1 0 N
C -250 1400 25 1 1 0 N
C -250 1500 25 1 1 0 N
C -50 1500 25 1 1 0 N
C -50 1400 25 1 1 0 N
C 150 1500 25 1 1 0 N
C 150 1400 25 1 1 0 N
C 350 1500 25 1 1 0 N
C 350 1400 25 1 1 0 N
C 550 1400 25 1 1 0 N
C 550 1500 25 1 1 0 N
T 0 0 -500 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1500 200 0 R 40 40 1 1 B I
X AREF 29 1400 100 0 L 40 40 1 1 B 
X AVCC 27 1400 -100 0 L 40 40 1 1 B 
X GND@1 6 -1500 0 0 R 40 40 1 1 B 
X GND@2 18 100 -1400 0 U 40 40 1 1 B 
X GND@3 28 1500 0 0 L 40 40 1 1 B 
X GND@4 39 0 1500 0 D 40 40 1 1 B 
X PA0_ADC0 37 200 1500 0 D 40 40 1 1 B 
X PA1_ADC1 36 300 1400 0 D 40 40 1 1 B 
X PA2_ADC2 35 400 1500 0 D 40 40 1 1 B 
X PA3_ADC3 34 500 1400 0 D 40 40 1 1 B 
X PA4_ADC4 33 1400 500 0 L 40 40 1 1 B 
X PA5_ADC5 32 1500 400 0 L 40 40 1 1 B 
X PA6_ADC6 31 1400 300 0 L 40 40 1 1 B 
X PA7_ADC7 30 1500 200 0 L 40 40 1 1 B 
X PB0_XCK_T0 40 -100 1400 0 D 40 40 1 1 B 
X PB1_T1 41 -200 1500 0 D 40 40 1 1 B 
X PB2_AIN0_INT2 42 -300 1400 0 D 40 40 1 1 B 
X PB3_AIN1_OC0 43 -400 1500 0 D 40 40 1 1 B 
X PB4_/SS 44 -500 1400 0 D 40 40 1 1 B I
X PB5_MOSI 1 -1400 500 0 R 40 40 1 1 B 
X PB6_MISO 2 -1500 400 0 R 40 40 1 1 B 
X PB7_SCK 3 -1400 300 0 R 40 40 1 1 B 
X PC0_SCL 19 200 -1500 0 U 40 40 1 1 B 
X PC1_SDA 20 300 -1400 0 U 40 40 1 1 B 
X PC2_TCK 21 400 -1500 0 U 40 40 1 1 B 
X PC3_TMS 22 500 -1400 0 U 40 40 1 1 B 
X PC4_TDO 23 1400 -500 0 L 40 40 1 1 B 
X PC5_TDI 24 1500 -400 0 L 40 40 1 1 B 
X PC6_TOSC1 25 1400 -300 0 L 40 40 1 1 B 
X PC7_TOSC2 26 1500 -200 0 L 40 40 1 1 B 
X PD0_RXD 9 -1400 -300 0 R 40 40 1 1 B 
X PD1_TXD 10 -1500 -400 0 R 40 40 1 1 B 
X PD2_INT0 11 -1400 -500 0 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1400 0 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1500 0 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1400 0 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1500 0 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1400 0 U 40 40 1 1 B 
X VCC@1 5 -1400 100 0 R 40 40 1 1 B 
X VCC@2 17 0 -1500 0 U 40 40 1 1 B 
X VCC@3 38 100 1400 0 D 40 40 1 1 B 
X XTAL1 8 -1500 -200 0 R 40 40 1 1 B 
X XTAL2 7 -1400 -100 0 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA128_DUAL64_35
# Package Name: HEADER_DUALSQR64_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA128_DUAL64_35 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA128_HEADER
F0 "U" -700 2000 50 H V L B
F1 "ATMEGA128_DUAL64_35" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR64_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 1000 2100
P 2 1 0 0 1000 2100 1000 50
P 2 1 0 0 1000 50 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 250
P 2 1 0 0 -1100 250 -1100 2100
P 2 1 0 0 -1100 250 -900 250
P 2 1 0 0 1000 50 760 50
T 0 -895 2005 70 0 1 0 PEN
T 0 -510 1805 70 0 1 0 PE0~(RXD,~PDI)
T 0 -510 1705 70 0 1 0 PE1~(TXD,~PDO)
T 0 -440 1605 70 0 1 0 PE2~(XCK0,~Ain0)
T 0 -440 1505 70 0 1 0 PE3~(OC3A,~Ain1)
T 0 -440 1405 70 0 1 0 PE4~(OC3B,~INT4)
T 0 -440 1305 70 0 1 0 PE5~(OC3C,~INT5)
T 0 -510 1205 70 0 1 0 PE6~(T3,~INT6)
T 0 -475 1105 70 0 1 0 PE7~(IC3,~INT7)
T 0 -720 905 70 0 1 0 PB0~(SS)
T 0 -685 805 70 0 1 0 PB1~(SCK)
T 0 -650 705 70 0 1 0 PB2~(MOSI)
T 0 -650 605 70 0 1 0 PB3~(MISO)
T 0 -685 505 70 0 1 0 PB4~(OC0)
T 0 -650 405 70 0 1 0 PB5~(OC1A)
T 0 -650 305 70 0 1 0 PB6~(OC1B)
T 0 -475 205 70 0 1 0 PB7~(OC1C,~OC2)
T 0 -615 5 70 0 1 0 PG3~(TOSC2)
T 0 -615 -95 70 0 1 0 PG4~(TOSC1)
T 0 -825 -295 70 0 1 0 RESET
T 0 -895 -495 70 0 1 0 VCC
T 0 -895 -595 70 0 1 0 GND
T 0 -825 -795 70 0 1 0 XTAL2
T 0 -825 -895 70 0 1 0 XTAL1
T 0 -475 -1095 70 0 1 0 PD0~(INT0,~SCL)
T 0 -475 -1195 70 0 1 0 PD1~(INT1,~SDA)
T 0 -440 -1295 70 0 1 0 PD2~(INT2,~RXD1)
T 0 -440 -1395 70 0 1 0 PD3~(INT3,~TXD1)
T 0 -685 -1495 70 0 1 0 PD4~(IC1)
T 0 -650 -1595 70 0 1 0 PD5~(XCK1)
T 0 -720 -1695 70 0 1 0 PD6~(T1)
T 0 -720 -1795 70 0 1 0 PD7~(T2)
T 0 620 -1705 70 0 1 0 (RD)~PG1
T 0 620 -1805 70 0 1 0 (WR)~PG0
T 0 620 -1505 70 0 1 0 (A8)~PC0
T 0 620 -1405 70 0 1 0 (A9)~PC1
T 0 585 -1305 70 0 1 0 (A10)~PC2
T 0 585 -1205 70 0 1 0 (A11)~PC3
T 0 585 -1105 70 0 1 0 (A12)~PC4
T 0 585 -1005 70 0 1 0 (A13)~PC5
T 0 585 -905 70 0 1 0 (A14)~PC6
T 0 585 -805 70 0 1 0 (A15)~PC7
T 0 585 -605 70 0 1 0 (ALE)~PG2
T 0 585 -405 70 0 1 0 (AD7)~PA7
T 0 585 -305 70 0 1 0 (AD6)~PA6
T 0 585 -205 70 0 1 0 (AD5)~PA5
T 0 585 -105 70 0 1 0 (AD4)~PA4
T 0 585 -5 70 0 1 0 (AD3)~PA3
T 0 585 95 70 0 1 0 (AD2)~PA2
T 0 585 195 70 0 1 0 (AD1)~PA1
T 0 585 295 70 0 1 0 (AD0)~PA0
T 0 795 495 70 0 1 0 VCC
T 0 795 595 70 0 1 0 GND
T 0 375 795 70 0 1 0 (TDI,~ADC7)~PF7
T 0 375 895 70 0 1 0 (TDO,~ADC6)~PF6
T 0 375 995 70 0 1 0 (TMS,~ADC5)~PF5
T 0 375 1095 70 0 1 0 (TCK,~ADC4)~PF4
T 0 550 1195 70 0 1 0 (ADC3)~PF3
T 0 550 1295 70 0 1 0 (ADC2)~PF2
T 0 550 1395 70 0 1 0 (ADC1)~PF1
T 0 550 1495 70 0 1 0 (ADC0)~PF0
T 0 760 1695 70 0 1 0 AREF
T 0 760 1795 70 0 1 0 AGND
T 0 760 1895 70 0 1 0 AVCC
X 1 1 -1300 2000 200 R 40 40 1 1 I I
X 2 2 -1300 1800 200 R 40 40 1 1 B 
X 3 3 -1300 1700 200 R 40 40 1 1 B 
X 4 4 -1300 1600 200 R 40 40 1 1 B 
X 5 5 -1300 1500 200 R 40 40 1 1 B 
X 6 6 -1300 1400 200 R 40 40 1 1 B 
X 7 7 -1300 1300 200 R 40 40 1 1 B 
X 8 8 -1300 1200 200 R 40 40 1 1 B 
X 9 9 -1300 1100 200 R 40 40 1 1 B 
X 10 10 -1300 900 200 R 40 40 1 1 B 
X 11 11 -1300 800 200 R 40 40 1 1 B 
X 12 12 -1300 700 200 R 40 40 1 1 B 
X 13 13 -1300 600 200 R 40 40 1 1 B 
X 14 14 -1300 500 200 R 40 40 1 1 B 
X 15 15 -1300 400 200 R 40 40 1 1 B 
X 16 16 -1300 300 200 R 40 40 1 1 B 
X 17 17 -1300 200 200 R 40 40 1 1 B 
X 18 18 -1300 0 200 R 40 40 1 1 B 
X 19 19 -1300 -100 200 R 40 40 1 1 B 
X 20 20 -1300 -300 200 R 40 40 1 1 I I
X 21 21 -1300 -500 200 R 40 40 1 1 W 
X 22 22 -1300 -600 200 R 40 40 1 1 W 
X 23 23 -1300 -800 200 R 40 40 1 1 B 
X 24 24 -1300 -900 200 R 40 40 1 1 B 
X 25 25 -1300 -1100 200 R 40 40 1 1 B 
X 26 26 -1300 -1200 200 R 40 40 1 1 B 
X 27 27 -1300 -1300 200 R 40 40 1 1 B 
X 28 28 -1300 -1400 200 R 40 40 1 1 B 
X 29 29 -1300 -1500 200 R 40 40 1 1 B 
X 30 30 -1300 -1600 200 R 40 40 1 1 B 
X 31 31 -1300 -1700 200 R 40 40 1 1 B 
X 32 32 -1300 -1800 200 R 40 40 1 1 B 
X 33 33 1200 -1800 200 L 40 40 1 1 B I
X 34 34 1200 -1700 200 L 40 40 1 1 B I
X 35 35 1200 -1500 200 L 40 40 1 1 O 
X 36 36 1200 -1400 200 L 40 40 1 1 O 
X 37 37 1200 -1300 200 L 40 40 1 1 O 
X 38 38 1200 -1200 200 L 40 40 1 1 O 
X 39 39 1200 -1100 200 L 40 40 1 1 O 
X 40 40 1200 -1000 200 L 40 40 1 1 O 
X 41 41 1200 -900 200 L 40 40 1 1 O 
X 42 42 1200 -800 200 L 40 40 1 1 O 
X 43 43 1200 -600 200 L 40 40 1 1 B 
X 44 44 1200 -400 200 L 40 40 1 1 B 
X 45 45 1200 -300 200 L 40 40 1 1 B 
X 46 46 1200 -200 200 L 40 40 1 1 B 
X 47 47 1200 -100 200 L 40 40 1 1 B 
X 48 48 1200 0 200 L 40 40 1 1 B 
X 49 49 1200 100 200 L 40 40 1 1 B 
X 50 50 1200 200 200 L 40 40 1 1 B 
X 51 51 1200 300 200 L 40 40 1 1 B 
X 52 52 1200 500 200 L 40 40 1 1 W 
X 53 53 1200 600 200 L 40 40 1 1 W 
X 54 54 1200 800 200 L 40 40 1 1 I 
X 55 55 1200 900 200 L 40 40 1 1 I 
X 56 56 1200 1000 200 L 40 40 1 1 I 
X 57 57 1200 1100 200 L 40 40 1 1 I 
X 58 58 1200 1200 200 L 40 40 1 1 I 
X 59 59 1200 1300 200 L 40 40 1 1 I 
X 60 60 1200 1400 200 L 40 40 1 1 I 
X 61 61 1200 1500 200 L 40 40 1 1 I 
X 62 62 1200 1700 200 L 40 40 1 1 B 
X 63 63 1200 1800 200 L 40 40 1 1 B 
X 64 64 1200 1900 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA128_DUAL64_43
# Package Name: HEADER_DUALSQR64_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA128_DUAL64_43 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA128_HEADER
F0 "U" -700 2000 50 H V L B
F1 "ATMEGA128_DUAL64_43" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR64_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 1000 2100
P 2 1 0 0 1000 2100 1000 50
P 2 1 0 0 1000 50 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 250
P 2 1 0 0 -1100 250 -1100 2100
P 2 1 0 0 -1100 250 -900 250
P 2 1 0 0 1000 50 760 50
T 0 -895 2005 70 0 1 0 PEN
T 0 -510 1805 70 0 1 0 PE0~(RXD,~PDI)
T 0 -510 1705 70 0 1 0 PE1~(TXD,~PDO)
T 0 -440 1605 70 0 1 0 PE2~(XCK0,~Ain0)
T 0 -440 1505 70 0 1 0 PE3~(OC3A,~Ain1)
T 0 -440 1405 70 0 1 0 PE4~(OC3B,~INT4)
T 0 -440 1305 70 0 1 0 PE5~(OC3C,~INT5)
T 0 -510 1205 70 0 1 0 PE6~(T3,~INT6)
T 0 -475 1105 70 0 1 0 PE7~(IC3,~INT7)
T 0 -720 905 70 0 1 0 PB0~(SS)
T 0 -685 805 70 0 1 0 PB1~(SCK)
T 0 -650 705 70 0 1 0 PB2~(MOSI)
T 0 -650 605 70 0 1 0 PB3~(MISO)
T 0 -685 505 70 0 1 0 PB4~(OC0)
T 0 -650 405 70 0 1 0 PB5~(OC1A)
T 0 -650 305 70 0 1 0 PB6~(OC1B)
T 0 -475 205 70 0 1 0 PB7~(OC1C,~OC2)
T 0 -615 5 70 0 1 0 PG3~(TOSC2)
T 0 -615 -95 70 0 1 0 PG4~(TOSC1)
T 0 -825 -295 70 0 1 0 RESET
T 0 -895 -495 70 0 1 0 VCC
T 0 -895 -595 70 0 1 0 GND
T 0 -825 -795 70 0 1 0 XTAL2
T 0 -825 -895 70 0 1 0 XTAL1
T 0 -475 -1095 70 0 1 0 PD0~(INT0,~SCL)
T 0 -475 -1195 70 0 1 0 PD1~(INT1,~SDA)
T 0 -440 -1295 70 0 1 0 PD2~(INT2,~RXD1)
T 0 -440 -1395 70 0 1 0 PD3~(INT3,~TXD1)
T 0 -685 -1495 70 0 1 0 PD4~(IC1)
T 0 -650 -1595 70 0 1 0 PD5~(XCK1)
T 0 -720 -1695 70 0 1 0 PD6~(T1)
T 0 -720 -1795 70 0 1 0 PD7~(T2)
T 0 620 -1705 70 0 1 0 (RD)~PG1
T 0 620 -1805 70 0 1 0 (WR)~PG0
T 0 620 -1505 70 0 1 0 (A8)~PC0
T 0 620 -1405 70 0 1 0 (A9)~PC1
T 0 585 -1305 70 0 1 0 (A10)~PC2
T 0 585 -1205 70 0 1 0 (A11)~PC3
T 0 585 -1105 70 0 1 0 (A12)~PC4
T 0 585 -1005 70 0 1 0 (A13)~PC5
T 0 585 -905 70 0 1 0 (A14)~PC6
T 0 585 -805 70 0 1 0 (A15)~PC7
T 0 585 -605 70 0 1 0 (ALE)~PG2
T 0 585 -405 70 0 1 0 (AD7)~PA7
T 0 585 -305 70 0 1 0 (AD6)~PA6
T 0 585 -205 70 0 1 0 (AD5)~PA5
T 0 585 -105 70 0 1 0 (AD4)~PA4
T 0 585 -5 70 0 1 0 (AD3)~PA3
T 0 585 95 70 0 1 0 (AD2)~PA2
T 0 585 195 70 0 1 0 (AD1)~PA1
T 0 585 295 70 0 1 0 (AD0)~PA0
T 0 795 495 70 0 1 0 VCC
T 0 795 595 70 0 1 0 GND
T 0 375 795 70 0 1 0 (TDI,~ADC7)~PF7
T 0 375 895 70 0 1 0 (TDO,~ADC6)~PF6
T 0 375 995 70 0 1 0 (TMS,~ADC5)~PF5
T 0 375 1095 70 0 1 0 (TCK,~ADC4)~PF4
T 0 550 1195 70 0 1 0 (ADC3)~PF3
T 0 550 1295 70 0 1 0 (ADC2)~PF2
T 0 550 1395 70 0 1 0 (ADC1)~PF1
T 0 550 1495 70 0 1 0 (ADC0)~PF0
T 0 760 1695 70 0 1 0 AREF
T 0 760 1795 70 0 1 0 AGND
T 0 760 1895 70 0 1 0 AVCC
X 1 1 -1300 2000 200 R 40 40 1 1 I I
X 2 2 -1300 1800 200 R 40 40 1 1 B 
X 3 3 -1300 1700 200 R 40 40 1 1 B 
X 4 4 -1300 1600 200 R 40 40 1 1 B 
X 5 5 -1300 1500 200 R 40 40 1 1 B 
X 6 6 -1300 1400 200 R 40 40 1 1 B 
X 7 7 -1300 1300 200 R 40 40 1 1 B 
X 8 8 -1300 1200 200 R 40 40 1 1 B 
X 9 9 -1300 1100 200 R 40 40 1 1 B 
X 10 10 -1300 900 200 R 40 40 1 1 B 
X 11 11 -1300 800 200 R 40 40 1 1 B 
X 12 12 -1300 700 200 R 40 40 1 1 B 
X 13 13 -1300 600 200 R 40 40 1 1 B 
X 14 14 -1300 500 200 R 40 40 1 1 B 
X 15 15 -1300 400 200 R 40 40 1 1 B 
X 16 16 -1300 300 200 R 40 40 1 1 B 
X 17 17 -1300 200 200 R 40 40 1 1 B 
X 18 18 -1300 0 200 R 40 40 1 1 B 
X 19 19 -1300 -100 200 R 40 40 1 1 B 
X 20 20 -1300 -300 200 R 40 40 1 1 I I
X 21 21 -1300 -500 200 R 40 40 1 1 W 
X 22 22 -1300 -600 200 R 40 40 1 1 W 
X 23 23 -1300 -800 200 R 40 40 1 1 B 
X 24 24 -1300 -900 200 R 40 40 1 1 B 
X 25 25 -1300 -1100 200 R 40 40 1 1 B 
X 26 26 -1300 -1200 200 R 40 40 1 1 B 
X 27 27 -1300 -1300 200 R 40 40 1 1 B 
X 28 28 -1300 -1400 200 R 40 40 1 1 B 
X 29 29 -1300 -1500 200 R 40 40 1 1 B 
X 30 30 -1300 -1600 200 R 40 40 1 1 B 
X 31 31 -1300 -1700 200 R 40 40 1 1 B 
X 32 32 -1300 -1800 200 R 40 40 1 1 B 
X 33 33 1200 -1800 200 L 40 40 1 1 B I
X 34 34 1200 -1700 200 L 40 40 1 1 B I
X 35 35 1200 -1500 200 L 40 40 1 1 O 
X 36 36 1200 -1400 200 L 40 40 1 1 O 
X 37 37 1200 -1300 200 L 40 40 1 1 O 
X 38 38 1200 -1200 200 L 40 40 1 1 O 
X 39 39 1200 -1100 200 L 40 40 1 1 O 
X 40 40 1200 -1000 200 L 40 40 1 1 O 
X 41 41 1200 -900 200 L 40 40 1 1 O 
X 42 42 1200 -800 200 L 40 40 1 1 O 
X 43 43 1200 -600 200 L 40 40 1 1 B 
X 44 44 1200 -400 200 L 40 40 1 1 B 
X 45 45 1200 -300 200 L 40 40 1 1 B 
X 46 46 1200 -200 200 L 40 40 1 1 B 
X 47 47 1200 -100 200 L 40 40 1 1 B 
X 48 48 1200 0 200 L 40 40 1 1 B 
X 49 49 1200 100 200 L 40 40 1 1 B 
X 50 50 1200 200 200 L 40 40 1 1 B 
X 51 51 1200 300 200 L 40 40 1 1 B 
X 52 52 1200 500 200 L 40 40 1 1 W 
X 53 53 1200 600 200 L 40 40 1 1 W 
X 54 54 1200 800 200 L 40 40 1 1 I 
X 55 55 1200 900 200 L 40 40 1 1 I 
X 56 56 1200 1000 200 L 40 40 1 1 I 
X 57 57 1200 1100 200 L 40 40 1 1 I 
X 58 58 1200 1200 200 L 40 40 1 1 I 
X 59 59 1200 1300 200 L 40 40 1 1 I 
X 60 60 1200 1400 200 L 40 40 1 1 I 
X 61 61 1200 1500 200 L 40 40 1 1 I 
X 62 62 1200 1700 200 L 40 40 1 1 B 
X 63 63 1200 1800 200 L 40 40 1 1 B 
X 64 64 1200 1900 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA128_SINGLE64_35
# Package Name: HEADER_SQR64_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA128_SINGLE64_35 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA128_HEADER
F0 "U" -700 2000 50 H V L B
F1 "ATMEGA128_SINGLE64_35" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-HEADER_SQR64_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 1000 2100
P 2 1 0 0 1000 2100 1000 50
P 2 1 0 0 1000 50 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 250
P 2 1 0 0 -1100 250 -1100 2100
P 2 1 0 0 -1100 250 -900 250
P 2 1 0 0 1000 50 760 50
T 0 -895 2005 70 0 1 0 PEN
T 0 -510 1805 70 0 1 0 PE0~(RXD,~PDI)
T 0 -510 1705 70 0 1 0 PE1~(TXD,~PDO)
T 0 -440 1605 70 0 1 0 PE2~(XCK0,~Ain0)
T 0 -440 1505 70 0 1 0 PE3~(OC3A,~Ain1)
T 0 -440 1405 70 0 1 0 PE4~(OC3B,~INT4)
T 0 -440 1305 70 0 1 0 PE5~(OC3C,~INT5)
T 0 -510 1205 70 0 1 0 PE6~(T3,~INT6)
T 0 -475 1105 70 0 1 0 PE7~(IC3,~INT7)
T 0 -720 905 70 0 1 0 PB0~(SS)
T 0 -685 805 70 0 1 0 PB1~(SCK)
T 0 -650 705 70 0 1 0 PB2~(MOSI)
T 0 -650 605 70 0 1 0 PB3~(MISO)
T 0 -685 505 70 0 1 0 PB4~(OC0)
T 0 -650 405 70 0 1 0 PB5~(OC1A)
T 0 -650 305 70 0 1 0 PB6~(OC1B)
T 0 -475 205 70 0 1 0 PB7~(OC1C,~OC2)
T 0 -615 5 70 0 1 0 PG3~(TOSC2)
T 0 -615 -95 70 0 1 0 PG4~(TOSC1)
T 0 -825 -295 70 0 1 0 RESET
T 0 -895 -495 70 0 1 0 VCC
T 0 -895 -595 70 0 1 0 GND
T 0 -825 -795 70 0 1 0 XTAL2
T 0 -825 -895 70 0 1 0 XTAL1
T 0 -475 -1095 70 0 1 0 PD0~(INT0,~SCL)
T 0 -475 -1195 70 0 1 0 PD1~(INT1,~SDA)
T 0 -440 -1295 70 0 1 0 PD2~(INT2,~RXD1)
T 0 -440 -1395 70 0 1 0 PD3~(INT3,~TXD1)
T 0 -685 -1495 70 0 1 0 PD4~(IC1)
T 0 -650 -1595 70 0 1 0 PD5~(XCK1)
T 0 -720 -1695 70 0 1 0 PD6~(T1)
T 0 -720 -1795 70 0 1 0 PD7~(T2)
T 0 620 -1705 70 0 1 0 (RD)~PG1
T 0 620 -1805 70 0 1 0 (WR)~PG0
T 0 620 -1505 70 0 1 0 (A8)~PC0
T 0 620 -1405 70 0 1 0 (A9)~PC1
T 0 585 -1305 70 0 1 0 (A10)~PC2
T 0 585 -1205 70 0 1 0 (A11)~PC3
T 0 585 -1105 70 0 1 0 (A12)~PC4
T 0 585 -1005 70 0 1 0 (A13)~PC5
T 0 585 -905 70 0 1 0 (A14)~PC6
T 0 585 -805 70 0 1 0 (A15)~PC7
T 0 585 -605 70 0 1 0 (ALE)~PG2
T 0 585 -405 70 0 1 0 (AD7)~PA7
T 0 585 -305 70 0 1 0 (AD6)~PA6
T 0 585 -205 70 0 1 0 (AD5)~PA5
T 0 585 -105 70 0 1 0 (AD4)~PA4
T 0 585 -5 70 0 1 0 (AD3)~PA3
T 0 585 95 70 0 1 0 (AD2)~PA2
T 0 585 195 70 0 1 0 (AD1)~PA1
T 0 585 295 70 0 1 0 (AD0)~PA0
T 0 795 495 70 0 1 0 VCC
T 0 795 595 70 0 1 0 GND
T 0 375 795 70 0 1 0 (TDI,~ADC7)~PF7
T 0 375 895 70 0 1 0 (TDO,~ADC6)~PF6
T 0 375 995 70 0 1 0 (TMS,~ADC5)~PF5
T 0 375 1095 70 0 1 0 (TCK,~ADC4)~PF4
T 0 550 1195 70 0 1 0 (ADC3)~PF3
T 0 550 1295 70 0 1 0 (ADC2)~PF2
T 0 550 1395 70 0 1 0 (ADC1)~PF1
T 0 550 1495 70 0 1 0 (ADC0)~PF0
T 0 760 1695 70 0 1 0 AREF
T 0 760 1795 70 0 1 0 AGND
T 0 760 1895 70 0 1 0 AVCC
X 1 1 -1300 2000 200 R 40 40 1 1 I I
X 2 2 -1300 1800 200 R 40 40 1 1 B 
X 3 3 -1300 1700 200 R 40 40 1 1 B 
X 4 4 -1300 1600 200 R 40 40 1 1 B 
X 5 5 -1300 1500 200 R 40 40 1 1 B 
X 6 6 -1300 1400 200 R 40 40 1 1 B 
X 7 7 -1300 1300 200 R 40 40 1 1 B 
X 8 8 -1300 1200 200 R 40 40 1 1 B 
X 9 9 -1300 1100 200 R 40 40 1 1 B 
X 10 10 -1300 900 200 R 40 40 1 1 B 
X 11 11 -1300 800 200 R 40 40 1 1 B 
X 12 12 -1300 700 200 R 40 40 1 1 B 
X 13 13 -1300 600 200 R 40 40 1 1 B 
X 14 14 -1300 500 200 R 40 40 1 1 B 
X 15 15 -1300 400 200 R 40 40 1 1 B 
X 16 16 -1300 300 200 R 40 40 1 1 B 
X 17 17 -1300 200 200 R 40 40 1 1 B 
X 18 18 -1300 0 200 R 40 40 1 1 B 
X 19 19 -1300 -100 200 R 40 40 1 1 B 
X 20 20 -1300 -300 200 R 40 40 1 1 I I
X 21 21 -1300 -500 200 R 40 40 1 1 W 
X 22 22 -1300 -600 200 R 40 40 1 1 W 
X 23 23 -1300 -800 200 R 40 40 1 1 B 
X 24 24 -1300 -900 200 R 40 40 1 1 B 
X 25 25 -1300 -1100 200 R 40 40 1 1 B 
X 26 26 -1300 -1200 200 R 40 40 1 1 B 
X 27 27 -1300 -1300 200 R 40 40 1 1 B 
X 28 28 -1300 -1400 200 R 40 40 1 1 B 
X 29 29 -1300 -1500 200 R 40 40 1 1 B 
X 30 30 -1300 -1600 200 R 40 40 1 1 B 
X 31 31 -1300 -1700 200 R 40 40 1 1 B 
X 32 32 -1300 -1800 200 R 40 40 1 1 B 
X 33 33 1200 -1800 200 L 40 40 1 1 B I
X 34 34 1200 -1700 200 L 40 40 1 1 B I
X 35 35 1200 -1500 200 L 40 40 1 1 O 
X 36 36 1200 -1400 200 L 40 40 1 1 O 
X 37 37 1200 -1300 200 L 40 40 1 1 O 
X 38 38 1200 -1200 200 L 40 40 1 1 O 
X 39 39 1200 -1100 200 L 40 40 1 1 O 
X 40 40 1200 -1000 200 L 40 40 1 1 O 
X 41 41 1200 -900 200 L 40 40 1 1 O 
X 42 42 1200 -800 200 L 40 40 1 1 O 
X 43 43 1200 -600 200 L 40 40 1 1 B 
X 44 44 1200 -400 200 L 40 40 1 1 B 
X 45 45 1200 -300 200 L 40 40 1 1 B 
X 46 46 1200 -200 200 L 40 40 1 1 B 
X 47 47 1200 -100 200 L 40 40 1 1 B 
X 48 48 1200 0 200 L 40 40 1 1 B 
X 49 49 1200 100 200 L 40 40 1 1 B 
X 50 50 1200 200 200 L 40 40 1 1 B 
X 51 51 1200 300 200 L 40 40 1 1 B 
X 52 52 1200 500 200 L 40 40 1 1 W 
X 53 53 1200 600 200 L 40 40 1 1 W 
X 54 54 1200 800 200 L 40 40 1 1 I 
X 55 55 1200 900 200 L 40 40 1 1 I 
X 56 56 1200 1000 200 L 40 40 1 1 I 
X 57 57 1200 1100 200 L 40 40 1 1 I 
X 58 58 1200 1200 200 L 40 40 1 1 I 
X 59 59 1200 1300 200 L 40 40 1 1 I 
X 60 60 1200 1400 200 L 40 40 1 1 I 
X 61 61 1200 1500 200 L 40 40 1 1 I 
X 62 62 1200 1700 200 L 40 40 1 1 B 
X 63 63 1200 1800 200 L 40 40 1 1 B 
X 64 64 1200 1900 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA128_SINGLE64_43
# Package Name: HEADER_SQR64_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA128_SINGLE64_43 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA128_HEADER
F0 "U" -700 2000 50 H V L B
F1 "ATMEGA128_SINGLE64_43" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-HEADER_SQR64_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 1000 2100
P 2 1 0 0 1000 2100 1000 50
P 2 1 0 0 1000 50 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 250
P 2 1 0 0 -1100 250 -1100 2100
P 2 1 0 0 -1100 250 -900 250
P 2 1 0 0 1000 50 760 50
T 0 -895 2005 70 0 1 0 PEN
T 0 -510 1805 70 0 1 0 PE0~(RXD,~PDI)
T 0 -510 1705 70 0 1 0 PE1~(TXD,~PDO)
T 0 -440 1605 70 0 1 0 PE2~(XCK0,~Ain0)
T 0 -440 1505 70 0 1 0 PE3~(OC3A,~Ain1)
T 0 -440 1405 70 0 1 0 PE4~(OC3B,~INT4)
T 0 -440 1305 70 0 1 0 PE5~(OC3C,~INT5)
T 0 -510 1205 70 0 1 0 PE6~(T3,~INT6)
T 0 -475 1105 70 0 1 0 PE7~(IC3,~INT7)
T 0 -720 905 70 0 1 0 PB0~(SS)
T 0 -685 805 70 0 1 0 PB1~(SCK)
T 0 -650 705 70 0 1 0 PB2~(MOSI)
T 0 -650 605 70 0 1 0 PB3~(MISO)
T 0 -685 505 70 0 1 0 PB4~(OC0)
T 0 -650 405 70 0 1 0 PB5~(OC1A)
T 0 -650 305 70 0 1 0 PB6~(OC1B)
T 0 -475 205 70 0 1 0 PB7~(OC1C,~OC2)
T 0 -615 5 70 0 1 0 PG3~(TOSC2)
T 0 -615 -95 70 0 1 0 PG4~(TOSC1)
T 0 -825 -295 70 0 1 0 RESET
T 0 -895 -495 70 0 1 0 VCC
T 0 -895 -595 70 0 1 0 GND
T 0 -825 -795 70 0 1 0 XTAL2
T 0 -825 -895 70 0 1 0 XTAL1
T 0 -475 -1095 70 0 1 0 PD0~(INT0,~SCL)
T 0 -475 -1195 70 0 1 0 PD1~(INT1,~SDA)
T 0 -440 -1295 70 0 1 0 PD2~(INT2,~RXD1)
T 0 -440 -1395 70 0 1 0 PD3~(INT3,~TXD1)
T 0 -685 -1495 70 0 1 0 PD4~(IC1)
T 0 -650 -1595 70 0 1 0 PD5~(XCK1)
T 0 -720 -1695 70 0 1 0 PD6~(T1)
T 0 -720 -1795 70 0 1 0 PD7~(T2)
T 0 620 -1705 70 0 1 0 (RD)~PG1
T 0 620 -1805 70 0 1 0 (WR)~PG0
T 0 620 -1505 70 0 1 0 (A8)~PC0
T 0 620 -1405 70 0 1 0 (A9)~PC1
T 0 585 -1305 70 0 1 0 (A10)~PC2
T 0 585 -1205 70 0 1 0 (A11)~PC3
T 0 585 -1105 70 0 1 0 (A12)~PC4
T 0 585 -1005 70 0 1 0 (A13)~PC5
T 0 585 -905 70 0 1 0 (A14)~PC6
T 0 585 -805 70 0 1 0 (A15)~PC7
T 0 585 -605 70 0 1 0 (ALE)~PG2
T 0 585 -405 70 0 1 0 (AD7)~PA7
T 0 585 -305 70 0 1 0 (AD6)~PA6
T 0 585 -205 70 0 1 0 (AD5)~PA5
T 0 585 -105 70 0 1 0 (AD4)~PA4
T 0 585 -5 70 0 1 0 (AD3)~PA3
T 0 585 95 70 0 1 0 (AD2)~PA2
T 0 585 195 70 0 1 0 (AD1)~PA1
T 0 585 295 70 0 1 0 (AD0)~PA0
T 0 795 495 70 0 1 0 VCC
T 0 795 595 70 0 1 0 GND
T 0 375 795 70 0 1 0 (TDI,~ADC7)~PF7
T 0 375 895 70 0 1 0 (TDO,~ADC6)~PF6
T 0 375 995 70 0 1 0 (TMS,~ADC5)~PF5
T 0 375 1095 70 0 1 0 (TCK,~ADC4)~PF4
T 0 550 1195 70 0 1 0 (ADC3)~PF3
T 0 550 1295 70 0 1 0 (ADC2)~PF2
T 0 550 1395 70 0 1 0 (ADC1)~PF1
T 0 550 1495 70 0 1 0 (ADC0)~PF0
T 0 760 1695 70 0 1 0 AREF
T 0 760 1795 70 0 1 0 AGND
T 0 760 1895 70 0 1 0 AVCC
X 1 1 -1300 2000 200 R 40 40 1 1 I I
X 2 2 -1300 1800 200 R 40 40 1 1 B 
X 3 3 -1300 1700 200 R 40 40 1 1 B 
X 4 4 -1300 1600 200 R 40 40 1 1 B 
X 5 5 -1300 1500 200 R 40 40 1 1 B 
X 6 6 -1300 1400 200 R 40 40 1 1 B 
X 7 7 -1300 1300 200 R 40 40 1 1 B 
X 8 8 -1300 1200 200 R 40 40 1 1 B 
X 9 9 -1300 1100 200 R 40 40 1 1 B 
X 10 10 -1300 900 200 R 40 40 1 1 B 
X 11 11 -1300 800 200 R 40 40 1 1 B 
X 12 12 -1300 700 200 R 40 40 1 1 B 
X 13 13 -1300 600 200 R 40 40 1 1 B 
X 14 14 -1300 500 200 R 40 40 1 1 B 
X 15 15 -1300 400 200 R 40 40 1 1 B 
X 16 16 -1300 300 200 R 40 40 1 1 B 
X 17 17 -1300 200 200 R 40 40 1 1 B 
X 18 18 -1300 0 200 R 40 40 1 1 B 
X 19 19 -1300 -100 200 R 40 40 1 1 B 
X 20 20 -1300 -300 200 R 40 40 1 1 I I
X 21 21 -1300 -500 200 R 40 40 1 1 W 
X 22 22 -1300 -600 200 R 40 40 1 1 W 
X 23 23 -1300 -800 200 R 40 40 1 1 B 
X 24 24 -1300 -900 200 R 40 40 1 1 B 
X 25 25 -1300 -1100 200 R 40 40 1 1 B 
X 26 26 -1300 -1200 200 R 40 40 1 1 B 
X 27 27 -1300 -1300 200 R 40 40 1 1 B 
X 28 28 -1300 -1400 200 R 40 40 1 1 B 
X 29 29 -1300 -1500 200 R 40 40 1 1 B 
X 30 30 -1300 -1600 200 R 40 40 1 1 B 
X 31 31 -1300 -1700 200 R 40 40 1 1 B 
X 32 32 -1300 -1800 200 R 40 40 1 1 B 
X 33 33 1200 -1800 200 L 40 40 1 1 B I
X 34 34 1200 -1700 200 L 40 40 1 1 B I
X 35 35 1200 -1500 200 L 40 40 1 1 O 
X 36 36 1200 -1400 200 L 40 40 1 1 O 
X 37 37 1200 -1300 200 L 40 40 1 1 O 
X 38 38 1200 -1200 200 L 40 40 1 1 O 
X 39 39 1200 -1100 200 L 40 40 1 1 O 
X 40 40 1200 -1000 200 L 40 40 1 1 O 
X 41 41 1200 -900 200 L 40 40 1 1 O 
X 42 42 1200 -800 200 L 40 40 1 1 O 
X 43 43 1200 -600 200 L 40 40 1 1 B 
X 44 44 1200 -400 200 L 40 40 1 1 B 
X 45 45 1200 -300 200 L 40 40 1 1 B 
X 46 46 1200 -200 200 L 40 40 1 1 B 
X 47 47 1200 -100 200 L 40 40 1 1 B 
X 48 48 1200 0 200 L 40 40 1 1 B 
X 49 49 1200 100 200 L 40 40 1 1 B 
X 50 50 1200 200 200 L 40 40 1 1 B 
X 51 51 1200 300 200 L 40 40 1 1 B 
X 52 52 1200 500 200 L 40 40 1 1 W 
X 53 53 1200 600 200 L 40 40 1 1 W 
X 54 54 1200 800 200 L 40 40 1 1 I 
X 55 55 1200 900 200 L 40 40 1 1 I 
X 56 56 1200 1000 200 L 40 40 1 1 I 
X 57 57 1200 1100 200 L 40 40 1 1 I 
X 58 58 1200 1200 200 L 40 40 1 1 I 
X 59 59 1200 1300 200 L 40 40 1 1 I 
X 60 60 1200 1400 200 L 40 40 1 1 I 
X 61 61 1200 1500 200 L 40 40 1 1 I 
X 62 62 1200 1700 200 L 40 40 1 1 B 
X 63 63 1200 1800 200 L 40 40 1 1 B 
X 64 64 1200 1900 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA128_TQPF
# Package Name: TQFP64
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA128_TQPF U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA128_HEADER
F0 "U" -700 2000 50 H V L B
F1 "ATMEGA128_TQPF" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-TQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 1000 2100
P 2 1 0 0 1000 2100 1000 50
P 2 1 0 0 1000 50 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 250
P 2 1 0 0 -1100 250 -1100 2100
P 2 1 0 0 -1100 250 -900 250
P 2 1 0 0 1000 50 760 50
T 0 -895 2005 70 0 1 0 PEN
T 0 -510 1805 70 0 1 0 PE0~(RXD,~PDI)
T 0 -510 1705 70 0 1 0 PE1~(TXD,~PDO)
T 0 -440 1605 70 0 1 0 PE2~(XCK0,~Ain0)
T 0 -440 1505 70 0 1 0 PE3~(OC3A,~Ain1)
T 0 -440 1405 70 0 1 0 PE4~(OC3B,~INT4)
T 0 -440 1305 70 0 1 0 PE5~(OC3C,~INT5)
T 0 -510 1205 70 0 1 0 PE6~(T3,~INT6)
T 0 -475 1105 70 0 1 0 PE7~(IC3,~INT7)
T 0 -720 905 70 0 1 0 PB0~(SS)
T 0 -685 805 70 0 1 0 PB1~(SCK)
T 0 -650 705 70 0 1 0 PB2~(MOSI)
T 0 -650 605 70 0 1 0 PB3~(MISO)
T 0 -685 505 70 0 1 0 PB4~(OC0)
T 0 -650 405 70 0 1 0 PB5~(OC1A)
T 0 -650 305 70 0 1 0 PB6~(OC1B)
T 0 -475 205 70 0 1 0 PB7~(OC1C,~OC2)
T 0 -615 5 70 0 1 0 PG3~(TOSC2)
T 0 -615 -95 70 0 1 0 PG4~(TOSC1)
T 0 -825 -295 70 0 1 0 RESET
T 0 -895 -495 70 0 1 0 VCC
T 0 -895 -595 70 0 1 0 GND
T 0 -825 -795 70 0 1 0 XTAL2
T 0 -825 -895 70 0 1 0 XTAL1
T 0 -475 -1095 70 0 1 0 PD0~(INT0,~SCL)
T 0 -475 -1195 70 0 1 0 PD1~(INT1,~SDA)
T 0 -440 -1295 70 0 1 0 PD2~(INT2,~RXD1)
T 0 -440 -1395 70 0 1 0 PD3~(INT3,~TXD1)
T 0 -685 -1495 70 0 1 0 PD4~(IC1)
T 0 -650 -1595 70 0 1 0 PD5~(XCK1)
T 0 -720 -1695 70 0 1 0 PD6~(T1)
T 0 -720 -1795 70 0 1 0 PD7~(T2)
T 0 620 -1705 70 0 1 0 (RD)~PG1
T 0 620 -1805 70 0 1 0 (WR)~PG0
T 0 620 -1505 70 0 1 0 (A8)~PC0
T 0 620 -1405 70 0 1 0 (A9)~PC1
T 0 585 -1305 70 0 1 0 (A10)~PC2
T 0 585 -1205 70 0 1 0 (A11)~PC3
T 0 585 -1105 70 0 1 0 (A12)~PC4
T 0 585 -1005 70 0 1 0 (A13)~PC5
T 0 585 -905 70 0 1 0 (A14)~PC6
T 0 585 -805 70 0 1 0 (A15)~PC7
T 0 585 -605 70 0 1 0 (ALE)~PG2
T 0 585 -405 70 0 1 0 (AD7)~PA7
T 0 585 -305 70 0 1 0 (AD6)~PA6
T 0 585 -205 70 0 1 0 (AD5)~PA5
T 0 585 -105 70 0 1 0 (AD4)~PA4
T 0 585 -5 70 0 1 0 (AD3)~PA3
T 0 585 95 70 0 1 0 (AD2)~PA2
T 0 585 195 70 0 1 0 (AD1)~PA1
T 0 585 295 70 0 1 0 (AD0)~PA0
T 0 795 495 70 0 1 0 VCC
T 0 795 595 70 0 1 0 GND
T 0 375 795 70 0 1 0 (TDI,~ADC7)~PF7
T 0 375 895 70 0 1 0 (TDO,~ADC6)~PF6
T 0 375 995 70 0 1 0 (TMS,~ADC5)~PF5
T 0 375 1095 70 0 1 0 (TCK,~ADC4)~PF4
T 0 550 1195 70 0 1 0 (ADC3)~PF3
T 0 550 1295 70 0 1 0 (ADC2)~PF2
T 0 550 1395 70 0 1 0 (ADC1)~PF1
T 0 550 1495 70 0 1 0 (ADC0)~PF0
T 0 760 1695 70 0 1 0 AREF
T 0 760 1795 70 0 1 0 AGND
T 0 760 1895 70 0 1 0 AVCC
X 1 1 -1300 2000 200 R 40 40 1 1 I I
X 2 2 -1300 1800 200 R 40 40 1 1 B 
X 3 3 -1300 1700 200 R 40 40 1 1 B 
X 4 4 -1300 1600 200 R 40 40 1 1 B 
X 5 5 -1300 1500 200 R 40 40 1 1 B 
X 6 6 -1300 1400 200 R 40 40 1 1 B 
X 7 7 -1300 1300 200 R 40 40 1 1 B 
X 8 8 -1300 1200 200 R 40 40 1 1 B 
X 9 9 -1300 1100 200 R 40 40 1 1 B 
X 10 10 -1300 900 200 R 40 40 1 1 B 
X 11 11 -1300 800 200 R 40 40 1 1 B 
X 12 12 -1300 700 200 R 40 40 1 1 B 
X 13 13 -1300 600 200 R 40 40 1 1 B 
X 14 14 -1300 500 200 R 40 40 1 1 B 
X 15 15 -1300 400 200 R 40 40 1 1 B 
X 16 16 -1300 300 200 R 40 40 1 1 B 
X 17 17 -1300 200 200 R 40 40 1 1 B 
X 18 18 -1300 0 200 R 40 40 1 1 B 
X 19 19 -1300 -100 200 R 40 40 1 1 B 
X 20 20 -1300 -300 200 R 40 40 1 1 I I
X 21 21 -1300 -500 200 R 40 40 1 1 W 
X 22 22 -1300 -600 200 R 40 40 1 1 W 
X 23 23 -1300 -800 200 R 40 40 1 1 B 
X 24 24 -1300 -900 200 R 40 40 1 1 B 
X 25 25 -1300 -1100 200 R 40 40 1 1 B 
X 26 26 -1300 -1200 200 R 40 40 1 1 B 
X 27 27 -1300 -1300 200 R 40 40 1 1 B 
X 28 28 -1300 -1400 200 R 40 40 1 1 B 
X 29 29 -1300 -1500 200 R 40 40 1 1 B 
X 30 30 -1300 -1600 200 R 40 40 1 1 B 
X 31 31 -1300 -1700 200 R 40 40 1 1 B 
X 32 32 -1300 -1800 200 R 40 40 1 1 B 
X 33 33 1200 -1800 200 L 40 40 1 1 B I
X 34 34 1200 -1700 200 L 40 40 1 1 B I
X 35 35 1200 -1500 200 L 40 40 1 1 O 
X 36 36 1200 -1400 200 L 40 40 1 1 O 
X 37 37 1200 -1300 200 L 40 40 1 1 O 
X 38 38 1200 -1200 200 L 40 40 1 1 O 
X 39 39 1200 -1100 200 L 40 40 1 1 O 
X 40 40 1200 -1000 200 L 40 40 1 1 O 
X 41 41 1200 -900 200 L 40 40 1 1 O 
X 42 42 1200 -800 200 L 40 40 1 1 O 
X 43 43 1200 -600 200 L 40 40 1 1 B 
X 44 44 1200 -400 200 L 40 40 1 1 B 
X 45 45 1200 -300 200 L 40 40 1 1 B 
X 46 46 1200 -200 200 L 40 40 1 1 B 
X 47 47 1200 -100 200 L 40 40 1 1 B 
X 48 48 1200 0 200 L 40 40 1 1 B 
X 49 49 1200 100 200 L 40 40 1 1 B 
X 50 50 1200 200 200 L 40 40 1 1 B 
X 51 51 1200 300 200 L 40 40 1 1 B 
X 52 52 1200 500 200 L 40 40 1 1 W 
X 53 53 1200 600 200 L 40 40 1 1 W 
X 54 54 1200 800 200 L 40 40 1 1 I 
X 55 55 1200 900 200 L 40 40 1 1 I 
X 56 56 1200 1000 200 L 40 40 1 1 I 
X 57 57 1200 1100 200 L 40 40 1 1 I 
X 58 58 1200 1200 200 L 40 40 1 1 I 
X 59 59 1200 1300 200 L 40 40 1 1 I 
X 60 60 1200 1400 200 L 40 40 1 1 I 
X 61 61 1200 1500 200 L 40 40 1 1 I 
X 62 62 1200 1700 200 L 40 40 1 1 B 
X 63 63 1200 1800 200 L 40 40 1 1 B 
X 64 64 1200 1900 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA128_OLIMEX_SINGLE66_35
# Package Name: HEADER_SQR64P2_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA128_OLIMEX_SINGLE66_35 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA128_HEADER_WPWR
F0 "U" -700 2000 50 H V L B
F1 "ATMEGA128_OLIMEX_SINGLE66_35" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-HEADER_SQR64P2_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 -500 2100
P 2 1 0 0 -500 2100 1000 2100
P 2 1 0 0 1000 2100 1000 50
P 2 1 0 0 1000 50 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 250
P 2 1 0 0 -1100 250 -1100 2100
P 2 1 0 0 -1100 250 -900 250
P 2 1 0 0 1000 50 760 50
P 2 1 0 0 -1100 2100 -1100 2400
P 2 1 0 0 -1100 2400 -500 2400
P 2 1 0 0 -500 2400 -500 2100
T 0 -895 2005 70 0 1 0 PEN
T 0 -510 1805 70 0 1 0 PE0~(RXD,~PDI)
T 0 -510 1705 70 0 1 0 PE1~(TXD,~PDO)
T 0 -440 1605 70 0 1 0 PE2~(XCK0,~Ain0)
T 0 -440 1505 70 0 1 0 PE3~(OC3A,~Ain1)
T 0 -440 1405 70 0 1 0 PE4~(OC3B,~INT4)
T 0 -440 1305 70 0 1 0 PE5~(OC3C,~INT5)
T 0 -510 1205 70 0 1 0 PE6~(T3,~INT6)
T 0 -475 1105 70 0 1 0 PE7~(IC3,~INT7)
T 0 -720 905 70 0 1 0 PB0~(SS)
T 0 -685 805 70 0 1 0 PB1~(SCK)
T 0 -650 705 70 0 1 0 PB2~(MOSI)
T 0 -650 605 70 0 1 0 PB3~(MISO)
T 0 -685 505 70 0 1 0 PB4~(OC0)
T 0 -650 405 70 0 1 0 PB5~(OC1A)
T 0 -650 305 70 0 1 0 PB6~(OC1B)
T 0 -475 205 70 0 1 0 PB7~(OC1C,~OC2)
T 0 -615 5 70 0 1 0 PG3~(TOSC2)
T 0 -615 -95 70 0 1 0 PG4~(TOSC1)
T 0 -825 -295 70 0 1 0 RESET
T 0 -895 -495 70 0 1 0 VCC
T 0 -895 -595 70 0 1 0 GND
T 0 -825 -795 70 0 1 0 XTAL2
T 0 -825 -895 70 0 1 0 XTAL1
T 0 -475 -1095 70 0 1 0 PD0~(INT0,~SCL)
T 0 -475 -1195 70 0 1 0 PD1~(INT1,~SDA)
T 0 -440 -1295 70 0 1 0 PD2~(INT2,~RXD1)
T 0 -440 -1395 70 0 1 0 PD3~(INT3,~TXD1)
T 0 -685 -1495 70 0 1 0 PD4~(IC1)
T 0 -650 -1595 70 0 1 0 PD5~(XCK1)
T 0 -720 -1695 70 0 1 0 PD6~(T1)
T 0 -720 -1795 70 0 1 0 PD7~(T2)
T 0 620 -1705 70 0 1 0 (RD)~PG1
T 0 620 -1805 70 0 1 0 (WR)~PG0
T 0 620 -1505 70 0 1 0 (A8)~PC0
T 0 620 -1405 70 0 1 0 (A9)~PC1
T 0 585 -1305 70 0 1 0 (A10)~PC2
T 0 585 -1205 70 0 1 0 (A11)~PC3
T 0 585 -1105 70 0 1 0 (A12)~PC4
T 0 585 -1005 70 0 1 0 (A13)~PC5
T 0 585 -905 70 0 1 0 (A14)~PC6
T 0 585 -805 70 0 1 0 (A15)~PC7
T 0 585 -605 70 0 1 0 (ALE)~PG2
T 0 585 -405 70 0 1 0 (AD7)~PA7
T 0 585 -305 70 0 1 0 (AD6)~PA6
T 0 585 -205 70 0 1 0 (AD5)~PA5
T 0 585 -105 70 0 1 0 (AD4)~PA4
T 0 585 -5 70 0 1 0 (AD3)~PA3
T 0 585 95 70 0 1 0 (AD2)~PA2
T 0 585 195 70 0 1 0 (AD1)~PA1
T 0 585 295 70 0 1 0 (AD0)~PA0
T 0 795 495 70 0 1 0 VCC
T 0 795 595 70 0 1 0 GND
T 0 375 795 70 0 1 0 (TDI,~ADC7)~PF7
T 0 375 895 70 0 1 0 (TDO,~ADC6)~PF6
T 0 375 995 70 0 1 0 (TMS,~ADC5)~PF5
T 0 375 1095 70 0 1 0 (TCK,~ADC4)~PF4
T 0 550 1195 70 0 1 0 (ADC3)~PF3
T 0 550 1295 70 0 1 0 (ADC2)~PF2
T 0 550 1395 70 0 1 0 (ADC1)~PF1
T 0 550 1495 70 0 1 0 (ADC0)~PF0
T 0 760 1695 70 0 1 0 AREF
T 0 760 1795 70 0 1 0 AGND
T 0 760 1895 70 0 1 0 AVCC
X 1 1 -1300 2000 200 R 40 40 1 1 I I
X 2 2 -1300 1800 200 R 40 40 1 1 B 
X 3 3 -1300 1700 200 R 40 40 1 1 B 
X 4 4 -1300 1600 200 R 40 40 1 1 B 
X 5 5 -1300 1500 200 R 40 40 1 1 B 
X 6 6 -1300 1400 200 R 40 40 1 1 B 
X 7 7 -1300 1300 200 R 40 40 1 1 B 
X 8 8 -1300 1200 200 R 40 40 1 1 B 
X 9 9 -1300 1100 200 R 40 40 1 1 B 
X 10 10 -1300 900 200 R 40 40 1 1 B 
X 11 11 -1300 800 200 R 40 40 1 1 B 
X 12 12 -1300 700 200 R 40 40 1 1 B 
X 13 13 -1300 600 200 R 40 40 1 1 B 
X 14 14 -1300 500 200 R 40 40 1 1 B 
X 15 15 -1300 400 200 R 40 40 1 1 B 
X 16 16 -1300 300 200 R 40 40 1 1 B 
X 17 17 -1300 200 200 R 40 40 1 1 B 
X 18 18 -1300 0 200 R 40 40 1 1 B 
X 19 19 -1300 -100 200 R 40 40 1 1 B 
X 20 20 -1300 -300 200 R 40 40 1 1 I I
X 21 21 -1300 -500 200 R 40 40 1 1 W 
X 22 22 -1300 -600 200 R 40 40 1 1 W 
X 23 23 -1300 -800 200 R 40 40 1 1 B 
X 24 24 -1300 -900 200 R 40 40 1 1 B 
X 25 25 -1300 -1100 200 R 40 40 1 1 B 
X 26 26 -1300 -1200 200 R 40 40 1 1 B 
X 27 27 -1300 -1300 200 R 40 40 1 1 B 
X 28 28 -1300 -1400 200 R 40 40 1 1 B 
X 29 29 -1300 -1500 200 R 40 40 1 1 B 
X 30 30 -1300 -1600 200 R 40 40 1 1 B 
X 31 31 -1300 -1700 200 R 40 40 1 1 B 
X 32 32 -1300 -1800 200 R 40 40 1 1 B 
X 33 33 1200 -1800 200 L 40 40 1 1 B I
X 34 34 1200 -1700 200 L 40 40 1 1 B I
X 35 35 1200 -1500 200 L 40 40 1 1 O 
X 36 36 1200 -1400 200 L 40 40 1 1 O 
X 37 37 1200 -1300 200 L 40 40 1 1 O 
X 38 38 1200 -1200 200 L 40 40 1 1 O 
X 39 39 1200 -1100 200 L 40 40 1 1 O 
X 40 40 1200 -1000 200 L 40 40 1 1 O 
X 41 41 1200 -900 200 L 40 40 1 1 O 
X 42 42 1200 -800 200 L 40 40 1 1 O 
X 43 43 1200 -600 200 L 40 40 1 1 B 
X 44 44 1200 -400 200 L 40 40 1 1 B 
X 45 45 1200 -300 200 L 40 40 1 1 B 
X 46 46 1200 -200 200 L 40 40 1 1 B 
X 47 47 1200 -100 200 L 40 40 1 1 B 
X 48 48 1200 0 200 L 40 40 1 1 B 
X 49 49 1200 100 200 L 40 40 1 1 B 
X 50 50 1200 200 200 L 40 40 1 1 B 
X 51 51 1200 300 200 L 40 40 1 1 B 
X 52 52 1200 500 200 L 40 40 1 1 W 
X 53 53 1200 600 200 L 40 40 1 1 W 
X 54 54 1200 800 200 L 40 40 1 1 I 
X 55 55 1200 900 200 L 40 40 1 1 I 
X 56 56 1200 1000 200 L 40 40 1 1 I 
X 57 57 1200 1100 200 L 40 40 1 1 I 
X 58 58 1200 1200 200 L 40 40 1 1 I 
X 59 59 1200 1300 200 L 40 40 1 1 I 
X 60 60 1200 1400 200 L 40 40 1 1 I 
X 61 61 1200 1500 200 L 40 40 1 1 I 
X 62 62 1200 1700 200 L 40 40 1 1 B 
X 63 63 1200 1800 200 L 40 40 1 1 B 
X 64 64 1200 1900 200 L 40 40 1 1 B 
X PWR+ 65 -1300 2300 200 R 40 40 1 1 B 
X PWRGND 66 -1300 2200 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA128_OLIMEX_SINGLE66_43
# Package Name: HEADER_SQR64P2_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA128_OLIMEX_SINGLE66_43 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA128_HEADER_WPWR
F0 "U" -700 2000 50 H V L B
F1 "ATMEGA128_OLIMEX_SINGLE66_43" -1000 -2000 50 H V L B
F2 "atmel_prototype_header-HEADER_SQR64P2_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2100 -500 2100
P 2 1 0 0 -500 2100 1000 2100
P 2 1 0 0 1000 2100 1000 50
P 2 1 0 0 1000 50 1000 -1900
P 2 1 0 0 1000 -1900 -1100 -1900
P 2 1 0 0 -1100 -1900 -1100 250
P 2 1 0 0 -1100 250 -1100 2100
P 2 1 0 0 -1100 250 -900 250
P 2 1 0 0 1000 50 760 50
P 2 1 0 0 -1100 2100 -1100 2400
P 2 1 0 0 -1100 2400 -500 2400
P 2 1 0 0 -500 2400 -500 2100
T 0 -895 2005 70 0 1 0 PEN
T 0 -510 1805 70 0 1 0 PE0~(RXD,~PDI)
T 0 -510 1705 70 0 1 0 PE1~(TXD,~PDO)
T 0 -440 1605 70 0 1 0 PE2~(XCK0,~Ain0)
T 0 -440 1505 70 0 1 0 PE3~(OC3A,~Ain1)
T 0 -440 1405 70 0 1 0 PE4~(OC3B,~INT4)
T 0 -440 1305 70 0 1 0 PE5~(OC3C,~INT5)
T 0 -510 1205 70 0 1 0 PE6~(T3,~INT6)
T 0 -475 1105 70 0 1 0 PE7~(IC3,~INT7)
T 0 -720 905 70 0 1 0 PB0~(SS)
T 0 -685 805 70 0 1 0 PB1~(SCK)
T 0 -650 705 70 0 1 0 PB2~(MOSI)
T 0 -650 605 70 0 1 0 PB3~(MISO)
T 0 -685 505 70 0 1 0 PB4~(OC0)
T 0 -650 405 70 0 1 0 PB5~(OC1A)
T 0 -650 305 70 0 1 0 PB6~(OC1B)
T 0 -475 205 70 0 1 0 PB7~(OC1C,~OC2)
T 0 -615 5 70 0 1 0 PG3~(TOSC2)
T 0 -615 -95 70 0 1 0 PG4~(TOSC1)
T 0 -825 -295 70 0 1 0 RESET
T 0 -895 -495 70 0 1 0 VCC
T 0 -895 -595 70 0 1 0 GND
T 0 -825 -795 70 0 1 0 XTAL2
T 0 -825 -895 70 0 1 0 XTAL1
T 0 -475 -1095 70 0 1 0 PD0~(INT0,~SCL)
T 0 -475 -1195 70 0 1 0 PD1~(INT1,~SDA)
T 0 -440 -1295 70 0 1 0 PD2~(INT2,~RXD1)
T 0 -440 -1395 70 0 1 0 PD3~(INT3,~TXD1)
T 0 -685 -1495 70 0 1 0 PD4~(IC1)
T 0 -650 -1595 70 0 1 0 PD5~(XCK1)
T 0 -720 -1695 70 0 1 0 PD6~(T1)
T 0 -720 -1795 70 0 1 0 PD7~(T2)
T 0 620 -1705 70 0 1 0 (RD)~PG1
T 0 620 -1805 70 0 1 0 (WR)~PG0
T 0 620 -1505 70 0 1 0 (A8)~PC0
T 0 620 -1405 70 0 1 0 (A9)~PC1
T 0 585 -1305 70 0 1 0 (A10)~PC2
T 0 585 -1205 70 0 1 0 (A11)~PC3
T 0 585 -1105 70 0 1 0 (A12)~PC4
T 0 585 -1005 70 0 1 0 (A13)~PC5
T 0 585 -905 70 0 1 0 (A14)~PC6
T 0 585 -805 70 0 1 0 (A15)~PC7
T 0 585 -605 70 0 1 0 (ALE)~PG2
T 0 585 -405 70 0 1 0 (AD7)~PA7
T 0 585 -305 70 0 1 0 (AD6)~PA6
T 0 585 -205 70 0 1 0 (AD5)~PA5
T 0 585 -105 70 0 1 0 (AD4)~PA4
T 0 585 -5 70 0 1 0 (AD3)~PA3
T 0 585 95 70 0 1 0 (AD2)~PA2
T 0 585 195 70 0 1 0 (AD1)~PA1
T 0 585 295 70 0 1 0 (AD0)~PA0
T 0 795 495 70 0 1 0 VCC
T 0 795 595 70 0 1 0 GND
T 0 375 795 70 0 1 0 (TDI,~ADC7)~PF7
T 0 375 895 70 0 1 0 (TDO,~ADC6)~PF6
T 0 375 995 70 0 1 0 (TMS,~ADC5)~PF5
T 0 375 1095 70 0 1 0 (TCK,~ADC4)~PF4
T 0 550 1195 70 0 1 0 (ADC3)~PF3
T 0 550 1295 70 0 1 0 (ADC2)~PF2
T 0 550 1395 70 0 1 0 (ADC1)~PF1
T 0 550 1495 70 0 1 0 (ADC0)~PF0
T 0 760 1695 70 0 1 0 AREF
T 0 760 1795 70 0 1 0 AGND
T 0 760 1895 70 0 1 0 AVCC
X 1 1 -1300 2000 200 R 40 40 1 1 I I
X 2 2 -1300 1800 200 R 40 40 1 1 B 
X 3 3 -1300 1700 200 R 40 40 1 1 B 
X 4 4 -1300 1600 200 R 40 40 1 1 B 
X 5 5 -1300 1500 200 R 40 40 1 1 B 
X 6 6 -1300 1400 200 R 40 40 1 1 B 
X 7 7 -1300 1300 200 R 40 40 1 1 B 
X 8 8 -1300 1200 200 R 40 40 1 1 B 
X 9 9 -1300 1100 200 R 40 40 1 1 B 
X 10 10 -1300 900 200 R 40 40 1 1 B 
X 11 11 -1300 800 200 R 40 40 1 1 B 
X 12 12 -1300 700 200 R 40 40 1 1 B 
X 13 13 -1300 600 200 R 40 40 1 1 B 
X 14 14 -1300 500 200 R 40 40 1 1 B 
X 15 15 -1300 400 200 R 40 40 1 1 B 
X 16 16 -1300 300 200 R 40 40 1 1 B 
X 17 17 -1300 200 200 R 40 40 1 1 B 
X 18 18 -1300 0 200 R 40 40 1 1 B 
X 19 19 -1300 -100 200 R 40 40 1 1 B 
X 20 20 -1300 -300 200 R 40 40 1 1 I I
X 21 21 -1300 -500 200 R 40 40 1 1 W 
X 22 22 -1300 -600 200 R 40 40 1 1 W 
X 23 23 -1300 -800 200 R 40 40 1 1 B 
X 24 24 -1300 -900 200 R 40 40 1 1 B 
X 25 25 -1300 -1100 200 R 40 40 1 1 B 
X 26 26 -1300 -1200 200 R 40 40 1 1 B 
X 27 27 -1300 -1300 200 R 40 40 1 1 B 
X 28 28 -1300 -1400 200 R 40 40 1 1 B 
X 29 29 -1300 -1500 200 R 40 40 1 1 B 
X 30 30 -1300 -1600 200 R 40 40 1 1 B 
X 31 31 -1300 -1700 200 R 40 40 1 1 B 
X 32 32 -1300 -1800 200 R 40 40 1 1 B 
X 33 33 1200 -1800 200 L 40 40 1 1 B I
X 34 34 1200 -1700 200 L 40 40 1 1 B I
X 35 35 1200 -1500 200 L 40 40 1 1 O 
X 36 36 1200 -1400 200 L 40 40 1 1 O 
X 37 37 1200 -1300 200 L 40 40 1 1 O 
X 38 38 1200 -1200 200 L 40 40 1 1 O 
X 39 39 1200 -1100 200 L 40 40 1 1 O 
X 40 40 1200 -1000 200 L 40 40 1 1 O 
X 41 41 1200 -900 200 L 40 40 1 1 O 
X 42 42 1200 -800 200 L 40 40 1 1 O 
X 43 43 1200 -600 200 L 40 40 1 1 B 
X 44 44 1200 -400 200 L 40 40 1 1 B 
X 45 45 1200 -300 200 L 40 40 1 1 B 
X 46 46 1200 -200 200 L 40 40 1 1 B 
X 47 47 1200 -100 200 L 40 40 1 1 B 
X 48 48 1200 0 200 L 40 40 1 1 B 
X 49 49 1200 100 200 L 40 40 1 1 B 
X 50 50 1200 200 200 L 40 40 1 1 B 
X 51 51 1200 300 200 L 40 40 1 1 B 
X 52 52 1200 500 200 L 40 40 1 1 W 
X 53 53 1200 600 200 L 40 40 1 1 W 
X 54 54 1200 800 200 L 40 40 1 1 I 
X 55 55 1200 900 200 L 40 40 1 1 I 
X 56 56 1200 1000 200 L 40 40 1 1 I 
X 57 57 1200 1100 200 L 40 40 1 1 I 
X 58 58 1200 1200 200 L 40 40 1 1 I 
X 59 59 1200 1300 200 L 40 40 1 1 I 
X 60 60 1200 1400 200 L 40 40 1 1 I 
X 61 61 1200 1500 200 L 40 40 1 1 I 
X 62 62 1200 1700 200 L 40 40 1 1 B 
X 63 63 1200 1800 200 L 40 40 1 1 B 
X 64 64 1200 1900 200 L 40 40 1 1 B 
X PWR+ 65 -1300 2300 200 R 40 40 1 1 B 
X PWRGND 66 -1300 2200 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA163_DUAL44_35
# Package Name: HEADER_DUALSQR44_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA163_DUAL44_35 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT90S8535
F0 "U" -500 200 50 H V L B
F1 "ATMEGA163_DUAL44_35" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR44_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
C -940 950 20 1 1 0 N
T 0 0 -300 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1300 200 200 R 40 40 1 1 B I
X AGND 28 1300 0 200 L 40 40 1 1 B 
X AREF 29 1300 100 200 L 40 40 1 1 B 
X AVCC 27 1300 -100 200 L 40 40 1 1 B 
X GND@1 6 -1300 0 200 R 40 40 1 1 B 
X GND@2 18 100 -1300 200 U 40 40 1 1 B 
X GND@3 39 0 1300 200 D 40 40 1 1 B 
X PA0_ADC0 37 200 1300 200 D 40 40 1 1 B 
X PA1_ADC1 36 300 1300 200 D 40 40 1 1 B 
X PA2_ADC2 35 400 1300 200 D 40 40 1 1 B 
X PA3_ADC3 34 500 1300 200 D 40 40 1 1 B 
X PA4_ADC4 33 1300 500 200 L 40 40 1 1 B 
X PA5_ADC5 32 1300 400 200 L 40 40 1 1 B 
X PA6_ADC6 31 1300 300 200 L 40 40 1 1 B 
X PA7_ADC7 30 1300 200 200 L 40 40 1 1 B 
X PB0_T0 40 -100 1300 200 D 40 40 1 1 B 
X PB1_T1 41 -200 1300 200 D 40 40 1 1 B 
X PB2_AIN0 42 -300 1300 200 D 40 40 1 1 B 
X PB3_AIN1 43 -400 1300 200 D 40 40 1 1 B 
X PB4_/SS 44 -500 1300 200 D 40 40 1 1 B I
X PB5_MOSI 1 -1300 500 200 R 40 40 1 1 B 
X PB6_MISO 2 -1300 400 200 R 40 40 1 1 B 
X PB7_SCK 3 -1300 300 200 R 40 40 1 1 B 
X PC0 19 200 -1300 200 U 40 40 1 1 B 
X PC1 20 300 -1300 200 U 40 40 1 1 B 
X PC2 21 400 -1300 200 U 40 40 1 1 B 
X PC3 22 500 -1300 200 U 40 40 1 1 B 
X PC4 23 1300 -500 200 L 40 40 1 1 B 
X PC5 24 1300 -400 200 L 40 40 1 1 B 
X PC6_TOSC1 25 1300 -300 200 L 40 40 1 1 B 
X PC7_TOSC2 26 1300 -200 200 L 40 40 1 1 B 
X PD0_RXD 9 -1300 -300 200 R 40 40 1 1 B 
X PD1_TXD 10 -1300 -400 200 R 40 40 1 1 B 
X PD2_INT0 11 -1300 -500 200 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1300 200 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1300 200 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1300 200 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1300 200 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1300 200 U 40 40 1 1 B 
X VCC@1 5 -1300 100 200 R 40 40 1 1 B 
X VCC@2 17 0 -1300 200 U 40 40 1 1 B 
X VCC@3 38 100 1300 200 D 40 40 1 1 B 
X XTAL1 8 -1300 -200 200 R 40 40 1 1 B 
X XTAL2 7 -1300 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA163_DUAL44_43
# Package Name: HEADER_DUALSQR44_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA163_DUAL44_43 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT90S8535
F0 "U" -500 200 50 H V L B
F1 "ATMEGA163_DUAL44_43" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR44_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
C -940 950 20 1 1 0 N
T 0 0 -300 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1300 200 200 R 40 40 1 1 B I
X AGND 28 1300 0 200 L 40 40 1 1 B 
X AREF 29 1300 100 200 L 40 40 1 1 B 
X AVCC 27 1300 -100 200 L 40 40 1 1 B 
X GND@1 6 -1300 0 200 R 40 40 1 1 B 
X GND@2 18 100 -1300 200 U 40 40 1 1 B 
X GND@3 39 0 1300 200 D 40 40 1 1 B 
X PA0_ADC0 37 200 1300 200 D 40 40 1 1 B 
X PA1_ADC1 36 300 1300 200 D 40 40 1 1 B 
X PA2_ADC2 35 400 1300 200 D 40 40 1 1 B 
X PA3_ADC3 34 500 1300 200 D 40 40 1 1 B 
X PA4_ADC4 33 1300 500 200 L 40 40 1 1 B 
X PA5_ADC5 32 1300 400 200 L 40 40 1 1 B 
X PA6_ADC6 31 1300 300 200 L 40 40 1 1 B 
X PA7_ADC7 30 1300 200 200 L 40 40 1 1 B 
X PB0_T0 40 -100 1300 200 D 40 40 1 1 B 
X PB1_T1 41 -200 1300 200 D 40 40 1 1 B 
X PB2_AIN0 42 -300 1300 200 D 40 40 1 1 B 
X PB3_AIN1 43 -400 1300 200 D 40 40 1 1 B 
X PB4_/SS 44 -500 1300 200 D 40 40 1 1 B I
X PB5_MOSI 1 -1300 500 200 R 40 40 1 1 B 
X PB6_MISO 2 -1300 400 200 R 40 40 1 1 B 
X PB7_SCK 3 -1300 300 200 R 40 40 1 1 B 
X PC0 19 200 -1300 200 U 40 40 1 1 B 
X PC1 20 300 -1300 200 U 40 40 1 1 B 
X PC2 21 400 -1300 200 U 40 40 1 1 B 
X PC3 22 500 -1300 200 U 40 40 1 1 B 
X PC4 23 1300 -500 200 L 40 40 1 1 B 
X PC5 24 1300 -400 200 L 40 40 1 1 B 
X PC6_TOSC1 25 1300 -300 200 L 40 40 1 1 B 
X PC7_TOSC2 26 1300 -200 200 L 40 40 1 1 B 
X PD0_RXD 9 -1300 -300 200 R 40 40 1 1 B 
X PD1_TXD 10 -1300 -400 200 R 40 40 1 1 B 
X PD2_INT0 11 -1300 -500 200 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1300 200 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1300 200 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1300 200 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1300 200 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1300 200 U 40 40 1 1 B 
X VCC@1 5 -1300 100 200 R 40 40 1 1 B 
X VCC@2 17 0 -1300 200 U 40 40 1 1 B 
X VCC@3 38 100 1300 200 D 40 40 1 1 B 
X XTAL1 8 -1300 -200 200 R 40 40 1 1 B 
X XTAL2 7 -1300 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA163_SINGLE44_35
# Package Name: HEADER_SQR44_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA163_SINGLE44_35 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT90S8535
F0 "U" -500 200 50 H V L B
F1 "ATMEGA163_SINGLE44_35" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_SQR44_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
C -940 950 20 1 1 0 N
T 0 0 -300 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1300 200 200 R 40 40 1 1 B I
X AGND 28 1300 0 200 L 40 40 1 1 B 
X AREF 29 1300 100 200 L 40 40 1 1 B 
X AVCC 27 1300 -100 200 L 40 40 1 1 B 
X GND@1 6 -1300 0 200 R 40 40 1 1 B 
X GND@2 18 100 -1300 200 U 40 40 1 1 B 
X GND@3 39 0 1300 200 D 40 40 1 1 B 
X PA0_ADC0 37 200 1300 200 D 40 40 1 1 B 
X PA1_ADC1 36 300 1300 200 D 40 40 1 1 B 
X PA2_ADC2 35 400 1300 200 D 40 40 1 1 B 
X PA3_ADC3 34 500 1300 200 D 40 40 1 1 B 
X PA4_ADC4 33 1300 500 200 L 40 40 1 1 B 
X PA5_ADC5 32 1300 400 200 L 40 40 1 1 B 
X PA6_ADC6 31 1300 300 200 L 40 40 1 1 B 
X PA7_ADC7 30 1300 200 200 L 40 40 1 1 B 
X PB0_T0 40 -100 1300 200 D 40 40 1 1 B 
X PB1_T1 41 -200 1300 200 D 40 40 1 1 B 
X PB2_AIN0 42 -300 1300 200 D 40 40 1 1 B 
X PB3_AIN1 43 -400 1300 200 D 40 40 1 1 B 
X PB4_/SS 44 -500 1300 200 D 40 40 1 1 B I
X PB5_MOSI 1 -1300 500 200 R 40 40 1 1 B 
X PB6_MISO 2 -1300 400 200 R 40 40 1 1 B 
X PB7_SCK 3 -1300 300 200 R 40 40 1 1 B 
X PC0 19 200 -1300 200 U 40 40 1 1 B 
X PC1 20 300 -1300 200 U 40 40 1 1 B 
X PC2 21 400 -1300 200 U 40 40 1 1 B 
X PC3 22 500 -1300 200 U 40 40 1 1 B 
X PC4 23 1300 -500 200 L 40 40 1 1 B 
X PC5 24 1300 -400 200 L 40 40 1 1 B 
X PC6_TOSC1 25 1300 -300 200 L 40 40 1 1 B 
X PC7_TOSC2 26 1300 -200 200 L 40 40 1 1 B 
X PD0_RXD 9 -1300 -300 200 R 40 40 1 1 B 
X PD1_TXD 10 -1300 -400 200 R 40 40 1 1 B 
X PD2_INT0 11 -1300 -500 200 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1300 200 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1300 200 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1300 200 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1300 200 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1300 200 U 40 40 1 1 B 
X VCC@1 5 -1300 100 200 R 40 40 1 1 B 
X VCC@2 17 0 -1300 200 U 40 40 1 1 B 
X VCC@3 38 100 1300 200 D 40 40 1 1 B 
X XTAL1 8 -1300 -200 200 R 40 40 1 1 B 
X XTAL2 7 -1300 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA163_SINGLE44_43
# Package Name: HEADER_SQR44_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA163_SINGLE44_43 U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT90S8535
F0 "U" -500 200 50 H V L B
F1 "ATMEGA163_SINGLE44_43" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_SQR44_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
C -940 950 20 1 1 0 N
T 0 0 -300 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1300 200 200 R 40 40 1 1 B I
X AGND 28 1300 0 200 L 40 40 1 1 B 
X AREF 29 1300 100 200 L 40 40 1 1 B 
X AVCC 27 1300 -100 200 L 40 40 1 1 B 
X GND@1 6 -1300 0 200 R 40 40 1 1 B 
X GND@2 18 100 -1300 200 U 40 40 1 1 B 
X GND@3 39 0 1300 200 D 40 40 1 1 B 
X PA0_ADC0 37 200 1300 200 D 40 40 1 1 B 
X PA1_ADC1 36 300 1300 200 D 40 40 1 1 B 
X PA2_ADC2 35 400 1300 200 D 40 40 1 1 B 
X PA3_ADC3 34 500 1300 200 D 40 40 1 1 B 
X PA4_ADC4 33 1300 500 200 L 40 40 1 1 B 
X PA5_ADC5 32 1300 400 200 L 40 40 1 1 B 
X PA6_ADC6 31 1300 300 200 L 40 40 1 1 B 
X PA7_ADC7 30 1300 200 200 L 40 40 1 1 B 
X PB0_T0 40 -100 1300 200 D 40 40 1 1 B 
X PB1_T1 41 -200 1300 200 D 40 40 1 1 B 
X PB2_AIN0 42 -300 1300 200 D 40 40 1 1 B 
X PB3_AIN1 43 -400 1300 200 D 40 40 1 1 B 
X PB4_/SS 44 -500 1300 200 D 40 40 1 1 B I
X PB5_MOSI 1 -1300 500 200 R 40 40 1 1 B 
X PB6_MISO 2 -1300 400 200 R 40 40 1 1 B 
X PB7_SCK 3 -1300 300 200 R 40 40 1 1 B 
X PC0 19 200 -1300 200 U 40 40 1 1 B 
X PC1 20 300 -1300 200 U 40 40 1 1 B 
X PC2 21 400 -1300 200 U 40 40 1 1 B 
X PC3 22 500 -1300 200 U 40 40 1 1 B 
X PC4 23 1300 -500 200 L 40 40 1 1 B 
X PC5 24 1300 -400 200 L 40 40 1 1 B 
X PC6_TOSC1 25 1300 -300 200 L 40 40 1 1 B 
X PC7_TOSC2 26 1300 -200 200 L 40 40 1 1 B 
X PD0_RXD 9 -1300 -300 200 R 40 40 1 1 B 
X PD1_TXD 10 -1300 -400 200 R 40 40 1 1 B 
X PD2_INT0 11 -1300 -500 200 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1300 200 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1300 200 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1300 200 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1300 200 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1300 200 U 40 40 1 1 B 
X VCC@1 5 -1300 100 200 R 40 40 1 1 B 
X VCC@2 17 0 -1300 200 U 40 40 1 1 B 
X VCC@3 38 100 1300 200 D 40 40 1 1 B 
X XTAL1 8 -1300 -200 200 R 40 40 1 1 B 
X XTAL2 7 -1300 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA163_TQFP
# Package Name: TQFP-44
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATMEGA163_TQFP U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT90S8535
F0 "U" -500 200 50 H V L B
F1 "ATMEGA163_TQFP" 0 0 50 H V L B
F2 "atmel_prototype_header-TQFP-44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 900 -900 1100
P 2 1 0 0 -900 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1100
P 2 1 0 0 1100 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 900
C -940 950 20 1 1 0 N
T 0 0 -300 200 0 1 0 >Value
T 0 -965 635 70 0 1 0 1
T 0 -630 935 70 0 1 0 44
T 0 -930 -665 70 0 1 0 11
T 0 -630 -965 70 0 1 0 12
T 0 670 -965 70 0 1 0 22
T 0 970 -665 70 0 1 0 23
T 0 970 635 70 0 1 0 33
T 0 670 935 70 0 1 0 34
X /RESET 4 -1300 200 200 R 40 40 1 1 B I
X AGND 28 1300 0 200 L 40 40 1 1 B 
X AREF 29 1300 100 200 L 40 40 1 1 B 
X AVCC 27 1300 -100 200 L 40 40 1 1 B 
X GND@1 6 -1300 0 200 R 40 40 1 1 B 
X GND@2 18 100 -1300 200 U 40 40 1 1 B 
X GND@3 39 0 1300 200 D 40 40 1 1 B 
X PA0_ADC0 37 200 1300 200 D 40 40 1 1 B 
X PA1_ADC1 36 300 1300 200 D 40 40 1 1 B 
X PA2_ADC2 35 400 1300 200 D 40 40 1 1 B 
X PA3_ADC3 34 500 1300 200 D 40 40 1 1 B 
X PA4_ADC4 33 1300 500 200 L 40 40 1 1 B 
X PA5_ADC5 32 1300 400 200 L 40 40 1 1 B 
X PA6_ADC6 31 1300 300 200 L 40 40 1 1 B 
X PA7_ADC7 30 1300 200 200 L 40 40 1 1 B 
X PB0_T0 40 -100 1300 200 D 40 40 1 1 B 
X PB1_T1 41 -200 1300 200 D 40 40 1 1 B 
X PB2_AIN0 42 -300 1300 200 D 40 40 1 1 B 
X PB3_AIN1 43 -400 1300 200 D 40 40 1 1 B 
X PB4_/SS 44 -500 1300 200 D 40 40 1 1 B I
X PB5_MOSI 1 -1300 500 200 R 40 40 1 1 B 
X PB6_MISO 2 -1300 400 200 R 40 40 1 1 B 
X PB7_SCK 3 -1300 300 200 R 40 40 1 1 B 
X PC0 19 200 -1300 200 U 40 40 1 1 B 
X PC1 20 300 -1300 200 U 40 40 1 1 B 
X PC2 21 400 -1300 200 U 40 40 1 1 B 
X PC3 22 500 -1300 200 U 40 40 1 1 B 
X PC4 23 1300 -500 200 L 40 40 1 1 B 
X PC5 24 1300 -400 200 L 40 40 1 1 B 
X PC6_TOSC1 25 1300 -300 200 L 40 40 1 1 B 
X PC7_TOSC2 26 1300 -200 200 L 40 40 1 1 B 
X PD0_RXD 9 -1300 -300 200 R 40 40 1 1 B 
X PD1_TXD 10 -1300 -400 200 R 40 40 1 1 B 
X PD2_INT0 11 -1300 -500 200 R 40 40 1 1 B 
X PD3_INT1 12 -500 -1300 200 U 40 40 1 1 B 
X PD4_OC1B 13 -400 -1300 200 U 40 40 1 1 B 
X PD5_OC1A 14 -300 -1300 200 U 40 40 1 1 B 
X PD6_ICP 15 -200 -1300 200 U 40 40 1 1 B 
X PD7_OC2 16 -100 -1300 200 U 40 40 1 1 B 
X VCC@1 5 -1300 100 200 R 40 40 1 1 B 
X VCC@2 17 0 -1300 200 U 40 40 1 1 B 
X VCC@3 38 100 1300 200 D 40 40 1 1 B 
X XTAL1 8 -1300 -200 200 R 40 40 1 1 B 
X XTAL2 7 -1300 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATTINY2616PI
# Package Name: DIP20
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATTINY2616PI U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATTINY26
F0 "U" -200 -75 50 H V L B
F1 "ATTINY2616PI" -950 -700 50 H V L B
F2 "atmel_prototype_header-DIP20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 500 -50 450
P 2 1 0 0 -50 450 50 450
P 2 1 0 0 50 450 50 500
P 2 1 0 0 50 500 950 500
P 2 1 0 0 950 500 950 -600
P 2 1 0 0 950 -600 -950 -600
P 2 1 0 0 -950 -600 -950 500
P 2 1 0 0 -950 500 -50 500
X AVCC 15 1150 -100 200 L 40 40 1 1 B 
X GND@1 6 -1150 -100 200 R 40 40 1 1 B 
X GND@2 16 1150 0 200 L 40 40 1 1 B 
X PA0_ADC0 20 1150 400 200 L 40 40 1 1 W 
X PA1_ADC1 19 1150 300 200 L 40 40 1 1 B C
X PA2_ADC2 18 1150 200 200 L 40 40 1 1 B 
X PA3_AREF 17 1150 100 200 L 40 40 1 1 B 
X PA4_ADC3 14 1150 -200 200 L 40 40 1 1 B 
X PA5_ADC4 13 1150 -300 200 L 40 40 1 1 B 
X PA6_ADC5_AIN0 12 1150 -400 200 L 40 40 1 1 B 
X PA7_ADC6_AIN1 11 1150 -500 200 L 40 40 1 1 B 
X PB0_MOSI_DI_SDA_/OC1A 1 -1150 400 200 R 40 40 1 1 I I
X PB1_MISO_DO_OC1A 2 -1150 300 200 R 40 40 1 1 I 
X PB2_SCK_SCL_/OC1B 3 -1150 200 200 R 40 40 1 1 O I
X PB3_OC1B 4 -1150 100 200 R 40 40 1 1 B 
X PB4_ADC7_XTAL1 7 -1150 -200 200 R 40 40 1 1 B C
X PB5_ADC8_XTAL2 8 -1150 -300 200 R 40 40 1 1 B C
X PB6_ADC9_INT0_T0 9 -1150 -400 200 R 40 40 1 1 B 
X PB7_ADC10_/RESET 10 -1150 -500 200 R 40 40 1 1 W I
X VCC 5 -1150 0 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATTINY2616SI
# Package Name: SO-20
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF ATTINY2616SI U 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATTINY26
F0 "U" -200 -75 50 H V L B
F1 "ATTINY2616SI" -950 -700 50 H V L B
F2 "atmel_prototype_header-SO-20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 500 -50 450
P 2 1 0 0 -50 450 50 450
P 2 1 0 0 50 450 50 500
P 2 1 0 0 50 500 950 500
P 2 1 0 0 950 500 950 -600
P 2 1 0 0 950 -600 -950 -600
P 2 1 0 0 -950 -600 -950 500
P 2 1 0 0 -950 500 -50 500
X AVCC 15 1150 -100 200 L 40 40 1 1 B 
X GND@1 6 -1150 -100 200 R 40 40 1 1 B 
X GND@2 16 1150 0 200 L 40 40 1 1 B 
X PA0_ADC0 20 1150 400 200 L 40 40 1 1 W 
X PA1_ADC1 19 1150 300 200 L 40 40 1 1 B C
X PA2_ADC2 18 1150 200 200 L 40 40 1 1 B 
X PA3_AREF 17 1150 100 200 L 40 40 1 1 B 
X PA4_ADC3 14 1150 -200 200 L 40 40 1 1 B 
X PA5_ADC4 13 1150 -300 200 L 40 40 1 1 B 
X PA6_ADC5_AIN0 12 1150 -400 200 L 40 40 1 1 B 
X PA7_ADC6_AIN1 11 1150 -500 200 L 40 40 1 1 B 
X PB0_MOSI_DI_SDA_/OC1A 1 -1150 400 200 R 40 40 1 1 I I
X PB1_MISO_DO_OC1A 2 -1150 300 200 R 40 40 1 1 I 
X PB2_SCK_SCL_/OC1B 3 -1150 200 200 R 40 40 1 1 O I
X PB3_OC1B 4 -1150 100 200 R 40 40 1 1 B 
X PB4_ADC7_XTAL1 7 -1150 -200 200 R 40 40 1 1 B C
X PB5_ADC8_XTAL2 8 -1150 -300 200 R 40 40 1 1 B C
X PB6_ADC9_INT0_T0 9 -1150 -400 200 R 40 40 1 1 B 
X PB7_ADC10_/RESET 10 -1150 -500 200 R 40 40 1 1 W I
X VCC 5 -1150 0 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: EZ_WICK
# Package Name: SMT_EZWICK
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF EZ_WICK ?? 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: EZ_WICK
DRAW
P 2 1 0 0 0 0 30 0
P 2 1 0 0 30 0 30 40
P 2 1 0 0 30 40 60 40
P 2 1 0 0 60 40 60 -40
P 2 1 0 0 60 -40 30 -40
P 2 1 0 0 30 -40 30 0
X 1 1 0 0 0 R 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: IC_28_DIP
# Package Name: DIL-28-3
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_28_DIP U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_DIP_28
F0 "U" -280 815 50 H V L B
F1 "IC_28_DIP" -280 720 50 H V L B
F2 "atmel_prototype_header-DIL-28-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 700 -300 -800
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 700
P 2 1 0 0 300 700 100 700
P 2 1 0 0 100 700 -100 700
P 2 1 0 0 -100 700 -300 700
A 0 700 100 -1799 -1 1 1 0 N -100 700 100 700
X 1 1 -400 600 100 R 40 40 1 1 B 
X 2 2 -400 500 100 R 40 40 1 1 B 
X 3 3 -400 400 100 R 40 40 1 1 B 
X 4 4 -400 300 100 R 40 40 1 1 B 
X 5 5 -400 200 100 R 40 40 1 1 B 
X 6 6 -400 100 100 R 40 40 1 1 B 
X 7 7 -400 0 100 R 40 40 1 1 B 
X 8 8 -400 -100 100 R 40 40 1 1 B 
X 9 9 -400 -200 100 R 40 40 1 1 B 
X 10 10 -400 -300 100 R 40 40 1 1 B 
X 11 11 -400 -400 100 R 40 40 1 1 B 
X 12 12 -400 -500 100 R 40 40 1 1 B 
X 13 13 -400 -600 100 R 40 40 1 1 B 
X 14 14 -400 -700 100 R 40 40 1 1 B 
X 15 15 400 -700 100 L 40 40 1 1 B 
X 16 16 400 -600 100 L 40 40 1 1 B 
X 17 17 400 -500 100 L 40 40 1 1 B 
X 18 18 400 -400 100 L 40 40 1 1 B 
X 19 19 400 -300 100 L 40 40 1 1 B 
X 20 20 400 -200 100 L 40 40 1 1 B 
X 21 21 400 -100 100 L 40 40 1 1 B 
X 22 22 400 0 100 L 40 40 1 1 B 
X 23 23 400 100 100 L 40 40 1 1 B 
X 24 24 400 200 100 L 40 40 1 1 B 
X 25 25 400 300 100 L 40 40 1 1 B 
X 26 26 400 400 100 L 40 40 1 1 B 
X 27 27 400 500 100 L 40 40 1 1 B 
X 28 28 400 600 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_28_EZ
# Package Name: SO28W_SOP28_EZ
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_28_EZ U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_DIP_28
F0 "U" -280 815 50 H V L B
F1 "IC_28_EZ" -280 720 50 H V L B
F2 "atmel_prototype_header-SO28W_SOP28_EZ" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 700 -300 -800
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 700
P 2 1 0 0 300 700 100 700
P 2 1 0 0 100 700 -100 700
P 2 1 0 0 -100 700 -300 700
A 0 700 100 -1799 -1 1 1 0 N -100 700 100 700
X 1 1 -400 600 100 R 40 40 1 1 B 
X 2 2 -400 500 100 R 40 40 1 1 B 
X 3 3 -400 400 100 R 40 40 1 1 B 
X 4 4 -400 300 100 R 40 40 1 1 B 
X 5 5 -400 200 100 R 40 40 1 1 B 
X 6 6 -400 100 100 R 40 40 1 1 B 
X 7 7 -400 0 100 R 40 40 1 1 B 
X 8 8 -400 -100 100 R 40 40 1 1 B 
X 9 9 -400 -200 100 R 40 40 1 1 B 
X 10 10 -400 -300 100 R 40 40 1 1 B 
X 11 11 -400 -400 100 R 40 40 1 1 B 
X 12 12 -400 -500 100 R 40 40 1 1 B 
X 13 13 -400 -600 100 R 40 40 1 1 B 
X 14 14 -400 -700 100 R 40 40 1 1 B 
X 15 15 400 -700 100 L 40 40 1 1 B 
X 16 16 400 -600 100 L 40 40 1 1 B 
X 17 17 400 -500 100 L 40 40 1 1 B 
X 18 18 400 -400 100 L 40 40 1 1 B 
X 19 19 400 -300 100 L 40 40 1 1 B 
X 20 20 400 -200 100 L 40 40 1 1 B 
X 21 21 400 -100 100 L 40 40 1 1 B 
X 22 22 400 0 100 L 40 40 1 1 B 
X 23 23 400 100 100 L 40 40 1 1 B 
X 24 24 400 200 100 L 40 40 1 1 B 
X 25 25 400 300 100 L 40 40 1 1 B 
X 26 26 400 400 100 L 40 40 1 1 B 
X 27 27 400 500 100 L 40 40 1 1 B 
X 28 28 400 600 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_28_H
# Package Name: HEADER_DUAL_DIP28_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_28_H U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_DIP_28
F0 "U" -280 815 50 H V L B
F1 "IC_28_H" -280 720 50 H V L B
F2 "atmel_prototype_header-HEADER_DUAL_DIP28_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 700 -300 -800
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 700
P 2 1 0 0 300 700 100 700
P 2 1 0 0 100 700 -100 700
P 2 1 0 0 -100 700 -300 700
A 0 700 100 -1799 -1 1 1 0 N -100 700 100 700
X 1 1 -400 600 100 R 40 40 1 1 B 
X 2 2 -400 500 100 R 40 40 1 1 B 
X 3 3 -400 400 100 R 40 40 1 1 B 
X 4 4 -400 300 100 R 40 40 1 1 B 
X 5 5 -400 200 100 R 40 40 1 1 B 
X 6 6 -400 100 100 R 40 40 1 1 B 
X 7 7 -400 0 100 R 40 40 1 1 B 
X 8 8 -400 -100 100 R 40 40 1 1 B 
X 9 9 -400 -200 100 R 40 40 1 1 B 
X 10 10 -400 -300 100 R 40 40 1 1 B 
X 11 11 -400 -400 100 R 40 40 1 1 B 
X 12 12 -400 -500 100 R 40 40 1 1 B 
X 13 13 -400 -600 100 R 40 40 1 1 B 
X 14 14 -400 -700 100 R 40 40 1 1 B 
X 15 15 400 -700 100 L 40 40 1 1 B 
X 16 16 400 -600 100 L 40 40 1 1 B 
X 17 17 400 -500 100 L 40 40 1 1 B 
X 18 18 400 -400 100 L 40 40 1 1 B 
X 19 19 400 -300 100 L 40 40 1 1 B 
X 20 20 400 -200 100 L 40 40 1 1 B 
X 21 21 400 -100 100 L 40 40 1 1 B 
X 22 22 400 0 100 L 40 40 1 1 B 
X 23 23 400 100 100 L 40 40 1 1 B 
X 24 24 400 200 100 L 40 40 1 1 B 
X 25 25 400 300 100 L 40 40 1 1 B 
X 26 26 400 400 100 L 40 40 1 1 B 
X 27 27 400 500 100 L 40 40 1 1 B 
X 28 28 400 600 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_44_35
# Package Name: HEADER_DUALSQR44_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_44_35 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_44
F0 "U" -500 200 50 H V L B
F1 "IC_44_35" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR44_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 600 -600 800
P 2 1 0 0 -600 800 800 800
P 2 1 0 0 800 800 800 -800
P 2 1 0 0 800 -800 -800 -800
P 2 1 0 0 -800 -800 -800 600
C -640 650 20 1 1 0 N
T 0 0 -200 200 0 1 0 >Value
X 1 1 -900 500 100 R 40 40 1 1 B 
X 2 2 -900 400 100 R 40 40 1 1 B 
X 3 3 -900 300 100 R 40 40 1 1 B 
X 4 4 -900 200 100 R 40 40 1 1 B 
X 5 5 -900 100 100 R 40 40 1 1 B 
X 6 6 -900 0 100 R 40 40 1 1 B 
X 7 7 -900 -100 100 R 40 40 1 1 B 
X 8 8 -900 -200 100 R 40 40 1 1 B 
X 9 9 -900 -300 100 R 40 40 1 1 B 
X 10 10 -900 -400 100 R 40 40 1 1 B 
X 11 11 -900 -500 100 R 40 40 1 1 B 
X 12 12 -500 -900 100 U 40 40 1 1 B 
X 13 13 -400 -900 100 U 40 40 1 1 B 
X 14 14 -300 -900 100 U 40 40 1 1 B 
X 15 15 -200 -900 100 U 40 40 1 1 B 
X 16 16 -100 -900 100 U 40 40 1 1 B 
X 17 17 0 -900 100 U 40 40 1 1 B 
X 18 18 100 -900 100 U 40 40 1 1 B 
X 19 19 200 -900 100 U 40 40 1 1 B 
X 20 20 300 -900 100 U 40 40 1 1 B 
X 21 21 400 -900 100 U 40 40 1 1 B 
X 22 22 500 -900 100 U 40 40 1 1 B 
X 23 23 900 -500 100 L 40 40 1 1 B 
X 24 24 900 -400 100 L 40 40 1 1 B 
X 25 25 900 -300 100 L 40 40 1 1 B 
X 26 26 900 -200 100 L 40 40 1 1 B 
X 27 27 900 -100 100 L 40 40 1 1 B 
X 28 28 900 0 100 L 40 40 1 1 B 
X 29 29 900 100 100 L 40 40 1 1 B 
X 30 30 900 200 100 L 40 40 1 1 B 
X 31 31 900 300 100 L 40 40 1 1 B 
X 32 32 900 400 100 L 40 40 1 1 B 
X 33 33 900 500 100 L 40 40 1 1 B 
X 34 34 500 900 100 D 40 40 1 1 B 
X 35 35 400 900 100 D 40 40 1 1 B 
X 36 36 300 900 100 D 40 40 1 1 B 
X 37 37 200 900 100 D 40 40 1 1 B 
X 38 38 100 900 100 D 40 40 1 1 B 
X 39 39 0 900 100 D 40 40 1 1 B 
X 40 40 -100 900 100 D 40 40 1 1 B 
X 41 41 -200 900 100 D 40 40 1 1 B 
X 42 42 -300 900 100 D 40 40 1 1 B 
X 43 43 -400 900 100 D 40 40 1 1 B 
X 44 44 -500 900 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_44_43
# Package Name: HEADER_DUALSQR44_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_44_43 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_44
F0 "U" -500 200 50 H V L B
F1 "IC_44_43" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR44_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 600 -600 800
P 2 1 0 0 -600 800 800 800
P 2 1 0 0 800 800 800 -800
P 2 1 0 0 800 -800 -800 -800
P 2 1 0 0 -800 -800 -800 600
C -640 650 20 1 1 0 N
T 0 0 -200 200 0 1 0 >Value
X 1 1 -900 500 100 R 40 40 1 1 B 
X 2 2 -900 400 100 R 40 40 1 1 B 
X 3 3 -900 300 100 R 40 40 1 1 B 
X 4 4 -900 200 100 R 40 40 1 1 B 
X 5 5 -900 100 100 R 40 40 1 1 B 
X 6 6 -900 0 100 R 40 40 1 1 B 
X 7 7 -900 -100 100 R 40 40 1 1 B 
X 8 8 -900 -200 100 R 40 40 1 1 B 
X 9 9 -900 -300 100 R 40 40 1 1 B 
X 10 10 -900 -400 100 R 40 40 1 1 B 
X 11 11 -900 -500 100 R 40 40 1 1 B 
X 12 12 -500 -900 100 U 40 40 1 1 B 
X 13 13 -400 -900 100 U 40 40 1 1 B 
X 14 14 -300 -900 100 U 40 40 1 1 B 
X 15 15 -200 -900 100 U 40 40 1 1 B 
X 16 16 -100 -900 100 U 40 40 1 1 B 
X 17 17 0 -900 100 U 40 40 1 1 B 
X 18 18 100 -900 100 U 40 40 1 1 B 
X 19 19 200 -900 100 U 40 40 1 1 B 
X 20 20 300 -900 100 U 40 40 1 1 B 
X 21 21 400 -900 100 U 40 40 1 1 B 
X 22 22 500 -900 100 U 40 40 1 1 B 
X 23 23 900 -500 100 L 40 40 1 1 B 
X 24 24 900 -400 100 L 40 40 1 1 B 
X 25 25 900 -300 100 L 40 40 1 1 B 
X 26 26 900 -200 100 L 40 40 1 1 B 
X 27 27 900 -100 100 L 40 40 1 1 B 
X 28 28 900 0 100 L 40 40 1 1 B 
X 29 29 900 100 100 L 40 40 1 1 B 
X 30 30 900 200 100 L 40 40 1 1 B 
X 31 31 900 300 100 L 40 40 1 1 B 
X 32 32 900 400 100 L 40 40 1 1 B 
X 33 33 900 500 100 L 40 40 1 1 B 
X 34 34 500 900 100 D 40 40 1 1 B 
X 35 35 400 900 100 D 40 40 1 1 B 
X 36 36 300 900 100 D 40 40 1 1 B 
X 37 37 200 900 100 D 40 40 1 1 B 
X 38 38 100 900 100 D 40 40 1 1 B 
X 39 39 0 900 100 D 40 40 1 1 B 
X 40 40 -100 900 100 D 40 40 1 1 B 
X 41 41 -200 900 100 D 40 40 1 1 B 
X 42 42 -300 900 100 D 40 40 1 1 B 
X 43 43 -400 900 100 D 40 40 1 1 B 
X 44 44 -500 900 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_44_TQFP
# Package Name: TQFP-44
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_44_TQFP U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_44
F0 "U" -500 200 50 H V L B
F1 "IC_44_TQFP" 0 0 50 H V L B
F2 "atmel_prototype_header-TQFP-44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 600 -600 800
P 2 1 0 0 -600 800 800 800
P 2 1 0 0 800 800 800 -800
P 2 1 0 0 800 -800 -800 -800
P 2 1 0 0 -800 -800 -800 600
C -640 650 20 1 1 0 N
T 0 0 -200 200 0 1 0 >Value
X 1 1 -900 500 100 R 40 40 1 1 B 
X 2 2 -900 400 100 R 40 40 1 1 B 
X 3 3 -900 300 100 R 40 40 1 1 B 
X 4 4 -900 200 100 R 40 40 1 1 B 
X 5 5 -900 100 100 R 40 40 1 1 B 
X 6 6 -900 0 100 R 40 40 1 1 B 
X 7 7 -900 -100 100 R 40 40 1 1 B 
X 8 8 -900 -200 100 R 40 40 1 1 B 
X 9 9 -900 -300 100 R 40 40 1 1 B 
X 10 10 -900 -400 100 R 40 40 1 1 B 
X 11 11 -900 -500 100 R 40 40 1 1 B 
X 12 12 -500 -900 100 U 40 40 1 1 B 
X 13 13 -400 -900 100 U 40 40 1 1 B 
X 14 14 -300 -900 100 U 40 40 1 1 B 
X 15 15 -200 -900 100 U 40 40 1 1 B 
X 16 16 -100 -900 100 U 40 40 1 1 B 
X 17 17 0 -900 100 U 40 40 1 1 B 
X 18 18 100 -900 100 U 40 40 1 1 B 
X 19 19 200 -900 100 U 40 40 1 1 B 
X 20 20 300 -900 100 U 40 40 1 1 B 
X 21 21 400 -900 100 U 40 40 1 1 B 
X 22 22 500 -900 100 U 40 40 1 1 B 
X 23 23 900 -500 100 L 40 40 1 1 B 
X 24 24 900 -400 100 L 40 40 1 1 B 
X 25 25 900 -300 100 L 40 40 1 1 B 
X 26 26 900 -200 100 L 40 40 1 1 B 
X 27 27 900 -100 100 L 40 40 1 1 B 
X 28 28 900 0 100 L 40 40 1 1 B 
X 29 29 900 100 100 L 40 40 1 1 B 
X 30 30 900 200 100 L 40 40 1 1 B 
X 31 31 900 300 100 L 40 40 1 1 B 
X 32 32 900 400 100 L 40 40 1 1 B 
X 33 33 900 500 100 L 40 40 1 1 B 
X 34 34 500 900 100 D 40 40 1 1 B 
X 35 35 400 900 100 D 40 40 1 1 B 
X 36 36 300 900 100 D 40 40 1 1 B 
X 37 37 200 900 100 D 40 40 1 1 B 
X 38 38 100 900 100 D 40 40 1 1 B 
X 39 39 0 900 100 D 40 40 1 1 B 
X 40 40 -100 900 100 D 40 40 1 1 B 
X 41 41 -200 900 100 D 40 40 1 1 B 
X 42 42 -300 900 100 D 40 40 1 1 B 
X 43 43 -400 900 100 D 40 40 1 1 B 
X 44 44 -500 900 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_44_TQFP_EZ
# Package Name: TQFP-44_EZ
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_44_TQFP_EZ U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_44
F0 "U" -500 200 50 H V L B
F1 "IC_44_TQFP_EZ" 0 0 50 H V L B
F2 "atmel_prototype_header-TQFP-44_EZ" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 600 -600 800
P 2 1 0 0 -600 800 800 800
P 2 1 0 0 800 800 800 -800
P 2 1 0 0 800 -800 -800 -800
P 2 1 0 0 -800 -800 -800 600
C -640 650 20 1 1 0 N
T 0 0 -200 200 0 1 0 >Value
X 1 1 -900 500 100 R 40 40 1 1 B 
X 2 2 -900 400 100 R 40 40 1 1 B 
X 3 3 -900 300 100 R 40 40 1 1 B 
X 4 4 -900 200 100 R 40 40 1 1 B 
X 5 5 -900 100 100 R 40 40 1 1 B 
X 6 6 -900 0 100 R 40 40 1 1 B 
X 7 7 -900 -100 100 R 40 40 1 1 B 
X 8 8 -900 -200 100 R 40 40 1 1 B 
X 9 9 -900 -300 100 R 40 40 1 1 B 
X 10 10 -900 -400 100 R 40 40 1 1 B 
X 11 11 -900 -500 100 R 40 40 1 1 B 
X 12 12 -500 -900 100 U 40 40 1 1 B 
X 13 13 -400 -900 100 U 40 40 1 1 B 
X 14 14 -300 -900 100 U 40 40 1 1 B 
X 15 15 -200 -900 100 U 40 40 1 1 B 
X 16 16 -100 -900 100 U 40 40 1 1 B 
X 17 17 0 -900 100 U 40 40 1 1 B 
X 18 18 100 -900 100 U 40 40 1 1 B 
X 19 19 200 -900 100 U 40 40 1 1 B 
X 20 20 300 -900 100 U 40 40 1 1 B 
X 21 21 400 -900 100 U 40 40 1 1 B 
X 22 22 500 -900 100 U 40 40 1 1 B 
X 23 23 900 -500 100 L 40 40 1 1 B 
X 24 24 900 -400 100 L 40 40 1 1 B 
X 25 25 900 -300 100 L 40 40 1 1 B 
X 26 26 900 -200 100 L 40 40 1 1 B 
X 27 27 900 -100 100 L 40 40 1 1 B 
X 28 28 900 0 100 L 40 40 1 1 B 
X 29 29 900 100 100 L 40 40 1 1 B 
X 30 30 900 200 100 L 40 40 1 1 B 
X 31 31 900 300 100 L 40 40 1 1 B 
X 32 32 900 400 100 L 40 40 1 1 B 
X 33 33 900 500 100 L 40 40 1 1 B 
X 34 34 500 900 100 D 40 40 1 1 B 
X 35 35 400 900 100 D 40 40 1 1 B 
X 36 36 300 900 100 D 40 40 1 1 B 
X 37 37 200 900 100 D 40 40 1 1 B 
X 38 38 100 900 100 D 40 40 1 1 B 
X 39 39 0 900 100 D 40 40 1 1 B 
X 40 40 -100 900 100 D 40 40 1 1 B 
X 41 41 -200 900 100 D 40 40 1 1 B 
X 42 42 -300 900 100 D 40 40 1 1 B 
X 43 43 -400 900 100 D 40 40 1 1 B 
X 44 44 -500 900 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_64_35
# Package Name: HEADER_DUALSQR64_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_64_35 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_64
F0 "U" -700 300 50 H V L B
F1 "IC_64_35" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR64_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 800 -900 1000
P 2 1 0 0 -900 1000 1000 1000
P 2 1 0 0 1000 1000 1000 -1100
P 2 1 0 0 1000 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 800
C -940 850 20 1 1 0 N
T 0 -100 -400 200 0 1 0 >Value
X 1 1 -1200 700 100 R 40 40 1 1 B 
X 2 2 -1200 600 100 R 40 40 1 1 B 
X 3 3 -1200 500 100 R 40 40 1 1 B 
X 4 4 -1200 400 100 R 40 40 1 1 B 
X 5 5 -1200 300 100 R 40 40 1 1 B 
X 6 6 -1200 200 100 R 40 40 1 1 B 
X 7 7 -1200 100 100 R 40 40 1 1 B 
X 8 8 -1200 0 100 R 40 40 1 1 B 
X 9 9 -1200 -100 100 R 40 40 1 1 B 
X 10 10 -1200 -200 100 R 40 40 1 1 B 
X 11 11 -1200 -300 100 R 40 40 1 1 B 
X 12 12 -1200 -400 100 R 40 40 1 1 B 
X 13 13 -1200 -500 100 R 40 40 1 1 B 
X 14 14 -1200 -600 100 R 40 40 1 1 B 
X 15 15 -1200 -700 100 R 40 40 1 1 B 
X 16 16 -1200 -800 100 R 40 40 1 1 B 
X 17 17 -800 -1200 100 U 40 40 1 1 B 
X 18 18 -700 -1200 100 U 40 40 1 1 B 
X 19 19 -600 -1200 100 U 40 40 1 1 B 
X 20 20 -500 -1200 100 U 40 40 1 1 B 
X 21 21 -400 -1200 100 U 40 40 1 1 B 
X 22 22 -300 -1200 100 U 40 40 1 1 B 
X 23 23 -200 -1200 100 U 40 40 1 1 B 
X 24 24 -100 -1200 100 U 40 40 1 1 B 
X 25 25 0 -1200 100 U 40 40 1 1 B 
X 26 26 100 -1200 100 U 40 40 1 1 B 
X 27 27 200 -1200 100 U 40 40 1 1 B 
X 28 28 300 -1200 100 U 40 40 1 1 B 
X 29 29 400 -1200 100 U 40 40 1 1 B 
X 30 30 500 -1200 100 U 40 40 1 1 B 
X 31 31 600 -1200 100 U 40 40 1 1 B 
X 32 32 700 -1200 100 U 40 40 1 1 B 
X 33 33 1100 -800 100 L 40 40 1 1 B 
X 34 34 1100 -700 100 L 40 40 1 1 B 
X 35 35 1100 -600 100 L 40 40 1 1 B 
X 36 36 1100 -500 100 L 40 40 1 1 B 
X 37 37 1100 -400 100 L 40 40 1 1 B 
X 38 38 1100 -300 100 L 40 40 1 1 B 
X 39 39 1100 -200 100 L 40 40 1 1 B 
X 40 40 1100 -100 100 L 40 40 1 1 B 
X 41 41 1100 0 100 L 40 40 1 1 B 
X 42 42 1100 100 100 L 40 40 1 1 B 
X 43 43 1100 200 100 L 40 40 1 1 B 
X 44 44 1100 300 100 L 40 40 1 1 B 
X 45 45 1100 400 100 L 40 40 1 1 B 
X 46 46 1100 500 100 L 40 40 1 1 B 
X 47 47 1100 600 100 L 40 40 1 1 B 
X 48 48 1100 700 100 L 40 40 1 1 B 
X 49 49 700 1100 100 D 40 40 1 1 B 
X 50 50 600 1100 100 D 40 40 1 1 B 
X 51 51 500 1100 100 D 40 40 1 1 B 
X 52 52 400 1100 100 D 40 40 1 1 B 
X 53 53 300 1100 100 D 40 40 1 1 B 
X 54 54 200 1100 100 D 40 40 1 1 B 
X 55 55 100 1100 100 D 40 40 1 1 B 
X 56 56 0 1100 100 D 40 40 1 1 B 
X 57 57 -100 1100 100 D 40 40 1 1 B 
X 58 58 -200 1100 100 D 40 40 1 1 B 
X 59 59 -300 1100 100 D 40 40 1 1 B 
X 60 60 -400 1100 100 D 40 40 1 1 B 
X 61 61 -500 1100 100 D 40 40 1 1 B 
X 62 62 -600 1100 100 D 40 40 1 1 B 
X 63 63 -700 1100 100 D 40 40 1 1 B 
X 64 64 -800 1100 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_64_43
# Package Name: HEADER_DUALSQR64_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_64_43 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_64
F0 "U" -700 300 50 H V L B
F1 "IC_64_43" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR64_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 800 -900 1000
P 2 1 0 0 -900 1000 1000 1000
P 2 1 0 0 1000 1000 1000 -1100
P 2 1 0 0 1000 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 800
C -940 850 20 1 1 0 N
T 0 -100 -400 200 0 1 0 >Value
X 1 1 -1200 700 100 R 40 40 1 1 B 
X 2 2 -1200 600 100 R 40 40 1 1 B 
X 3 3 -1200 500 100 R 40 40 1 1 B 
X 4 4 -1200 400 100 R 40 40 1 1 B 
X 5 5 -1200 300 100 R 40 40 1 1 B 
X 6 6 -1200 200 100 R 40 40 1 1 B 
X 7 7 -1200 100 100 R 40 40 1 1 B 
X 8 8 -1200 0 100 R 40 40 1 1 B 
X 9 9 -1200 -100 100 R 40 40 1 1 B 
X 10 10 -1200 -200 100 R 40 40 1 1 B 
X 11 11 -1200 -300 100 R 40 40 1 1 B 
X 12 12 -1200 -400 100 R 40 40 1 1 B 
X 13 13 -1200 -500 100 R 40 40 1 1 B 
X 14 14 -1200 -600 100 R 40 40 1 1 B 
X 15 15 -1200 -700 100 R 40 40 1 1 B 
X 16 16 -1200 -800 100 R 40 40 1 1 B 
X 17 17 -800 -1200 100 U 40 40 1 1 B 
X 18 18 -700 -1200 100 U 40 40 1 1 B 
X 19 19 -600 -1200 100 U 40 40 1 1 B 
X 20 20 -500 -1200 100 U 40 40 1 1 B 
X 21 21 -400 -1200 100 U 40 40 1 1 B 
X 22 22 -300 -1200 100 U 40 40 1 1 B 
X 23 23 -200 -1200 100 U 40 40 1 1 B 
X 24 24 -100 -1200 100 U 40 40 1 1 B 
X 25 25 0 -1200 100 U 40 40 1 1 B 
X 26 26 100 -1200 100 U 40 40 1 1 B 
X 27 27 200 -1200 100 U 40 40 1 1 B 
X 28 28 300 -1200 100 U 40 40 1 1 B 
X 29 29 400 -1200 100 U 40 40 1 1 B 
X 30 30 500 -1200 100 U 40 40 1 1 B 
X 31 31 600 -1200 100 U 40 40 1 1 B 
X 32 32 700 -1200 100 U 40 40 1 1 B 
X 33 33 1100 -800 100 L 40 40 1 1 B 
X 34 34 1100 -700 100 L 40 40 1 1 B 
X 35 35 1100 -600 100 L 40 40 1 1 B 
X 36 36 1100 -500 100 L 40 40 1 1 B 
X 37 37 1100 -400 100 L 40 40 1 1 B 
X 38 38 1100 -300 100 L 40 40 1 1 B 
X 39 39 1100 -200 100 L 40 40 1 1 B 
X 40 40 1100 -100 100 L 40 40 1 1 B 
X 41 41 1100 0 100 L 40 40 1 1 B 
X 42 42 1100 100 100 L 40 40 1 1 B 
X 43 43 1100 200 100 L 40 40 1 1 B 
X 44 44 1100 300 100 L 40 40 1 1 B 
X 45 45 1100 400 100 L 40 40 1 1 B 
X 46 46 1100 500 100 L 40 40 1 1 B 
X 47 47 1100 600 100 L 40 40 1 1 B 
X 48 48 1100 700 100 L 40 40 1 1 B 
X 49 49 700 1100 100 D 40 40 1 1 B 
X 50 50 600 1100 100 D 40 40 1 1 B 
X 51 51 500 1100 100 D 40 40 1 1 B 
X 52 52 400 1100 100 D 40 40 1 1 B 
X 53 53 300 1100 100 D 40 40 1 1 B 
X 54 54 200 1100 100 D 40 40 1 1 B 
X 55 55 100 1100 100 D 40 40 1 1 B 
X 56 56 0 1100 100 D 40 40 1 1 B 
X 57 57 -100 1100 100 D 40 40 1 1 B 
X 58 58 -200 1100 100 D 40 40 1 1 B 
X 59 59 -300 1100 100 D 40 40 1 1 B 
X 60 60 -400 1100 100 D 40 40 1 1 B 
X 61 61 -500 1100 100 D 40 40 1 1 B 
X 62 62 -600 1100 100 D 40 40 1 1 B 
X 63 63 -700 1100 100 D 40 40 1 1 B 
X 64 64 -800 1100 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_64_LQFP
# Package Name: LQFP64
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_64_LQFP U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_64
F0 "U" -700 300 50 H V L B
F1 "IC_64_LQFP" 0 0 50 H V L B
F2 "atmel_prototype_header-LQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 800 -900 1000
P 2 1 0 0 -900 1000 1000 1000
P 2 1 0 0 1000 1000 1000 -1100
P 2 1 0 0 1000 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 800
C -940 850 20 1 1 0 N
T 0 -100 -400 200 0 1 0 >Value
X 1 1 -1200 700 100 R 40 40 1 1 B 
X 2 2 -1200 600 100 R 40 40 1 1 B 
X 3 3 -1200 500 100 R 40 40 1 1 B 
X 4 4 -1200 400 100 R 40 40 1 1 B 
X 5 5 -1200 300 100 R 40 40 1 1 B 
X 6 6 -1200 200 100 R 40 40 1 1 B 
X 7 7 -1200 100 100 R 40 40 1 1 B 
X 8 8 -1200 0 100 R 40 40 1 1 B 
X 9 9 -1200 -100 100 R 40 40 1 1 B 
X 10 10 -1200 -200 100 R 40 40 1 1 B 
X 11 11 -1200 -300 100 R 40 40 1 1 B 
X 12 12 -1200 -400 100 R 40 40 1 1 B 
X 13 13 -1200 -500 100 R 40 40 1 1 B 
X 14 14 -1200 -600 100 R 40 40 1 1 B 
X 15 15 -1200 -700 100 R 40 40 1 1 B 
X 16 16 -1200 -800 100 R 40 40 1 1 B 
X 17 17 -800 -1200 100 U 40 40 1 1 B 
X 18 18 -700 -1200 100 U 40 40 1 1 B 
X 19 19 -600 -1200 100 U 40 40 1 1 B 
X 20 20 -500 -1200 100 U 40 40 1 1 B 
X 21 21 -400 -1200 100 U 40 40 1 1 B 
X 22 22 -300 -1200 100 U 40 40 1 1 B 
X 23 23 -200 -1200 100 U 40 40 1 1 B 
X 24 24 -100 -1200 100 U 40 40 1 1 B 
X 25 25 0 -1200 100 U 40 40 1 1 B 
X 26 26 100 -1200 100 U 40 40 1 1 B 
X 27 27 200 -1200 100 U 40 40 1 1 B 
X 28 28 300 -1200 100 U 40 40 1 1 B 
X 29 29 400 -1200 100 U 40 40 1 1 B 
X 30 30 500 -1200 100 U 40 40 1 1 B 
X 31 31 600 -1200 100 U 40 40 1 1 B 
X 32 32 700 -1200 100 U 40 40 1 1 B 
X 33 33 1100 -800 100 L 40 40 1 1 B 
X 34 34 1100 -700 100 L 40 40 1 1 B 
X 35 35 1100 -600 100 L 40 40 1 1 B 
X 36 36 1100 -500 100 L 40 40 1 1 B 
X 37 37 1100 -400 100 L 40 40 1 1 B 
X 38 38 1100 -300 100 L 40 40 1 1 B 
X 39 39 1100 -200 100 L 40 40 1 1 B 
X 40 40 1100 -100 100 L 40 40 1 1 B 
X 41 41 1100 0 100 L 40 40 1 1 B 
X 42 42 1100 100 100 L 40 40 1 1 B 
X 43 43 1100 200 100 L 40 40 1 1 B 
X 44 44 1100 300 100 L 40 40 1 1 B 
X 45 45 1100 400 100 L 40 40 1 1 B 
X 46 46 1100 500 100 L 40 40 1 1 B 
X 47 47 1100 600 100 L 40 40 1 1 B 
X 48 48 1100 700 100 L 40 40 1 1 B 
X 49 49 700 1100 100 D 40 40 1 1 B 
X 50 50 600 1100 100 D 40 40 1 1 B 
X 51 51 500 1100 100 D 40 40 1 1 B 
X 52 52 400 1100 100 D 40 40 1 1 B 
X 53 53 300 1100 100 D 40 40 1 1 B 
X 54 54 200 1100 100 D 40 40 1 1 B 
X 55 55 100 1100 100 D 40 40 1 1 B 
X 56 56 0 1100 100 D 40 40 1 1 B 
X 57 57 -100 1100 100 D 40 40 1 1 B 
X 58 58 -200 1100 100 D 40 40 1 1 B 
X 59 59 -300 1100 100 D 40 40 1 1 B 
X 60 60 -400 1100 100 D 40 40 1 1 B 
X 61 61 -500 1100 100 D 40 40 1 1 B 
X 62 62 -600 1100 100 D 40 40 1 1 B 
X 63 63 -700 1100 100 D 40 40 1 1 B 
X 64 64 -800 1100 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_64_LQFP_EZ
# Package Name: LQFP64_EZ
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_64_LQFP_EZ U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_64
F0 "U" -700 300 50 H V L B
F1 "IC_64_LQFP_EZ" 0 0 50 H V L B
F2 "atmel_prototype_header-LQFP64_EZ" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 800 -900 1000
P 2 1 0 0 -900 1000 1000 1000
P 2 1 0 0 1000 1000 1000 -1100
P 2 1 0 0 1000 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 800
C -940 850 20 1 1 0 N
T 0 -100 -400 200 0 1 0 >Value
X 1 1 -1200 700 100 R 40 40 1 1 B 
X 2 2 -1200 600 100 R 40 40 1 1 B 
X 3 3 -1200 500 100 R 40 40 1 1 B 
X 4 4 -1200 400 100 R 40 40 1 1 B 
X 5 5 -1200 300 100 R 40 40 1 1 B 
X 6 6 -1200 200 100 R 40 40 1 1 B 
X 7 7 -1200 100 100 R 40 40 1 1 B 
X 8 8 -1200 0 100 R 40 40 1 1 B 
X 9 9 -1200 -100 100 R 40 40 1 1 B 
X 10 10 -1200 -200 100 R 40 40 1 1 B 
X 11 11 -1200 -300 100 R 40 40 1 1 B 
X 12 12 -1200 -400 100 R 40 40 1 1 B 
X 13 13 -1200 -500 100 R 40 40 1 1 B 
X 14 14 -1200 -600 100 R 40 40 1 1 B 
X 15 15 -1200 -700 100 R 40 40 1 1 B 
X 16 16 -1200 -800 100 R 40 40 1 1 B 
X 17 17 -800 -1200 100 U 40 40 1 1 B 
X 18 18 -700 -1200 100 U 40 40 1 1 B 
X 19 19 -600 -1200 100 U 40 40 1 1 B 
X 20 20 -500 -1200 100 U 40 40 1 1 B 
X 21 21 -400 -1200 100 U 40 40 1 1 B 
X 22 22 -300 -1200 100 U 40 40 1 1 B 
X 23 23 -200 -1200 100 U 40 40 1 1 B 
X 24 24 -100 -1200 100 U 40 40 1 1 B 
X 25 25 0 -1200 100 U 40 40 1 1 B 
X 26 26 100 -1200 100 U 40 40 1 1 B 
X 27 27 200 -1200 100 U 40 40 1 1 B 
X 28 28 300 -1200 100 U 40 40 1 1 B 
X 29 29 400 -1200 100 U 40 40 1 1 B 
X 30 30 500 -1200 100 U 40 40 1 1 B 
X 31 31 600 -1200 100 U 40 40 1 1 B 
X 32 32 700 -1200 100 U 40 40 1 1 B 
X 33 33 1100 -800 100 L 40 40 1 1 B 
X 34 34 1100 -700 100 L 40 40 1 1 B 
X 35 35 1100 -600 100 L 40 40 1 1 B 
X 36 36 1100 -500 100 L 40 40 1 1 B 
X 37 37 1100 -400 100 L 40 40 1 1 B 
X 38 38 1100 -300 100 L 40 40 1 1 B 
X 39 39 1100 -200 100 L 40 40 1 1 B 
X 40 40 1100 -100 100 L 40 40 1 1 B 
X 41 41 1100 0 100 L 40 40 1 1 B 
X 42 42 1100 100 100 L 40 40 1 1 B 
X 43 43 1100 200 100 L 40 40 1 1 B 
X 44 44 1100 300 100 L 40 40 1 1 B 
X 45 45 1100 400 100 L 40 40 1 1 B 
X 46 46 1100 500 100 L 40 40 1 1 B 
X 47 47 1100 600 100 L 40 40 1 1 B 
X 48 48 1100 700 100 L 40 40 1 1 B 
X 49 49 700 1100 100 D 40 40 1 1 B 
X 50 50 600 1100 100 D 40 40 1 1 B 
X 51 51 500 1100 100 D 40 40 1 1 B 
X 52 52 400 1100 100 D 40 40 1 1 B 
X 53 53 300 1100 100 D 40 40 1 1 B 
X 54 54 200 1100 100 D 40 40 1 1 B 
X 55 55 100 1100 100 D 40 40 1 1 B 
X 56 56 0 1100 100 D 40 40 1 1 B 
X 57 57 -100 1100 100 D 40 40 1 1 B 
X 58 58 -200 1100 100 D 40 40 1 1 B 
X 59 59 -300 1100 100 D 40 40 1 1 B 
X 60 60 -400 1100 100 D 40 40 1 1 B 
X 61 61 -500 1100 100 D 40 40 1 1 B 
X 62 62 -600 1100 100 D 40 40 1 1 B 
X 63 63 -700 1100 100 D 40 40 1 1 B 
X 64 64 -800 1100 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_64_LQFP_MILL
# Package Name: LQFP64_MILL
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_64_LQFP_MILL U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_64
F0 "U" -700 300 50 H V L B
F1 "IC_64_LQFP_MILL" 0 0 50 H V L B
F2 "atmel_prototype_header-LQFP64_MILL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 800 -900 1000
P 2 1 0 0 -900 1000 1000 1000
P 2 1 0 0 1000 1000 1000 -1100
P 2 1 0 0 1000 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 800
C -940 850 20 1 1 0 N
T 0 -100 -400 200 0 1 0 >Value
X 1 1 -1200 700 100 R 40 40 1 1 B 
X 2 2 -1200 600 100 R 40 40 1 1 B 
X 3 3 -1200 500 100 R 40 40 1 1 B 
X 4 4 -1200 400 100 R 40 40 1 1 B 
X 5 5 -1200 300 100 R 40 40 1 1 B 
X 6 6 -1200 200 100 R 40 40 1 1 B 
X 7 7 -1200 100 100 R 40 40 1 1 B 
X 8 8 -1200 0 100 R 40 40 1 1 B 
X 9 9 -1200 -100 100 R 40 40 1 1 B 
X 10 10 -1200 -200 100 R 40 40 1 1 B 
X 11 11 -1200 -300 100 R 40 40 1 1 B 
X 12 12 -1200 -400 100 R 40 40 1 1 B 
X 13 13 -1200 -500 100 R 40 40 1 1 B 
X 14 14 -1200 -600 100 R 40 40 1 1 B 
X 15 15 -1200 -700 100 R 40 40 1 1 B 
X 16 16 -1200 -800 100 R 40 40 1 1 B 
X 17 17 -800 -1200 100 U 40 40 1 1 B 
X 18 18 -700 -1200 100 U 40 40 1 1 B 
X 19 19 -600 -1200 100 U 40 40 1 1 B 
X 20 20 -500 -1200 100 U 40 40 1 1 B 
X 21 21 -400 -1200 100 U 40 40 1 1 B 
X 22 22 -300 -1200 100 U 40 40 1 1 B 
X 23 23 -200 -1200 100 U 40 40 1 1 B 
X 24 24 -100 -1200 100 U 40 40 1 1 B 
X 25 25 0 -1200 100 U 40 40 1 1 B 
X 26 26 100 -1200 100 U 40 40 1 1 B 
X 27 27 200 -1200 100 U 40 40 1 1 B 
X 28 28 300 -1200 100 U 40 40 1 1 B 
X 29 29 400 -1200 100 U 40 40 1 1 B 
X 30 30 500 -1200 100 U 40 40 1 1 B 
X 31 31 600 -1200 100 U 40 40 1 1 B 
X 32 32 700 -1200 100 U 40 40 1 1 B 
X 33 33 1100 -800 100 L 40 40 1 1 B 
X 34 34 1100 -700 100 L 40 40 1 1 B 
X 35 35 1100 -600 100 L 40 40 1 1 B 
X 36 36 1100 -500 100 L 40 40 1 1 B 
X 37 37 1100 -400 100 L 40 40 1 1 B 
X 38 38 1100 -300 100 L 40 40 1 1 B 
X 39 39 1100 -200 100 L 40 40 1 1 B 
X 40 40 1100 -100 100 L 40 40 1 1 B 
X 41 41 1100 0 100 L 40 40 1 1 B 
X 42 42 1100 100 100 L 40 40 1 1 B 
X 43 43 1100 200 100 L 40 40 1 1 B 
X 44 44 1100 300 100 L 40 40 1 1 B 
X 45 45 1100 400 100 L 40 40 1 1 B 
X 46 46 1100 500 100 L 40 40 1 1 B 
X 47 47 1100 600 100 L 40 40 1 1 B 
X 48 48 1100 700 100 L 40 40 1 1 B 
X 49 49 700 1100 100 D 40 40 1 1 B 
X 50 50 600 1100 100 D 40 40 1 1 B 
X 51 51 500 1100 100 D 40 40 1 1 B 
X 52 52 400 1100 100 D 40 40 1 1 B 
X 53 53 300 1100 100 D 40 40 1 1 B 
X 54 54 200 1100 100 D 40 40 1 1 B 
X 55 55 100 1100 100 D 40 40 1 1 B 
X 56 56 0 1100 100 D 40 40 1 1 B 
X 57 57 -100 1100 100 D 40 40 1 1 B 
X 58 58 -200 1100 100 D 40 40 1 1 B 
X 59 59 -300 1100 100 D 40 40 1 1 B 
X 60 60 -400 1100 100 D 40 40 1 1 B 
X 61 61 -500 1100 100 D 40 40 1 1 B 
X 62 62 -600 1100 100 D 40 40 1 1 B 
X 63 63 -700 1100 100 D 40 40 1 1 B 
X 64 64 -800 1100 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_64_MLF
# Package Name: MLF64
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_64_MLF U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_64
F0 "U" -700 300 50 H V L B
F1 "IC_64_MLF" 0 0 50 H V L B
F2 "atmel_prototype_header-MLF64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 800 -900 1000
P 2 1 0 0 -900 1000 1000 1000
P 2 1 0 0 1000 1000 1000 -1100
P 2 1 0 0 1000 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 800
C -940 850 20 1 1 0 N
T 0 -100 -400 200 0 1 0 >Value
X 1 1 -1200 700 100 R 40 40 1 1 B 
X 2 2 -1200 600 100 R 40 40 1 1 B 
X 3 3 -1200 500 100 R 40 40 1 1 B 
X 4 4 -1200 400 100 R 40 40 1 1 B 
X 5 5 -1200 300 100 R 40 40 1 1 B 
X 6 6 -1200 200 100 R 40 40 1 1 B 
X 7 7 -1200 100 100 R 40 40 1 1 B 
X 8 8 -1200 0 100 R 40 40 1 1 B 
X 9 9 -1200 -100 100 R 40 40 1 1 B 
X 10 10 -1200 -200 100 R 40 40 1 1 B 
X 11 11 -1200 -300 100 R 40 40 1 1 B 
X 12 12 -1200 -400 100 R 40 40 1 1 B 
X 13 13 -1200 -500 100 R 40 40 1 1 B 
X 14 14 -1200 -600 100 R 40 40 1 1 B 
X 15 15 -1200 -700 100 R 40 40 1 1 B 
X 16 16 -1200 -800 100 R 40 40 1 1 B 
X 17 17 -800 -1200 100 U 40 40 1 1 B 
X 18 18 -700 -1200 100 U 40 40 1 1 B 
X 19 19 -600 -1200 100 U 40 40 1 1 B 
X 20 20 -500 -1200 100 U 40 40 1 1 B 
X 21 21 -400 -1200 100 U 40 40 1 1 B 
X 22 22 -300 -1200 100 U 40 40 1 1 B 
X 23 23 -200 -1200 100 U 40 40 1 1 B 
X 24 24 -100 -1200 100 U 40 40 1 1 B 
X 25 25 0 -1200 100 U 40 40 1 1 B 
X 26 26 100 -1200 100 U 40 40 1 1 B 
X 27 27 200 -1200 100 U 40 40 1 1 B 
X 28 28 300 -1200 100 U 40 40 1 1 B 
X 29 29 400 -1200 100 U 40 40 1 1 B 
X 30 30 500 -1200 100 U 40 40 1 1 B 
X 31 31 600 -1200 100 U 40 40 1 1 B 
X 32 32 700 -1200 100 U 40 40 1 1 B 
X 33 33 1100 -800 100 L 40 40 1 1 B 
X 34 34 1100 -700 100 L 40 40 1 1 B 
X 35 35 1100 -600 100 L 40 40 1 1 B 
X 36 36 1100 -500 100 L 40 40 1 1 B 
X 37 37 1100 -400 100 L 40 40 1 1 B 
X 38 38 1100 -300 100 L 40 40 1 1 B 
X 39 39 1100 -200 100 L 40 40 1 1 B 
X 40 40 1100 -100 100 L 40 40 1 1 B 
X 41 41 1100 0 100 L 40 40 1 1 B 
X 42 42 1100 100 100 L 40 40 1 1 B 
X 43 43 1100 200 100 L 40 40 1 1 B 
X 44 44 1100 300 100 L 40 40 1 1 B 
X 45 45 1100 400 100 L 40 40 1 1 B 
X 46 46 1100 500 100 L 40 40 1 1 B 
X 47 47 1100 600 100 L 40 40 1 1 B 
X 48 48 1100 700 100 L 40 40 1 1 B 
X 49 49 700 1100 100 D 40 40 1 1 B 
X 50 50 600 1100 100 D 40 40 1 1 B 
X 51 51 500 1100 100 D 40 40 1 1 B 
X 52 52 400 1100 100 D 40 40 1 1 B 
X 53 53 300 1100 100 D 40 40 1 1 B 
X 54 54 200 1100 100 D 40 40 1 1 B 
X 55 55 100 1100 100 D 40 40 1 1 B 
X 56 56 0 1100 100 D 40 40 1 1 B 
X 57 57 -100 1100 100 D 40 40 1 1 B 
X 58 58 -200 1100 100 D 40 40 1 1 B 
X 59 59 -300 1100 100 D 40 40 1 1 B 
X 60 60 -400 1100 100 D 40 40 1 1 B 
X 61 61 -500 1100 100 D 40 40 1 1 B 
X 62 62 -600 1100 100 D 40 40 1 1 B 
X 63 63 -700 1100 100 D 40 40 1 1 B 
X 64 64 -800 1100 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_64_PLCC_35
# Package Name: HEADER_PLCC64_35
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_64_PLCC_35 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_64
F0 "U" -700 300 50 H V L B
F1 "IC_64_PLCC_35" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_PLCC64_35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 800 -900 1000
P 2 1 0 0 -900 1000 1000 1000
P 2 1 0 0 1000 1000 1000 -1100
P 2 1 0 0 1000 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 800
C -940 850 20 1 1 0 N
T 0 -100 -400 200 0 1 0 >Value
X 1 1 -1200 700 100 R 40 40 1 1 B 
X 2 2 -1200 600 100 R 40 40 1 1 B 
X 3 3 -1200 500 100 R 40 40 1 1 B 
X 4 4 -1200 400 100 R 40 40 1 1 B 
X 5 5 -1200 300 100 R 40 40 1 1 B 
X 6 6 -1200 200 100 R 40 40 1 1 B 
X 7 7 -1200 100 100 R 40 40 1 1 B 
X 8 8 -1200 0 100 R 40 40 1 1 B 
X 9 9 -1200 -100 100 R 40 40 1 1 B 
X 10 10 -1200 -200 100 R 40 40 1 1 B 
X 11 11 -1200 -300 100 R 40 40 1 1 B 
X 12 12 -1200 -400 100 R 40 40 1 1 B 
X 13 13 -1200 -500 100 R 40 40 1 1 B 
X 14 14 -1200 -600 100 R 40 40 1 1 B 
X 15 15 -1200 -700 100 R 40 40 1 1 B 
X 16 16 -1200 -800 100 R 40 40 1 1 B 
X 17 17 -800 -1200 100 U 40 40 1 1 B 
X 18 18 -700 -1200 100 U 40 40 1 1 B 
X 19 19 -600 -1200 100 U 40 40 1 1 B 
X 20 20 -500 -1200 100 U 40 40 1 1 B 
X 21 21 -400 -1200 100 U 40 40 1 1 B 
X 22 22 -300 -1200 100 U 40 40 1 1 B 
X 23 23 -200 -1200 100 U 40 40 1 1 B 
X 24 24 -100 -1200 100 U 40 40 1 1 B 
X 25 25 0 -1200 100 U 40 40 1 1 B 
X 26 26 100 -1200 100 U 40 40 1 1 B 
X 27 27 200 -1200 100 U 40 40 1 1 B 
X 28 28 300 -1200 100 U 40 40 1 1 B 
X 29 29 400 -1200 100 U 40 40 1 1 B 
X 30 30 500 -1200 100 U 40 40 1 1 B 
X 31 31 600 -1200 100 U 40 40 1 1 B 
X 32 32 700 -1200 100 U 40 40 1 1 B 
X 33 33 1100 -800 100 L 40 40 1 1 B 
X 34 34 1100 -700 100 L 40 40 1 1 B 
X 35 35 1100 -600 100 L 40 40 1 1 B 
X 36 36 1100 -500 100 L 40 40 1 1 B 
X 37 37 1100 -400 100 L 40 40 1 1 B 
X 38 38 1100 -300 100 L 40 40 1 1 B 
X 39 39 1100 -200 100 L 40 40 1 1 B 
X 40 40 1100 -100 100 L 40 40 1 1 B 
X 41 41 1100 0 100 L 40 40 1 1 B 
X 42 42 1100 100 100 L 40 40 1 1 B 
X 43 43 1100 200 100 L 40 40 1 1 B 
X 44 44 1100 300 100 L 40 40 1 1 B 
X 45 45 1100 400 100 L 40 40 1 1 B 
X 46 46 1100 500 100 L 40 40 1 1 B 
X 47 47 1100 600 100 L 40 40 1 1 B 
X 48 48 1100 700 100 L 40 40 1 1 B 
X 49 49 700 1100 100 D 40 40 1 1 B 
X 50 50 600 1100 100 D 40 40 1 1 B 
X 51 51 500 1100 100 D 40 40 1 1 B 
X 52 52 400 1100 100 D 40 40 1 1 B 
X 53 53 300 1100 100 D 40 40 1 1 B 
X 54 54 200 1100 100 D 40 40 1 1 B 
X 55 55 100 1100 100 D 40 40 1 1 B 
X 56 56 0 1100 100 D 40 40 1 1 B 
X 57 57 -100 1100 100 D 40 40 1 1 B 
X 58 58 -200 1100 100 D 40 40 1 1 B 
X 59 59 -300 1100 100 D 40 40 1 1 B 
X 60 60 -400 1100 100 D 40 40 1 1 B 
X 61 61 -500 1100 100 D 40 40 1 1 B 
X 62 62 -600 1100 100 D 40 40 1 1 B 
X 63 63 -700 1100 100 D 40 40 1 1 B 
X 64 64 -800 1100 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_64_PLCC_43
# Package Name: HEADER_PLCC64_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_64_PLCC_43 U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_64
F0 "U" -700 300 50 H V L B
F1 "IC_64_PLCC_43" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_PLCC64_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 800 -900 1000
P 2 1 0 0 -900 1000 1000 1000
P 2 1 0 0 1000 1000 1000 -1100
P 2 1 0 0 1000 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 800
C -940 850 20 1 1 0 N
T 0 -100 -400 200 0 1 0 >Value
X 1 1 -1200 700 100 R 40 40 1 1 B 
X 2 2 -1200 600 100 R 40 40 1 1 B 
X 3 3 -1200 500 100 R 40 40 1 1 B 
X 4 4 -1200 400 100 R 40 40 1 1 B 
X 5 5 -1200 300 100 R 40 40 1 1 B 
X 6 6 -1200 200 100 R 40 40 1 1 B 
X 7 7 -1200 100 100 R 40 40 1 1 B 
X 8 8 -1200 0 100 R 40 40 1 1 B 
X 9 9 -1200 -100 100 R 40 40 1 1 B 
X 10 10 -1200 -200 100 R 40 40 1 1 B 
X 11 11 -1200 -300 100 R 40 40 1 1 B 
X 12 12 -1200 -400 100 R 40 40 1 1 B 
X 13 13 -1200 -500 100 R 40 40 1 1 B 
X 14 14 -1200 -600 100 R 40 40 1 1 B 
X 15 15 -1200 -700 100 R 40 40 1 1 B 
X 16 16 -1200 -800 100 R 40 40 1 1 B 
X 17 17 -800 -1200 100 U 40 40 1 1 B 
X 18 18 -700 -1200 100 U 40 40 1 1 B 
X 19 19 -600 -1200 100 U 40 40 1 1 B 
X 20 20 -500 -1200 100 U 40 40 1 1 B 
X 21 21 -400 -1200 100 U 40 40 1 1 B 
X 22 22 -300 -1200 100 U 40 40 1 1 B 
X 23 23 -200 -1200 100 U 40 40 1 1 B 
X 24 24 -100 -1200 100 U 40 40 1 1 B 
X 25 25 0 -1200 100 U 40 40 1 1 B 
X 26 26 100 -1200 100 U 40 40 1 1 B 
X 27 27 200 -1200 100 U 40 40 1 1 B 
X 28 28 300 -1200 100 U 40 40 1 1 B 
X 29 29 400 -1200 100 U 40 40 1 1 B 
X 30 30 500 -1200 100 U 40 40 1 1 B 
X 31 31 600 -1200 100 U 40 40 1 1 B 
X 32 32 700 -1200 100 U 40 40 1 1 B 
X 33 33 1100 -800 100 L 40 40 1 1 B 
X 34 34 1100 -700 100 L 40 40 1 1 B 
X 35 35 1100 -600 100 L 40 40 1 1 B 
X 36 36 1100 -500 100 L 40 40 1 1 B 
X 37 37 1100 -400 100 L 40 40 1 1 B 
X 38 38 1100 -300 100 L 40 40 1 1 B 
X 39 39 1100 -200 100 L 40 40 1 1 B 
X 40 40 1100 -100 100 L 40 40 1 1 B 
X 41 41 1100 0 100 L 40 40 1 1 B 
X 42 42 1100 100 100 L 40 40 1 1 B 
X 43 43 1100 200 100 L 40 40 1 1 B 
X 44 44 1100 300 100 L 40 40 1 1 B 
X 45 45 1100 400 100 L 40 40 1 1 B 
X 46 46 1100 500 100 L 40 40 1 1 B 
X 47 47 1100 600 100 L 40 40 1 1 B 
X 48 48 1100 700 100 L 40 40 1 1 B 
X 49 49 700 1100 100 D 40 40 1 1 B 
X 50 50 600 1100 100 D 40 40 1 1 B 
X 51 51 500 1100 100 D 40 40 1 1 B 
X 52 52 400 1100 100 D 40 40 1 1 B 
X 53 53 300 1100 100 D 40 40 1 1 B 
X 54 54 200 1100 100 D 40 40 1 1 B 
X 55 55 100 1100 100 D 40 40 1 1 B 
X 56 56 0 1100 100 D 40 40 1 1 B 
X 57 57 -100 1100 100 D 40 40 1 1 B 
X 58 58 -200 1100 100 D 40 40 1 1 B 
X 59 59 -300 1100 100 D 40 40 1 1 B 
X 60 60 -400 1100 100 D 40 40 1 1 B 
X 61 61 -500 1100 100 D 40 40 1 1 B 
X 62 62 -600 1100 100 D 40 40 1 1 B 
X 63 63 -700 1100 100 D 40 40 1 1 B 
X 64 64 -800 1100 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_64_TQFP
# Package Name: TQFP64
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_64_TQFP U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_64
F0 "U" -700 300 50 H V L B
F1 "IC_64_TQFP" 0 0 50 H V L B
F2 "atmel_prototype_header-TQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 800 -900 1000
P 2 1 0 0 -900 1000 1000 1000
P 2 1 0 0 1000 1000 1000 -1100
P 2 1 0 0 1000 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 800
C -940 850 20 1 1 0 N
T 0 -100 -400 200 0 1 0 >Value
X 1 1 -1200 700 100 R 40 40 1 1 B 
X 2 2 -1200 600 100 R 40 40 1 1 B 
X 3 3 -1200 500 100 R 40 40 1 1 B 
X 4 4 -1200 400 100 R 40 40 1 1 B 
X 5 5 -1200 300 100 R 40 40 1 1 B 
X 6 6 -1200 200 100 R 40 40 1 1 B 
X 7 7 -1200 100 100 R 40 40 1 1 B 
X 8 8 -1200 0 100 R 40 40 1 1 B 
X 9 9 -1200 -100 100 R 40 40 1 1 B 
X 10 10 -1200 -200 100 R 40 40 1 1 B 
X 11 11 -1200 -300 100 R 40 40 1 1 B 
X 12 12 -1200 -400 100 R 40 40 1 1 B 
X 13 13 -1200 -500 100 R 40 40 1 1 B 
X 14 14 -1200 -600 100 R 40 40 1 1 B 
X 15 15 -1200 -700 100 R 40 40 1 1 B 
X 16 16 -1200 -800 100 R 40 40 1 1 B 
X 17 17 -800 -1200 100 U 40 40 1 1 B 
X 18 18 -700 -1200 100 U 40 40 1 1 B 
X 19 19 -600 -1200 100 U 40 40 1 1 B 
X 20 20 -500 -1200 100 U 40 40 1 1 B 
X 21 21 -400 -1200 100 U 40 40 1 1 B 
X 22 22 -300 -1200 100 U 40 40 1 1 B 
X 23 23 -200 -1200 100 U 40 40 1 1 B 
X 24 24 -100 -1200 100 U 40 40 1 1 B 
X 25 25 0 -1200 100 U 40 40 1 1 B 
X 26 26 100 -1200 100 U 40 40 1 1 B 
X 27 27 200 -1200 100 U 40 40 1 1 B 
X 28 28 300 -1200 100 U 40 40 1 1 B 
X 29 29 400 -1200 100 U 40 40 1 1 B 
X 30 30 500 -1200 100 U 40 40 1 1 B 
X 31 31 600 -1200 100 U 40 40 1 1 B 
X 32 32 700 -1200 100 U 40 40 1 1 B 
X 33 33 1100 -800 100 L 40 40 1 1 B 
X 34 34 1100 -700 100 L 40 40 1 1 B 
X 35 35 1100 -600 100 L 40 40 1 1 B 
X 36 36 1100 -500 100 L 40 40 1 1 B 
X 37 37 1100 -400 100 L 40 40 1 1 B 
X 38 38 1100 -300 100 L 40 40 1 1 B 
X 39 39 1100 -200 100 L 40 40 1 1 B 
X 40 40 1100 -100 100 L 40 40 1 1 B 
X 41 41 1100 0 100 L 40 40 1 1 B 
X 42 42 1100 100 100 L 40 40 1 1 B 
X 43 43 1100 200 100 L 40 40 1 1 B 
X 44 44 1100 300 100 L 40 40 1 1 B 
X 45 45 1100 400 100 L 40 40 1 1 B 
X 46 46 1100 500 100 L 40 40 1 1 B 
X 47 47 1100 600 100 L 40 40 1 1 B 
X 48 48 1100 700 100 L 40 40 1 1 B 
X 49 49 700 1100 100 D 40 40 1 1 B 
X 50 50 600 1100 100 D 40 40 1 1 B 
X 51 51 500 1100 100 D 40 40 1 1 B 
X 52 52 400 1100 100 D 40 40 1 1 B 
X 53 53 300 1100 100 D 40 40 1 1 B 
X 54 54 200 1100 100 D 40 40 1 1 B 
X 55 55 100 1100 100 D 40 40 1 1 B 
X 56 56 0 1100 100 D 40 40 1 1 B 
X 57 57 -100 1100 100 D 40 40 1 1 B 
X 58 58 -200 1100 100 D 40 40 1 1 B 
X 59 59 -300 1100 100 D 40 40 1 1 B 
X 60 60 -400 1100 100 D 40 40 1 1 B 
X 61 61 -500 1100 100 D 40 40 1 1 B 
X 62 62 -600 1100 100 D 40 40 1 1 B 
X 63 63 -700 1100 100 D 40 40 1 1 B 
X 64 64 -800 1100 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_64_TQFP_EZ
# Package Name: TQFP64_EZ
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 1
#
DEF IC_64_TQFP_EZ U 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: IC_SQ_64
F0 "U" -700 300 50 H V L B
F1 "IC_64_TQFP_EZ" 0 0 50 H V L B
F2 "atmel_prototype_header-TQFP64_EZ" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 800 -900 1000
P 2 1 0 0 -900 1000 1000 1000
P 2 1 0 0 1000 1000 1000 -1100
P 2 1 0 0 1000 -1100 -1100 -1100
P 2 1 0 0 -1100 -1100 -1100 800
C -940 850 20 1 1 0 N
T 0 -100 -400 200 0 1 0 >Value
X 1 1 -1200 700 100 R 40 40 1 1 B 
X 2 2 -1200 600 100 R 40 40 1 1 B 
X 3 3 -1200 500 100 R 40 40 1 1 B 
X 4 4 -1200 400 100 R 40 40 1 1 B 
X 5 5 -1200 300 100 R 40 40 1 1 B 
X 6 6 -1200 200 100 R 40 40 1 1 B 
X 7 7 -1200 100 100 R 40 40 1 1 B 
X 8 8 -1200 0 100 R 40 40 1 1 B 
X 9 9 -1200 -100 100 R 40 40 1 1 B 
X 10 10 -1200 -200 100 R 40 40 1 1 B 
X 11 11 -1200 -300 100 R 40 40 1 1 B 
X 12 12 -1200 -400 100 R 40 40 1 1 B 
X 13 13 -1200 -500 100 R 40 40 1 1 B 
X 14 14 -1200 -600 100 R 40 40 1 1 B 
X 15 15 -1200 -700 100 R 40 40 1 1 B 
X 16 16 -1200 -800 100 R 40 40 1 1 B 
X 17 17 -800 -1200 100 U 40 40 1 1 B 
X 18 18 -700 -1200 100 U 40 40 1 1 B 
X 19 19 -600 -1200 100 U 40 40 1 1 B 
X 20 20 -500 -1200 100 U 40 40 1 1 B 
X 21 21 -400 -1200 100 U 40 40 1 1 B 
X 22 22 -300 -1200 100 U 40 40 1 1 B 
X 23 23 -200 -1200 100 U 40 40 1 1 B 
X 24 24 -100 -1200 100 U 40 40 1 1 B 
X 25 25 0 -1200 100 U 40 40 1 1 B 
X 26 26 100 -1200 100 U 40 40 1 1 B 
X 27 27 200 -1200 100 U 40 40 1 1 B 
X 28 28 300 -1200 100 U 40 40 1 1 B 
X 29 29 400 -1200 100 U 40 40 1 1 B 
X 30 30 500 -1200 100 U 40 40 1 1 B 
X 31 31 600 -1200 100 U 40 40 1 1 B 
X 32 32 700 -1200 100 U 40 40 1 1 B 
X 33 33 1100 -800 100 L 40 40 1 1 B 
X 34 34 1100 -700 100 L 40 40 1 1 B 
X 35 35 1100 -600 100 L 40 40 1 1 B 
X 36 36 1100 -500 100 L 40 40 1 1 B 
X 37 37 1100 -400 100 L 40 40 1 1 B 
X 38 38 1100 -300 100 L 40 40 1 1 B 
X 39 39 1100 -200 100 L 40 40 1 1 B 
X 40 40 1100 -100 100 L 40 40 1 1 B 
X 41 41 1100 0 100 L 40 40 1 1 B 
X 42 42 1100 100 100 L 40 40 1 1 B 
X 43 43 1100 200 100 L 40 40 1 1 B 
X 44 44 1100 300 100 L 40 40 1 1 B 
X 45 45 1100 400 100 L 40 40 1 1 B 
X 46 46 1100 500 100 L 40 40 1 1 B 
X 47 47 1100 600 100 L 40 40 1 1 B 
X 48 48 1100 700 100 L 40 40 1 1 B 
X 49 49 700 1100 100 D 40 40 1 1 B 
X 50 50 600 1100 100 D 40 40 1 1 B 
X 51 51 500 1100 100 D 40 40 1 1 B 
X 52 52 400 1100 100 D 40 40 1 1 B 
X 53 53 300 1100 100 D 40 40 1 1 B 
X 54 54 200 1100 100 D 40 40 1 1 B 
X 55 55 100 1100 100 D 40 40 1 1 B 
X 56 56 0 1100 100 D 40 40 1 1 B 
X 57 57 -100 1100 100 D 40 40 1 1 B 
X 58 58 -200 1100 100 D 40 40 1 1 B 
X 59 59 -300 1100 100 D 40 40 1 1 B 
X 60 60 -400 1100 100 D 40 40 1 1 B 
X 61 61 -500 1100 100 D 40 40 1 1 B 
X 62 62 -600 1100 100 D 40 40 1 1 B 
X 63 63 -700 1100 100 D 40 40 1 1 B 
X 64 64 -800 1100 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_144TQFP_EZ
# Package Name: TQFP144_EZ
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 4
#
DEF IC_144TQFP_EZ U 0 40 Y Y 4 L N
# Gate Name: 1
# Symbol Name: IC_BAR_144_36
F0 "U" -700 2000 50 H V L B
F1 "IC_144TQFP_EZ" 0 0 50 H V L B
F2 "atmel_prototype_header-TQFP144_EZ" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -2000 -100 1700
T 0 -100 1900 200 0 1 0 >Value
X 1 1 -200 1600 100 R 40 40 1 1 B 
X 2 2 -200 1500 100 R 40 40 1 1 B 
X 3 3 -200 1400 100 R 40 40 1 1 B 
X 4 4 -200 1300 100 R 40 40 1 1 B 
X 5 5 -200 1200 100 R 40 40 1 1 B 
X 6 6 -200 1100 100 R 40 40 1 1 B 
X 7 7 -200 1000 100 R 40 40 1 1 B 
X 8 8 -200 900 100 R 40 40 1 1 B 
X 9 9 -200 800 100 R 40 40 1 1 B 
X 10 10 -200 700 100 R 40 40 1 1 B 
X 11 11 -200 600 100 R 40 40 1 1 B 
X 12 12 -200 500 100 R 40 40 1 1 B 
X 13 13 -200 400 100 R 40 40 1 1 B 
X 14 14 -200 300 100 R 40 40 1 1 B 
X 15 15 -200 200 100 R 40 40 1 1 B 
X 16 16 -200 100 100 R 40 40 1 1 B 
X 17 17 -200 0 100 R 40 40 1 1 B 
X 18 18 -200 -100 100 R 40 40 1 1 B 
X 19 19 -200 -200 100 R 40 40 1 1 B 
X 20 20 -200 -300 100 R 40 40 1 1 B 
X 21 21 -200 -400 100 R 40 40 1 1 B 
X 22 22 -200 -500 100 R 40 40 1 1 B 
X 23 23 -200 -600 100 R 40 40 1 1 B 
X 24 24 -200 -700 100 R 40 40 1 1 B 
X 25 25 -200 -800 100 R 40 40 1 1 B 
X 26 26 -200 -900 100 R 40 40 1 1 B 
X 27 27 -200 -1000 100 R 40 40 1 1 B 
X 28 28 -200 -1100 100 R 40 40 1 1 B 
X 29 29 -200 -1200 100 R 40 40 1 1 B 
X 30 30 -200 -1300 100 R 40 40 1 1 B 
X 31 31 -200 -1400 100 R 40 40 1 1 B 
X 32 32 -200 -1500 100 R 40 40 1 1 B 
X 33 33 -200 -1600 100 R 40 40 1 1 B 
X 34 34 -200 -1700 100 R 40 40 1 1 B 
X 35 35 -200 -1800 100 R 40 40 1 1 B 
X 36 36 -200 -1900 100 R 40 40 1 1 B 
# Gate Name: 2
# Symbol Name: IC_BAR_144_72
P 2 2 0 0 0 -2000 0 1700
X 37 37 -100 1600 100 R 40 40 2 1 B 
X 38 38 -100 1500 100 R 40 40 2 1 B 
X 39 39 -100 1400 100 R 40 40 2 1 B 
X 40 40 -100 1300 100 R 40 40 2 1 B 
X 41 41 -100 1200 100 R 40 40 2 1 B 
X 42 42 -100 1100 100 R 40 40 2 1 B 
X 43 43 -100 1000 100 R 40 40 2 1 B 
X 44 44 -100 900 100 R 40 40 2 1 B 
X 45 45 -100 800 100 R 40 40 2 1 B 
X 46 46 -100 700 100 R 40 40 2 1 B 
X 47 47 -100 600 100 R 40 40 2 1 B 
X 48 48 -100 500 100 R 40 40 2 1 B 
X 49 49 -100 400 100 R 40 40 2 1 B 
X 50 50 -100 300 100 R 40 40 2 1 B 
X 51 51 -100 200 100 R 40 40 2 1 B 
X 52 52 -100 100 100 R 40 40 2 1 B 
X 53 53 -100 0 100 R 40 40 2 1 B 
X 54 54 -100 -100 100 R 40 40 2 1 B 
X 55 55 -100 -200 100 R 40 40 2 1 B 
X 56 56 -100 -300 100 R 40 40 2 1 B 
X 57 57 -100 -400 100 R 40 40 2 1 B 
X 58 58 -100 -500 100 R 40 40 2 1 B 
X 59 59 -100 -600 100 R 40 40 2 1 B 
X 60 60 -100 -700 100 R 40 40 2 1 B 
X 61 61 -100 -800 100 R 40 40 2 1 B 
X 62 62 -100 -900 100 R 40 40 2 1 B 
X 63 63 -100 -1000 100 R 40 40 2 1 B 
X 64 64 -100 -1100 100 R 40 40 2 1 B 
X 65 65 -100 -1200 100 R 40 40 2 1 B 
X 66 66 -100 -1300 100 R 40 40 2 1 B 
X 67 67 -100 -1400 100 R 40 40 2 1 B 
X 68 68 -100 -1500 100 R 40 40 2 1 B 
X 69 69 -100 -1600 100 R 40 40 2 1 B 
X 70 70 -100 -1700 100 R 40 40 2 1 B 
X 71 71 -100 -1800 100 R 40 40 2 1 B 
X 72 72 -100 -1900 100 R 40 40 2 1 B 
# Gate Name: 3
# Symbol Name: IC_BAR_144_108
P 2 3 0 0 0 -1800 0 1900
X 73 73 -100 1800 100 R 40 40 3 1 B 
X 74 74 -100 1700 100 R 40 40 3 1 B 
X 75 75 -100 1600 100 R 40 40 3 1 B 
X 76 76 -100 1500 100 R 40 40 3 1 B 
X 77 77 -100 1400 100 R 40 40 3 1 B 
X 78 78 -100 1300 100 R 40 40 3 1 B 
X 79 79 -100 1200 100 R 40 40 3 1 B 
X 80 80 -100 1100 100 R 40 40 3 1 B 
X 81 81 -100 1000 100 R 40 40 3 1 B 
X 82 82 -100 900 100 R 40 40 3 1 B 
X 83 83 -100 800 100 R 40 40 3 1 B 
X 84 84 -100 700 100 R 40 40 3 1 B 
X 85 85 -100 600 100 R 40 40 3 1 B 
X 86 86 -100 500 100 R 40 40 3 1 B 
X 87 87 -100 400 100 R 40 40 3 1 B 
X 88 88 -100 300 100 R 40 40 3 1 B 
X 89 89 -100 200 100 R 40 40 3 1 B 
X 90 90 -100 100 100 R 40 40 3 1 B 
X 91 91 -100 0 100 R 40 40 3 1 B 
X 92 92 -100 -100 100 R 40 40 3 1 B 
X 93 93 -100 -200 100 R 40 40 3 1 B 
X 94 94 -100 -300 100 R 40 40 3 1 B 
X 95 95 -100 -400 100 R 40 40 3 1 B 
X 96 96 -100 -500 100 R 40 40 3 1 B 
X 97 97 -100 -600 100 R 40 40 3 1 B 
X 98 98 -100 -700 100 R 40 40 3 1 B 
X 99 99 -100 -800 100 R 40 40 3 1 B 
X 100 100 -100 -900 100 R 40 40 3 1 B 
X 101 101 -100 -1000 100 R 40 40 3 1 B 
X 102 102 -100 -1100 100 R 40 40 3 1 B 
X 103 103 -100 -1200 100 R 40 40 3 1 B 
X 104 104 -100 -1300 100 R 40 40 3 1 B 
X 105 105 -100 -1400 100 R 40 40 3 1 B 
X 106 106 -100 -1500 100 R 40 40 3 1 B 
X 107 107 -100 -1600 100 R 40 40 3 1 B 
X 108 108 -100 -1700 100 R 40 40 3 1 B 
# Gate Name: 4
# Symbol Name: IC_BAR_144_144
P 2 4 0 0 0 -1800 0 1900
X 109 109 -100 1800 100 R 40 40 4 1 B 
X 110 110 -100 1700 100 R 40 40 4 1 B 
X 111 111 -100 1600 100 R 40 40 4 1 B 
X 112 112 -100 1500 100 R 40 40 4 1 B 
X 113 113 -100 1400 100 R 40 40 4 1 B 
X 114 114 -100 1300 100 R 40 40 4 1 B 
X 115 115 -100 1200 100 R 40 40 4 1 B 
X 116 116 -100 1100 100 R 40 40 4 1 B 
X 117 117 -100 1000 100 R 40 40 4 1 B 
X 118 118 -100 900 100 R 40 40 4 1 B 
X 119 119 -100 800 100 R 40 40 4 1 B 
X 120 120 -100 700 100 R 40 40 4 1 B 
X 121 121 -100 600 100 R 40 40 4 1 B 
X 122 122 -100 500 100 R 40 40 4 1 B 
X 123 123 -100 400 100 R 40 40 4 1 B 
X 124 124 -100 300 100 R 40 40 4 1 B 
X 125 125 -100 200 100 R 40 40 4 1 B 
X 126 126 -100 100 100 R 40 40 4 1 B 
X 127 127 -100 0 100 R 40 40 4 1 B 
X 128 128 -100 -100 100 R 40 40 4 1 B 
X 129 129 -100 -200 100 R 40 40 4 1 B 
X 130 130 -100 -300 100 R 40 40 4 1 B 
X 131 131 -100 -400 100 R 40 40 4 1 B 
X 132 132 -100 -500 100 R 40 40 4 1 B 
X 133 133 -100 -600 100 R 40 40 4 1 B 
X 134 134 -100 -700 100 R 40 40 4 1 B 
X 135 135 -100 -800 100 R 40 40 4 1 B 
X 136 136 -100 -900 100 R 40 40 4 1 B 
X 137 137 -100 -1000 100 R 40 40 4 1 B 
X 138 138 -100 -1100 100 R 40 40 4 1 B 
X 139 139 -100 -1200 100 R 40 40 4 1 B 
X 140 140 -100 -1300 100 R 40 40 4 1 B 
X 141 141 -100 -1400 100 R 40 40 4 1 B 
X 142 142 -100 -1500 100 R 40 40 4 1 B 
X 143 143 -100 -1600 100 R 40 40 4 1 B 
X 144 144 -100 -1700 100 R 40 40 4 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_144_43
# Package Name: HEADER_DUALSQR144_43
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 4
#
DEF IC_144_43 U 0 40 Y Y 4 L N
# Gate Name: 1
# Symbol Name: IC_BAR_144_36
F0 "U" -700 2000 50 H V L B
F1 "IC_144_43" 0 0 50 H V L B
F2 "atmel_prototype_header-HEADER_DUALSQR144_43" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -2000 -100 1700
T 0 -100 1900 200 0 1 0 >Value
X 1 1 -200 1600 100 R 40 40 1 1 B 
X 2 2 -200 1500 100 R 40 40 1 1 B 
X 3 3 -200 1400 100 R 40 40 1 1 B 
X 4 4 -200 1300 100 R 40 40 1 1 B 
X 5 5 -200 1200 100 R 40 40 1 1 B 
X 6 6 -200 1100 100 R 40 40 1 1 B 
X 7 7 -200 1000 100 R 40 40 1 1 B 
X 8 8 -200 900 100 R 40 40 1 1 B 
X 9 9 -200 800 100 R 40 40 1 1 B 
X 10 10 -200 700 100 R 40 40 1 1 B 
X 11 11 -200 600 100 R 40 40 1 1 B 
X 12 12 -200 500 100 R 40 40 1 1 B 
X 13 13 -200 400 100 R 40 40 1 1 B 
X 14 14 -200 300 100 R 40 40 1 1 B 
X 15 15 -200 200 100 R 40 40 1 1 B 
X 16 16 -200 100 100 R 40 40 1 1 B 
X 17 17 -200 0 100 R 40 40 1 1 B 
X 18 18 -200 -100 100 R 40 40 1 1 B 
X 19 19 -200 -200 100 R 40 40 1 1 B 
X 20 20 -200 -300 100 R 40 40 1 1 B 
X 21 21 -200 -400 100 R 40 40 1 1 B 
X 22 22 -200 -500 100 R 40 40 1 1 B 
X 23 23 -200 -600 100 R 40 40 1 1 B 
X 24 24 -200 -700 100 R 40 40 1 1 B 
X 25 25 -200 -800 100 R 40 40 1 1 B 
X 26 26 -200 -900 100 R 40 40 1 1 B 
X 27 27 -200 -1000 100 R 40 40 1 1 B 
X 28 28 -200 -1100 100 R 40 40 1 1 B 
X 29 29 -200 -1200 100 R 40 40 1 1 B 
X 30 30 -200 -1300 100 R 40 40 1 1 B 
X 31 31 -200 -1400 100 R 40 40 1 1 B 
X 32 32 -200 -1500 100 R 40 40 1 1 B 
X 33 33 -200 -1600 100 R 40 40 1 1 B 
X 34 34 -200 -1700 100 R 40 40 1 1 B 
X 35 35 -200 -1800 100 R 40 40 1 1 B 
X 36 36 -200 -1900 100 R 40 40 1 1 B 
# Gate Name: 2
# Symbol Name: IC_BAR_144_72
P 2 2 0 0 0 -2000 0 1700
X 37 37 -100 1600 100 R 40 40 2 1 B 
X 38 38 -100 1500 100 R 40 40 2 1 B 
X 39 39 -100 1400 100 R 40 40 2 1 B 
X 40 40 -100 1300 100 R 40 40 2 1 B 
X 41 41 -100 1200 100 R 40 40 2 1 B 
X 42 42 -100 1100 100 R 40 40 2 1 B 
X 43 43 -100 1000 100 R 40 40 2 1 B 
X 44 44 -100 900 100 R 40 40 2 1 B 
X 45 45 -100 800 100 R 40 40 2 1 B 
X 46 46 -100 700 100 R 40 40 2 1 B 
X 47 47 -100 600 100 R 40 40 2 1 B 
X 48 48 -100 500 100 R 40 40 2 1 B 
X 49 49 -100 400 100 R 40 40 2 1 B 
X 50 50 -100 300 100 R 40 40 2 1 B 
X 51 51 -100 200 100 R 40 40 2 1 B 
X 52 52 -100 100 100 R 40 40 2 1 B 
X 53 53 -100 0 100 R 40 40 2 1 B 
X 54 54 -100 -100 100 R 40 40 2 1 B 
X 55 55 -100 -200 100 R 40 40 2 1 B 
X 56 56 -100 -300 100 R 40 40 2 1 B 
X 57 57 -100 -400 100 R 40 40 2 1 B 
X 58 58 -100 -500 100 R 40 40 2 1 B 
X 59 59 -100 -600 100 R 40 40 2 1 B 
X 60 60 -100 -700 100 R 40 40 2 1 B 
X 61 61 -100 -800 100 R 40 40 2 1 B 
X 62 62 -100 -900 100 R 40 40 2 1 B 
X 63 63 -100 -1000 100 R 40 40 2 1 B 
X 64 64 -100 -1100 100 R 40 40 2 1 B 
X 65 65 -100 -1200 100 R 40 40 2 1 B 
X 66 66 -100 -1300 100 R 40 40 2 1 B 
X 67 67 -100 -1400 100 R 40 40 2 1 B 
X 68 68 -100 -1500 100 R 40 40 2 1 B 
X 69 69 -100 -1600 100 R 40 40 2 1 B 
X 70 70 -100 -1700 100 R 40 40 2 1 B 
X 71 71 -100 -1800 100 R 40 40 2 1 B 
X 72 72 -100 -1900 100 R 40 40 2 1 B 
# Gate Name: 3
# Symbol Name: IC_BAR_144_108
P 2 3 0 0 0 -1800 0 1900
X 73 73 -100 1800 100 R 40 40 3 1 B 
X 74 74 -100 1700 100 R 40 40 3 1 B 
X 75 75 -100 1600 100 R 40 40 3 1 B 
X 76 76 -100 1500 100 R 40 40 3 1 B 
X 77 77 -100 1400 100 R 40 40 3 1 B 
X 78 78 -100 1300 100 R 40 40 3 1 B 
X 79 79 -100 1200 100 R 40 40 3 1 B 
X 80 80 -100 1100 100 R 40 40 3 1 B 
X 81 81 -100 1000 100 R 40 40 3 1 B 
X 82 82 -100 900 100 R 40 40 3 1 B 
X 83 83 -100 800 100 R 40 40 3 1 B 
X 84 84 -100 700 100 R 40 40 3 1 B 
X 85 85 -100 600 100 R 40 40 3 1 B 
X 86 86 -100 500 100 R 40 40 3 1 B 
X 87 87 -100 400 100 R 40 40 3 1 B 
X 88 88 -100 300 100 R 40 40 3 1 B 
X 89 89 -100 200 100 R 40 40 3 1 B 
X 90 90 -100 100 100 R 40 40 3 1 B 
X 91 91 -100 0 100 R 40 40 3 1 B 
X 92 92 -100 -100 100 R 40 40 3 1 B 
X 93 93 -100 -200 100 R 40 40 3 1 B 
X 94 94 -100 -300 100 R 40 40 3 1 B 
X 95 95 -100 -400 100 R 40 40 3 1 B 
X 96 96 -100 -500 100 R 40 40 3 1 B 
X 97 97 -100 -600 100 R 40 40 3 1 B 
X 98 98 -100 -700 100 R 40 40 3 1 B 
X 99 99 -100 -800 100 R 40 40 3 1 B 
X 100 100 -100 -900 100 R 40 40 3 1 B 
X 101 101 -100 -1000 100 R 40 40 3 1 B 
X 102 102 -100 -1100 100 R 40 40 3 1 B 
X 103 103 -100 -1200 100 R 40 40 3 1 B 
X 104 104 -100 -1300 100 R 40 40 3 1 B 
X 105 105 -100 -1400 100 R 40 40 3 1 B 
X 106 106 -100 -1500 100 R 40 40 3 1 B 
X 107 107 -100 -1600 100 R 40 40 3 1 B 
X 108 108 -100 -1700 100 R 40 40 3 1 B 
# Gate Name: 4
# Symbol Name: IC_BAR_144_144
P 2 4 0 0 0 -1800 0 1900
X 109 109 -100 1800 100 R 40 40 4 1 B 
X 110 110 -100 1700 100 R 40 40 4 1 B 
X 111 111 -100 1600 100 R 40 40 4 1 B 
X 112 112 -100 1500 100 R 40 40 4 1 B 
X 113 113 -100 1400 100 R 40 40 4 1 B 
X 114 114 -100 1300 100 R 40 40 4 1 B 
X 115 115 -100 1200 100 R 40 40 4 1 B 
X 116 116 -100 1100 100 R 40 40 4 1 B 
X 117 117 -100 1000 100 R 40 40 4 1 B 
X 118 118 -100 900 100 R 40 40 4 1 B 
X 119 119 -100 800 100 R 40 40 4 1 B 
X 120 120 -100 700 100 R 40 40 4 1 B 
X 121 121 -100 600 100 R 40 40 4 1 B 
X 122 122 -100 500 100 R 40 40 4 1 B 
X 123 123 -100 400 100 R 40 40 4 1 B 
X 124 124 -100 300 100 R 40 40 4 1 B 
X 125 125 -100 200 100 R 40 40 4 1 B 
X 126 126 -100 100 100 R 40 40 4 1 B 
X 127 127 -100 0 100 R 40 40 4 1 B 
X 128 128 -100 -100 100 R 40 40 4 1 B 
X 129 129 -100 -200 100 R 40 40 4 1 B 
X 130 130 -100 -300 100 R 40 40 4 1 B 
X 131 131 -100 -400 100 R 40 40 4 1 B 
X 132 132 -100 -500 100 R 40 40 4 1 B 
X 133 133 -100 -600 100 R 40 40 4 1 B 
X 134 134 -100 -700 100 R 40 40 4 1 B 
X 135 135 -100 -800 100 R 40 40 4 1 B 
X 136 136 -100 -900 100 R 40 40 4 1 B 
X 137 137 -100 -1000 100 R 40 40 4 1 B 
X 138 138 -100 -1100 100 R 40 40 4 1 B 
X 139 139 -100 -1200 100 R 40 40 4 1 B 
X 140 140 -100 -1300 100 R 40 40 4 1 B 
X 141 141 -100 -1400 100 R 40 40 4 1 B 
X 142 142 -100 -1500 100 R 40 40 4 1 B 
X 143 143 -100 -1600 100 R 40 40 4 1 B 
X 144 144 -100 -1700 100 R 40 40 4 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_144_TQFP
# Package Name: TQFP144
# Dev Tech: ''
# Dev Prefix: U
# Gate count = 4
#
DEF IC_144_TQFP U 0 40 Y Y 4 L N
# Gate Name: 1
# Symbol Name: IC_BAR_144_36
F0 "U" -700 2000 50 H V L B
F1 "IC_144_TQFP" 0 0 50 H V L B
F2 "atmel_prototype_header-TQFP144" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -2000 -100 1700
T 0 -100 1900 200 0 1 0 >Value
X 1 1 -200 1600 100 R 40 40 1 1 B 
X 2 2 -200 1500 100 R 40 40 1 1 B 
X 3 3 -200 1400 100 R 40 40 1 1 B 
X 4 4 -200 1300 100 R 40 40 1 1 B 
X 5 5 -200 1200 100 R 40 40 1 1 B 
X 6 6 -200 1100 100 R 40 40 1 1 B 
X 7 7 -200 1000 100 R 40 40 1 1 B 
X 8 8 -200 900 100 R 40 40 1 1 B 
X 9 9 -200 800 100 R 40 40 1 1 B 
X 10 10 -200 700 100 R 40 40 1 1 B 
X 11 11 -200 600 100 R 40 40 1 1 B 
X 12 12 -200 500 100 R 40 40 1 1 B 
X 13 13 -200 400 100 R 40 40 1 1 B 
X 14 14 -200 300 100 R 40 40 1 1 B 
X 15 15 -200 200 100 R 40 40 1 1 B 
X 16 16 -200 100 100 R 40 40 1 1 B 
X 17 17 -200 0 100 R 40 40 1 1 B 
X 18 18 -200 -100 100 R 40 40 1 1 B 
X 19 19 -200 -200 100 R 40 40 1 1 B 
X 20 20 -200 -300 100 R 40 40 1 1 B 
X 21 21 -200 -400 100 R 40 40 1 1 B 
X 22 22 -200 -500 100 R 40 40 1 1 B 
X 23 23 -200 -600 100 R 40 40 1 1 B 
X 24 24 -200 -700 100 R 40 40 1 1 B 
X 25 25 -200 -800 100 R 40 40 1 1 B 
X 26 26 -200 -900 100 R 40 40 1 1 B 
X 27 27 -200 -1000 100 R 40 40 1 1 B 
X 28 28 -200 -1100 100 R 40 40 1 1 B 
X 29 29 -200 -1200 100 R 40 40 1 1 B 
X 30 30 -200 -1300 100 R 40 40 1 1 B 
X 31 31 -200 -1400 100 R 40 40 1 1 B 
X 32 32 -200 -1500 100 R 40 40 1 1 B 
X 33 33 -200 -1600 100 R 40 40 1 1 B 
X 34 34 -200 -1700 100 R 40 40 1 1 B 
X 35 35 -200 -1800 100 R 40 40 1 1 B 
X 36 36 -200 -1900 100 R 40 40 1 1 B 
# Gate Name: 2
# Symbol Name: IC_BAR_144_72
P 2 2 0 0 0 -2000 0 1700
X 37 37 -100 1600 100 R 40 40 2 1 B 
X 38 38 -100 1500 100 R 40 40 2 1 B 
X 39 39 -100 1400 100 R 40 40 2 1 B 
X 40 40 -100 1300 100 R 40 40 2 1 B 
X 41 41 -100 1200 100 R 40 40 2 1 B 
X 42 42 -100 1100 100 R 40 40 2 1 B 
X 43 43 -100 1000 100 R 40 40 2 1 B 
X 44 44 -100 900 100 R 40 40 2 1 B 
X 45 45 -100 800 100 R 40 40 2 1 B 
X 46 46 -100 700 100 R 40 40 2 1 B 
X 47 47 -100 600 100 R 40 40 2 1 B 
X 48 48 -100 500 100 R 40 40 2 1 B 
X 49 49 -100 400 100 R 40 40 2 1 B 
X 50 50 -100 300 100 R 40 40 2 1 B 
X 51 51 -100 200 100 R 40 40 2 1 B 
X 52 52 -100 100 100 R 40 40 2 1 B 
X 53 53 -100 0 100 R 40 40 2 1 B 
X 54 54 -100 -100 100 R 40 40 2 1 B 
X 55 55 -100 -200 100 R 40 40 2 1 B 
X 56 56 -100 -300 100 R 40 40 2 1 B 
X 57 57 -100 -400 100 R 40 40 2 1 B 
X 58 58 -100 -500 100 R 40 40 2 1 B 
X 59 59 -100 -600 100 R 40 40 2 1 B 
X 60 60 -100 -700 100 R 40 40 2 1 B 
X 61 61 -100 -800 100 R 40 40 2 1 B 
X 62 62 -100 -900 100 R 40 40 2 1 B 
X 63 63 -100 -1000 100 R 40 40 2 1 B 
X 64 64 -100 -1100 100 R 40 40 2 1 B 
X 65 65 -100 -1200 100 R 40 40 2 1 B 
X 66 66 -100 -1300 100 R 40 40 2 1 B 
X 67 67 -100 -1400 100 R 40 40 2 1 B 
X 68 68 -100 -1500 100 R 40 40 2 1 B 
X 69 69 -100 -1600 100 R 40 40 2 1 B 
X 70 70 -100 -1700 100 R 40 40 2 1 B 
X 71 71 -100 -1800 100 R 40 40 2 1 B 
X 72 72 -100 -1900 100 R 40 40 2 1 B 
# Gate Name: 3
# Symbol Name: IC_BAR_144_108
P 2 3 0 0 0 -1800 0 1900
X 73 73 -100 1800 100 R 40 40 3 1 B 
X 74 74 -100 1700 100 R 40 40 3 1 B 
X 75 75 -100 1600 100 R 40 40 3 1 B 
X 76 76 -100 1500 100 R 40 40 3 1 B 
X 77 77 -100 1400 100 R 40 40 3 1 B 
X 78 78 -100 1300 100 R 40 40 3 1 B 
X 79 79 -100 1200 100 R 40 40 3 1 B 
X 80 80 -100 1100 100 R 40 40 3 1 B 
X 81 81 -100 1000 100 R 40 40 3 1 B 
X 82 82 -100 900 100 R 40 40 3 1 B 
X 83 83 -100 800 100 R 40 40 3 1 B 
X 84 84 -100 700 100 R 40 40 3 1 B 
X 85 85 -100 600 100 R 40 40 3 1 B 
X 86 86 -100 500 100 R 40 40 3 1 B 
X 87 87 -100 400 100 R 40 40 3 1 B 
X 88 88 -100 300 100 R 40 40 3 1 B 
X 89 89 -100 200 100 R 40 40 3 1 B 
X 90 90 -100 100 100 R 40 40 3 1 B 
X 91 91 -100 0 100 R 40 40 3 1 B 
X 92 92 -100 -100 100 R 40 40 3 1 B 
X 93 93 -100 -200 100 R 40 40 3 1 B 
X 94 94 -100 -300 100 R 40 40 3 1 B 
X 95 95 -100 -400 100 R 40 40 3 1 B 
X 96 96 -100 -500 100 R 40 40 3 1 B 
X 97 97 -100 -600 100 R 40 40 3 1 B 
X 98 98 -100 -700 100 R 40 40 3 1 B 
X 99 99 -100 -800 100 R 40 40 3 1 B 
X 100 100 -100 -900 100 R 40 40 3 1 B 
X 101 101 -100 -1000 100 R 40 40 3 1 B 
X 102 102 -100 -1100 100 R 40 40 3 1 B 
X 103 103 -100 -1200 100 R 40 40 3 1 B 
X 104 104 -100 -1300 100 R 40 40 3 1 B 
X 105 105 -100 -1400 100 R 40 40 3 1 B 
X 106 106 -100 -1500 100 R 40 40 3 1 B 
X 107 107 -100 -1600 100 R 40 40 3 1 B 
X 108 108 -100 -1700 100 R 40 40 3 1 B 
# Gate Name: 4
# Symbol Name: IC_BAR_144_144
P 2 4 0 0 0 -1800 0 1900
X 109 109 -100 1800 100 R 40 40 4 1 B 
X 110 110 -100 1700 100 R 40 40 4 1 B 
X 111 111 -100 1600 100 R 40 40 4 1 B 
X 112 112 -100 1500 100 R 40 40 4 1 B 
X 113 113 -100 1400 100 R 40 40 4 1 B 
X 114 114 -100 1300 100 R 40 40 4 1 B 
X 115 115 -100 1200 100 R 40 40 4 1 B 
X 116 116 -100 1100 100 R 40 40 4 1 B 
X 117 117 -100 1000 100 R 40 40 4 1 B 
X 118 118 -100 900 100 R 40 40 4 1 B 
X 119 119 -100 800 100 R 40 40 4 1 B 
X 120 120 -100 700 100 R 40 40 4 1 B 
X 121 121 -100 600 100 R 40 40 4 1 B 
X 122 122 -100 500 100 R 40 40 4 1 B 
X 123 123 -100 400 100 R 40 40 4 1 B 
X 124 124 -100 300 100 R 40 40 4 1 B 
X 125 125 -100 200 100 R 40 40 4 1 B 
X 126 126 -100 100 100 R 40 40 4 1 B 
X 127 127 -100 0 100 R 40 40 4 1 B 
X 128 128 -100 -100 100 R 40 40 4 1 B 
X 129 129 -100 -200 100 R 40 40 4 1 B 
X 130 130 -100 -300 100 R 40 40 4 1 B 
X 131 131 -100 -400 100 R 40 40 4 1 B 
X 132 132 -100 -500 100 R 40 40 4 1 B 
X 133 133 -100 -600 100 R 40 40 4 1 B 
X 134 134 -100 -700 100 R 40 40 4 1 B 
X 135 135 -100 -800 100 R 40 40 4 1 B 
X 136 136 -100 -900 100 R 40 40 4 1 B 
X 137 137 -100 -1000 100 R 40 40 4 1 B 
X 138 138 -100 -1100 100 R 40 40 4 1 B 
X 139 139 -100 -1200 100 R 40 40 4 1 B 
X 140 140 -100 -1300 100 R 40 40 4 1 B 
X 141 141 -100 -1400 100 R 40 40 4 1 B 
X 142 142 -100 -1500 100 R 40 40 4 1 B 
X 143 143 -100 -1600 100 R 40 40 4 1 B 
X 144 144 -100 -1700 100 R 40 40 4 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_208
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 0
#
DEF IC_208 ?? 0 40 Y Y 0 L N
ENDDRAW
ENDDEF

#End Library
