Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -incremental -prj simulation_xsim.prj -s run_gen work.testbench --debug all 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/rom_pattern_generator_test/pattern_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pattern_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/rom_pattern_generator_test/testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture logic of entity work.pattern_generator [\pattern_generator("test.dat",32...]
Compiling architecture logic of entity work.testbench
Built simulation snapshot run_gen
