[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SignedBin/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 51
LIB: work
FILE: ${SURELOG_DIR}/tests/SignedBin/dut.sv
n<> u<50> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<50> s<49> l<1:1>
  n<> u<49> t<Source_text> p<50> c<16> l<1:1> el<10:10>
    n<> u<16> t<Description> p<49> c<15> s<48> l<1:1> el<5:10>
      n<> u<15> t<Module_declaration> p<16> c<13> l<1:1> el<5:10>
        n<> u<13> t<Module_ansi_header> p<15> c<2> s<14> l<1:1> el<3:3>
          n<module> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
          n<prim_subreg> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:19>
          n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:19> el<3:2>
            n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<2:1> el<2:17>
              n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<2:1> el<2:12>
                n<> u<4> t<PortDir_Inp> p<9> s<8> l<2:1> el<2:6>
                n<> u<8> t<Net_port_type> p<9> c<7> l<2:7> el<2:12>
                  n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<2:7> el<2:12>
                    n<> u<6> t<Data_type> p<7> c<5> l<2:7> el<2:12>
                      n<> u<5> t<IntVec_TypeLogic> p<6> l<2:7> el<2:12>
              n<test> u<10> t<StringConst> p<11> l<2:13> el<2:17>
        n<> u<14> t<ENDMODULE> p<15> l<5:1> el<5:10>
    n<> u<48> t<Description> p<49> c<47> l<7:1> el<10:10>
      n<> u<47> t<Module_declaration> p<48> c<20> l<7:1> el<10:10>
        n<> u<20> t<Module_nonansi_header> p<47> c<17> s<45> l<7:1> el<7:14>
          n<module> u<17> t<Module_keyword> p<20> s<18> l<7:1> el<7:7>
          n<dut> u<18> t<StringConst> p<20> s<19> l<7:8> el<7:11>
          n<> u<19> t<List_of_ports> p<20> l<7:11> el<7:13>
        n<> u<45> t<Module_item> p<47> c<44> s<46> l<9:1> el<9:36>
          n<> u<44> t<Non_port_module_item> p<45> c<43> l<9:1> el<9:36>
            n<> u<43> t<Module_or_generate_item> p<44> c<42> l<9:1> el<9:36>
              n<> u<42> t<Module_instantiation> p<43> c<21> l<9:1> el<9:36>
                n<prim_subreg> u<21> t<StringConst> p<42> s<41> l<9:1> el<9:12>
                n<> u<41> t<Hierarchical_instance> p<42> c<23> l<9:13> el<9:35>
                  n<> u<23> t<Name_of_instance> p<41> c<22> s<40> l<9:13> el<9:14>
                    n<s> u<22> t<StringConst> p<23> l<9:13> el<9:14>
                  n<> u<40> t<List_of_port_connections> p<41> c<39> l<9:15> el<9:34>
                    n<> u<39> t<Named_port_connection> p<40> c<24> l<9:15> el<9:34>
                      n<test> u<24> t<StringConst> p<39> s<37> l<9:16> el<9:20>
                      n<> u<37> t<OPEN_PARENS> p<39> s<36> l<9:20> el<9:21>
                      n<> u<36> t<Expression> p<39> c<35> s<38> l<9:21> el<9:33>
                        n<> u<35> t<Primary> p<36> c<34> l<9:21> el<9:33>
                          n<> u<34> t<Multiple_concatenation> p<35> c<28> l<9:21> el<9:33>
                            n<> u<28> t<Expression> p<34> c<27> s<33> l<9:22> el<9:24>
                              n<> u<27> t<Primary> p<28> c<26> l<9:22> el<9:24>
                                n<> u<26> t<Primary_literal> p<27> c<25> l<9:22> el<9:24>
                                  n<24> u<25> t<IntConst> p<26> l<9:22> el<9:24>
                            n<> u<33> t<Concatenation> p<34> c<32> l<9:25> el<9:32>
                              n<> u<32> t<Expression> p<33> c<31> l<9:26> el<9:31>
                                n<> u<31> t<Primary> p<32> c<30> l<9:26> el<9:31>
                                  n<> u<30> t<Primary_literal> p<31> c<29> l<9:26> el<9:31>
                                    n<1'sb0> u<29> t<IntConst> p<30> l<9:26> el<9:31>
                      n<> u<38> t<CLOSE_PARENS> p<39> l<9:33> el<9:34>
        n<> u<46> t<ENDMODULE> p<47> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SignedBin/dut.sv:1:1: No timescale set for "prim_subreg".
[WRN:PA0205] ${SURELOG_DIR}/tests/SignedBin/dut.sv:7:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SignedBin/dut.sv:7:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/SignedBin/dut.sv:1:1: Compile module "work@prim_subreg".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
Design                                                 1
LogicNet                                               1
LogicTypespec                                          2
Module                                                 2
ModuleTypespec                                         1
Operation                                              2
Port                                                   2
RefModule                                              1
RefTypespec                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SignedBin/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedBin/dut.sv, line:7:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_ModuleTypespec: (prim_subreg), line:9:1, endln:9:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedBin/dut.sv, line:7:1, endln:10:10
    |vpiName:prim_subreg
  |vpiImportTypespec:
  \_ModuleTypespec: (prim_subreg), line:9:1, endln:9:12
  |vpiDefName:work@dut
  |vpiRefModule:
  \_RefModule: work@prim_subreg (s), line:9:1, endln:9:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedBin/dut.sv, line:7:1, endln:10:10
    |vpiName:s
    |vpiDefName:work@prim_subreg
    |vpiActual:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/SignedBin/dut.sv, line:1:1, endln:5:10
    |vpiPort:
    \_Port: (test), line:9:16, endln:9:20
      |vpiParent:
      \_RefModule: work@prim_subreg (s), line:9:1, endln:9:12
      |vpiName:test
      |vpiHighConn:
      \_Operation: , line:9:21, endln:9:33
        |vpiParent:
        \_Port: (test), line:9:16, endln:9:20
        |vpiOpType:34
        |vpiOperand:
        \_Constant: , line:9:22, endln:9:24
          |vpiParent:
          \_Operation: , line:9:21, endln:9:33
          |vpiDecompile:24
          |vpiSize:64
          |UINT:24
          |vpiConstType:9
        |vpiOperand:
        \_Operation: , line:9:25, endln:9:32
          |vpiParent:
          \_Operation: , line:9:21, endln:9:33
          |vpiOpType:33
          |vpiOperand:
          \_Constant: , line:9:26, endln:9:31
            |vpiParent:
            \_Operation: , line:9:25, endln:9:32
            |vpiDecompile:1'sb0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
|vpiAllModules:
\_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/SignedBin/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@prim_subreg
  |vpiTypedef:
  \_LogicTypespec: , line:2:7, endln:2:12
    |vpiParent:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/SignedBin/dut.sv, line:1:1, endln:5:10
  |vpiTypedef:
  \_LogicTypespec: , line:2:7, endln:2:12
    |vpiParent:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/SignedBin/dut.sv, line:1:1, endln:5:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:7, endln:2:12
  |vpiImportTypespec:
  \_LogicNet: (work@prim_subreg.test), line:2:13, endln:2:17
    |vpiParent:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/SignedBin/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_subreg.test), line:2:7, endln:2:12
      |vpiParent:
      \_LogicNet: (work@prim_subreg.test), line:2:13, endln:2:17
      |vpiFullName:work@prim_subreg.test
      |vpiActual:
      \_LogicTypespec: , line:2:7, endln:2:12
    |vpiName:test
    |vpiFullName:work@prim_subreg.test
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:7, endln:2:12
  |vpiDefName:work@prim_subreg
  |vpiNet:
  \_LogicNet: (work@prim_subreg.test), line:2:13, endln:2:17
  |vpiPort:
  \_Port: (test), line:2:13, endln:2:17
    |vpiParent:
    \_Module: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/SignedBin/dut.sv, line:1:1, endln:5:10
    |vpiName:test
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@prim_subreg.test), line:2:7, endln:2:12
      |vpiParent:
      \_Port: (test), line:2:13, endln:2:17
      |vpiFullName:work@prim_subreg.test
      |vpiActual:
      \_LogicTypespec: , line:2:7, endln:2:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
