// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tiled_conv_conv_7x7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Y_buf_address0,
        Y_buf_ce0,
        Y_buf_we0,
        Y_buf_d0,
        Y_buf_q0,
        X_buf_address0,
        X_buf_ce0,
        X_buf_q0,
        W_buf_address0,
        W_buf_ce0,
        W_buf_q0,
        p_read,
        p_read1,
        p_read2,
        p_read3
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] Y_buf_address0;
output   Y_buf_ce0;
output   Y_buf_we0;
output  [14:0] Y_buf_d0;
input  [14:0] Y_buf_q0;
output  [12:0] X_buf_address0;
output   X_buf_ce0;
input  [15:0] X_buf_q0;
output  [9:0] W_buf_address0;
output   W_buf_ce0;
input  [15:0] W_buf_q0;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] Y_buf_address0;
reg Y_buf_ce0;
reg Y_buf_we0;
reg[14:0] Y_buf_d0;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [6:0] add_ln42_1_fu_236_p2;
reg   [6:0] add_ln42_1_reg_525;
wire    ap_CS_fsm_state3;
wire   [5:0] sub_ln1319_fu_258_p2;
reg   [5:0] sub_ln1319_reg_530;
wire   [2:0] add_ln42_fu_270_p2;
reg   [2:0] add_ln42_reg_538;
wire   [15:0] tmp_fu_280_p6;
reg   [15:0] tmp_reg_543;
wire   [0:0] icmp_ln42_fu_264_p2;
wire   [14:0] trunc_ln859_fu_290_p1;
reg   [14:0] trunc_ln859_reg_548;
wire   [10:0] empty_44_fu_323_p2;
reg   [10:0] empty_44_reg_553;
wire    ap_CS_fsm_state4;
wire   [4:0] add_ln45_fu_335_p2;
reg   [4:0] add_ln45_reg_561;
wire   [5:0] empty_46_fu_341_p2;
reg   [5:0] empty_46_reg_566;
wire   [0:0] icmp_ln45_fu_329_p2;
wire   [5:0] indvars_iv_next57_fu_347_p2;
reg   [5:0] indvars_iv_next57_reg_571;
wire   [5:0] empty_47_fu_353_p2;
reg   [5:0] empty_47_reg_577;
wire   [5:0] empty_48_fu_359_p2;
reg   [5:0] empty_48_reg_582;
wire   [5:0] empty_49_fu_365_p2;
reg   [5:0] empty_49_reg_587;
wire   [5:0] empty_50_fu_371_p2;
reg   [5:0] empty_50_reg_592;
reg   [10:0] Y_buf_addr_reg_597;
wire    ap_CS_fsm_state5;
wire   [4:0] add_ln48_fu_405_p2;
reg   [4:0] add_ln48_reg_605;
reg   [14:0] Y_buf_load_reg_610;
wire    ap_CS_fsm_state6;
wire   [5:0] add_ln63_fu_411_p2;
reg   [5:0] add_ln63_reg_615;
wire   [5:0] add_ln63_1_fu_417_p2;
reg   [5:0] add_ln63_1_reg_621;
wire   [5:0] add_ln63_2_fu_423_p2;
reg   [5:0] add_ln63_2_reg_626;
wire   [5:0] add_ln63_3_fu_429_p2;
reg   [5:0] add_ln63_3_reg_631;
wire   [5:0] add_ln63_4_fu_435_p2;
reg   [5:0] add_ln63_4_reg_636;
wire   [5:0] or_ln63_fu_441_p2;
reg   [5:0] or_ln63_reg_641;
wire    ap_CS_fsm_state7;
wire    grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start;
wire    grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_done;
wire    grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_idle;
wire    grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_ready;
wire   [10:0] grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_address0;
wire    grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_ce0;
wire    grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_we0;
wire   [14:0] grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_d0;
wire    grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start;
wire    grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_done;
wire    grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_idle;
wire    grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_ready;
wire   [12:0] grp_conv_7x7_Pipeline_CHANNEL_fu_193_X_buf_address0;
wire    grp_conv_7x7_Pipeline_CHANNEL_fu_193_X_buf_ce0;
wire   [9:0] grp_conv_7x7_Pipeline_CHANNEL_fu_193_W_buf_address0;
wire    grp_conv_7x7_Pipeline_CHANNEL_fu_193_W_buf_ce0;
wire   [15:0] grp_conv_7x7_Pipeline_CHANNEL_fu_193_conv_i_i96_6_lcssa21_out;
wire    grp_conv_7x7_Pipeline_CHANNEL_fu_193_conv_i_i96_6_lcssa21_out_ap_vld;
reg   [4:0] oh_reg_141;
wire   [0:0] icmp_ln48_fu_399_p2;
reg   [5:0] h_reg_152;
reg   [5:0] w_reg_164;
wire    ap_CS_fsm_state9;
reg   [4:0] ow_reg_176;
reg    grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start_reg;
reg    grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start_reg;
wire    ap_CS_fsm_state8;
wire   [63:0] p_cast_fu_394_p1;
reg   [6:0] phi_mul21_fu_92;
reg   [2:0] kernel_fu_96;
wire   [14:0] select_ln69_fu_473_p3;
wire   [4:0] tmp_23_fu_246_p3;
wire   [5:0] zext_ln1319_49_fu_254_p1;
wire   [5:0] zext_ln1319_fu_242_p1;
wire   [1:0] tmp_fu_280_p5;
wire   [6:0] oh_cast_fu_294_p1;
wire   [6:0] empty_43_fu_298_p2;
wire   [8:0] tmp_1_fu_311_p3;
wire   [10:0] p_shl3_fu_303_p3;
wire   [10:0] p_shl4_fu_319_p1;
wire   [10:0] ow_cast_fu_385_p1;
wire   [10:0] empty_51_fu_389_p2;
wire   [14:0] trunc_ln859_1_fu_451_p1;
wire   [15:0] add_ln859_fu_455_p2;
wire   [0:0] tmp_2_fu_465_p3;
wire   [14:0] add_ln1696_fu_460_p2;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start_reg = 1'b0;
#0 grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start_reg = 1'b0;
end

tiled_conv_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start),
    .ap_done(grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_done),
    .ap_idle(grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_idle),
    .ap_ready(grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_ready),
    .Y_buf_address0(grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_address0),
    .Y_buf_ce0(grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_ce0),
    .Y_buf_we0(grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_we0),
    .Y_buf_d0(grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_d0)
);

tiled_conv_conv_7x7_Pipeline_CHANNEL grp_conv_7x7_Pipeline_CHANNEL_fu_193(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start),
    .ap_done(grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_done),
    .ap_idle(grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_idle),
    .ap_ready(grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_ready),
    .zext_ln63(Y_buf_load_reg_610),
    .h(h_reg_152),
    .w(w_reg_164),
    .X_buf_address0(grp_conv_7x7_Pipeline_CHANNEL_fu_193_X_buf_address0),
    .X_buf_ce0(grp_conv_7x7_Pipeline_CHANNEL_fu_193_X_buf_ce0),
    .X_buf_q0(X_buf_q0),
    .zext_ln63_1(or_ln63_reg_641),
    .zext_ln63_2(add_ln63_reg_615),
    .zext_ln63_3(add_ln63_1_reg_621),
    .zext_ln63_4(add_ln63_2_reg_626),
    .zext_ln63_5(add_ln63_3_reg_631),
    .zext_ln51(add_ln63_4_reg_636),
    .p_cast(empty_46_reg_566),
    .indvars_iv_next57_cast(indvars_iv_next57_reg_571),
    .p_cast1(empty_47_reg_577),
    .p_cast2(empty_48_reg_582),
    .p_cast3(empty_49_reg_587),
    .zext_ln48(empty_50_reg_592),
    .sub_ln1319(sub_ln1319_reg_530),
    .W_buf_address0(grp_conv_7x7_Pipeline_CHANNEL_fu_193_W_buf_address0),
    .W_buf_ce0(grp_conv_7x7_Pipeline_CHANNEL_fu_193_W_buf_ce0),
    .W_buf_q0(W_buf_q0),
    .conv_i_i96_6_lcssa21_out(grp_conv_7x7_Pipeline_CHANNEL_fu_193_conv_i_i96_6_lcssa21_out),
    .conv_i_i96_6_lcssa21_out_ap_vld(grp_conv_7x7_Pipeline_CHANNEL_fu_193_conv_i_i96_6_lcssa21_out_ap_vld)
);

tiled_conv_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U108(
    .din0(p_read),
    .din1(p_read1),
    .din2(p_read2),
    .din3(p_read3),
    .din4(tmp_fu_280_p5),
    .dout(tmp_fu_280_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start_reg <= 1'b1;
        end else if ((grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_ready == 1'b1)) begin
            grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start_reg <= 1'b1;
        end else if ((grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_ready == 1'b1)) begin
            grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln42_fu_264_p2 == 1'd0))) begin
        h_reg_152 <= 6'd0;
    end else if (((icmp_ln48_fu_399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        h_reg_152 <= indvars_iv_next57_reg_571;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        kernel_fu_96 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln45_fu_329_p2 == 1'd1))) begin
        kernel_fu_96 <= add_ln42_reg_538;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln42_fu_264_p2 == 1'd0))) begin
        oh_reg_141 <= 5'd0;
    end else if (((icmp_ln48_fu_399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        oh_reg_141 <= add_ln45_reg_561;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln45_fu_329_p2 == 1'd0))) begin
        ow_reg_176 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ow_reg_176 <= add_ln48_reg_605;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul21_fu_92 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln45_fu_329_p2 == 1'd1))) begin
        phi_mul21_fu_92 <= add_ln42_1_reg_525;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln45_fu_329_p2 == 1'd0))) begin
        w_reg_164 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        w_reg_164 <= add_ln63_reg_615;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Y_buf_addr_reg_597 <= p_cast_fu_394_p1;
        add_ln48_reg_605 <= add_ln48_fu_405_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Y_buf_load_reg_610 <= Y_buf_q0;
        add_ln63_1_reg_621 <= add_ln63_1_fu_417_p2;
        add_ln63_2_reg_626 <= add_ln63_2_fu_423_p2;
        add_ln63_3_reg_631 <= add_ln63_3_fu_429_p2;
        add_ln63_4_reg_636 <= add_ln63_4_fu_435_p2;
        add_ln63_reg_615 <= add_ln63_fu_411_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln42_1_reg_525 <= add_ln42_1_fu_236_p2;
        add_ln42_reg_538 <= add_ln42_fu_270_p2;
        sub_ln1319_reg_530 <= sub_ln1319_fu_258_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln45_reg_561 <= add_ln45_fu_335_p2;
        empty_44_reg_553[10 : 2] <= empty_44_fu_323_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln45_fu_329_p2 == 1'd0))) begin
        empty_46_reg_566[5 : 1] <= empty_46_fu_341_p2[5 : 1];
        empty_47_reg_577 <= empty_47_fu_353_p2;
        empty_48_reg_582 <= empty_48_fu_359_p2;
        empty_49_reg_587 <= empty_49_fu_365_p2;
        empty_50_reg_592 <= empty_50_fu_371_p2;
        indvars_iv_next57_reg_571 <= indvars_iv_next57_fu_347_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        or_ln63_reg_641[5 : 1] <= or_ln63_fu_441_p2[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln42_fu_264_p2 == 1'd0))) begin
        tmp_reg_543 <= tmp_fu_280_p6;
        trunc_ln859_reg_548 <= trunc_ln859_fu_290_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Y_buf_address0 = Y_buf_addr_reg_597;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Y_buf_address0 = p_cast_fu_394_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        Y_buf_address0 = grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_address0;
    end else begin
        Y_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5))) begin
        Y_buf_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        Y_buf_ce0 = grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_ce0;
    end else begin
        Y_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Y_buf_d0 = select_ln69_fu_473_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        Y_buf_d0 = grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_d0;
    end else begin
        Y_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Y_buf_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        Y_buf_we0 = grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_we0;
    end else begin
        Y_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln42_fu_264_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln42_fu_264_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln42_fu_264_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln45_fu_329_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln48_fu_399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign W_buf_address0 = grp_conv_7x7_Pipeline_CHANNEL_fu_193_W_buf_address0;

assign W_buf_ce0 = grp_conv_7x7_Pipeline_CHANNEL_fu_193_W_buf_ce0;

assign X_buf_address0 = grp_conv_7x7_Pipeline_CHANNEL_fu_193_X_buf_address0;

assign X_buf_ce0 = grp_conv_7x7_Pipeline_CHANNEL_fu_193_X_buf_ce0;

assign add_ln1696_fu_460_p2 = (trunc_ln859_1_fu_451_p1 + trunc_ln859_reg_548);

assign add_ln42_1_fu_236_p2 = (phi_mul21_fu_92 + 7'd23);

assign add_ln42_fu_270_p2 = (kernel_fu_96 + 3'd1);

assign add_ln45_fu_335_p2 = (oh_reg_141 + 5'd1);

assign add_ln48_fu_405_p2 = (ow_reg_176 + 5'd1);

assign add_ln63_1_fu_417_p2 = (w_reg_164 + 6'd3);

assign add_ln63_2_fu_423_p2 = (w_reg_164 + 6'd4);

assign add_ln63_3_fu_429_p2 = (w_reg_164 + 6'd5);

assign add_ln63_4_fu_435_p2 = (w_reg_164 + 6'd6);

assign add_ln63_fu_411_p2 = (w_reg_164 + 6'd2);

assign add_ln859_fu_455_p2 = (grp_conv_7x7_Pipeline_CHANNEL_fu_193_conv_i_i96_6_lcssa21_out + tmp_reg_543);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign empty_43_fu_298_p2 = (phi_mul21_fu_92 + oh_cast_fu_294_p1);

assign empty_44_fu_323_p2 = (p_shl3_fu_303_p3 + p_shl4_fu_319_p1);

assign empty_46_fu_341_p2 = (h_reg_152 | 6'd1);

assign empty_47_fu_353_p2 = (h_reg_152 + 6'd3);

assign empty_48_fu_359_p2 = (h_reg_152 + 6'd4);

assign empty_49_fu_365_p2 = (h_reg_152 + 6'd5);

assign empty_50_fu_371_p2 = (h_reg_152 + 6'd6);

assign empty_51_fu_389_p2 = (empty_44_reg_553 + ow_cast_fu_385_p1);

assign grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start = grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start_reg;

assign grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start = grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start_reg;

assign icmp_ln42_fu_264_p2 = ((kernel_fu_96 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_329_p2 = ((oh_reg_141 == 5'd23) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_399_p2 = ((ow_reg_176 == 5'd20) ? 1'b1 : 1'b0);

assign indvars_iv_next57_fu_347_p2 = (h_reg_152 + 6'd2);

assign oh_cast_fu_294_p1 = oh_reg_141;

assign or_ln63_fu_441_p2 = (w_reg_164 | 6'd1);

assign ow_cast_fu_385_p1 = ow_reg_176;

assign p_cast_fu_394_p1 = empty_51_fu_389_p2;

assign p_shl3_fu_303_p3 = {{empty_43_fu_298_p2}, {4'd0}};

assign p_shl4_fu_319_p1 = tmp_1_fu_311_p3;

assign select_ln69_fu_473_p3 = ((tmp_2_fu_465_p3[0:0] == 1'b1) ? 15'd0 : add_ln1696_fu_460_p2);

assign sub_ln1319_fu_258_p2 = (zext_ln1319_49_fu_254_p1 - zext_ln1319_fu_242_p1);

assign tmp_1_fu_311_p3 = {{empty_43_fu_298_p2}, {2'd0}};

assign tmp_23_fu_246_p3 = {{kernel_fu_96}, {2'd0}};

assign tmp_2_fu_465_p3 = add_ln859_fu_455_p2[32'd15];

assign tmp_fu_280_p5 = kernel_fu_96[1:0];

assign trunc_ln859_1_fu_451_p1 = grp_conv_7x7_Pipeline_CHANNEL_fu_193_conv_i_i96_6_lcssa21_out[14:0];

assign trunc_ln859_fu_290_p1 = tmp_fu_280_p6[14:0];

assign zext_ln1319_49_fu_254_p1 = tmp_23_fu_246_p3;

assign zext_ln1319_fu_242_p1 = kernel_fu_96;

always @ (posedge ap_clk) begin
    empty_44_reg_553[1:0] <= 2'b00;
    empty_46_reg_566[0] <= 1'b1;
    or_ln63_reg_641[0] <= 1'b1;
end

endmodule //tiled_conv_conv_7x7
