# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_2  "../../../test.srcs/sources_1/ip/blk_mem_gen_singleToneIm/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../test.srcs/sources_1/ip/blk_mem_gen_singleToneIm/sim/blk_mem_gen_singleToneIm.v"
verilog blk_mem_gen_v8_2  "../../../test.srcs/sources_1/ip/blk_mem_gen_singleToneRe/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../test.srcs/sources_1/ip/blk_mem_gen_singleToneRe/sim/blk_mem_gen_singleToneRe.v"
verilog blk_mem_gen_v8_2  "../../../test.srcs/sources_1/ip/blk_mem_gen_32Wx65535D/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../test.srcs/sources_1/ip/blk_mem_gen_32Wx65535D/sim/blk_mem_gen_32Wx65535D.v"
verilog xil_defaultlib  "../../../code/src/com/comPulseShift.v"
verilog xil_defaultlib  "../../../code/sim/simMain/stub_RF_DataGen.v"
verilog xil_defaultlib  "../../../code/src/dataGen/sequenceDataGen.v"
verilog xil_defaultlib  "../../../code/src/com/raisingEdgeFlg.v"
verilog xil_defaultlib  "../../../code/src/dataBuf/pingpangBufCtl.v"
verilog xil_defaultlib  "../../../code/src/com/fallingEdgeFlg.v"
verilog xil_defaultlib  "../../../code/src/com/comPulseDelay.v"
verilog xil_defaultlib  "../../../code/src/com/comDelay.v"
verilog xil_defaultlib  "../../../code/src/com/comCounter.v"
verilog xil_defaultlib  "../../../code/src/dataGen/singleToneGen.v"
verilog xil_defaultlib  "../../../code/sim/simCom/sim_clk_rst.v"
verilog xil_defaultlib  "../../../code/sim/simMain/test_top.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
