Warning (10268): Verilog HDL information at registerFile.v(14): always construct contains both blocking and non-blocking assignments File: C:/Users/admin/Documents/CADWS/registerFile/registerFile.v Line: 14
