{"vcs1":{"timestamp_begin":1684315412.741794903, "rt":1.35, "ut":0.40, "st":0.20}}
{"vcselab":{"timestamp_begin":1684315414.178415636, "rt":1.22, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1684315415.471442059, "rt":0.51, "ut":0.24, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684315412.075094119}
{"VCS_COMP_START_TIME": 1684315412.075094119}
{"VCS_COMP_END_TIME": 1684315417.693270524}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330644}}
{"stitch_vcselab": {"peak_mem": 211888}}
