source $project_path/ports.tcl

# Add PS and AXI Interconnect
set board_preset $board_path/config/board_preset.tcl
source $sdk_path/fpga/lib/starting_point.tcl

# Add ADCs and DACs
source $sdk_path/fpga/lib/redp_adc_dac.tcl
set adc_dac_name adc_dac
add_redp_adc_dac $adc_dac_name

# Rename clocks
set adc_clk $adc_dac_name/adc_clk

# Add processor system reset synchronous to adc clock
set rst_adc_clk_name proc_sys_reset_adc_clk
cell xilinx.com:ip:proc_sys_reset:5.0 $rst_adc_clk_name {} {
  ext_reset_in $ps_name/FCLK_RESET0_N
  slowest_sync_clk $adc_clk
}

# Add config and status registers
source $sdk_path/fpga/lib/ctl_sts.tcl
add_ctl_sts $adc_clk $rst_adc_clk_name/peripheral_aresetn

# Connect LEDs
connect_port_pin led_o [get_slice_pin [ctl_pin led] 7 0]

# Connect ADC to status register
for {set i 0} {$i < [get_parameter n_adc]} {incr i} {
  connect_pins [sts_pin adc$i] adc_dac/adc[expr $i + 1]
}

####################################
# Direct Digital Synthesis
####################################

set phase_width 48

for {set i 0} {$i < 2} {incr i} {

  cell xilinx.com:ip:dds_compiler:6.0 dds$i {
    PartsPresent Phase_Generator_and_SIN_COS_LUT
    DDS_Clock_Rate 125
    Parameter_Entry Hardware_Parameters
    Phase_Width $phase_width
    Output_Width 14
    Phase_Increment Streaming
    Has_Phase_Out false
  } {
    aclk $adc_clk
  }

  cell pavel-demin:user:axis_variable:1.0 phase_increment$i {
    AXIS_TDATA_WIDTH $phase_width
  } {
    cfg_data [get_concat_pin [list [ctl_pin phase_incr[expr 2*$i]] [get_slice_pin [ctl_pin phase_incr[expr 2*$i + 1]] 15 0]]]
    aclk $adc_clk
    aresetn $rst_adc_clk_name/peripheral_aresetn
    M_AXIS dds$i/S_AXIS_PHASE
  }

  connect_pins adc_dac/dac[expr $i + 1] [get_slice_pin dds$i/m_axis_data_tdata 13 0]

}
