Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Mar 15 13:26:53 2016
| Host         : fx5.pld.ttu.ee running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Lab3_wrapper_timing_summary_routed.rpt -rpx Lab3_wrapper_timing_summary_routed.rpx
| Design       : Lab3_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.220        0.000                      0                 1694        0.012        0.000                      0                 1694        4.020        0.000                       0                   813  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.220        0.000                      0                 1692        0.012        0.000                      0                 1692        4.020        0.000                       0                   813  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.020        0.000                      0                    2        1.135        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.056ns (22.222%)  route 3.696ns (77.778%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.843     3.137    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.480     5.073    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.150     5.223 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3/O
                         net (fo=3, routed)           0.812     6.035    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.361 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_1/O
                         net (fo=49, routed)          0.773     7.134    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store0
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.258 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1/O
                         net (fo=16, routed)          0.631     7.889    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.480    12.659    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[20]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[20]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.056ns (22.222%)  route 3.696ns (77.778%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.843     3.137    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.480     5.073    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.150     5.223 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3/O
                         net (fo=3, routed)           0.812     6.035    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.361 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_1/O
                         net (fo=49, routed)          0.773     7.134    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store0
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.258 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1/O
                         net (fo=16, routed)          0.631     7.889    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.480    12.659    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[21]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[21]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.056ns (22.222%)  route 3.696ns (77.778%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.843     3.137    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.480     5.073    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.150     5.223 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3/O
                         net (fo=3, routed)           0.812     6.035    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.361 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_1/O
                         net (fo=49, routed)          0.773     7.134    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store0
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.258 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1/O
                         net (fo=16, routed)          0.631     7.889    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.480    12.659    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[22]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[22]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.056ns (22.222%)  route 3.696ns (77.778%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.843     3.137    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.480     5.073    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.150     5.223 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3/O
                         net (fo=3, routed)           0.812     6.035    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.361 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_1/O
                         net (fo=49, routed)          0.773     7.134    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store0
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.258 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1/O
                         net (fo=16, routed)          0.631     7.889    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.480    12.659    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[23]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y99         FDRE (Setup_fdre_C_R)       -0.524    12.110    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[23]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.056ns (22.222%)  route 3.696ns (77.778%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.843     3.137    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.480     5.073    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.150     5.223 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3/O
                         net (fo=3, routed)           0.812     6.035    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.361 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_1/O
                         net (fo=49, routed)          0.773     7.134    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store0
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.258 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1/O
                         net (fo=16, routed)          0.631     7.889    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1_n_0
    SLICE_X39Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.480    12.659    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[16]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X39Y99         FDRE (Setup_fdre_C_R)       -0.429    12.205    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[16]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.056ns (22.222%)  route 3.696ns (77.778%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.843     3.137    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.480     5.073    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.150     5.223 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3/O
                         net (fo=3, routed)           0.812     6.035    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.361 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_1/O
                         net (fo=49, routed)          0.773     7.134    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store0
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.258 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1/O
                         net (fo=16, routed)          0.631     7.889    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1_n_0
    SLICE_X39Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.480    12.659    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[17]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X39Y99         FDRE (Setup_fdre_C_R)       -0.429    12.205    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[17]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.056ns (22.222%)  route 3.696ns (77.778%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.843     3.137    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.480     5.073    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.150     5.223 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3/O
                         net (fo=3, routed)           0.812     6.035    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.361 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_1/O
                         net (fo=49, routed)          0.773     7.134    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store0
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.258 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1/O
                         net (fo=16, routed)          0.631     7.889    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1_n_0
    SLICE_X39Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.480    12.659    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[18]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X39Y99         FDRE (Setup_fdre_C_R)       -0.429    12.205    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[18]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.056ns (22.222%)  route 3.696ns (77.778%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.843     3.137    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.480     5.073    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.150     5.223 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3/O
                         net (fo=3, routed)           0.812     6.035    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.361 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_1/O
                         net (fo=49, routed)          0.773     7.134    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store0
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.258 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1/O
                         net (fo=16, routed)          0.631     7.889    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1_n_0
    SLICE_X39Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.480    12.659    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[19]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X39Y99         FDRE (Setup_fdre_C_R)       -0.429    12.205    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[19]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.056ns (21.530%)  route 3.849ns (78.470%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.843     3.137    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.480     5.073    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.150     5.223 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3/O
                         net (fo=3, routed)           0.812     6.035    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.361 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_1/O
                         net (fo=49, routed)          0.773     7.134    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store0
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.258 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1/O
                         net (fo=16, routed)          0.784     8.042    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1_n_0
    SLICE_X37Y101        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.654    12.833    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X37Y101        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[24]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X37Y101        FDRE (Setup_fdre_C_R)       -0.429    12.497    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[24]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.056ns (21.530%)  route 3.849ns (78.470%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.843     3.137    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.480     5.073    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.150     5.223 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3/O
                         net (fo=3, routed)           0.812     6.035    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.361 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/b_store[15]_i_1/O
                         net (fo=49, routed)          0.773     7.134    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store0
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.258 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1/O
                         net (fo=16, routed)          0.784     8.042    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1_n_0
    SLICE_X37Y101        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.654    12.833    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X37Y101        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[25]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X37Y101        FDRE (Setup_fdre_C_R)       -0.429    12.497    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store_reg[25]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  4.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.430%)  route 0.127ns (40.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.641     0.977    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=2, routed)           0.127     1.245    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/slv_reg0[30]
    SLICE_X32Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.290 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.290    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X32Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.826     1.192    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.447ns (86.674%)  route 0.069ns (13.326%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.557     0.893    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/Q
                         net (fo=3, routed)           0.068     1.125    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store[13]
    SLICE_X36Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.275 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.275    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[15]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.315 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.315    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[19]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.355 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.355    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[23]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.408 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.408    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store0[24]
    SLICE_X36Y100        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.911     1.277    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[24]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.574     0.910    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.170    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y88         SRLC32E                                      r  Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.841     1.207    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.460ns (87.002%)  route 0.069ns (12.998%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.557     0.893    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/Q
                         net (fo=3, routed)           0.068     1.125    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store[13]
    SLICE_X36Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.275 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.275    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[15]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.315 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.315    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[19]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.355 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.355    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[23]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.421 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.421    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store0[26]
    SLICE_X36Y100        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.911     1.277    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[26]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (57.004%)  route 0.158ns (42.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.641     0.977    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=2, routed)           0.158     1.299    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/slv_reg0[27]
    SLICE_X32Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.344 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.344    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X32Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.826     1.192    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.120     1.277    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.483ns (87.543%)  route 0.069ns (12.457%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.557     0.893    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/Q
                         net (fo=3, routed)           0.068     1.125    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store[13]
    SLICE_X36Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.275 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.275    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[15]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.315 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.315    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[19]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.355 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.355    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[23]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.444 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.444    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store0[25]
    SLICE_X36Y100        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.911     1.277    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[25]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.485ns (87.588%)  route 0.069ns (12.412%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.557     0.893    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/Q
                         net (fo=3, routed)           0.068     1.125    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store[13]
    SLICE_X36Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.275 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.275    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[15]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.315 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.315    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[19]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.355 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.355    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[23]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.446 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.446    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store0[27]
    SLICE_X36Y100        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.911     1.277    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[27]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.487ns (87.633%)  route 0.069ns (12.367%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.557     0.893    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/Q
                         net (fo=3, routed)           0.068     1.125    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store[13]
    SLICE_X36Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.275 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.275    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[15]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.315 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.315    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[19]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.355 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.355    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[23]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.395 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.395    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[27]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.448 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.448    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store0[28]
    SLICE_X36Y101        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.911     1.277    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X36Y101        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[28]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.134     1.376    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.492%)  route 0.167ns (50.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.639     0.975    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[26]/Q
                         net (fo=3, routed)           0.167     1.306    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store[26]
    SLICE_X37Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.825     1.191    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/result_reg[26]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.071     1.227    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/result_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.500ns (87.916%)  route 0.069ns (12.084%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.557     0.893    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[13]/Q
                         net (fo=3, routed)           0.068     1.125    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store[13]
    SLICE_X36Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.275 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.275    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[15]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.315 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.315    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[19]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.355 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.355    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[23]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.395 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.395    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[27]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.461 r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.461    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store0[30]
    SLICE_X36Y101        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.911     1.277    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X36Y101        FDRE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[30]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.134     1.376    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y90    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y90    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y90    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y104   Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y93    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y94    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y106   Lab3_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.580ns (23.677%)  route 1.870ns (76.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.843     3.137    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.108     4.701    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X39Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.825 f  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/axi_awready_i_1/O
                         net (fo=137, routed)         0.761     5.587    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]_0
    SLICE_X38Y100        FDCE                                         f  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.654    12.833    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X38Y100        FDCE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[0]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X38Y100        FDCE (Recov_fdce_C_CLR)     -0.319    12.607    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.580ns (23.677%)  route 1.870ns (76.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.843     3.137    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.108     4.701    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X39Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.825 f  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/axi_awready_i_1/O
                         net (fo=137, routed)         0.761     5.587    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]_0
    SLICE_X38Y100        FDCE                                         f  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.654    12.833    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X38Y100        FDCE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X38Y100        FDCE (Recov_fdce_C_CLR)     -0.319    12.607    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  7.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.884%)  route 0.916ns (83.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.639     0.975    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.607     1.723    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X39Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.768 f  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/axi_awready_i_1/O
                         net (fo=137, routed)         0.308     2.077    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]_0
    SLICE_X38Y100        FDCE                                         f  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.911     1.277    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X38Y100        FDCE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[0]/C
                         clock pessimism             -0.268     1.009    
    SLICE_X38Y100        FDCE (Remov_fdce_C_CLR)     -0.067     0.942    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.884%)  route 0.916ns (83.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.639     0.975    Lab3_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y107        FDRE                                         r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Lab3_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.607     1.723    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aresetn
    SLICE_X39Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.768 f  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/axi_awready_i_1/O
                         net (fo=137, routed)         0.308     2.077    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]_0
    SLICE_X38Y100        FDCE                                         f  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.911     1.277    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/s00_axi_aclk
    SLICE_X38Y100        FDCE                                         r  Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]/C
                         clock pessimism             -0.268     1.009    
    SLICE_X38Y100        FDCE (Remov_fdce_C_CLR)     -0.067     0.942    Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  1.135    





