#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x562f2f45f560 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x562f2f4c6b00_0 .var "clk", 0 0;
v0x562f2f4c6ba0_0 .var "reset", 0 0;
S_0x562f2f496e70 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x562f2f45f560;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
o0x7f678526dd08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x562f2f4c6190_0 .net "Datos", 15 0, o0x7f678526dd08;  0 drivers
o0x7f678526e098 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x562f2f4c6270_0 .net "Direcciones", 15 0, o0x7f678526e098;  0 drivers
v0x562f2f4c6330_0 .net "clk", 0 0, v0x562f2f4c6b00_0;  1 drivers
v0x562f2f4c63d0_0 .net "op_alu", 2 0, v0x562f2f4c5910_0;  1 drivers
v0x562f2f4c6470_0 .net "opcode", 5 0, L_0x562f2f4d86d0;  1 drivers
v0x562f2f4c65b0_0 .net "reset", 0 0, v0x562f2f4c6ba0_0;  1 drivers
v0x562f2f4c6650_0 .net "s_inc", 0 0, v0x562f2f4c5b00_0;  1 drivers
v0x562f2f4c66f0_0 .net "s_inm", 0 0, v0x562f2f4c5bf0_0;  1 drivers
v0x562f2f4c6790_0 .net "s_mux_datos", 0 0, v0x562f2f4c5c90_0;  1 drivers
v0x562f2f4c68c0_0 .net "we3", 0 0, v0x562f2f4c5dd0_0;  1 drivers
v0x562f2f4c6960_0 .net "wez", 0 0, v0x562f2f4c5ec0_0;  1 drivers
v0x562f2f4c6a00_0 .net "z", 0 0, v0x562f2f4c1550_0;  1 drivers
S_0x562f2f497140 .scope module, "cam_dat" "cd" 3 9, 4 1 0, S_0x562f2f496e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s_inc";
    .port_info 3 /INPUT 1 "s_mux_alu";
    .port_info 4 /INPUT 1 "s_mux_datos";
    .port_info 5 /INPUT 1 "we3";
    .port_info 6 /INPUT 1 "wez";
    .port_info 7 /INPUT 16 "Datos";
    .port_info 8 /INPUT 3 "op_alu";
    .port_info 9 /OUTPUT 16 "Direcciones";
    .port_info 10 /OUTPUT 1 "z";
    .port_info 11 /OUTPUT 6 "opcode";
v0x562f2f4c41a0_0 .net "Datos", 15 0, o0x7f678526dd08;  alias, 0 drivers
v0x562f2f4c4290_0 .net "Direcciones", 15 0, o0x7f678526e098;  alias, 0 drivers
v0x562f2f4c4350_0 .net "alu_mux", 15 0, v0x562f2f4bf2d0_0;  1 drivers
v0x562f2f4c4470_0 .net "aluffz", 0 0, L_0x562f2f4d8360;  1 drivers
v0x562f2f4c4560_0 .net "clk", 0 0, v0x562f2f4c6b00_0;  alias, 1 drivers
v0x562f2f4c4650_0 .net "instruccion", 31 0, L_0x562f2f45fee0;  1 drivers
v0x562f2f4c4710_0 .net "mux_alu", 15 0, L_0x562f2f4d8500;  1 drivers
v0x562f2f4c47b0_0 .net "mux_pc", 9 0, L_0x562f2f4d7030;  1 drivers
v0x562f2f4c48c0_0 .net "op_alu", 2 0, v0x562f2f4c5910_0;  alias, 1 drivers
v0x562f2f4c4a10_0 .net "opcode", 5 0, L_0x562f2f4d86d0;  alias, 1 drivers
v0x562f2f4c4ad0_0 .net "rd1", 15 0, L_0x562f2f4d7760;  1 drivers
v0x562f2f4c4b90_0 .net "rd2", 15 0, L_0x562f2f4d7e70;  1 drivers
v0x562f2f4c4ca0_0 .net "reset", 0 0, v0x562f2f4c6ba0_0;  alias, 1 drivers
v0x562f2f4c4d90_0 .net "s_inc", 0 0, v0x562f2f4c5b00_0;  alias, 1 drivers
v0x562f2f4c4e30_0 .net "s_mux_alu", 0 0, v0x562f2f4c5bf0_0;  alias, 1 drivers
v0x562f2f4c4f20_0 .net "s_mux_datos", 0 0, v0x562f2f4c5c90_0;  alias, 1 drivers
v0x562f2f4c4fc0_0 .net "salida_pc", 9 0, v0x562f2f4c3a70_0;  1 drivers
v0x562f2f4c5060_0 .net "sum_mux", 9 0, L_0x562f2f4c6ec0;  1 drivers
v0x562f2f4c5150_0 .net "wd3", 15 0, L_0x562f2f4d83d0;  1 drivers
v0x562f2f4c5260_0 .net "we3", 0 0, v0x562f2f4c5dd0_0;  alias, 1 drivers
v0x562f2f4c5300_0 .net "wez", 0 0, v0x562f2f4c5ec0_0;  alias, 1 drivers
v0x562f2f4c53a0_0 .net "z", 0 0, v0x562f2f4c1550_0;  alias, 1 drivers
L_0x562f2f4d7210 .part L_0x562f2f45fee0, 0, 10;
L_0x562f2f4d7fc0 .part L_0x562f2f45fee0, 22, 4;
L_0x562f2f4d80f0 .part L_0x562f2f45fee0, 18, 4;
L_0x562f2f4d8190 .part L_0x562f2f45fee0, 14, 4;
L_0x562f2f4d8630 .part L_0x562f2f45fee0, 0, 16;
L_0x562f2f4d86d0 .part L_0x562f2f45fee0, 26, 6;
S_0x562f2f4684a0 .scope module, "alu_cpu" "alu" 4 15, 5 1 0, S_0x562f2f497140;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "op_alu";
    .port_info 3 /INPUT 1 "s_inm";
    .port_info 4 /OUTPUT 16 "y";
    .port_info 5 /OUTPUT 1 "zero";
L_0x562f2f4d8360 .functor NOT 1, L_0x562f2f4d8230, C4<0>, C4<0>, C4<0>;
v0x562f2f460000_0 .net *"_ivl_3", 0 0, L_0x562f2f4d8230;  1 drivers
v0x562f2f4600d0_0 .net "a", 15 0, L_0x562f2f4d8500;  alias, 1 drivers
v0x562f2f4bf130_0 .net "b", 15 0, L_0x562f2f4d7e70;  alias, 1 drivers
v0x562f2f4bf1f0_0 .net "op_alu", 2 0, v0x562f2f4c5910_0;  alias, 1 drivers
v0x562f2f4bf2d0_0 .var "s", 15 0;
v0x562f2f4bf400_0 .net "s_inm", 0 0, v0x562f2f4c5bf0_0;  alias, 1 drivers
v0x562f2f4bf4c0_0 .net "y", 15 0, v0x562f2f4bf2d0_0;  alias, 1 drivers
v0x562f2f4bf5a0_0 .net "zero", 0 0, L_0x562f2f4d8360;  alias, 1 drivers
E_0x562f2f4a5a70 .event edge, v0x562f2f4bf1f0_0, v0x562f2f4bf130_0, v0x562f2f4600d0_0;
L_0x562f2f4d8230 .reduce/or v0x562f2f4bf2d0_0;
S_0x562f2f4bf720 .scope module, "banco_registros" "regfile" 4 14, 6 4 0, S_0x562f2f497140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "wa3";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "ra1";
    .port_info 5 /INPUT 16 "wd3";
    .port_info 6 /OUTPUT 16 "rd1";
    .port_info 7 /OUTPUT 16 "rd2";
v0x562f2f4bfa60_0 .net *"_ivl_0", 31 0, L_0x562f2f4d72b0;  1 drivers
v0x562f2f4bfb60_0 .net *"_ivl_10", 5 0, L_0x562f2f4d7550;  1 drivers
L_0x7f6785224138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562f2f4bfc40_0 .net *"_ivl_13", 1 0, L_0x7f6785224138;  1 drivers
L_0x7f6785224180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562f2f4bfd00_0 .net/2u *"_ivl_14", 15 0, L_0x7f6785224180;  1 drivers
v0x562f2f4bfde0_0 .net *"_ivl_18", 31 0, L_0x562f2f4d78f0;  1 drivers
L_0x7f67852241c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562f2f4bff10_0 .net *"_ivl_21", 27 0, L_0x7f67852241c8;  1 drivers
L_0x7f6785224210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562f2f4bfff0_0 .net/2u *"_ivl_22", 31 0, L_0x7f6785224210;  1 drivers
v0x562f2f4c00d0_0 .net *"_ivl_24", 0 0, L_0x562f2f4d7a20;  1 drivers
v0x562f2f4c0190_0 .net *"_ivl_26", 15 0, L_0x562f2f4d7b60;  1 drivers
v0x562f2f4c0270_0 .net *"_ivl_28", 5 0, L_0x562f2f4d7c50;  1 drivers
L_0x7f67852240a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562f2f4c0350_0 .net *"_ivl_3", 27 0, L_0x7f67852240a8;  1 drivers
L_0x7f6785224258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562f2f4c0430_0 .net *"_ivl_31", 1 0, L_0x7f6785224258;  1 drivers
L_0x7f67852242a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562f2f4c0510_0 .net/2u *"_ivl_32", 15 0, L_0x7f67852242a0;  1 drivers
L_0x7f67852240f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562f2f4c05f0_0 .net/2u *"_ivl_4", 31 0, L_0x7f67852240f0;  1 drivers
v0x562f2f4c06d0_0 .net *"_ivl_6", 0 0, L_0x562f2f4d7370;  1 drivers
v0x562f2f4c0790_0 .net *"_ivl_8", 15 0, L_0x562f2f4d74b0;  1 drivers
v0x562f2f4c0870_0 .net "clk", 0 0, v0x562f2f4c6b00_0;  alias, 1 drivers
v0x562f2f4c0930_0 .net "ra1", 3 0, L_0x562f2f4d8190;  1 drivers
v0x562f2f4c0a10_0 .net "ra2", 3 0, L_0x562f2f4d80f0;  1 drivers
v0x562f2f4c0af0_0 .net "rd1", 15 0, L_0x562f2f4d7760;  alias, 1 drivers
v0x562f2f4c0bd0_0 .net "rd2", 15 0, L_0x562f2f4d7e70;  alias, 1 drivers
v0x562f2f4c0c90 .array "regb", 15 0, 15 0;
v0x562f2f4c0d30_0 .net "wa3", 3 0, L_0x562f2f4d7fc0;  1 drivers
v0x562f2f4c0e10_0 .net "wd3", 15 0, L_0x562f2f4d83d0;  alias, 1 drivers
v0x562f2f4c0ef0_0 .net "we3", 0 0, v0x562f2f4c5dd0_0;  alias, 1 drivers
E_0x562f2f4a5990 .event posedge, v0x562f2f4c0870_0;
L_0x562f2f4d72b0 .concat [ 4 28 0 0], L_0x562f2f4d8190, L_0x7f67852240a8;
L_0x562f2f4d7370 .cmp/ne 32, L_0x562f2f4d72b0, L_0x7f67852240f0;
L_0x562f2f4d74b0 .array/port v0x562f2f4c0c90, L_0x562f2f4d7550;
L_0x562f2f4d7550 .concat [ 4 2 0 0], L_0x562f2f4d8190, L_0x7f6785224138;
L_0x562f2f4d7760 .functor MUXZ 16, L_0x7f6785224180, L_0x562f2f4d74b0, L_0x562f2f4d7370, C4<>;
L_0x562f2f4d78f0 .concat [ 4 28 0 0], L_0x562f2f4d80f0, L_0x7f67852241c8;
L_0x562f2f4d7a20 .cmp/ne 32, L_0x562f2f4d78f0, L_0x7f6785224210;
L_0x562f2f4d7b60 .array/port v0x562f2f4c0c90, L_0x562f2f4d7c50;
L_0x562f2f4d7c50 .concat [ 4 2 0 0], L_0x562f2f4d80f0, L_0x7f6785224258;
L_0x562f2f4d7e70 .functor MUXZ 16, L_0x7f67852242a0, L_0x562f2f4d7b60, L_0x562f2f4d7a20, C4<>;
S_0x562f2f4c10b0 .scope module, "ffz" "ffd" 4 18, 6 61 0, S_0x562f2f497140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x562f2f4c12e0_0 .net "carga", 0 0, v0x562f2f4c5ec0_0;  alias, 1 drivers
v0x562f2f4c13c0_0 .net "clk", 0 0, v0x562f2f4c6b00_0;  alias, 1 drivers
v0x562f2f4c1480_0 .net "d", 0 0, L_0x562f2f4d8360;  alias, 1 drivers
v0x562f2f4c1550_0 .var "q", 0 0;
v0x562f2f4c15f0_0 .net "reset", 0 0, v0x562f2f4c6ba0_0;  alias, 1 drivers
E_0x562f2f4a5bc0 .event posedge, v0x562f2f4c15f0_0, v0x562f2f4c0870_0;
S_0x562f2f4c1740 .scope module, "memoria_prog" "memprog" 4 10, 7 3 0, S_0x562f2f497140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "a";
    .port_info 2 /OUTPUT 32 "rd";
L_0x562f2f45fee0 .functor BUFZ 32, L_0x562f2f4c6cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562f2f4c1990_0 .net *"_ivl_0", 31 0, L_0x562f2f4c6cf0;  1 drivers
v0x562f2f4c1a90_0 .net *"_ivl_2", 11 0, L_0x562f2f4c6d90;  1 drivers
L_0x7f6785224018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562f2f4c1b70_0 .net *"_ivl_5", 1 0, L_0x7f6785224018;  1 drivers
v0x562f2f4c1c30_0 .net "a", 9 0, v0x562f2f4c3a70_0;  alias, 1 drivers
v0x562f2f4c1d10_0 .net "clk", 0 0, v0x562f2f4c6b00_0;  alias, 1 drivers
v0x562f2f4c1e50 .array "mem", 1023 0, 31 0;
v0x562f2f4c1f10_0 .net "rd", 31 0, L_0x562f2f45fee0;  alias, 1 drivers
L_0x562f2f4c6cf0 .array/port v0x562f2f4c1e50, L_0x562f2f4c6d90;
L_0x562f2f4c6d90 .concat [ 10 2 0 0], v0x562f2f4c3a70_0, L_0x7f6785224018;
S_0x562f2f4c2070 .scope module, "mux_a" "mux2" 4 13, 6 50 0, S_0x562f2f497140;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x562f2f4c22a0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x562f2f4c2340_0 .net "d0", 9 0, L_0x562f2f4d7210;  1 drivers
v0x562f2f4c2420_0 .net "d1", 9 0, L_0x562f2f4c6ec0;  alias, 1 drivers
v0x562f2f4c2500_0 .net "s", 0 0, v0x562f2f4c5b00_0;  alias, 1 drivers
v0x562f2f4c25a0_0 .net "y", 9 0, L_0x562f2f4d7030;  alias, 1 drivers
L_0x562f2f4d7030 .functor MUXZ 10, L_0x562f2f4d7210, L_0x562f2f4c6ec0, v0x562f2f4c5b00_0, C4<>;
S_0x562f2f4c2730 .scope module, "mux_b" "mux2" 4 16, 6 50 0, S_0x562f2f497140;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x562f2f4c2910 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000010000>;
v0x562f2f4c2a50_0 .net "d0", 15 0, v0x562f2f4bf2d0_0;  alias, 1 drivers
v0x562f2f4c2b60_0 .net "d1", 15 0, o0x7f678526dd08;  alias, 0 drivers
v0x562f2f4c2c20_0 .net "s", 0 0, v0x562f2f4c5c90_0;  alias, 1 drivers
v0x562f2f4c2cf0_0 .net "y", 15 0, L_0x562f2f4d83d0;  alias, 1 drivers
L_0x562f2f4d83d0 .functor MUXZ 16, v0x562f2f4bf2d0_0, o0x7f678526dd08, v0x562f2f4c5c90_0, C4<>;
S_0x562f2f4c2e70 .scope module, "mux_inm" "mux2" 4 17, 6 50 0, S_0x562f2f497140;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x562f2f4c3050 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000010000>;
v0x562f2f4c3190_0 .net "d0", 15 0, L_0x562f2f4d7760;  alias, 1 drivers
v0x562f2f4c32a0_0 .net "d1", 15 0, L_0x562f2f4d8630;  1 drivers
v0x562f2f4c3360_0 .net "s", 0 0, v0x562f2f4c5bf0_0;  alias, 1 drivers
v0x562f2f4c3460_0 .net "y", 15 0, L_0x562f2f4d8500;  alias, 1 drivers
L_0x562f2f4d8500 .functor MUXZ 16, L_0x562f2f4d7760, L_0x562f2f4d8630, v0x562f2f4c5bf0_0, C4<>;
S_0x562f2f4c35a0 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x562f2f497140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "d";
    .port_info 3 /OUTPUT 10 "q";
P_0x562f2f4c3780 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x562f2f4c38c0_0 .net "clk", 0 0, v0x562f2f4c6b00_0;  alias, 1 drivers
v0x562f2f4c3980_0 .net "d", 9 0, L_0x562f2f4d7030;  alias, 1 drivers
v0x562f2f4c3a70_0 .var "q", 9 0;
v0x562f2f4c3b70_0 .net "reset", 0 0, v0x562f2f4c6ba0_0;  alias, 1 drivers
S_0x562f2f4c3c90 .scope module, "sumador" "sum" 4 12, 6 30 0, S_0x562f2f497140;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "y";
v0x562f2f4c3e90_0 .net "a", 9 0, v0x562f2f4c3a70_0;  alias, 1 drivers
L_0x7f6785224060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x562f2f4c3fc0_0 .net "b", 9 0, L_0x7f6785224060;  1 drivers
v0x562f2f4c40a0_0 .net "y", 9 0, L_0x562f2f4c6ec0;  alias, 1 drivers
L_0x562f2f4c6ec0 .arith/sum 10, v0x562f2f4c3a70_0, L_0x7f6785224060;
S_0x562f2f4c55d0 .scope module, "uni_control" "uc" 3 10, 8 1 0, S_0x562f2f496e70;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "z";
    .port_info 2 /OUTPUT 1 "s_mux_datos";
    .port_info 3 /OUTPUT 1 "s_inc";
    .port_info 4 /OUTPUT 1 "s_inm";
    .port_info 5 /OUTPUT 1 "we3";
    .port_info 6 /OUTPUT 1 "wez";
    .port_info 7 /OUTPUT 3 "op_alu";
v0x562f2f4c5910_0 .var "op_alu", 2 0;
v0x562f2f4c5a40_0 .net "opcode", 5 0, L_0x562f2f4d86d0;  alias, 1 drivers
v0x562f2f4c5b00_0 .var "s_inc", 0 0;
v0x562f2f4c5bf0_0 .var "s_inm", 0 0;
v0x562f2f4c5c90_0 .var "s_mux_datos", 0 0;
v0x562f2f4c5dd0_0 .var "we3", 0 0;
v0x562f2f4c5ec0_0 .var "wez", 0 0;
v0x562f2f4c5fb0_0 .net "z", 0 0, v0x562f2f4c1550_0;  alias, 1 drivers
E_0x562f2f4a5c00 .event edge, v0x562f2f4c4a10_0;
    .scope S_0x562f2f4c1740;
T_0 ;
    %vpi_call 7 11 "$readmemb", "progfile.mem", v0x562f2f4c1e50 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x562f2f4c35a0;
T_1 ;
    %wait E_0x562f2f4a5bc0;
    %load/vec4 v0x562f2f4c3b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x562f2f4c3a70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x562f2f4c3980_0;
    %assign/vec4 v0x562f2f4c3a70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x562f2f4bf720;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x562f2f4c0c90 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x562f2f4bf720;
T_3 ;
    %wait E_0x562f2f4a5990;
    %load/vec4 v0x562f2f4c0ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x562f2f4c0e10_0;
    %load/vec4 v0x562f2f4c0d30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562f2f4c0c90, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562f2f4684a0;
T_4 ;
    %wait E_0x562f2f4a5a70;
    %load/vec4 v0x562f2f4bf1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x562f2f4bf2d0_0, 0, 16;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x562f2f4600d0_0;
    %store/vec4 v0x562f2f4bf2d0_0, 0, 16;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x562f2f4600d0_0;
    %inv;
    %store/vec4 v0x562f2f4bf2d0_0, 0, 16;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x562f2f4600d0_0;
    %load/vec4 v0x562f2f4bf130_0;
    %add;
    %store/vec4 v0x562f2f4bf2d0_0, 0, 16;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x562f2f4bf400_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0x562f2f4bf130_0;
    %load/vec4 v0x562f2f4600d0_0;
    %sub;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v0x562f2f4600d0_0;
    %load/vec4 v0x562f2f4bf130_0;
    %sub;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v0x562f2f4bf2d0_0, 0, 16;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x562f2f4600d0_0;
    %load/vec4 v0x562f2f4bf130_0;
    %and;
    %store/vec4 v0x562f2f4bf2d0_0, 0, 16;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x562f2f4600d0_0;
    %load/vec4 v0x562f2f4bf130_0;
    %or;
    %store/vec4 v0x562f2f4bf2d0_0, 0, 16;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x562f2f4600d0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x562f2f4bf2d0_0, 0, 16;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x562f2f4bf130_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x562f2f4bf2d0_0, 0, 16;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562f2f4c10b0;
T_5 ;
    %wait E_0x562f2f4a5bc0;
    %load/vec4 v0x562f2f4c15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f2f4c1550_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x562f2f4c12e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x562f2f4c1480_0;
    %assign/vec4 v0x562f2f4c1550_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562f2f4c55d0;
T_6 ;
    %wait E_0x562f2f4a5c00;
    %load/vec4 v0x562f2f4c5a40_0;
    %dup/vec4;
    %pushi/vec4 35, 3, 6;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 39, 3, 6;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 43, 3, 6;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 47, 3, 6;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 51, 3, 6;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 55, 3, 6;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 59, 3, 6;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/x;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/x;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/x;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/x;
    %jmp/1 T_6.10, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/x;
    %jmp/1 T_6.11, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/x;
    %jmp/1 T_6.12, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/x;
    %jmp/1 T_6.13, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_6.14, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_6.15, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_6.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.15 ;
    %load/vec4 v0x562f2f4c5fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.16 ;
    %load/vec4 v0x562f2f4c5fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v0x562f2f4c5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c5ec0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562f2f4c5910_0, 0, 3;
    %jmp T_6.18;
T_6.18 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x562f2f45f560;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c6b00_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c6b00_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562f2f45f560;
T_8 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 16'b0000000000000000, &A<v0x562f2f4c0c90, 1> {0 0 0};
    %vpi_call 2 26 "$dumpvars", 16'b0000000000000000, &A<v0x562f2f4c0c90, 2> {0 0 0};
    %vpi_call 2 27 "$dumpvars", 16'b0000000000000000, &A<v0x562f2f4c0c90, 3> {0 0 0};
    %vpi_call 2 28 "$dumpvars", 16'b0000000000000000, &A<v0x562f2f4c0c90, 4> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f2f4c6ba0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f2f4c6ba0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x562f2f45f560;
T_9 ;
    %delay 72000, 0;
    %vpi_call 2 38 "$write", "R1 = %d\012R2 = %d\012R3 = %d\012R4 = %d\012", &A<v0x562f2f4c0c90, 1>, &A<v0x562f2f4c0c90, 2>, &A<v0x562f2f4c0c90, 3>, &A<v0x562f2f4c0c90, 4> {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
