// Seed: 78036301
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  tri0 id_5, id_6;
  assign id_6 = 1;
  wire id_7, id_8;
  assign id_5 = 1;
  wire id_9;
endmodule
module module_1 (
    input logic id_0,
    input tri id_1,
    output logic id_2,
    input logic id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input tri id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    output tri id_11,
    input supply1 id_12,
    input uwire id_13,
    input tri0 id_14,
    input wand id_15
);
  always id_2 <= id_3;
  assign id_11 = id_12;
  wire id_17;
  assign id_2 = id_0;
  module_0(
      id_17, id_17, id_17
  );
  assign id_2 = 1;
endmodule
