HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:turret_servos
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||turret_servos.srr(41);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/41||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port pulseWidth. The port definition is 18 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||turret_servos.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/50||busapb3.v(74);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/74
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port period. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||turret_servos.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/51||busapb3.v(74);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/74
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port pulseWidth. The port definition is 18 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||turret_servos.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/52||busapb3.v(75);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/75
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port period. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||turret_servos.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/53||busapb3.v(75);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/75
Implementation;Synthesis|| CG133 ||@W:Object FABINT is declared but not assigned. Either assign a value or remove the declaration.||turret_servos.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/54||busapb3.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/21
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 4 of PRDATA[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||turret_servos.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/83||busapb3.v(116);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/116
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||turret_servos.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/164||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||turret_servos.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/184||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||turret_servos.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/185||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||turret_servos.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/199||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||turret_servos.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/200||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL169 ||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||turret_servos.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/201||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||turret_servos.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/229||fifo_256x8_smartfusion.v(52);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v'/linenumber/52
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||turret_servos.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/230||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||turret_servos.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/231||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CG133 ||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||turret_servos.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/249||CoreUARTapb.v(158);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/158
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/272||turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/273||turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/274||turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||turret_servos.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/290||CoreUARTapb.v(104);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/104
Implementation;Synthesis|| CL157 ||@W:*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/292||fifo_256x8_smartfusion.v(74);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v'/linenumber/74
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||turret_servos.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/300||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||turret_servos.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/301||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||turret_servos.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/302||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow. Make sure that there are no unused intermediate registers.||turret_servos.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/303||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of pulseWidth2[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||turret_servos.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/375||busapb3.v(141);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/141
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of pulseWidth1[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||turret_servos.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/376||busapb3.v(130);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/130
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of freq[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||turret_servos.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/377||busapb3.v(81);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/81
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of freq[5:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||turret_servos.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/378||busapb3.v(81);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/81
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of freq[5:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||turret_servos.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/379||busapb3.v(81);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/81
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||turret_servos.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/380||busapb3.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/13
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 24 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||turret_servos.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/381||busapb3.v(14);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/14
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CoreUARTapb_0.uUART.clear_parity_reg0 because it is equivalent to instance CoreUARTapb_0.uUART.clear_framing_error_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.||turret_servos.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/579||coreuart.v(263);liberoaction://cross_probe/hdl/file/'c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\coreuart.v'/linenumber/263
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CoreUARTapb_0.uUART.clear_framing_error_reg because it is equivalent to instance CoreUARTapb_0.uUART.clear_parity_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.||turret_servos.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/580||coreuart.v(278);liberoaction://cross_probe/hdl/file/'c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\coreuart.v'/linenumber/278
Implementation;Synthesis|| MT246 ||@W:Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||turret_servos.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/672||turret_servo_mss_design.v(544);liberoaction://cross_probe/hdl/file/'c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\turret_servo_mss_design.v'/linenumber/544
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||turret_servos.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/673||turret_servo_mss_design.v(477);liberoaction://cross_probe/hdl/file/'c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\turret_servo_mss_design.v'/linenumber/477
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 10.00ns ||turret_servos.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/674||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 10.00ns ||turret_servos.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/675||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||turret_servos.srr(692);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/692||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||turret_servos.srr(694);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/694||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||turret_servos.srr(711);liberoaction://cross_probe/hdl/file/'C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/711||null;null
Implementation;Compile;RootName:turret_servos
Implementation;Compile||(null)||Please refer to the log file for details about 312 Warning(s) , 1 Info(s)||turret_servos_compile_log.rpt;liberoaction://open_report/file/turret_servos_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:turret_servos
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||turret_servos_placeroute_log.rpt;liberoaction://open_report/file/turret_servos_placeroute_log.rpt||(null);(null)
