Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.73 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.73 secs
 
--> Reading design: TOP_DAWG.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP_DAWG.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP_DAWG"
Output Format                      : NGC
Target Device                      : xc3s200a-4-vq100

---- Source Options
Top Module Name                    : TOP_DAWG
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/TOP_DAWG is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd".
WARNING:HDLParsers:3607 - Unit work/TOP_DAWG/Behavioral is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd".
WARNING:HDLParsers:3607 - Unit work/CONTROLLER_SLOW is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/CONTROLLER.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/CONTROLLER.vhd".
WARNING:HDLParsers:3607 - Unit work/CONTROLLER_SLOW/Behavioral is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/CONTROLLER.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/CONTROLLER.vhd".
WARNING:HDLParsers:3607 - Unit work/CONTROLLER_FAST is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/CONTROLLER_FAST.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/CONTROLLER_FAST.vhd".
WARNING:HDLParsers:3607 - Unit work/CONTROLLER_FAST/Behavioral is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/CONTROLLER_FAST.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/CONTROLLER_FAST.vhd".
WARNING:HDLParsers:3607 - Unit work/DeBounce is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/DBOUNCER.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/DBOUNCER.vhd".
WARNING:HDLParsers:3607 - Unit work/clk1 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/clk1.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/clk1.vhd".
WARNING:HDLParsers:3607 - Unit work/clk1/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/clk1.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/clk1.vhd".
WARNING:HDLParsers:3607 - Unit work/clk2 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/clk2.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/clk2.vhd".
WARNING:HDLParsers:3607 - Unit work/clk2/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/clk2.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/clk2.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_1 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_1.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_1.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_1/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_1.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_1.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_10 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_10.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_10.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_10/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_10.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_10.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_11 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_11.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_11.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_11/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_11.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_11.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_12 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_12.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_12.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_12/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_12.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_12.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_13 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_13.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_13.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_13/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_13.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_13.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_14 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_14.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_14.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_14/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_14.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_14.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_15 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_15.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_15.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_15/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_15.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_15.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_16 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_16.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_16.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_16/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_16.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_16.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_2 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_2.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_2.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_2/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_2.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_2.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_3 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_3.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_3.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_3/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_3.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_3.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_4 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_4.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_4.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_4/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_4.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_4.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_5 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_5.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_5.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_5/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_5.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_5.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_6 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_6.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_6.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_6/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_6.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_6.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_7 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_7.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_7.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_7/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_7.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_7.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_8 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_8.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_8.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_8/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_8.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_8.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_9 is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_9.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_9.vhd".
WARNING:HDLParsers:3607 - Unit work/ROM_9/syn is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_9.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_9.vhd".
WARNING:HDLParsers:3607 - Unit work/SUM_NORM is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/SUM_NORM.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/SUM_NORM.vhd".
WARNING:HDLParsers:3607 - Unit work/SUM_NORM/Behavioral is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/SUM_NORM.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/SUM_NORM.vhd".
WARNING:HDLParsers:3607 - Unit work/FIFO is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ipcore_dir/FIFO.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ipcore_dir/FIFO.vhd".
WARNING:HDLParsers:3607 - Unit work/FIFO/FIFO_a is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ipcore_dir/FIFO.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ipcore_dir/FIFO.vhd".
WARNING:HDLParsers:3607 - Unit work/PRE_FIFO is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ipcore_dir/PRE_FIFO.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ipcore_dir/PRE_FIFO.vhd".
WARNING:HDLParsers:3607 - Unit work/PRE_FIFO/PRE_FIFO_a is now defined in a different file.  It was defined in "C:/Users/Alex Maretee/Dropbox/Thesis/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ipcore_dir/PRE_FIFO.vhd", and is now defined in "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ipcore_dir/PRE_FIFO.vhd".
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/clk1.vhd" in Library work.
Architecture behavioral of Entity clk1 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/clk2.vhd" in Library work.
Architecture behavioral of Entity clk2 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_1.vhd" in Library work.
Architecture syn of Entity rom_1 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_2.vhd" in Library work.
Architecture syn of Entity rom_2 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_3.vhd" in Library work.
Architecture syn of Entity rom_3 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_4.vhd" in Library work.
Architecture syn of Entity rom_4 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_5.vhd" in Library work.
Architecture syn of Entity rom_5 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_6.vhd" in Library work.
Architecture syn of Entity rom_6 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_7.vhd" in Library work.
Architecture syn of Entity rom_7 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_8.vhd" in Library work.
Architecture syn of Entity rom_8 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_9.vhd" in Library work.
Architecture syn of Entity rom_9 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_10.vhd" in Library work.
Architecture syn of Entity rom_10 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_11.vhd" in Library work.
Architecture syn of Entity rom_11 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_12.vhd" in Library work.
Architecture syn of Entity rom_12 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_13.vhd" in Library work.
Architecture syn of Entity rom_13 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_14.vhd" in Library work.
Architecture syn of Entity rom_14 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_15.vhd" in Library work.
Architecture syn of Entity rom_15 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_16.vhd" in Library work.
Architecture syn of Entity rom_16 is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/CONTROLLER.vhd" in Library work.
Architecture behavioral of Entity controller_slow is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/CONTROLLER_FAST.vhd" in Library work.
Architecture behavioral of Entity controller_fast is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/SUM_NORM.vhd" in Library work.
Architecture behavioral of Entity sum_norm is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ipcore_dir/FIFO.vhd" in Library work.
Architecture fifo_a of Entity fifo is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ipcore_dir/PRE_FIFO.vhd" in Library work.
Architecture pre_fifo_a of Entity pre_fifo is up to date.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/DBOUNCER.vhd" in Library work.
Entity <debounce> compiled.
Entity <DeBounce> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd" in Library work.
Entity <top_dawg> compiled.
Entity <top_dawg> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP_DAWG> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROM_1> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_2> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_3> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_4> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_5> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_6> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_7> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_8> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_9> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_10> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_11> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_12> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_13> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_14> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_15> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ROM_16> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <CONTROLLER_SLOW> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CONTROLLER_FAST> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SUM_NORM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DEBOUNCE> in library <work> (architecture <behav>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP_DAWG> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IBUFG_inst> in unit <TOP_DAWG>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IBUFG_inst> in unit <TOP_DAWG>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IBUFG_inst> in unit <TOP_DAWG>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IBUFG_inst> in unit <TOP_DAWG>.
WARNING:Xst:753 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd" line 334: Unconnected output port 'LOCKED_OUT' of component 'clk2'.
WARNING:Xst:753 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd" line 452: Unconnected output port 'FIFO_WE' of component 'CONTROLLER_FAST'.
WARNING:Xst:753 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd" line 484: Unconnected output port 'full' of component 'FIFO'.
WARNING:Xst:753 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd" line 484: Unconnected output port 'empty' of component 'FIFO'.
WARNING:Xst:2211 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd" line 484: Instantiating black box module <FIFO>.
WARNING:Xst:753 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd" line 496: Unconnected output port 'full' of component 'PRE_FIFO'.
WARNING:Xst:753 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd" line 496: Unconnected output port 'empty' of component 'PRE_FIFO'.
WARNING:Xst:2211 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd" line 496: Instantiating black box module <PRE_FIFO>.
Entity <TOP_DAWG> analyzed. Unit <TOP_DAWG> generated.

Analyzing Entity <clk1> in library <work> (Architecture <behavioral>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "CLKFX_MULTIPLY =  21" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "CLKIN_PERIOD =  25.0000000000000000" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clk1>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clk1>.
Entity <clk1> analyzed. Unit <clk1> generated.

Analyzing Entity <clk2> in library <work> (Architecture <behavioral>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "CLKFX_DIVIDE =  16" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "CLKIN_PERIOD =  25.0000000000000000" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clk2>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clk2>.
Entity <clk2> analyzed. Unit <clk2> generated.

Analyzing Entity <ROM_1> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_1.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_1> analyzed. Unit <ROM_1> generated.

Analyzing Entity <ROM_2> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_2.vhd" line 29: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_2> analyzed. Unit <ROM_2> generated.

Analyzing Entity <ROM_3> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_3.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_3> analyzed. Unit <ROM_3> generated.

Analyzing Entity <ROM_4> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_4.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_4> analyzed. Unit <ROM_4> generated.

Analyzing Entity <ROM_5> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_5.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_5> analyzed. Unit <ROM_5> generated.

Analyzing Entity <ROM_6> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_6.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_6> analyzed. Unit <ROM_6> generated.

Analyzing Entity <ROM_7> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_7.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_7> analyzed. Unit <ROM_7> generated.

Analyzing Entity <ROM_8> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_8.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_8> analyzed. Unit <ROM_8> generated.

Analyzing Entity <ROM_9> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_9.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_9> analyzed. Unit <ROM_9> generated.

Analyzing Entity <ROM_10> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_10.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_10> analyzed. Unit <ROM_10> generated.

Analyzing Entity <ROM_11> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_11.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_11> analyzed. Unit <ROM_11> generated.

Analyzing Entity <ROM_12> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_12.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_12> analyzed. Unit <ROM_12> generated.

Analyzing Entity <ROM_13> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_13.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_13> analyzed. Unit <ROM_13> generated.

Analyzing Entity <ROM_14> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_14.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_14> analyzed. Unit <ROM_14> generated.

Analyzing Entity <ROM_15> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_15.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_15> analyzed. Unit <ROM_15> generated.

Analyzing Entity <ROM_16> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_16.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_16> analyzed. Unit <ROM_16> generated.

Analyzing Entity <CONTROLLER_SLOW> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/CONTROLLER.vhd" line 63: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <count_on>, <count_rst>
Entity <CONTROLLER_SLOW> analyzed. Unit <CONTROLLER_SLOW> generated.

Analyzing Entity <CONTROLLER_FAST> in library <work> (Architecture <behavioral>).
Entity <CONTROLLER_FAST> analyzed. Unit <CONTROLLER_FAST> generated.

Analyzing Entity <SUM_NORM> in library <work> (Architecture <behavioral>).
Entity <SUM_NORM> analyzed. Unit <SUM_NORM> generated.

Analyzing Entity <DEBOUNCE> in library <work> (Architecture <behav>).
Entity <DEBOUNCE> analyzed. Unit <DEBOUNCE> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ROM_1>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_1.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_1> synthesized.


Synthesizing Unit <ROM_2>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_2.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_2> synthesized.


Synthesizing Unit <ROM_3>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_3.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_3> synthesized.


Synthesizing Unit <ROM_4>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_4.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_4> synthesized.


Synthesizing Unit <ROM_5>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_5.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_5> synthesized.


Synthesizing Unit <ROM_6>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_6.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_6> synthesized.


Synthesizing Unit <ROM_7>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_7.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_7> synthesized.


Synthesizing Unit <ROM_8>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_8.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_8> synthesized.


Synthesizing Unit <ROM_9>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_9.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_9> synthesized.


Synthesizing Unit <ROM_10>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_10.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_10> synthesized.


Synthesizing Unit <ROM_11>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_11.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_11> synthesized.


Synthesizing Unit <ROM_12>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_12.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_12> synthesized.


Synthesizing Unit <ROM_13>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_13.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_13> synthesized.


Synthesizing Unit <ROM_14>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_14.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_14> synthesized.


Synthesizing Unit <ROM_15>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_15.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_15> synthesized.


Synthesizing Unit <ROM_16>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/ROM_16.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 42x10-bit ROM for signal <rdata>.
    Found 10-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_16> synthesized.


Synthesizing Unit <CONTROLLER_SLOW>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/CONTROLLER.vhd".
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | idlestate                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <PRE_RE>.
    Found 1-bit register for signal <PRE_WE>.
    Found 6-bit up counter for signal <counter_sig>.
    Found 1-bit register for signal <d_pre_re>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <CONTROLLER_SLOW> synthesized.


Synthesizing Unit <CONTROLLER_FAST>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/CONTROLLER_FAST.vhd".
    Found finite state machine <FSM_1> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | idlestate                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <FIFO_LOOP>.
    Found 1-bit register for signal <d_fifo_loop>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <CONTROLLER_FAST> synthesized.


Synthesizing Unit <SUM_NORM>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/SUM_NORM.vhd".
WARNING:Xst:646 - Signal <NORM<13:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit adder for signal <p1$addsub0000> created at line 74.
    Found 15-bit adder for signal <p1$addsub0001> created at line 74.
    Found 15-bit adder for signal <p1$addsub0002> created at line 74.
    Found 15-bit adder for signal <p1$addsub0003> created at line 74.
    Found 15-bit adder for signal <p1$addsub0004> created at line 74.
    Found 15-bit adder for signal <p1$addsub0005> created at line 74.
    Found 15-bit adder for signal <p1$addsub0006> created at line 74.
    Found 15-bit adder for signal <p1$addsub0007> created at line 74.
    Found 15-bit adder for signal <p1$addsub0008> created at line 74.
    Found 15-bit adder for signal <p1$addsub0009> created at line 74.
    Found 15-bit adder for signal <p1$addsub0010> created at line 74.
    Found 15-bit adder for signal <p1$addsub0011> created at line 74.
    Found 15-bit adder for signal <p1$addsub0012> created at line 74.
    Found 15-bit subtractor for signal <p1$sub0000> created at line 71.
    Found 15-bit subtractor for signal <p1$sub0001> created at line 71.
    Found 15-bit subtractor for signal <p1$sub0002> created at line 71.
    Found 15-bit subtractor for signal <p1$sub0003> created at line 71.
    Found 15-bit subtractor for signal <p1$sub0004> created at line 71.
    Found 15-bit subtractor for signal <p1$sub0005> created at line 71.
    Found 15-bit subtractor for signal <p1$sub0006> created at line 71.
    Found 15-bit subtractor for signal <p1$sub0007> created at line 71.
    Found 15-bit subtractor for signal <p1$sub0008> created at line 71.
    Found 15-bit subtractor for signal <p1$sub0009> created at line 71.
    Found 15-bit subtractor for signal <p1$sub0010> created at line 71.
    Found 15-bit subtractor for signal <p1$sub0011> created at line 71.
    Found 15-bit subtractor for signal <p1$sub0012> created at line 71.
    Found 15-bit subtractor for signal <p1$sub0013> created at line 71.
    Found 14-bit adder for signal <sum>.
    Found 14-bit adder for signal <sum$addsub0000> created at line 84.
    Found 14-bit adder for signal <sum$addsub0001> created at line 84.
    Found 14-bit adder for signal <sum$addsub0002> created at line 84.
    Found 14-bit adder for signal <sum$addsub0003> created at line 84.
    Found 14-bit adder for signal <sum$addsub0004> created at line 84.
    Found 14-bit adder for signal <sum$addsub0005> created at line 84.
    Found 14-bit adder for signal <sum$addsub0006> created at line 84.
    Found 14-bit adder for signal <sum$addsub0007> created at line 84.
    Found 14-bit adder for signal <sum$addsub0008> created at line 84.
    Found 14-bit adder for signal <sum$addsub0009> created at line 84.
    Found 14-bit adder for signal <sum$addsub0010> created at line 84.
    Found 14-bit adder for signal <sum$addsub0011> created at line 84.
    Found 14-bit adder for signal <sum$addsub0012> created at line 84.
    Found 14-bit adder for signal <sum$addsub0013> created at line 84.
    Summary:
	inferred  42 Adder/Subtractor(s).
Unit <SUM_NORM> synthesized.


Synthesizing Unit <DEBOUNCE>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/DBOUNCER.vhd".
    Found 1-bit register for signal <RESULT>.
    Found 32-bit up counter for signal <count>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <DEBOUNCE> synthesized.


Synthesizing Unit <clk1>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/clk1.vhd".
Unit <clk1> synthesized.


Synthesizing Unit <clk2>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/clk2.vhd".
Unit <clk2> synthesized.


Synthesizing Unit <TOP_DAWG>.
    Related source file is "C:/Users/alexm_000/Documents/GitHub/FPGA_DESIGN/DIGITAL_SYTH_JAMMER/TOP_DAWG.vhd".
    Found 5-bit adder for signal <s_sw_tot>.
    Found 5-bit adder for signal <s_sw_tot$addsub0000> created at line 565.
    Found 5-bit adder for signal <s_sw_tot$addsub0001> created at line 565.
    Found 5-bit adder for signal <s_sw_tot$addsub0002> created at line 565.
    Found 5-bit adder for signal <s_sw_tot$addsub0003> created at line 565.
    Found 5-bit adder for signal <s_sw_tot$addsub0004> created at line 565.
    Found 5-bit adder for signal <s_sw_tot$addsub0005> created at line 565.
    Found 5-bit adder for signal <s_sw_tot$addsub0006> created at line 565.
    Found 5-bit adder for signal <s_sw_tot$addsub0007> created at line 565.
    Found 5-bit adder for signal <s_sw_tot$addsub0008> created at line 565.
    Found 5-bit adder for signal <s_sw_tot$addsub0009> created at line 565.
    Found 5-bit adder for signal <s_sw_tot$addsub0010> created at line 565.
    Found 5-bit adder for signal <s_sw_tot$addsub0011> created at line 565.
    Found 5-bit adder for signal <s_sw_tot$addsub0012> created at line 565.
    Found 5-bit adder for signal <s_sw_tot$addsub0013> created at line 565.
    Summary:
	inferred  15 Adder/Subtractor(s).
Unit <TOP_DAWG> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 16
 42x10-bit ROM                                         : 16
# Adders/Subtractors                                   : 57
 14-bit adder                                          : 15
 15-bit adder                                          : 13
 15-bit subtractor                                     : 14
 5-bit adder                                           : 15
# Counters                                             : 2
 32-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 23
 1-bit register                                        : 7
 10-bit register                                       : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <cont2/PS/FSM> on signal <PS[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 idlestate   | 00
 loadstate_1 | 01
 loadstate_2 | 11
 loopstate   | 10
-------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cont1/PS/FSM> on signal <PS[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 idlestate   | 00
 loadstate_1 | 01
 loadstate_2 | 11
 loopstate   | 10
-------------------------
Reading core <ipcore_dir/FIFO.ngc>.
Reading core <ipcore_dir/PRE_FIFO.ngc>.
Loading core <FIFO> for timing and area information for instance <fifo1>.
Loading core <PRE_FIFO> for timing and area information for instance <fifo2>.

Synthesizing (advanced) Unit <ROM_1>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_1> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_10>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_10> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_11>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_11> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_12>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_12> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_13>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_13> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_14>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_14> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_15>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_15> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_16>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_16> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_2>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_2> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_3>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_3> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_4>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_4> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_5>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_5> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_6>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_6> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_7>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_7> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_8>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_8> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_9>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdata> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_9> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 16
 42x10-bit ROM                                         : 16
# Adders/Subtractors                                   : 50
 13-bit adder                                          : 1
 14-bit adder                                          : 15
 14-bit subtractor                                     : 2
 15-bit adder                                          : 12
 15-bit subtractor                                     : 12
 5-bit adder                                           : 1
 5-bit adder carry in                                  : 7
# Counters                                             : 2
 32-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 167
 Flip-Flops                                            : 167

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP_DAWG> ...

Optimizing unit <ROM_1> ...

Optimizing unit <ROM_2> ...

Optimizing unit <ROM_3> ...

Optimizing unit <ROM_4> ...

Optimizing unit <ROM_5> ...

Optimizing unit <ROM_6> ...

Optimizing unit <ROM_7> ...

Optimizing unit <ROM_8> ...

Optimizing unit <ROM_9> ...

Optimizing unit <ROM_10> ...

Optimizing unit <ROM_11> ...

Optimizing unit <ROM_12> ...

Optimizing unit <ROM_13> ...

Optimizing unit <ROM_14> ...

Optimizing unit <ROM_15> ...

Optimizing unit <ROM_16> ...

Optimizing unit <CONTROLLER_SLOW> ...

Optimizing unit <SUM_NORM> ...

Optimizing unit <DEBOUNCE> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_DAWG, actual ratio is 52.
INFO:Xst:2261 - The FF/Latch <rom14/DATA_8> in Unit <TOP_DAWG> is equivalent to the following 5 FFs/Latches, which will be removed : <rom14/DATA_7> <rom14/DATA_5> <rom14/DATA_4> <rom14/DATA_3> <rom14/DATA_1> 
INFO:Xst:2261 - The FF/Latch <rom7/DATA_8> in Unit <TOP_DAWG> is equivalent to the following 4 FFs/Latches, which will be removed : <rom7/DATA_7> <rom7/DATA_5> <rom7/DATA_4> <rom7/DATA_3> 
INFO:Xst:2261 - The FF/Latch <rom15/DATA_6> in Unit <TOP_DAWG> is equivalent to the following FF/Latch, which will be removed : <rom15/DATA_4> 
INFO:Xst:2261 - The FF/Latch <rom15/DATA_3> in Unit <TOP_DAWG> is equivalent to the following FF/Latch, which will be removed : <rom15/DATA_2> 
INFO:Xst:2261 - The FF/Latch <rom6/DATA_6> in Unit <TOP_DAWG> is equivalent to the following FF/Latch, which will be removed : <rom6/DATA_4> 
INFO:Xst:2261 - The FF/Latch <rom6/DATA_3> in Unit <TOP_DAWG> is equivalent to the following 2 FFs/Latches, which will be removed : <rom6/DATA_2> <rom6/DATA_0> 
INFO:Xst:2261 - The FF/Latch <rom9/DATA_3> in Unit <TOP_DAWG> is equivalent to the following 2 FFs/Latches, which will be removed : <rom9/DATA_2> <rom9/DATA_0> 
INFO:Xst:2261 - The FF/Latch <rom12/DATA_6> in Unit <TOP_DAWG> is equivalent to the following FF/Latch, which will be removed : <rom12/DATA_4> 
INFO:Xst:2261 - The FF/Latch <rom6/DATA_8> in Unit <TOP_DAWG> is equivalent to the following FF/Latch, which will be removed : <rom6/DATA_1> 
INFO:Xst:2261 - The FF/Latch <rom12/DATA_3> in Unit <TOP_DAWG> is equivalent to the following 2 FFs/Latches, which will be removed : <rom12/DATA_2> <rom12/DATA_0> 
INFO:Xst:2261 - The FF/Latch <rom14/DATA_6> in Unit <TOP_DAWG> is equivalent to the following 2 FFs/Latches, which will be removed : <rom14/DATA_2> <rom14/DATA_0> 
INFO:Xst:2261 - The FF/Latch <rom3/DATA_6> in Unit <TOP_DAWG> is equivalent to the following FF/Latch, which will be removed : <rom3/DATA_4> 
INFO:Xst:2261 - The FF/Latch <rom3/DATA_3> in Unit <TOP_DAWG> is equivalent to the following 2 FFs/Latches, which will be removed : <rom3/DATA_2> <rom3/DATA_0> 
INFO:Xst:2261 - The FF/Latch <rom7/DATA_6> in Unit <TOP_DAWG> is equivalent to the following FF/Latch, which will be removed : <rom7/DATA_2> 
INFO:Xst:2261 - The FF/Latch <rom12/DATA_8> in Unit <TOP_DAWG> is equivalent to the following FF/Latch, which will be removed : <rom12/DATA_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> 

Pipelining and Register Balancing Report ...

Processing Unit <TOP_DAWG> :
	Register(s) cont2/PS_FSM_FFd2 cont2/PS_FSM_FFd1 has(ve) been forward balanced into : cont2/PS_FSM_Out31_FRB.
	Register(s) cont1/d_pre_re has(ve) been backward balanced into : cont1/d_pre_re_BRB0 cont1/d_pre_re_BRB1 cont1/d_pre_re_BRB2.
Unit <TOP_DAWG> processed.
Replicating register cont1/PS_FSM_FFd1 to handle IOB=TRUE attribute


Final Macro Processing ...

Processing Unit <TOP_DAWG> :
	Found 2-bit shift register for signal <cont2/FIFO_LOOP>.
Unit <TOP_DAWG> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 184
 Flip-Flops                                            : 184
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP_DAWG.ngr
Top Level Output File Name         : TOP_DAWG
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 2716
#      GND                         : 3
#      INV                         : 18
#      LUT1                        : 142
#      LUT2                        : 187
#      LUT3                        : 312
#      LUT3_D                      : 1
#      LUT4                        : 666
#      LUT4_D                      : 4
#      LUT4_L                      : 6
#      MULT_AND                    : 1
#      MUXCY                       : 472
#      MUXF5                       : 287
#      MUXF6                       : 131
#      VCC                         : 3
#      XORCY                       : 483
# FlipFlops/Latches                : 347
#      FD                          : 151
#      FDC                         : 64
#      FDCE                        : 55
#      FDE                         : 11
#      FDP                         : 20
#      FDPE                        : 11
#      FDR                         : 2
#      FDRE                        : 33
# RAMS                             : 41
#      RAM16X1D                    : 40
#      RAMB16BWE                   : 1
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 36
#      IBUF                        : 17
#      IBUFG                       : 1
#      OBUF                        : 18
# DCMs                             : 2
#      DCM_SP                      : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200avq100-4 

 Number of Slices:                      826  out of   1792    46%  
 Number of Slice Flip Flops:            346  out of   3584     9%  
 Number of 4 input LUTs:               1417  out of   3584    39%  
    Number used as logic:              1336
    Number used as Shift registers:       1
    Number used as RAMs:                 80
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of     68    52%  
    IOB Flip Flops:                       1
 Number of BRAMs:                         1  out of     16     6%  
 Number of GCLKs:                         4  out of     24    16%  
 Number of DCMs:                          2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IN                             | clk_1/DCM_SP_INST:CLKFX| 148   |
CLK_IN                             | clk_2/DCM_SP_INST:CLKFX| 242   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                             | Buffer(FF name)                                                                                                    | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+
fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0)| 24    |
fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0)| 24    |
fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1)       | 24    |
fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_1)       | 20    |
fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i)            | 14    |
fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)            | 14    |
cont1/count_rst(cont1/count_rst1:O)                                                                                                        | NONE(cont1/counter_sig_0)                                                                                          | 6     |
s_fifo_rst(cont2/FIFO_RST1:O)                                                                                                              | NONE(fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                          | 6     |
s_pre_rst(cont1/FIFO_RST1:O)                                                                                                               | NONE(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                          | 6     |
fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i)           | 3     |
fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i)           | 3     |
fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1)                                          | 2     |
fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                          | 2     |
fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2)                                          | 1     |
fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                          | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 31.563ns (Maximum Frequency: 31.683MHz)
   Minimum input arrival time before clock: 102.230ns
   Maximum output required time after clock: 7.142ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_IN'
  Clock period: 31.563ns (frequency: 31.683MHz)
  Total number of paths / destination ports: 540183886740192660000000000000 / 908
-------------------------------------------------------------------------
Delay:               6.012ns (Levels of Logic = 10)
  Source:            cont1/PRE_RE (FF)
  Destination:       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_6 (FF)
  Source Clock:      CLK_IN rising 0.1X
  Destination Clock: CLK_IN rising 5.3X

  Data Path: cont1/PRE_RE to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.963  cont1/PRE_RE (cont1/PRE_RE)
     begin scope: 'fifo1'
     LUT2:I0->O           14   0.648   1.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     MULT_AND:I0->LO       0   0.602   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1)
     MUXCY:DI->O           1   0.787   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<1> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<2> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<4> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<4>)
     MUXCY:CI->O           0   0.065   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<5> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<5>)
     XORCY:CI->O           1   0.844   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<6> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_add0000<6>)
     FDC:D                     0.252          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_6
    ----------------------------------------
    Total                      6.012ns (4.049ns logic, 1.963ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_IN'
  Total number of paths / destination ports: 540191150460915780000000000000 / 12
-------------------------------------------------------------------------
Offset:              102.230ns (Levels of Logic = 120)
  Source:            SW<15> (PAD)
  Destination:       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram (RAM)
  Destination Clock: CLK_IN rising 0.1X

  Data Path: SW<15> to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   0.849   1.411  SW_15_IBUF (SW_15_IBUF)
     LUT2:I0->O            1   0.648   0.500  s_sum_norm_1<1>1 (s_sum_norm_1<1>)
     LUT4:I1->O            1   0.643   0.500  sum_norm1/Madd_sum_addsub0001C1 (sum_norm1/Madd_sum_addsub0001C)
     LUT4:I1->O            1   0.643   0.000  sum_norm1/Madd_sum_addsub0001_Madd_lut<2> (sum_norm1/Madd_sum_addsub0001_Madd_lut<2>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_sum_addsub0001_Madd_cy<2> (sum_norm1/Madd_sum_addsub0001_Madd_cy<2>)
     XORCY:CI->O           3   0.844   0.611  sum_norm1/Madd_sum_addsub0001_Madd_xor<3> (sum_norm1/sum_addsub0001<3>)
     LUT3:I1->O            1   0.643   0.563  sum_norm1/Madd_sum_addsub0003_Madd_lut<3>_SW0 (N41)
     LUT4:I0->O            1   0.648   0.000  sum_norm1/Madd_sum_addsub0003_Madd_lut<3> (sum_norm1/Madd_sum_addsub0003_Madd_lut<3>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_sum_addsub0003_Madd_cy<3> (sum_norm1/Madd_sum_addsub0003_Madd_cy<3>)
     XORCY:CI->O           2   0.844   0.527  sum_norm1/Madd_sum_addsub0003_Madd_xor<4> (sum_norm1/sum_addsub0003<4>)
     LUT3:I1->O            1   0.643   0.563  sum_norm1/Madd_sum_addsub0005_Madd_lut<4>_SW0 (N39)
     LUT4:I0->O            1   0.648   0.000  sum_norm1/Madd_sum_addsub0005_Madd_lut<4> (sum_norm1/Madd_sum_addsub0005_Madd_lut<4>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_sum_addsub0005_Madd_cy<4> (sum_norm1/Madd_sum_addsub0005_Madd_cy<4>)
     XORCY:CI->O           3   0.844   0.611  sum_norm1/Madd_sum_addsub0005_Madd_xor<5> (sum_norm1/sum_addsub0005<5>)
     LUT3:I1->O            1   0.643   0.563  sum_norm1/Madd_sum_addsub0007_Madd_lut<5>_SW0 (N47)
     LUT4:I0->O            1   0.648   0.000  sum_norm1/Madd_sum_addsub0007_Madd_lut<5> (sum_norm1/Madd_sum_addsub0007_Madd_lut<5>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_sum_addsub0007_Madd_cy<5> (sum_norm1/Madd_sum_addsub0007_Madd_cy<5>)
     XORCY:CI->O           3   0.844   0.611  sum_norm1/Madd_sum_addsub0007_Madd_xor<6> (sum_norm1/sum_addsub0007<6>)
     LUT3:I1->O            1   0.643   0.563  sum_norm1/Madd_sum_addsub0009_Madd_lut<6>_SW0 (N51)
     LUT4:I0->O            1   0.648   0.000  sum_norm1/Madd_sum_addsub0009_Madd_lut<6> (sum_norm1/Madd_sum_addsub0009_Madd_lut<6>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_sum_addsub0009_Madd_cy<6> (sum_norm1/Madd_sum_addsub0009_Madd_cy<6>)
     XORCY:CI->O           3   0.844   0.611  sum_norm1/Madd_sum_addsub0009_Madd_xor<7> (sum_norm1/sum_addsub0009<7>)
     LUT3:I1->O            1   0.643   0.563  sum_norm1/Madd_sum_addsub0011_Madd_lut<7>_SW0 (N55)
     LUT4:I0->O            1   0.648   0.000  sum_norm1/Madd_sum_addsub0011_Madd_lut<7> (sum_norm1/Madd_sum_addsub0011_Madd_lut<7>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_sum_addsub0011_Madd_cy<7> (sum_norm1/Madd_sum_addsub0011_Madd_cy<7>)
     XORCY:CI->O           3   0.844   0.674  sum_norm1/Madd_sum_addsub0011_Madd_xor<8> (sum_norm1/sum_addsub0011<8>)
     LUT4:I0->O            1   0.648   0.000  sum_norm1/Madd_sum_addsub0013C711 (sum_norm1/Madd_sum_addsub0013C71)
     MUXF5:I1->O           1   0.276   0.563  sum_norm1/Madd_sum_addsub0013C71_f5 (sum_norm1/Madd_sum_addsub0013C7)
     LUT4:I0->O            1   0.648   0.000  sum_norm1/Madd_sum_addsub0013_Madd_lut<9> (sum_norm1/Madd_sum_addsub0013_Madd_lut<9>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_sum_addsub0013_Madd_cy<9> (sum_norm1/Madd_sum_addsub0013_Madd_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  sum_norm1/Madd_sum_addsub0013_Madd_cy<10> (sum_norm1/Madd_sum_addsub0013_Madd_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  sum_norm1/Madd_sum_addsub0013_Madd_cy<11> (sum_norm1/Madd_sum_addsub0013_Madd_cy<11>)
     XORCY:CI->O           1   0.844   0.563  sum_norm1/Madd_sum_addsub0013_Madd_xor<12> (sum_norm1/sum_addsub0013<12>)
     LUT1:I0->O            1   0.648   0.000  sum_norm1/Madd_sum_cy<12>_rt (sum_norm1/Madd_sum_cy<12>_rt)
     MUXCY:S->O            0   0.632   0.000  sum_norm1/Madd_sum_cy<12> (sum_norm1/Madd_sum_cy<12>)
     XORCY:CI->O          10   0.844   0.962  sum_norm1/Madd_sum_xor<13> (sum_norm1/sum<13>)
     LUT4:I1->O            1   0.643   0.563  sum_norm1/Madd_p1_addsub0000_lut<4>_SW0 (N93)
     LUT4:I0->O            1   0.648   0.000  sum_norm1/Madd_p1_addsub0000_lut<4> (sum_norm1/Madd_p1_addsub0000_lut<4>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_p1_addsub0000_cy<4> (sum_norm1/Madd_p1_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  sum_norm1/Madd_p1_addsub0000_cy<5> (sum_norm1/Madd_p1_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  sum_norm1/Madd_p1_addsub0000_cy<6> (sum_norm1/Madd_p1_addsub0000_cy<6>)
     XORCY:CI->O           6   0.844   0.812  sum_norm1/Madd_p1_addsub0000_xor<7> (sum_norm1/p1_addsub0000<7>)
     LUT2:I0->O            1   0.648   0.000  sum_norm1/Msub_p1_sub0001_lut<8> (sum_norm1/Msub_p1_sub0001_lut<8>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Msub_p1_sub0001_cy<8> (sum_norm1/Msub_p1_sub0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  sum_norm1/Msub_p1_sub0001_cy<9> (sum_norm1/Msub_p1_sub0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  sum_norm1/Msub_p1_sub0001_cy<10> (sum_norm1/Msub_p1_sub0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  sum_norm1/Msub_p1_sub0001_cy<11> (sum_norm1/Msub_p1_sub0001_cy<11>)
     MUXCY:CI->O           0   0.065   0.000  sum_norm1/Msub_p1_sub0001_cy<12> (sum_norm1/Msub_p1_sub0001_cy<12>)
     XORCY:CI->O          17   0.844   1.194  sum_norm1/Msub_p1_sub0001_xor<13> (sum_norm1/p1_sub0001<13>)
     LUT3:I0->O            0   0.648   0.000  sum_norm1/p1_mux0001<0>1 (sum_norm1/p1_mux0001<0>)
     MUXCY:DI->O           1   0.787   0.000  sum_norm1/Msub_p1_sub0002_cy<1> (sum_norm1/Msub_p1_sub0002_cy<1>)
     XORCY:CI->O           3   0.844   0.674  sum_norm1/Msub_p1_sub0002_xor<2> (sum_norm1/p1_sub0002<2>)
     LUT2:I0->O            1   0.648   0.000  sum_norm1/Madd_p1_addsub0002_lut<2> (sum_norm1/Madd_p1_addsub0002_lut<2>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_p1_addsub0002_cy<2> (sum_norm1/Madd_p1_addsub0002_cy<2>)
     XORCY:CI->O           2   0.844   0.479  sum_norm1/Madd_p1_addsub0002_xor<3> (sum_norm1/p1_addsub0002<3>)
     LUT3:I2->O            0   0.648   0.000  sum_norm1/p1_mux0002<3>1 (sum_norm1/p1_mux0002<3>)
     MUXCY:DI->O           1   0.787   0.000  sum_norm1/Msub_p1_sub0003_cy<4> (sum_norm1/Msub_p1_sub0003_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  sum_norm1/Msub_p1_sub0003_cy<5> (sum_norm1/Msub_p1_sub0003_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  sum_norm1/Msub_p1_sub0003_cy<6> (sum_norm1/Msub_p1_sub0003_cy<6>)
     XORCY:CI->O           2   0.844   0.590  sum_norm1/Msub_p1_sub0003_xor<7> (sum_norm1/p1_sub0003<7>)
     LUT1:I0->O            1   0.648   0.000  sum_norm1/Madd_p1_addsub0003_cy<7>_rt (sum_norm1/Madd_p1_addsub0003_cy<7>_rt)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_p1_addsub0003_cy<7> (sum_norm1/Madd_p1_addsub0003_cy<7>)
     XORCY:CI->O           1   0.844   0.500  sum_norm1/Madd_p1_addsub0003_xor<8> (sum_norm1/p1_addsub0003<8>)
     LUT3:I1->O            1   0.643   0.000  sum_norm1/Msub_p1_sub0004_lut<9> (sum_norm1/Msub_p1_sub0004_lut<9>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Msub_p1_sub0004_cy<9> (sum_norm1/Msub_p1_sub0004_cy<9>)
     XORCY:CI->O           2   0.844   0.590  sum_norm1/Msub_p1_sub0004_xor<10> (sum_norm1/p1_sub0004<10>)
     LUT1:I0->O            1   0.648   0.000  sum_norm1/Madd_p1_addsub0004_cy<10>_rt (sum_norm1/Madd_p1_addsub0004_cy<10>_rt)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_p1_addsub0004_cy<10> (sum_norm1/Madd_p1_addsub0004_cy<10>)
     XORCY:CI->O           1   0.844   0.500  sum_norm1/Madd_p1_addsub0004_xor<11> (sum_norm1/p1_addsub0004<11>)
     LUT3:I1->O            1   0.643   0.000  sum_norm1/Msub_p1_sub0005_lut<12> (sum_norm1/Msub_p1_sub0005_lut<12>)
     MUXCY:S->O            0   0.632   0.000  sum_norm1/Msub_p1_sub0005_cy<12> (sum_norm1/Msub_p1_sub0005_cy<12>)
     XORCY:CI->O          18   0.844   1.211  sum_norm1/Msub_p1_sub0005_xor<13> (sum_norm1/p1_sub0005<13>)
     LUT3:I0->O            0   0.648   0.000  sum_norm1/p1_mux0005<0>1 (sum_norm1/p1_mux0005<0>)
     MUXCY:DI->O           1   0.787   0.000  sum_norm1/Msub_p1_sub0006_cy<1> (sum_norm1/Msub_p1_sub0006_cy<1>)
     XORCY:CI->O           3   0.844   0.674  sum_norm1/Msub_p1_sub0006_xor<2> (sum_norm1/p1_sub0006<2>)
     LUT2:I0->O            1   0.648   0.000  sum_norm1/Madd_p1_addsub0007_lut<2> (sum_norm1/Madd_p1_addsub0007_lut<2>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_p1_addsub0007_cy<2> (sum_norm1/Madd_p1_addsub0007_cy<2>)
     XORCY:CI->O           2   0.844   0.479  sum_norm1/Madd_p1_addsub0007_xor<3> (sum_norm1/p1_addsub0007<3>)
     LUT3:I2->O            0   0.648   0.000  sum_norm1/p1_mux0006<3>1 (sum_norm1/p1_mux0006<3>)
     MUXCY:DI->O           1   0.787   0.000  sum_norm1/Msub_p1_sub0007_cy<4> (sum_norm1/Msub_p1_sub0007_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  sum_norm1/Msub_p1_sub0007_cy<5> (sum_norm1/Msub_p1_sub0007_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  sum_norm1/Msub_p1_sub0007_cy<6> (sum_norm1/Msub_p1_sub0007_cy<6>)
     XORCY:CI->O           2   0.844   0.590  sum_norm1/Msub_p1_sub0007_xor<7> (sum_norm1/p1_sub0007<7>)
     LUT1:I0->O            1   0.648   0.000  sum_norm1/Madd_p1_addsub0009_cy<7>_rt (sum_norm1/Madd_p1_addsub0009_cy<7>_rt)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_p1_addsub0009_cy<7> (sum_norm1/Madd_p1_addsub0009_cy<7>)
     XORCY:CI->O           1   0.844   0.500  sum_norm1/Madd_p1_addsub0009_xor<8> (sum_norm1/p1_addsub0009<8>)
     LUT3:I1->O            1   0.643   0.000  sum_norm1/Msub_p1_sub0008_lut<9> (sum_norm1/Msub_p1_sub0008_lut<9>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Msub_p1_sub0008_cy<9> (sum_norm1/Msub_p1_sub0008_cy<9>)
     XORCY:CI->O           2   0.844   0.590  sum_norm1/Msub_p1_sub0008_xor<10> (sum_norm1/p1_sub0008<10>)
     LUT1:I0->O            1   0.648   0.000  sum_norm1/Madd_p1_addsub0011_cy<10>_rt (sum_norm1/Madd_p1_addsub0011_cy<10>_rt)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_p1_addsub0011_cy<10> (sum_norm1/Madd_p1_addsub0011_cy<10>)
     XORCY:CI->O           1   0.844   0.500  sum_norm1/Madd_p1_addsub0011_xor<11> (sum_norm1/p1_addsub0011<11>)
     LUT3:I1->O            1   0.643   0.000  sum_norm1/Msub_p1_sub0009_lut<12> (sum_norm1/Msub_p1_sub0009_lut<12>)
     MUXCY:S->O            0   0.632   0.000  sum_norm1/Msub_p1_sub0009_cy<12> (sum_norm1/Msub_p1_sub0009_cy<12>)
     XORCY:CI->O          18   0.844   1.211  sum_norm1/Msub_p1_sub0009_xor<13> (sum_norm1/p1_sub0009<13>)
     LUT3:I0->O            0   0.648   0.000  sum_norm1/p1_mux0009<0>1 (sum_norm1/p1_mux0009<0>)
     MUXCY:DI->O           1   0.787   0.000  sum_norm1/Msub_p1_sub0010_cy<1> (sum_norm1/Msub_p1_sub0010_cy<1>)
     XORCY:CI->O           3   0.844   0.674  sum_norm1/Msub_p1_sub0010_xor<2> (sum_norm1/p1_sub0010<2>)
     LUT2:I0->O            1   0.648   0.000  sum_norm1/Madd_p1_addsub0006_lut<2> (sum_norm1/Madd_p1_addsub0006_lut<2>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_p1_addsub0006_cy<2> (sum_norm1/Madd_p1_addsub0006_cy<2>)
     XORCY:CI->O           2   0.844   0.479  sum_norm1/Madd_p1_addsub0006_xor<3> (sum_norm1/p1_addsub0006<3>)
     LUT3:I2->O            0   0.648   0.000  sum_norm1/p1_mux0010<3>1 (sum_norm1/p1_mux0010<3>)
     MUXCY:DI->O           1   0.787   0.000  sum_norm1/Msub_p1_sub0011_cy<4> (sum_norm1/Msub_p1_sub0011_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  sum_norm1/Msub_p1_sub0011_cy<5> (sum_norm1/Msub_p1_sub0011_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  sum_norm1/Msub_p1_sub0011_cy<6> (sum_norm1/Msub_p1_sub0011_cy<6>)
     XORCY:CI->O           2   0.844   0.590  sum_norm1/Msub_p1_sub0011_xor<7> (sum_norm1/p1_sub0011<7>)
     LUT1:I0->O            1   0.648   0.000  sum_norm1/Madd_p1_addsub0008_cy<7>_rt (sum_norm1/Madd_p1_addsub0008_cy<7>_rt)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_p1_addsub0008_cy<7> (sum_norm1/Madd_p1_addsub0008_cy<7>)
     XORCY:CI->O           1   0.844   0.500  sum_norm1/Madd_p1_addsub0008_xor<8> (sum_norm1/p1_addsub0008<8>)
     LUT3:I1->O            1   0.643   0.000  sum_norm1/Msub_p1_sub0012_Madd_lut<9> (sum_norm1/Msub_p1_sub0012_Madd_lut<9>)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Msub_p1_sub0012_Madd_cy<9> (sum_norm1/Msub_p1_sub0012_Madd_cy<9>)
     XORCY:CI->O           2   0.844   0.590  sum_norm1/Msub_p1_sub0012_Madd_xor<10> (sum_norm1/p1_sub0012<10>)
     LUT1:I0->O            1   0.648   0.000  sum_norm1/Madd_p1_addsub0010_Madd_cy<10>_rt (sum_norm1/Madd_p1_addsub0010_Madd_cy<10>_rt)
     MUXCY:S->O            1   0.632   0.000  sum_norm1/Madd_p1_addsub0010_Madd_cy<10> (sum_norm1/Madd_p1_addsub0010_Madd_cy<10>)
     XORCY:CI->O           1   0.844   0.500  sum_norm1/Madd_p1_addsub0010_Madd_xor<11> (sum_norm1/p1_addsub0010<11>)
     LUT3:I1->O            1   0.643   0.000  sum_norm1/Msub_p1_sub0013_Madd_lut<12> (sum_norm1/Msub_p1_sub0013_Madd_lut<12>)
     MUXCY:S->O            0   0.632   0.000  sum_norm1/Msub_p1_sub0013_Madd_cy<12> (sum_norm1/Msub_p1_sub0013_Madd_cy<12>)
     XORCY:CI->O           1   0.844   0.420  sum_norm1/Msub_p1_sub0013_Madd_xor<13> (sum_norm1/p1_sub0013<13>)
     INV:I->O              1   0.648   0.420  sum_norm1/a1_0_mux00131_INV_0 (s_dout_sum_norm<0>)
     begin scope: 'fifo2'
     RAMB16BWE:DIA0            0.222          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
    ----------------------------------------
    Total                    102.230ns (75.441ns logic, 26.789ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_IN'
  Total number of paths / destination ports: 15 / 13
-------------------------------------------------------------------------
Offset:              7.142ns (Levels of Logic = 2)
  Source:            cont1/PS_FSM_FFd2 (FF)
  Destination:       LED (PAD)
  Source Clock:      CLK_IN rising 0.1X

  Data Path: cont1/PS_FSM_FFd2 to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.963  cont1/PS_FSM_FFd2 (cont1/PS_FSM_FFd2)
     LUT2:I0->O            1   0.648   0.420  cont1/PS_FSM_Out911 (LED_OBUF)
     OBUF:I->O                 4.520          LED_OBUF (LED)
    ----------------------------------------
    Total                      7.142ns (5.759ns logic, 1.383ns route)
                                       (80.6% logic, 19.4% route)

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.44 secs
 
--> 

Total memory usage is 329344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   91 (   0 filtered)
Number of infos    :   43 (   0 filtered)

