---
layout: splash
author_profile: false
header:
  overlay_color: "#000"
  overlay_filter: "0.4"
  overlay_image: /assets/images/base/header.jpg
intro: 
  - excerpt: 'Nullam suscipit et nam, tellus velit pellentesque at malesuada, enim eaque. Quis nulla, netus tempor in diam gravida tincidunt, *proin faucibus* voluptate felis id sollicitudin. Centered with `type="center"`'
od:
  - image_path: /assets/images/base/od.jpg
    image_caption: "UAVVaste model prediction result"
    alt: "UAVVaste model prediction result"
    title: "Object detection and Tracking"
    excerpt: "This is some sample content that goes here with **Markdown** formatting."
seg:
  - image_path: /assets/images/base/density.jpg
    image_caption: "Density estimation"
    alt: "Density estimation"
    title: "Segmentation and Density estimation"
    excerpt: "This is some sample content that goes here with **Markdown** formatting."
dep:
  - image_path: /assets/images/base/depth.jpg
    image_caption: "Depth image captured using Intel Realsense"
    alt: "Depth image captured using Intel Realsense"
    title: "Depth images and SLAM"
    excerpt: "This is some sample content that goes here with **Markdown** formatting."
emb:
- image_path: /assets/images/base/jetson.jpg
  image_caption: "NVIDIA Jetson Nano"
  alt: "NVIDIA Jetson Nano"
  title: "Embedded and Edge AI"
  excerpt: "This is some sample content that goes here with **Markdown** formatting."
fpga:
  - image_path: /assets/images/base/fpga.jpg
    image_caption: "Zynq UltraScale+ MPSoC ZCU102"
    alt: "Zynq UltraScale+ MPSoC ZCU102"
    title: "FPGA and Microcontrollers"
    excerpt: "This is some sample content that goes here with **Markdown** formatting."

---

{% include feature_row id="intro" type="center" %}

{% include feature_row id="seg" type="left" %}

{% include feature_row id="od" type="right" %}

{% include feature_row id="dep" type="left" %}

{% include feature_row id="emb" type="right" %}

{% include feature_row id="fpga" type="left" %}