# Day-016-8bit-async_d_flip_flop
D flip flop is positive edge-triggered and asynchronous active high reset D flip flop. As soon as reset is triggered, the output gets reset to zero.
