<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 334</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page334-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f1481334.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:706px;white-space:nowrap" class="ft00">CPUID—CPU&#160;Identification</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INSTRUCTION SET REFERENCE, A-L</p>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">3-206&#160;Vol. 2A</p>
<p style="position:absolute;top:150px;left:79px;white-space:nowrap" class="ft02">10</p>
<p style="position:absolute;top:150px;left:151px;white-space:nowrap" class="ft02">CNXT-ID</p>
<p style="position:absolute;top:150px;left:265px;white-space:nowrap" class="ft02">L1 Context&#160;ID.&#160;A value of 1 indicates the L1&#160;data cache mode can be set to either&#160;adaptive&#160;mode&#160;</p>
<p style="position:absolute;top:166px;left:265px;white-space:nowrap" class="ft02">or shared&#160;mode.&#160;A value&#160;of&#160;0 indicates this&#160;feature is&#160;not supported.&#160;See&#160;definition&#160;of&#160;the&#160;</p>
<p style="position:absolute;top:182px;left:265px;white-space:nowrap" class="ft02">IA32_MISC_ENABLE&#160;MSR Bit 24&#160;(L1&#160;Data Cache Context Mode) for details.</p>
<p style="position:absolute;top:204px;left:79px;white-space:nowrap" class="ft02">11</p>
<p style="position:absolute;top:204px;left:151px;white-space:nowrap" class="ft02">SDBG</p>
<p style="position:absolute;top:204px;left:265px;white-space:nowrap" class="ft02">A value&#160;of&#160;1 indicates the&#160;processor supports&#160;IA32_DEBUG_INTERFACE&#160;MSR for silicon&#160;debug.</p>
<p style="position:absolute;top:225px;left:79px;white-space:nowrap" class="ft02">12</p>
<p style="position:absolute;top:225px;left:151px;white-space:nowrap" class="ft02">FMA</p>
<p style="position:absolute;top:225px;left:265px;white-space:nowrap" class="ft02">A&#160;value&#160;of&#160;1 indicates the&#160;processor supports&#160;FMA extensions using YMM&#160;state.</p>
<p style="position:absolute;top:245px;left:79px;white-space:nowrap" class="ft02">13</p>
<p style="position:absolute;top:245px;left:151px;white-space:nowrap" class="ft02">CMPXCHG16B</p>
<p style="position:absolute;top:245px;left:265px;white-space:nowrap" class="ft02">CMPXCHG16B Available.&#160;A value of 1 indicates that the&#160;feature&#160;is available.&#160;See the&#160;</p>
<p style="position:absolute;top:262px;left:265px;white-space:nowrap" class="ft02"><a href="o_b5573232dd8f1481-310.html">“CMPXCHG8B/CMPXCHG16B—Compare and&#160;Exchange&#160;Bytes” se</a>ction&#160;in&#160;this chapter&#160;for a&#160;</p>
<p style="position:absolute;top:279px;left:265px;white-space:nowrap" class="ft02">description.</p>
<p style="position:absolute;top:299px;left:79px;white-space:nowrap" class="ft02">14</p>
<p style="position:absolute;top:299px;left:151px;white-space:nowrap" class="ft02">xTPR&#160;Update&#160;</p>
<p style="position:absolute;top:316px;left:151px;white-space:nowrap" class="ft02">Control</p>
<p style="position:absolute;top:299px;left:265px;white-space:nowrap" class="ft02">xTPR&#160;Update&#160;Control.&#160;A value of 1 indicates that the processor&#160;supports changing&#160;</p>
<p style="position:absolute;top:316px;left:265px;white-space:nowrap" class="ft02">IA32_MISC_ENABLE[bit 23].&#160;</p>
<p style="position:absolute;top:337px;left:79px;white-space:nowrap" class="ft02">15</p>
<p style="position:absolute;top:337px;left:151px;white-space:nowrap" class="ft02">PDCM</p>
<p style="position:absolute;top:337px;left:265px;white-space:nowrap" class="ft02">Perfmon and&#160;Debug Capability:&#160;A value&#160;of 1&#160;indicates&#160;the processor supports the performance&#160;</p>
<p style="position:absolute;top:353px;left:265px;white-space:nowrap" class="ft02">and debug feature indication&#160;MSR IA32_PERF_CAPABILITIES.</p>
<p style="position:absolute;top:375px;left:79px;white-space:nowrap" class="ft02">16</p>
<p style="position:absolute;top:375px;left:151px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:375px;left:265px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:395px;left:79px;white-space:nowrap" class="ft02">17</p>
<p style="position:absolute;top:395px;left:151px;white-space:nowrap" class="ft02">PCID</p>
<p style="position:absolute;top:395px;left:265px;white-space:nowrap" class="ft02">Process-context&#160;identifiers.&#160;A value&#160;of 1&#160;indicates&#160;that the processor supports PCIDs and that&#160;</p>
<p style="position:absolute;top:412px;left:265px;white-space:nowrap" class="ft02">software&#160;may set CR4.PCIDE to 1.</p>
<p style="position:absolute;top:433px;left:79px;white-space:nowrap" class="ft02">18&#160;</p>
<p style="position:absolute;top:433px;left:151px;white-space:nowrap" class="ft02">DCA</p>
<p style="position:absolute;top:433px;left:265px;white-space:nowrap" class="ft02">&#160;A&#160;value&#160;of&#160;1 indicates the&#160;processor supports the&#160;ability to prefetch&#160;data&#160;from a&#160;memory mapped&#160;</p>
<p style="position:absolute;top:449px;left:265px;white-space:nowrap" class="ft02">device.</p>
<p style="position:absolute;top:471px;left:79px;white-space:nowrap" class="ft02">19</p>
<p style="position:absolute;top:471px;left:151px;white-space:nowrap" class="ft02">SSE4.1</p>
<p style="position:absolute;top:471px;left:265px;white-space:nowrap" class="ft02">A&#160;value&#160;of&#160;1 indicates that&#160;the processor supports SSE4.1.&#160;</p>
<p style="position:absolute;top:492px;left:79px;white-space:nowrap" class="ft02">20</p>
<p style="position:absolute;top:492px;left:151px;white-space:nowrap" class="ft02">SSE4.2</p>
<p style="position:absolute;top:492px;left:265px;white-space:nowrap" class="ft02">A&#160;value&#160;of&#160;1 indicates that&#160;the processor supports SSE4.2.&#160;</p>
<p style="position:absolute;top:512px;left:79px;white-space:nowrap" class="ft02">21</p>
<p style="position:absolute;top:512px;left:151px;white-space:nowrap" class="ft02">x2APIC</p>
<p style="position:absolute;top:512px;left:265px;white-space:nowrap" class="ft02">A value of 1 indicates that the processor supports x2APIC&#160;feature.</p>
<p style="position:absolute;top:534px;left:79px;white-space:nowrap" class="ft02">22</p>
<p style="position:absolute;top:534px;left:151px;white-space:nowrap" class="ft02">MOVBE</p>
<p style="position:absolute;top:534px;left:265px;white-space:nowrap" class="ft02">A&#160;value of 1 indicates that the processor supports MOVBE&#160;instruction.</p>
<p style="position:absolute;top:555px;left:79px;white-space:nowrap" class="ft02">23</p>
<p style="position:absolute;top:555px;left:151px;white-space:nowrap" class="ft02">POPCNT</p>
<p style="position:absolute;top:555px;left:265px;white-space:nowrap" class="ft02">A value of&#160;1&#160;indicates that the processor supports the POPCNT instruction.</p>
<p style="position:absolute;top:575px;left:79px;white-space:nowrap" class="ft02">24</p>
<p style="position:absolute;top:575px;left:151px;white-space:nowrap" class="ft02">TSC-Deadline</p>
<p style="position:absolute;top:575px;left:265px;white-space:nowrap" class="ft02">A value&#160;of&#160;1 indicates that&#160;the&#160;processor’s local APIC timer supports one-shot&#160;operation using a&#160;</p>
<p style="position:absolute;top:592px;left:265px;white-space:nowrap" class="ft02">TSC deadline&#160;value.</p>
<p style="position:absolute;top:613px;left:79px;white-space:nowrap" class="ft02">25&#160;</p>
<p style="position:absolute;top:613px;left:151px;white-space:nowrap" class="ft02">AESNI</p>
<p style="position:absolute;top:613px;left:265px;white-space:nowrap" class="ft02">A&#160;value of 1 indicates that the processor&#160;supports the&#160;AESNI instruction extensions.</p>
<p style="position:absolute;top:634px;left:79px;white-space:nowrap" class="ft02">26</p>
<p style="position:absolute;top:634px;left:151px;white-space:nowrap" class="ft02">XSAVE</p>
<p style="position:absolute;top:634px;left:265px;white-space:nowrap" class="ft02">A&#160;value of&#160;1 indicates&#160;that&#160;the processor supports the XSAVE/XRSTOR&#160;processor&#160;extended&#160;states&#160;</p>
<p style="position:absolute;top:651px;left:265px;white-space:nowrap" class="ft02">feature,&#160;the XSETBV/XGETBV&#160;instructions,&#160;and XCR0.</p>
<p style="position:absolute;top:672px;left:79px;white-space:nowrap" class="ft02">27</p>
<p style="position:absolute;top:672px;left:151px;white-space:nowrap" class="ft02">OSXSAVE</p>
<p style="position:absolute;top:672px;left:265px;white-space:nowrap" class="ft02">A&#160;value of 1 indicates that the OS has&#160;set CR4.OSXSAVE[bit 18] to&#160;enable XSETBV/XGETBV&#160;</p>
<p style="position:absolute;top:688px;left:265px;white-space:nowrap" class="ft02">instructions&#160;to&#160;access XCR0 and&#160;to support&#160;processor&#160;extended&#160;state&#160;management&#160;using&#160;</p>
<p style="position:absolute;top:705px;left:265px;white-space:nowrap" class="ft02">XSAVE/XRSTOR.</p>
<p style="position:absolute;top:726px;left:79px;white-space:nowrap" class="ft02">28</p>
<p style="position:absolute;top:726px;left:151px;white-space:nowrap" class="ft02">AVX</p>
<p style="position:absolute;top:726px;left:265px;white-space:nowrap" class="ft02">A&#160;value of&#160;1&#160;indicates the processor&#160;supports&#160;the&#160;AVX instruction&#160;extensions.</p>
<p style="position:absolute;top:746px;left:79px;white-space:nowrap" class="ft02">29</p>
<p style="position:absolute;top:746px;left:151px;white-space:nowrap" class="ft02">F16C</p>
<p style="position:absolute;top:746px;left:265px;white-space:nowrap" class="ft02">A value of&#160;1 indicates that&#160;processor supports 16-bit floating-point&#160;conversion&#160;instructions.</p>
<p style="position:absolute;top:768px;left:79px;white-space:nowrap" class="ft02">30</p>
<p style="position:absolute;top:768px;left:151px;white-space:nowrap" class="ft02">RDRAND</p>
<p style="position:absolute;top:768px;left:265px;white-space:nowrap" class="ft02">A value of&#160;1 indicates that&#160;processor supports RDRAND instruction.</p>
<p style="position:absolute;top:789px;left:79px;white-space:nowrap" class="ft02">31&#160;</p>
<p style="position:absolute;top:789px;left:151px;white-space:nowrap" class="ft02">Not&#160;Used</p>
<p style="position:absolute;top:789px;left:265px;white-space:nowrap" class="ft02">Always returns 0.</p>
<p style="position:absolute;top:100px;left:212px;white-space:nowrap" class="ft03">Table&#160;3-10.&#160; Feature&#160;Information Returned&#160;in the ECX Register&#160;&#160;(Contd.)</p>
<p style="position:absolute;top:128px;left:79px;white-space:nowrap" class="ft02">Bit #&#160;</p>
<p style="position:absolute;top:128px;left:151px;white-space:nowrap" class="ft02">Mnemonic&#160;</p>
<p style="position:absolute;top:128px;left:265px;white-space:nowrap" class="ft02">Description</p>
</div>
</body>
</html>
