// Seed: 2577349964
module module_0 (
    input tri1 id_0,
    input tri  id_1
);
endmodule
module module_1 #(
    parameter id_0  = 32'd32,
    parameter id_11 = 32'd14
) (
    input tri _id_0,
    output tri1 id_1,
    output supply0 void id_2,
    output wor id_3,
    output supply1 id_4,
    input uwire id_5
    , _id_11,
    input uwire id_6,
    input uwire id_7,
    output supply1 id_8,
    output wire id_9
);
  wire [id_11 : id_0] id_12;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_0 = 32'd62,
    parameter id_4 = 32'd25,
    parameter id_8 = 32'd45,
    parameter id_9 = 32'd13
) (
    input tri1 _id_0,
    input wire id_1,
    input wand id_2,
    output tri id_3,
    output tri _id_4,
    input supply0 id_5[id_4 : id_9  |  id_4],
    output supply0 id_6,
    input supply1 id_7,
    input supply1 _id_8,
    input wor _id_9
);
  wire [id_0 : id_9] id_11;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign id_6 = 1 | 1;
  logic id_12 = id_5;
  logic id_13;
  ;
  assign id_13[{1, id_9, id_8, -1+id_0}-1] = 1;
endmodule
