// Seed: 3151959183
module module_0 (
    input wand id_0,
    output wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    input uwire id_4,
    input wand id_5,
    input tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    output wand id_9,
    input wor id_10
);
  wire id_12;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1
    , id_4,
    output wand id_2
);
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_5 = 0;
  id_5(
      .id_0(id_4),
      .id_1(1),
      .id_2(id_0),
      .id_3(id_2 | id_2),
      .id_4(1'd0),
      .id_5(id_2),
      .id_6(1),
      .id_7(),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(id_2),
      .id_12(id_1),
      .id_13(),
      .id_14(1),
      .id_15(id_4),
      .id_16(1),
      .id_17(~id_6)
  );
  assign id_6 = id_4 | id_1 == 1;
endmodule
