INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/CCDC/Conv2d/v/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/CCDC/Conv2d/v/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/CCDC/Conv2d/v/Max_Pooling_ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/CCDC/Conv2d/v/PE_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/CCDC/Conv2d/v/buffer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/CCDC/Conv2d/v/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/CCDC/Conv2d/v/conv2d_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/CCDC/Conv2d/v/global_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/CCDC/Conv2d/v/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/CCDC/Conv2d/v/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
