Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/DE2/qsys_base/qsys/ --output-directory=D:/DE2/qsys_base/qsys/sopc/ --report-file=bsf:D:/DE2/qsys_base/qsys/sopc.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/DE2/qsys_base/qsys/sopc.qsys
Progress: Loading qsys/sopc.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding sram_ext [sram_16bit_512k 1.0.3]
Progress: Parameterizing module sram_ext
Progress: Adding epcs [altera_avalon_epcs_flash_controller 13.0.1.99.2]
Progress: Parameterizing module epcs
Progress: Adding pio_ledg [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_ledg
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/DE2/qsys_base/qsys/ --output-directory=D:/DE2/qsys_base/qsys/sopc/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/DE2/qsys_base/qsys/sopc.sopcinfo --report-file=html:D:/DE2/qsys_base/qsys/sopc.html --report-file=qip:D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.qip --report-file=cmp:D:/DE2/qsys_base/qsys/sopc.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/DE2/qsys_base/qsys/sopc.qsys --language=VHDL
Progress: Loading qsys/sopc.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding sram_ext [sram_16bit_512k 1.0.3]
Progress: Parameterizing module sram_ext
Progress: Adding epcs [altera_avalon_epcs_flash_controller 13.0.1.99.2]
Progress: Parameterizing module epcs
Progress: Adding pio_ledg [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_ledg
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc.sysid: Time stamp will be automatically updated when this component is generated.
Info: sopc: Generating sopc "sopc" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 28 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 15 modules, 60 connections
Info: merlin_domain_transform: After transform: 30 modules, 160 connections
Info: merlin_router_transform: After transform: 38 modules, 192 connections
Info: merlin_burst_transform: After transform: 39 modules, 196 connections
Info: reset_adaptation_transform: After transform: 40 modules, 154 connections
Info: merlin_network_to_switch_transform: After transform: 55 modules, 186 connections
Info: merlin_width_transform: After transform: 57 modules, 192 connections
Info: merlin_mm_transform: After transform: 57 modules, 192 connections
Info: merlin_interrupt_mapper_transform: After transform: 58 modules, 195 connections
Warning: sopc: "No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)"
Warning: sopc: "No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)"
Warning: sopc: "No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)"
Info: cpu: Starting RTL generation for module 'sopc_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=sopc_cpu --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_9029941498032077233.dir/0028_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_9029941498032077233.dir/0028_cpu_gen//sopc_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2020.10.25 23:51:04 (*) Starting Nios II generation
Info: cpu: # 2020.10.25 23:51:04 (*)   Checking for plaintext license.
Info: cpu: # 2020.10.25 23:51:04 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2020.10.25 23:51:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.10.25 23:51:05 (*)   Plaintext license not found.
Info: cpu: # 2020.10.25 23:51:05 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.10.25 23:51:05 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.10.25 23:51:05 (*)   Creating all objects for CPU
Info: cpu: # 2020.10.25 23:51:06 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.10.25 23:51:06 (*)   Creating plain-text RTL
Info: cpu: # 2020.10.25 23:51:11 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'sopc_cpu'
Info: cpu: "sopc" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'sopc_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sopc_jtag_uart --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_9029941498032077233.dir/0029_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_9029941498032077233.dir/0029_jtag_uart_gen//sopc_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'sopc_jtag_uart'
Info: jtag_uart: "sopc" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sysid: "sopc" instantiated altera_avalon_sysid_qsys "sysid"
Info: sram_ext: "sopc" instantiated sram_16bit_512k "sram_ext"
Info: epcs: Starting RTL generation for module 'sopc_epcs'
Info: epcs:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=sopc_epcs --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_9029941498032077233.dir/0032_epcs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_9029941498032077233.dir/0032_epcs_gen//sopc_epcs_component_configuration.pl  --do_build_sim=0  ]
Info: epcs: Done RTL generation for module 'sopc_epcs'
Info: epcs: "sopc" instantiated altera_avalon_epcs_flash_controller "epcs"
Info: pio_ledg: Starting RTL generation for module 'sopc_pio_ledg'
Info: pio_ledg:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_pio_ledg --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_9029941498032077233.dir/0033_pio_ledg_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_9029941498032077233.dir/0033_pio_ledg_gen//sopc_pio_ledg_component_configuration.pl  --do_build_sim=0  ]
Info: pio_ledg: Done RTL generation for module 'sopc_pio_ledg'
Info: pio_ledg: "sopc" instantiated altera_avalon_pio "pio_ledg"
Info: cpu_instruction_master_translator: "sopc" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "sopc" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "sopc" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "sopc" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "sopc" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "sopc" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "sopc" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "sopc" instantiated altera_merlin_router "id_router"
Info: id_router_001: "sopc" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "sopc" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "sopc" instantiated altera_merlin_router "id_router_003"
Info: burst_adapter: "sopc" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "sopc" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "sopc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "sopc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "sopc" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "sopc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "sopc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_mux: "sopc" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "sopc" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "sopc" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "sopc" instantiated altera_irq_mapper "irq_mapper"
Info: sopc: Done sopc" with 29 modules, 111 files, 2335770 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
