
synthesis -f "dGMUX_BKeys_master_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Mon Apr 12 15:57:52 2021


Command Line:  synthesis -f dGMUX_BKeys_master_lattice.synproj -gui -msgset C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is LatticeXP2.
The -s option is 5.
The -t option is CSBGA132.
The -d option is LFXP2-5E.
Using package CSBGA132.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : LatticeXP2

### Device  : LFXP2-5E

### Package : CSBGA132

### Speed   : 5

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = gGMUX_BKeys.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys (searchpath added)
-p C:/lscc/diamond/3.12/ispfpga/mg5a00/data (searchpath added)
-p C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/master (searchpath added)
-p C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys (searchpath added)
Verilog design file = C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/dGMUX_BKeys_main.v
NGD file = dGMUX_BKeys_master.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v. VERI-1482
Top module name (Verilog): gGMUX_BKeys
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(1): " arg1="gGMUX_BKeys" arg2="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg3="1"  />
    <postMsg mid="35901220" type="Warning" dynamic="2" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(220): " arg1="Periode" arg2="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg3="220"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(129): " arg1="32" arg2="4" arg3="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg4="129"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(136): " arg1="32" arg2="11" arg3="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg4="136"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(143): " arg1="32" arg2="17" arg3="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg4="143"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(157): " arg1="32" arg2="6" arg3="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg4="157"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(181): " arg1="32" arg2="23" arg3="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg4="181"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(195): " arg1="32" arg2="5" arg3="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg4="195"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(197): " arg1="32" arg2="5" arg3="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg4="197"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(215): " arg1="32" arg2="1" arg3="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg4="215"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(258): " arg1="32" arg2="17" arg3="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg4="258"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(263): " arg1="32" arg2="1" arg3="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg4="263"  />
Last elaborated design is gGMUX_BKeys()
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Top-level module name = gGMUX_BKeys.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="gnd"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pwr"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_A_DATA[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_A_DATA[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_A_DATA[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_B_DATA[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_B_DATA[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_B_DATA[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_A_CLK"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_BKL_ON"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_PANEL_PWR"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_A_DATA[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_A_DATA[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_A_DATA[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_B_DATA[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_B_DATA[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_B_DATA[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_A_CLK"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_B_CLK"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LCD_BKLT_EN"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LCD_PWR_EN"  />



    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_A_DATA[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_A_DATA[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_A_DATA[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_B_DATA[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_B_DATA[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_B_DATA[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_A_CLK"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_BKL_ON"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_IG_PANEL_PWR"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_A_DATA[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_A_DATA[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_A_DATA[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_B_DATA[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_B_DATA[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_B_DATA[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_A_CLK"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LVDS_B_CLK"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LCD_BKLT_EN"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LCD_PWR_EN"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(143): " arg1="add_117_e1_i0_i16" arg2="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg3="143"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v(249): " arg1="Duty_Cycle_i17" arg2="c:/users/sjenja/source/repos/dgmux/dgmux_bkeys/dgmux_bkeys_main.v" arg3="249"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="Duty_Cycle_i3"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="Duty_Cycle_i4"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="Duty_Cycle_i8"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="Duty_Cycle_i9"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="Duty_Cycle_i12"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="Duty_Cycle_i16"  />
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in gGMUX_BKeys_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    418 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file dGMUX_BKeys_master.ngd.

################### Begin Area Report (gGMUX_BKeys)######################
Number of register bits => 118 of 3822 (3 % )
CCU2B => 46
FD1P3IX => 27
FD1P3JX => 3
FD1S3AX => 28
FD1S3AY => 5
FD1S3IX => 54
FD1S3JX => 1
GSR => 1
IB => 11
L6MUX21 => 1
OB => 21
ORCALUT4 => 195
PFUMX => 22
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : LPC_CLK33M_GMUX_c, loads : 113
  Net : Key_Clock, loads : 9
Clock Enable Nets
Number of Clock Enables: 6
Top 6 highest fanout Clock Enables:
  Net : LPC_CLK33M_GMUX_c_enable_14, loads : 26
  Net : LPC_CLK33M_GMUX_c_enable_30, loads : 11
  Net : LPC_CLK33M_GMUX_c_enable_9, loads : 7
  Net : LPC_CLK33M_GMUX_c_enable_17, loads : 4
  Net : LPC_CLK33M_GMUX_c_enable_18, loads : 1
  Net : LPC_CLK33M_GMUX_c_enable_29, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Brightness_Level_3, loads : 42
  Net : Brightness_Level_2, loads : 40
  Net : Brightness_Level_1, loads : 36
  Net : LPC_CLK33M_GMUX_c_enable_14, loads : 26
  Net : Prescale_Counter_22, loads : 25
  Net : n5369, loads : 25
  Net : GMUX_RESET_L_c, loads : 22
  Net : Brightness_Level_4, loads : 21
  Net : n5373, loads : 21
  Net : Brightness_Level_0, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets Key_Clock]               |  200.000 MHz|  112.969 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets LPC_CLK33M_GMUX_c]       |  200.000 MHz|   59.189 MHz|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 96.043  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.531  secs
--------------------------------------------------------------

map -a "LatticeXP2" -p LFXP2-5E -t CSBGA132 -s 5 -oc Commercial   "dGMUX_BKeys_master.ngd" -o "dGMUX_BKeys_master_map.ncd" -pr "dGMUX_BKeys_master.prf" -mp "dGMUX_BKeys_master.mrp" -lpf "C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/master/dGMUX_BKeys_master.lpf" -lpf "C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/dGMUX_BKeys.lpf"             
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: dGMUX_BKeys_master.ngd
   Picdevice="LFXP2-5E"

   Pictype="CSBGA132"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFXP2-5ECSBGA132, Performance used: 5.

Loading device for application map from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.

Running general design DRC...

Removing unused logic...

Optimizing...

206 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:    118 out of  3822 (3%)
      PFU registers:          118 out of  3564 (3%)
      PIO registers:            0 out of   258 (0%)
   Number of SLICEs:       153 out of  2376 (6%)
      SLICEs as Logic/ROM:    153 out of  2376 (6%)
      SLICEs as RAM:            0 out of   405 (0%)
      SLICEs as Carry:         46 out of  2376 (2%)
   Number of LUT4s:        291 out of  4752 (6%)
      Number used as logic LUTs:        199
      Number used as distributed RAM:     0
      Number used as ripple logic:       92
      Number used as shift registers:     0
   Number of PIO sites used: 47 out of 86 (55%)
      Number of PIO sites used for single ended IOs: 17
      Number of PIO sites used for differential IOs: 30 (represented by 15 PIO comps in NCD)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 9 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  0 out of 24 (0 %)
   Number of clocks:  2
     Net LPC_CLK33M_GMUX_c: 67 loads, 67 rising, 0 falling (Driver: PIO LPC_CLK33M_GMUX )
     Net Key_Clock: 3 loads, 3 rising, 0 falling (Driver: Key_Clock_105 )
   Number of Clock Enables:  6
     Net LPC_CLK33M_GMUX_c_enable_17: 2 loads, 2 LSLICEs
     Net LPC_CLK33M_GMUX_c_enable_14: 3 loads, 3 LSLICEs
     Net LPC_CLK33M_GMUX_c_enable_9: 5 loads, 5 LSLICEs
     Net LPC_CLK33M_GMUX_c_enable_18: 1 loads, 1 LSLICEs
     Net LPC_CLK33M_GMUX_c_enable_30: 6 loads, 6 LSLICEs
     Net LPC_CLK33M_GMUX_c_enable_29: 1 loads, 1 LSLICEs
   Number of LSRs:  6
     Net LPC_CLK33M_GMUX_c_enable_14: 9 loads, 9 LSLICEs
     Net n2029: 5 loads, 5 LSLICEs
     Net Prescale_Counter_22: 12 loads, 12 LSLICEs
     Net n5373: 7 loads, 7 LSLICEs
     Net n5381: 6 loads, 6 LSLICEs
     Net n2654: 9 loads, 9 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net VCC_net: 60 loads
     Net Brightness_Level_3: 42 loads
     Net Brightness_Level_2: 40 loads
     Net Brightness_Level_1: 36 loads
     Net n5369: 25 loads
     Net GMUX_RESET_L_c: 22 loads
     Net Brightness_Level_4: 21 loads
     Net Brightness_Level_0: 19 loads
     Net n5373: 19 loads
     Net n1854: 16 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 60 MB

Dumping design to file dGMUX_BKeys_master_map.ncd.

ncd2vdb "dGMUX_BKeys_master_map.ncd" ".vdbs/dGMUX_BKeys_master_map.vdb"

Loading device for application ncd2vdb from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.

trce -f "dGMUX_BKeys_master.mt" -o "dGMUX_BKeys_master.tw1" "dGMUX_BKeys_master_map.ncd" "dGMUX_BKeys_master.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file dgmux_bkeys_master_map.ncd.
Design name: gGMUX_BKeys
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Apr 12 15:57:58 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o dGMUX_BKeys_master.tw1 -gui -msgset C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/promote.xml dGMUX_BKeys_master_map.ncd dGMUX_BKeys_master.prf 
Design file:     dgmux_bkeys_master_map.ncd
Preference file: dgmux_bkeys_master.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4158  Score: 170750161
Cumulative negative slack: 170750161

Constraints cover 9784 paths, 65 nets, and 1069 connections (90.36% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Apr 12 15:57:59 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o dGMUX_BKeys_master.tw1 -gui -msgset C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/promote.xml dGMUX_BKeys_master_map.ncd dGMUX_BKeys_master.prf 
Design file:     dgmux_bkeys_master_map.ncd
Preference file: dgmux_bkeys_master.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9784 paths, 65 nets, and 1106 connections (93.49% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4158 (setup), 0 (hold)
Score: 170750161 (setup), 0 (hold)
Cumulative negative slack: 170750161 (170750161+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 158 MB


mpartrce -p "dGMUX_BKeys_master.p2t" -f "dGMUX_BKeys_master.p3t" -tf "dGMUX_BKeys_master.pt" "dGMUX_BKeys_master_map.ncd" "dGMUX_BKeys_master.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "dGMUX_BKeys_master_map.ncd"
Mon Apr 12 15:57:59 2021

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1 dGMUX_BKeys_master_map.ncd dGMUX_BKeys_master.dir/5_1.ncd dGMUX_BKeys_master.prf
Preference file: dGMUX_BKeys_master.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file dGMUX_BKeys_master_map.ncd.
Design name: gGMUX_BKeys
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     CSBGA132
Performance: 5
Loading device for application par from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      47/174          27% used
                     47/86           54% bonded
   SLICE            153/2376          6% used



Number of Signals: 418
Number of Connections: 1183
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   32 out of 32 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    LPC_CLK33M_GMUX_c (driver: LPC_CLK33M_GMUX, clk load #: 67)

No signal is selected as DCS clock.

No signal is selected as secondary clock.

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
...
Placer score = 11720104.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  11338598
Finished Placer Phase 2.  REAL time: 4 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 196 (0%)
  PLL        : 0 out of 2 (0%)
  CLKDIV     : 0 out of 2 (0%)

Global Clocks:
  PRIMARY "LPC_CLK33M_GMUX_c" from comp "LPC_CLK33M_GMUX" on PIO site "N12 (PB28A)", clk load = 67

  PRIMARY  : 1 out of 8 (12%)
     DCS   : 0 out of 2 (0%)
  SECONDARY: 0 out of 4 (0%)

Edge Clocks:
  No edge clock selected

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   47 out of 174 (27.0%) PIO sites used.
   47 out of 86 (54.7%) bonded PIO sites used.
   Number of PIO comps: 32; differential: 15.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 16 / 18 ( 88%) | 1.8V       | -          | -          |
| 1        | 0 / 4 (  0%)   | -          | -          | -          |
| 2        | 0 / 16 (  0%)  | -          | -          | -          |
| 3        | 2 / 4 ( 50%)   | -          | -          | -          |
| 4        | 2 / 8 ( 25%)   | 3.3V       | -          | -          |
| 5        | 12 / 14 ( 85%) | 3.3V       | -          | -          |
| 6        | 1 / 6 ( 16%)   | -          | -          | -          |
| 7        | 14 / 16 ( 87%) | -          | -          | -          |
+----------+----------------+------------+------------+------------+


DSP Utilization Summary:
-------------------------------------
DSP Block #:              1 2 3
# of MULT36X36B                
# of MULT18X18B                
# of MULT18X18MACB             
# of MULT18X18ADDSUBB          
# of MULT18X18ADDSUBSUMB       
# of MULT9X9B                  
# of MULT9X9ADDSUBB            
# of MULT9X9ADDSUBSUMB         

Total placer CPU time: 3 secs 

Dumping design to file dGMUX_BKeys_master.dir/5_1.ncd.

0 connections routed; 1183 unrouted.
Starting router resource preassignment
    <postMsg mid="62071013" type="Warning" dynamic="1" navigation="0" arg0="LPC_CLK33M_GMUX_c"  />

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=Key_Clock loads=7 clock_loads=3"  />

Completed router resource preassignment. Real time: 5 secs 

Start NBR router at 15:58:04 04/12/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 15:58:04 04/12/21

Start NBR section for initial routing at 15:58:04 04/12/21
Level 1, iteration 1
8(0.00%) conflicts; 915(77.35%) untouched conns; 93916797 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -266.752ns/-93916.798ns; real time: 5 secs 
Level 2, iteration 1
84(0.04%) conflicts; 733(61.96%) untouched conns; 95500450 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -271.951ns/-95500.451ns; real time: 6 secs 
Level 3, iteration 1
38(0.02%) conflicts; 646(54.61%) untouched conns; 101177945 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -298.126ns/-101177.946ns; real time: 6 secs 
Level 4, iteration 1
27(0.01%) conflicts; 0(0.00%) untouched conn; 104582039 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -298.454ns/-104582.039ns; real time: 6 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 15:58:05 04/12/21
Level 4, iteration 1
19(0.01%) conflicts; 0(0.00%) untouched conn; 103656550 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -298.454ns/-103656.550ns; real time: 6 secs 
Level 4, iteration 2
10(0.00%) conflicts; 0(0.00%) untouched conn; 104037365 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -298.454ns/-104037.365ns; real time: 6 secs 
Level 4, iteration 3
8(0.00%) conflicts; 0(0.00%) untouched conn; 103675066 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -298.454ns/-103675.066ns; real time: 6 secs 
Level 4, iteration 4
6(0.00%) conflicts; 0(0.00%) untouched conn; 103675066 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -298.454ns/-103675.066ns; real time: 6 secs 
Level 4, iteration 5
5(0.00%) conflicts; 0(0.00%) untouched conn; 103684702 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -298.454ns/-103684.702ns; real time: 6 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 103684702 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -298.454ns/-103684.702ns; real time: 6 secs 

Start NBR section for performance tuning (iteration 1) at 15:58:05 04/12/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 103684702 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -298.454ns/-103684.702ns; real time: 6 secs 

Start NBR section for re-routing at 15:58:05 04/12/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 103761247 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -298.782ns/-103761.247ns; real time: 7 secs 

Start NBR section for post-routing at 15:58:06 04/12/21

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 728 (61.54%)
  Estimated worst slack<setup> : -298.782ns
  Timing score<setup> : 213796274
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=Key_Clock loads=7 clock_loads=3"  />

Total CPU time 7 secs 
Total REAL time: 8 secs 
Completely routed.
End of route.  1183 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 3

Timing score: 213796274 

Dumping design to file dGMUX_BKeys_master.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -298.039
PAR_SUMMARY::Timing score<setup/<ns>> = 213796.274
PAR_SUMMARY::Worst  slack<hold /<ns>> = -0.229
PAR_SUMMARY::Timing score<hold /<ns>> = 0.277
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 7 secs 
Total REAL time to completion: 8 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "dGMUX_BKeys_master.pt" -o "dGMUX_BKeys_master.twr" "dGMUX_BKeys_master.ncd" "dGMUX_BKeys_master.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file dgmux_bkeys_master.ncd.
Design name: gGMUX_BKeys
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Apr 12 15:58:08 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o dGMUX_BKeys_master.twr -gui -msgset C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/promote.xml dGMUX_BKeys_master.ncd dGMUX_BKeys_master.prf 
Design file:     dgmux_bkeys_master.ncd
Preference file: dgmux_bkeys_master.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4162  Score: 213796274
Cumulative negative slack: 213796274

Constraints cover 9784 paths, 65 nets, and 1106 connections (93.49% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Apr 12 15:58:09 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o dGMUX_BKeys_master.twr -gui -msgset C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/promote.xml dGMUX_BKeys_master.ncd dGMUX_BKeys_master.prf 
Design file:     dgmux_bkeys_master.ncd
Preference file: dgmux_bkeys_master.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 3  Score: 277
Cumulative negative slack: 277

Constraints cover 9784 paths, 65 nets, and 1106 connections (93.49% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4162 (setup), 3 (hold)
Score: 213796274 (setup), 277 (hold)
Cumulative negative slack: 213796551 (213796274+277)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 154 MB


tmcheck -par "dGMUX_BKeys_master.par" 

bitgen -f "dGMUX_BKeys_master.t2b" -w "dGMUX_BKeys_master.ncd" -jedec -e -s "C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/dGMUX_BKeys.sec" -k "C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/dGMUX_BKeys.bek" "dGMUX_BKeys_master.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file dGMUX_BKeys_master.ncd.
Design name: gGMUX_BKeys
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     CSBGA132
Performance: 5
Loading device for application Bitgen from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from dGMUX_BKeys_master.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                     TAG_MEMORY  |                       NORMAL**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "dGMUX_BKeys_master.jed".
Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 277 MB
