\hypertarget{group___i_w_d_g___registers___bit_mask}{}\doxysection{IWDG\+\_\+\+Registers\+\_\+\+Bit\+Mask}
\label{group___i_w_d_g___registers___bit_mask}\index{IWDG\_Registers\_BitMask@{IWDG\_Registers\_BitMask}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i_w_d_g___registers___bit_mask_ga830a9a1bad16c7043c86545f4c159a50}{KR\+\_\+\+KEY\+\_\+\+RELOAD}}~((uint32\+\_\+t)0x\+AAAA)
\item 
\#define \mbox{\hyperlink{group___i_w_d_g___registers___bit_mask_gaeaa0dd2da3f9d0cce0d708cfff1df545}{KR\+\_\+\+KEY\+\_\+\+ENABLE}}~((uint32\+\_\+t)0x\+CCCC)
\item 
\#define \mbox{\hyperlink{group___i_w_d_g___registers___bit_mask_gadf1ad39b6aa3d426f6e7fbf29d088aa5}{KR\+\_\+\+KEY\+\_\+\+EWA}}~((uint32\+\_\+t)0x5555)
\item 
\#define \mbox{\hyperlink{group___i_w_d_g___registers___bit_mask_gae9cf62ac0d5eda2dd2417c280237e446}{KR\+\_\+\+KEY\+\_\+\+DWA}}~((uint32\+\_\+t)0x0000)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___i_w_d_g___registers___bit_mask_gae9cf62ac0d5eda2dd2417c280237e446}\label{group___i_w_d_g___registers___bit_mask_gae9cf62ac0d5eda2dd2417c280237e446}} 
\index{IWDG\_Registers\_BitMask@{IWDG\_Registers\_BitMask}!KR\_KEY\_DWA@{KR\_KEY\_DWA}}
\index{KR\_KEY\_DWA@{KR\_KEY\_DWA}!IWDG\_Registers\_BitMask@{IWDG\_Registers\_BitMask}}
\doxysubsubsection{\texorpdfstring{KR\_KEY\_DWA}{KR\_KEY\_DWA}}
{\footnotesize\ttfamily \#define KR\+\_\+\+KEY\+\_\+\+DWA~((uint32\+\_\+t)0x0000)}

IWDG KR write Access disable 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source_l00113}{113}} of file \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source}{stm32f4xx\+\_\+hal\+\_\+iwdg.\+h}}.

\mbox{\Hypertarget{group___i_w_d_g___registers___bit_mask_gaeaa0dd2da3f9d0cce0d708cfff1df545}\label{group___i_w_d_g___registers___bit_mask_gaeaa0dd2da3f9d0cce0d708cfff1df545}} 
\index{IWDG\_Registers\_BitMask@{IWDG\_Registers\_BitMask}!KR\_KEY\_ENABLE@{KR\_KEY\_ENABLE}}
\index{KR\_KEY\_ENABLE@{KR\_KEY\_ENABLE}!IWDG\_Registers\_BitMask@{IWDG\_Registers\_BitMask}}
\doxysubsubsection{\texorpdfstring{KR\_KEY\_ENABLE}{KR\_KEY\_ENABLE}}
{\footnotesize\ttfamily \#define KR\+\_\+\+KEY\+\_\+\+ENABLE~((uint32\+\_\+t)0x\+CCCC)}

IWDG peripheral enable ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source_l00111}{111}} of file \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source}{stm32f4xx\+\_\+hal\+\_\+iwdg.\+h}}.

\mbox{\Hypertarget{group___i_w_d_g___registers___bit_mask_gadf1ad39b6aa3d426f6e7fbf29d088aa5}\label{group___i_w_d_g___registers___bit_mask_gadf1ad39b6aa3d426f6e7fbf29d088aa5}} 
\index{IWDG\_Registers\_BitMask@{IWDG\_Registers\_BitMask}!KR\_KEY\_EWA@{KR\_KEY\_EWA}}
\index{KR\_KEY\_EWA@{KR\_KEY\_EWA}!IWDG\_Registers\_BitMask@{IWDG\_Registers\_BitMask}}
\doxysubsubsection{\texorpdfstring{KR\_KEY\_EWA}{KR\_KEY\_EWA}}
{\footnotesize\ttfamily \#define KR\+\_\+\+KEY\+\_\+\+EWA~((uint32\+\_\+t)0x5555)}

IWDG KR write Access enable ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source_l00112}{112}} of file \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source}{stm32f4xx\+\_\+hal\+\_\+iwdg.\+h}}.

\mbox{\Hypertarget{group___i_w_d_g___registers___bit_mask_ga830a9a1bad16c7043c86545f4c159a50}\label{group___i_w_d_g___registers___bit_mask_ga830a9a1bad16c7043c86545f4c159a50}} 
\index{IWDG\_Registers\_BitMask@{IWDG\_Registers\_BitMask}!KR\_KEY\_RELOAD@{KR\_KEY\_RELOAD}}
\index{KR\_KEY\_RELOAD@{KR\_KEY\_RELOAD}!IWDG\_Registers\_BitMask@{IWDG\_Registers\_BitMask}}
\doxysubsubsection{\texorpdfstring{KR\_KEY\_RELOAD}{KR\_KEY\_RELOAD}}
{\footnotesize\ttfamily \#define KR\+\_\+\+KEY\+\_\+\+RELOAD~((uint32\+\_\+t)0x\+AAAA)}

IWDG reload counter enable ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source_l00110}{110}} of file \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source}{stm32f4xx\+\_\+hal\+\_\+iwdg.\+h}}.

