PROJECT {
NAME:DCMS_DEMO
BLOCKS:de_top
DENY_USERS:
ISSUEMGR_LINK:http_\@_//udupi.spd.analog.com/issuemgr/issuemgr.cgi
REVISION_LOCATION:../setup/projects/DCMS_DEMO/project_space
CHECKLISTS:Synthesis_L2_checklist,Block_Physical_design_checklist,ICC_L2_Checklist,Overall_DV,Formality_DCT_Vs_ICC,Fullchip_Physical_design_checklist,Formality_RTL_Vs_DCT,synthesis,Timing_analysis_checklist,Power_analysis_checklist,Block_DV,DFT,ICC_Top_level_Checklist,CAD_checklist,ICC_DPMHV_Checklist,FrontEnd_Design_Checklist
DESCRIPTION:Demonstration project
OWNER:
ALLOWED_UNIX_GROUPS:
}
BLOCKS {
DEFINE de_top {
OWNER:
CHECKLISTS:Synthesis_L2_checklist,Block_Physical_design_checklist,ICC_L2_Checklist,Overall_DV,Formality_DCT_Vs_ICC,Fullchip_Physical_design_checklist,Formality_RTL_Vs_DCT,synthesis,Timing_analysis_checklist,Power_analysis_checklist,Block_DV,DFT,ICC_Top_level_Checklist,CAD_checklist,ICC_DPMHV_Checklist,FrontEnd_Design_Checklist
OWNER_Synthesis_L2_checklist:
OWNER_Block_Physical_design_checklist:
OWNER_ICC_L2_Checklist:
OWNER_Overall_DV:
OWNER_Formality_DCT_Vs_ICC:
OWNER_Fullchip_Physical_design_checklist:
OWNER_Formality_RTL_Vs_DCT:
OWNER_synthesis:
OWNER_Timing_analysis_checklist:
OWNER_Power_analysis_checklist:
OWNER_Block_DV:
OWNER_DFT:
OWNER_ICC_Top_level_Checklist:
OWNER_CAD_checklist:
OWNER_ICC_DPMHV_Checklist:
OWNER_FrontEnd_Design_Checklist:
}
}
CONFIG Synthesis_L2_checklist {
DESCRIPTION:Synthesis checklist for L2 Block
Design compiler version used for Final analysis:TextBox:Compulsory:2010.03-SP5
Does the flow align with RM flow from synopsys?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Name & Version of Virage libraries used:TEXTAREA:Compulsory:USER_REPLY
Virage stdcells version (given above) is the latest?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Target library:Textarea:Compulsory:USER_REPLY
Other Libraries used:TEXTAREA:Compulsory:USER_REPLY
Operating condition:Comment::
set_operating_conditions command used:Textbox:Compulsory:USER_REPLY
Operating condition File attachment:FILE_FIELD:Compulsory:USER_REPLY
Suppressed Warnings/errors:Comment::
Suppressed Warnings/errors File attachment:FILE_FIELD:Compulsory:USER_REPLY
Verilog files analyze phase:Comment::
What variables are `defined during the  synthesis "analyze" command?:Textarea:Compulsory:USER_REPLY
Verilog files elaborate phase:Comment::
Any ELAB/VER messages suppressed/waivered? Why?:TEXTAREA:Compulsory:USER_REPLY
Elab.report:FILE_FIELD:Compulsory:USER_REPLY
Case statements _\@_Are there any full/parallel cases that have 'no' in statistics for case statements in always block table of elab report?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Any sensitivity list violations?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Any latches inferred due to missing default statement in case?:radiobutton(Yes,No):Compulsory:No
All latches infered have been justified by designers?:FILE_FIELD:Compulsory:USER_REPLY
Any flip-flops which use both async reset and async set?:FILE_FIELD:Compulsory:USER_REPLY
Designers & leads confirm that async set and async reset above are mutually exclusive:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Confirm, assertions exist in Gatesims to verify that async reset and async set above are mutually exclusive:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Check design - lint report:Comment::
Lint report:FILE_FIELD:Compulsory:USER_REPLY
Any LINT messages suppressed/waivered in check_design(lint) report ?:FILE_FIELD:Compulsory:USER_REPLY
Is check timing clean?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Uniquify after Link:Comment::
Confirm that uniquification is done:radiobutton(Done,Not_done):Compulsory:Done
What is the uniqufiy naming style?:Textarea:Compulsory:USER_REPLY
Don't use cells:Comment::
List:Textarea:Compulsory:USER_REPLY
Design DRCs:Comment::
max_capacitance:Textbox:Compulsory:USER_REPLY
max_transition:Textbox:Compulsory:USER_REPLY
max_fanout:Textbox:Compulsory:USER_REPLY
Constraints:Comment::
Input drive or transition:Textbox:Compulsory:USER_REPLY
Output load:Textbox:Compulsory:USER_REPLY
Input delay (as a % of clock period):Textbox:Compulsory:USER_REPLY
Output delay (as a % of clock period):Textbox:Compulsory:USER_REPLY
Clock Definitions:FILE_FIELD:Compulsory:USER_REPLY
Any case analysis? Why?:FILE_FIELD:Compulsory:USER_REPLY
Ideal Nets:FILE_FIELD:Compulsory:USER_REPLY
Dont touch:FILE_FIELD:Compulsory:USER_REPLY
Compilation:Comment::
Group paths done?:FILE_FIELD:Compulsory:USER_REPLY
Critical ranges for various path groups?:Textbox:Compulsory:USER_REPLY
Clock Gating:Comment::
Automatic clock gating used?:Radiobutton(Yes,No):Compulsory:USER_REPLY
Min bit width for gating?:Textbox:Compulsory:USER_REPLY
Design reports:Comment::
Area:Comment::
Combinational cell area (in mmsq):Textbox:Compulsory:USER_REPLY
Sequential cell area (in mmsq):Textbox:Compulsory:USER_REPLY
Total cell area (in mmsq):Textbox:Compulsory:USER_REPLY
Total flops:Textbox:Compulsory:USER_REPLY
Total Latches:Textbox:Compulsory:USER_REPLY
Tristate buffers:Textbox:Compulsory:USER_REPLY
Total no. of std-cells:Textbox:Compulsory:USER_REPLY
Number of HVT std-cells:Textbox:Compulsory:USER_REPLY
Number of SVT cells:Textbox:Compulsory:USER_REPLY
How many auto-clock-gating cells inserted?:Textbox:Compulsory:USER_REPLY
Clock gating%:Textbox:Compulsory:USER_REPLY
Timing:Comment::
Qor report File attachement:FILE_FIELD:Compulsory:USER_REPLY
Delay balancing:Comment::
Max delay/skew for all input paths:Textbox:Compulsory:USER_REPLY
Max delay/skew for all output paths including OE:Textbox:Compulsory:USER_REPLY
SVT cells number:Textbox:Compulsory:USER_REPLY
Additional checks.:COMMENT:Compulsory:USER_REPLY
All sync cells are SVT:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Modules with boundary opt turned on:Textarea:Compulsory:USER_REPLY
REVID(metal programmability) is optimised?:radiobutton(Yes,No):Compulsory:No
Construction deck constarints review:RADIOBUTTON(Done,Not_Done):Compulsory:USER_REPLY
Justification for combo logic on input of synchroniser cell/between sync flop stages:TEXTAREA:Compulsory:USER_REPLY
Justification for combo logic on input of async set/reset (SDN/CDN) pin of flop:TEXTBOX:Compulsory:USER_REPLY
Modules ungrouped:FILE_FIELD:Compulsory:USER_REPLY
Multiple drivers present on a net, wand/wor logic?:radiobutton(Yes,No):Compulsory:No
Unmapped cells present in DCT synthesised netlist:radiobutton(Yes,No):Compulsory:No
Soft bound/relative placement constraint exists for both flops of a 2 stage synchronizer?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Physical bounds created?:radiobutton(Yes,No):Compulsory:Yes
Check for TIM175 warnings, validate paths broken:Textarea:Compulsory:USER_REPLY
Confirm timing loops (OPT-150 messages) are not present.:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Check for flops directly on pll output clocks (not going thru occ module):FILE_FIELD:Compulsory:USER_REPLY
confirm, buffers are not introduced on pll clk feedback path in DCT (from noisy power domain)?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
All of standard-custom cells except switches for bond-options removed from target library in synthesis:Textarea:Compulsory:USER_REPLY
Confirm, that synthesis scripts, logs, reports and warnings are reviewed by one more person.:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
}
CONFIG Block_Physical_design_checklist {
DESCRIPTION:Block-level Physical Design Checklist
Check max transition/capacitance violation:RADIOBUTTON(Yes,No):Compulsory:Yes
Spare gates and spare routes inserted at block level :RADIOBUTTON(Yes,No):Compulsory:Yes
Are Decoupling caps added at block level(enter the value of cap) ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is Hercules DRC/LVS/ERC/Antenna/coverage checks done ? :RADIOBUTTON(Yes,No):Compulsory:Yes
Has Formal verification with black-box for macros done - logfiles + results :RADIOBUTTON(Yes,No):Compulsory:Yes
Has PTSI flow for noise run at block level ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has PTSI flow for delay run at block level ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is Hercules floating gate check clean on the gds ?:RADIOBUTTON(Yes,No):Compulsory:Yes  
Has verify_pg check been done in ICC to check if there are any unconnected power pins for macros:RADIOBUTTON(Yes,No):Compulsory:Yes  
Is via density flow run in ICC with high effort ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you verified that there are no Floating portions of wiring in gds ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is Ptie open flow clean on tapeout database (include the exception file if there are any)?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is Nwell open flow clean on tapeout database (include the exception file if there are any) ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is Deep nwell (open) flow clean on tapeout database (include the exception file if there are any)?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has metal coverage been run in ICC   (mention the criteria used for adding the metal fill polygons)?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is Poly/Diffusion used for connecting power checked (include the exception file if there are any) ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Flow for checking the space of metal coverage polygons to other signal routes ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you verified that no gates are directly connected to power rails ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you done  DFM enhancement flow in hercules  ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Did we visually verify that DFM enhancements have indeed happened ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Are you sure that DFM enhancements are instantiated in tapeout GDS ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Version of Hercules TSMC DRC rule deck used:RADIOBUTTON(Yes,No):Compulsory:Yes 
What is the version of Hercules executable used for LVS/DRC/ERC/ANT ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you verified that there are no forward biased diodes:RADIOBUTTON(Yes,No):Compulsory:Yes
Are versions of verilog/cdl netlists synced (print paths of cdl):RADIOBUTTON(Yes,No):Compulsory:Yes
Has Netran been automated to take the  latest .wir file:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you verified that no  tie cells are connected to source/drain of transistors ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you verified that  dummy metals are not used for routing ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is Dummification exclusion on Macros guidelines followed? :RADIOBUTTON(Yes,No):Compulsory:Yes
Are the latest version of TSMC stdcells used (print paths of stdcell libraries)?:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for DCT database and Constraints:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for ICC database and Constraints:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for ICC noise reports:RADIOBUTTON(Yes,No):Compulsory:Yes          
Is the latest version of the block used in Fullchip ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you reviewed nets in ICC whose route length is > 1000u:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you used power recovery and area recovery in ICC ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for Hercules DRC logfiles + reports:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for Hercules LVS logfiles + reports:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you verified that there are no CTHRU errors in lvs layout error files(print path of the LVS layout error file):RADIOBUTTON(Yes,No):Compulsory:Yes
Path for Hercules ERC logfiles + reports:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that Via enhancement and metal fill status specified by IP vendor has been honoured:RADIOBUTTON(Yes,No):Compulsory:Yes
Have the latest ROM-code been used ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Are there enough Dcaps present near clock buffers:RADIOBUTTON(Yes,No):Compulsory:Yes
What is the HVT/SVT percentage in the design ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you confirmed that no DM/DFM spill over on Bootrom not allowing it to program completely with VIAx mask alone in a REV ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has route blockage on top of IP's fulfilled ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has the restrictions on the top of IP routing been honoured (Mention the flow used to verify this) ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you confirmed that other than ICG's , explicitly hand instantiated drivers and CTS inserted buffers no cells are present in the clock tree ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you confirmed that all spare gates input and output use M2 as minimum layer for routing?:RADIOBUTTON(Yes,No):Compulsory:Yes
Can you confirm that there are no any M1-M4 and V1-V3 extra polygons on the top of RAMS (list exceptions if any) ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Synchronizer relative placement the worst distance between two latches/flops of synchronizer group elements:RADIOBUTTON(Yes,No):Compulsory:Yes
Are all synchronizers svt cells ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has RMS EM check requirement on clock network been done ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Does spare cells uniformly exist in the layout(have you verified this visually) ?:RADIOBUTTON(Yes,No):Compulsory:Yes 
Do you have the right combination of spare gates (list the spare gates used) ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Runsets used for Antenna:RADIOBUTTON(Yes,No):Compulsory:Yes
Runsets used for DFM:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of drcf_dfm.ev:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of lvs.ev:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of TSMC metal fill utility:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of TSMC OD/PO fill utility:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of TSMC DRC.ev:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you visually verified that power connections to all IP's are strong ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you ensured thet high drive strength buffers (beyond BUF16) are not used ?:RADIOBUTTON(Yes,No):Compulsory:Yes
}
CONFIG ICC_L2_Checklist {
DESCRIPTION:ICC Checklist for L2
Is Synopsys RM flow used?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Floor planning_\@_:COMMENT:Compulsory:USER_REPLY
Did You check that Power N/W exists in the regions in which placement blockage is not present ?_\&_:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any Blockages Used?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Hard block blockages created on top of hard macros / ilms with at least 5u extension?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Routing blockages created on top of macros/ilms are reviewed ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Corners Protected with Hard Placement Blockages ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Corners Protected with Route Guides ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any physical bounds created for meeting timing ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Power Network is reviewed including Macro preroutes using verfy_pg command?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Pin Buffers are added for macro IO's are Added ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Macro placement is reviewed and fixed ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Kelvin routes Present in the Floor planning Stage ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
3V nets prerouted ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is RDL used for PWR Network ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is IR drop analysis done in Vstrom on the Floor plan database ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Did you checked with IP vendor for any decoupling cap requirement on kelvin routes and added Corresponding Placement Blockages ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
ADI 17 rule ran on padring ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Floor plan is DRC and VDD/VSS shorts clean ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Did you check for any unintentional routes exists on top of macros after PWR N/W pre-routes ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Explicit Placement blockages are created in the pad regions ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Explicit Routing blockages are created in the pad regions ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Complete bond pad metal is used for top level power hookup ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Placement_\@_:COMMENT:Compulsory:USER_REPLY
Is Relative Placement is used for Synchronizers ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any scenarios ( modes & corners) used for 1'st level placement ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any group paths used for Placement?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Delay balancing constraints used for placement ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is 1st level Placement is 2 step ? ( create placement then place_opt):RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Scan reordering is used ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
max_transition & max_cap limits used for initial placement ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
max_cap and max_trans in the custom .libs are checked and validated ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any New Modes and scenarios for incremental placement?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any Modules in which svt is allowed ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Are power optimizations/Area Recovery are done after placement ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any Checks Done For Load less Drivers/Driver less loads/Dangling nets ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Visual inspection done after placement to check for any unintentional placements ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
CTS_\@_:COMMENT:Compulsory:USER_REPLY
Is CTS corner covers worst case for SVT cells in terms of insertion delay ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is CTS Multi Pass ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
CTS median insertion delay numbers matched for axiclk/ddrclk/sclka/sclkb ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Global skew numbers for each clock:TEXTAREA:Compulsory:USER_REPLY
Confirm High Frequency Clocks used 2w3s and at least 2 vias ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is lib cells spacing set for less porosity cells like CKND1/ND2 for avoiding congestion beacuse of CTS ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
list of CTS cells used:TEXTAREA:Compulsory:USER_REPLY
All the clocks are propagated after CTS ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is CTS target transition set ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is CTS target Cap Set ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Clock derating used for setup ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm 3v nets are frozen ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm 3v nets are not ideal and desifned as set_dont_touch for transition checks ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm Spare cells are inserted prior to post CTS optimizations ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Clock derating Used for hold ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
XTAL to PLL clckin is different segment of CTS ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any HVT cells in clock tree ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any cell exists in clock tree other than ICG/_drv/CTS inserted buffer?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm No Ideal Nets other than Clock Nets/3v nets at placement level ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Post CTS optimizations_\@_:COMMENT:Compulsory:USER_REPLY
Any Checks Done for Gross hold violations before hold fixes ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any New scenarios used for post CTS optimizations ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any Source Clock Latencies used ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm No Ideal nets other than 3v nets?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Delay Balancing Numbers from ICC_\@_:TEXTAREA:Compulsory:USER_REPLY
All warnings/Errors reviewed ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Spare Cells list covers Scanable Flop with async clear ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Checks Done to verify synchronisers are SVT and placed close by ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
}
CONFIG Overall_DV {
DESCRIPTION:Overall Functional Verification Checklist
1. Has every word of the latest version of system level specification document been captured in the testplan ?:RADIOBUTTON(Yes,No):Compulsory:Yes
2. Has all the Block level DV checklist been completed ?:COMMENT:Compulsory:USER_REPLY
Mention config used for sign off against each item:COMMENT:Compulsory:USER_REPLY
Check that this config has the final rtl:COMMENT::
ACM Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
CLKOUT Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
CRC Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
DDE Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
DDR Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
EPPI Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
EPWM Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
GPIO Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
L2 Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
LP Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
PINT Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
PIXC Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
PINMUX Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
PVP Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
PVP-ACU Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
PVP-CNV Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
PVP-IIM Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
PVP-PEC Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
PVP-PMA Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
PVP-THC Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
PVP-UDS Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
RSI Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
SMC Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
SPI Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
SPMUX Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
SP Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
System Level Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
TMR Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
UART Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
VSS Block Level Checklist:RADIOBUTTON(Yes,No):Compulsory:Yes
3. Checks for Blocks without a Block level checklist ?:COMMENT:Compulsory:USER_REPLY
3.1. IFR Blocks:COMMENT:Compulsory:USER_REPLY
Is the toggle coverage 100% on module boundary for TRU:RADIOBUTTON(Yes,No):Compulsory:Yes
Is the toggle coverage 100% on module boundary for SEC/FMU:RADIOBUTTON(Yes,No):Compulsory:Yes
Is the toggle coverage 100% on module boundary for SWU:RADIOBUTTON(Yes,No):Compulsory:Yes
Is the toggle coverage 100% on module boundary for RCU:RADIOBUTTON(Yes,No):Compulsory:Yes
Is the toggle coverage 100% on module boundary for DPM:RADIOBUTTON(Yes,No):Compulsory:Yes
Is the toggle coverage 100% on module boundary for SPU:RADIOBUTTON(Yes,No):Compulsory:Yes
Is the toggle coverage 100% on module boundary for CGU:RADIOBUTTON(Yes,No):Compulsory:Yes
Is the toggle coverage 100% on module boundary for SDU:RADIOBUTTON(Yes,No):Compulsory:Yes
Is the toggle coverage 100% on module boundary for Fabric:RADIOBUTTON(Yes,No):Compulsory:Yes
3.2. Others:COMMENT:Compulsory:USER_REPLY
Is the toggle coverage 100% on module boundary for EMAC:RADIOBUTTON(Yes,No):Compulsory:Yes
Is the toggle coverage 100% on module boundary for USB (MAC):RADIOBUTTON(Yes,No):Compulsory:Yes
Is the toggle coverage 100% on module boundary for USB (PHY):RADIOBUTTON(Yes,No):Compulsory:Yes
Is the toggle coverage 100% on module boundary for USB PLL:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is the toggle coverage 100% on module boundary for SYS OSC:RADIOBUTTON(Yes,No):Compulsory:Yes
Is the toggle coverage 100% on module boundary for DDR PHY:RADIOBUTTON(Yes,No):Compulsory:Yes
3.3. Reuse Blocks:COMMENT:Compulsory:USER_REPLY
3.3.1. CAN:COMMENT:Compulsory:USER_REPLY
Is the toggle coverage 100% on module boundary for CAN:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Has all the legacy CAN tests been converted ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Total tests in original legacy CAN regression list:TEXTBOX:Compulsory:USER_REPLY
Total tests in Devonshire regression CAN list:TEXTBOX:Compulsory:USER_REPLY
List of unconverted CAN tests ?:TEXTBOX:Compulsory:USER_REPLY
Reasons for not converting the above CAN tests:TEXTBOX:Compulsory:USER_REPLY
3.3.2. I2C:COMMENT:Compulsory:USER_REPLY
Is the toggle coverage 100% on module boundary for I2C:RADIOBUTTON(Yes,No):Compulsory:Yes
Has all the legacy I2C tests been converted ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Total tests in original legacy I2C regression list:TEXTBOX:Compulsory:USER_REPLY
Total tests in Devonshire regression I2C list:TEXTBOX:Compulsory:USER_REPLY
List of unconverted I2C tests ?:TEXTBOX:Compulsory:USER_REPLY
Reasons for not converting the above I2C tests:TEXTBOX:Compulsory:USER_REPLY
3.3.3. Rotary:COMMENT:Compulsory:USER_REPLY
Is the toggle coverage 100% on module boundary for Rotary:RADIOBUTTON(Yes,No):Compulsory:Yes
Has all the legacy Rotary tests been converted ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Total tests in original legacy Rotary regression list:TEXTBOX:Compulsory:USER_REPLY
Total tests in Devonshire regression Rotary list:TEXTBOX:Compulsory:USER_REPLY
List of unconverted Rotary tests ?:TEXTBOX:Compulsory:USER_REPLY
Reasons for not converting the above Rotary tests:TEXTBOX:Compulsory:USER_REPLY
3.3.4. Efuse:COMMENT:Compulsory:USER_REPLY
Is the toggle coverage 100% on module boundary for Efuse:RADIOBUTTON(Yes,No):Compulsory:Yes
Has all the legacy (SHARC/Moy) Efuse tests been converted ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Total tests in original legacy Efuse regression list:TEXTBOX:Compulsory:USER_REPLY
Total tests in Devonshire regression Efuse list:TEXTBOX:Compulsory:USER_REPLY
List of unconverted Efuse tests ?:TEXTBOX:Compulsory:USER_REPLY
Reasons for not converting the above Efuse tests:TEXTBOX:Compulsory:USER_REPLY
Any design changes in efuse compared to SHARC/Moy ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Are there new efuse tests written (or existing tests modified) for this ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
4. Has the following functionalities verified ?:COMMENT:Compulsory:USER_REPLY
4.1. Process Monitor:RADIOBUTTON(Yes,No):Compulsory:Yes
4.2. Thermal Diode:RADIOBUTTON(Yes,No):Compulsory:Yes
4.3. OCC:RADIOBUTTON(Yes,No):Compulsory:Yes
4.4. Strap Logic:RADIOBUTTON(Yes,No):Compulsory:Yes
4.5. MBIST:RADIOBUTTON(Yes,No):Compulsory:Yes
4.6. Glue Logic _\@_:COMMENT:Compulsory:USER_REPLY
Rotary/RSI/CAN APB Muxing:RADIOBUTTON(Yes,No):Compulsory:Yes
LP/Timer/CRC/I2C APB Muxing:RADIOBUTTON(Yes,No):Compulsory:Yes
UART APB Muxing:RADIOBUTTON(Yes,No):Compulsory:Yes
GPIO APB Muxing:RADIOBUTTON(Yes,No):Compulsory:Yes
PINT APB Muxing:RADIOBUTTON(Yes,No):Compulsory:Yes
WDT APB Muxing:RADIOBUTTON(Yes,No):Compulsory:Yes
EPPI APB Muxing:RADIOBUTTON(Yes,No):Compulsory:Yes
EPWM APB Muxing:RADIOBUTTON(Yes,No):Compulsory:Yes
SPORT/SPI APB Muxing:RADIOBUTTON(Yes,No):Compulsory:Yes
4.7. PAB SYS:RADIOBUTTON(Yes,No):Compulsory:Yes
4.8. EMAC Clock Dividers:RADIOBUTTON(Yes,No):Compulsory:Yes
4.9. USB PLL running on sysosc output:RADIOBUTTON(Yes,No):Compulsory:Yes
4.10. BOOT ROM CODE:RADIOBUTTON(Yes,No):Compulsory:Yes
4.11. Power Domain Testing _\@_:COMMENT:Compulsory:USER_REPLY
Domain off with vdd_rdy:RADIOBUTTON(Yes,No):Compulsory:Yes
Hibernate Wakeup:RADIOBUTTON(Yes,No):Compulsory:Yes
4.12. JTAG _\@_:COMMENT:Compulsory:USER_REPLY
Boundary Scan:RADIOBUTTON(Yes,No):Compulsory:Yes
USB Special Scan Cells:RADIOBUTTON(Yes,No):Compulsory:Yes
DDR Special Scan Cells:RADIOBUTTON(Yes,No):Compulsory:Yes
DS/SE Special Scan Cells:RADIOBUTTON(Yes,No):Compulsory:Yes
4.13. PAD Functionality Testing _\@_:COMMENT:Compulsory:USER_REPLY
DS/SE Changes:RADIOBUTTON(Yes,No):Compulsory:Yes
Pull Up/Dn:RADIOBUTTON(Yes,No):Compulsory:Yes
Keeper Checks:RADIOBUTTON(Yes,No):Compulsory:Yes
Reset State Checks:RADIOBUTTON(Yes,No):Compulsory:Yes
Hibernate State Checks:RADIOBUTTON(Yes,No):Compulsory:Yes
4.14. TEST Mode Func and Features _\@_:COMMENT:Compulsory:USER_REPLY
Test for No PLL_IRES (USB clock has to be aligned even after soft reset):RADIOBUTTON(Yes,No):Compulsory:Yes
Test for quickboot:RADIOBUTTON(Yes,No):Compulsory:Yes
4.15. System Oscillator:COMMENT:Compulsory:USER_REPLY
System Oscillator Checks:RADIOBUTTON(Yes,No):Compulsory:Yes
5. Are there tests present at full chip for the various instances of blocks?:COMMENT:Compulsory:USER_REPLY
Core0:RADIOBUTTON(Yes,No):Compulsory:Yes
Core1:RADIOBUTTON(Yes,No):Compulsory:Yes
EPWM0:RADIOBUTTON(Yes,No):Compulsory:Yes
EPWM1:RADIOBUTTON(Yes,No):Compulsory:Yes
TMR0:RADIOBUTTON(Yes,No):Compulsory:Yes
TMR1:RADIOBUTTON(Yes,No):Compulsory:Yes
TMR2:RADIOBUTTON(Yes,No):Compulsory:Yes
TMR3:RADIOBUTTON(Yes,No):Compulsory:Yes
TMR4:RADIOBUTTON(Yes,No):Compulsory:Yes
TMR5:RADIOBUTTON(Yes,No):Compulsory:Yes
TMR6:RADIOBUTTON(Yes,No):Compulsory:Yes
TMR7:RADIOBUTTON(Yes,No):Compulsory:Yes
CAN:RADIOBUTTON(Yes,No):Compulsory:Yes
TWI0:RADIOBUTTON(Yes,No):Compulsory:Yes
TWI1:RADIOBUTTON(Yes,No):Compulsory:Yes
WDT0:RADIOBUTTON(Yes,No):Compulsory:Yes
WDT1:RADIOBUTTON(Yes,No):Compulsory:Yes
EPPI0:RADIOBUTTON(Yes,No):Compulsory:Yes
EPPI1:RADIOBUTTON(Yes,No):Compulsory:Yes
EPPI2:RADIOBUTTON(Yes,No):Compulsory:Yes
EMAC0:RADIOBUTTON(Yes,No):Compulsory:Yes
EMAC1:RADIOBUTTON(Yes,No):Compulsory:Yes
SP0 (HSA):RADIOBUTTON(Yes,No):Compulsory:Yes
SP0 (HSB):RADIOBUTTON(Yes,No):Compulsory:Yes
SP1 (HSA):RADIOBUTTON(Yes,No):Compulsory:Yes
SP1 (HSB):RADIOBUTTON(Yes,No):Compulsory:Yes
SP2 (HSA):RADIOBUTTON(Yes,No):Compulsory:Yes
SP2 (HSB):RADIOBUTTON(Yes,No):Compulsory:Yes
SPI0:RADIOBUTTON(Yes,No):Compulsory:Yes
SPI1:RADIOBUTTON(Yes,No):Compulsory:Yes
LP0:RADIOBUTTON(Yes,No):Compulsory:Yes
LP1:RADIOBUTTON(Yes,No):Compulsory:Yes
LP2:RADIOBUTTON(Yes,No):Compulsory:Yes
LP3:RADIOBUTTON(Yes,No):Compulsory:Yes
UART0:RADIOBUTTON(Yes,No):Compulsory:Yes
UART1:RADIOBUTTON(Yes,No):Compulsory:Yes
CRC0:RADIOBUTTON(Yes,No):Compulsory:Yes
CRC1:RADIOBUTTON(Yes,No):Compulsory:Yes
RSI:RADIOBUTTON(Yes,No):Compulsory:Yes
Rotary:RADIOBUTTON(Yes,No):Compulsory:Yes
PIXC:RADIOBUTTON(Yes,No):Compulsory:Yes
PVP:RADIOBUTTON(Yes,No):Compulsory:Yes
VSS:RADIOBUTTON(Yes,No):Compulsory:Yes
PORTA:RADIOBUTTON(Yes,No):Compulsory:Yes
PORTB:RADIOBUTTON(Yes,No):Compulsory:Yes
PORTC:RADIOBUTTON(Yes,No):Compulsory:Yes
PORTD:RADIOBUTTON(Yes,No):Compulsory:Yes
PORTE:RADIOBUTTON(Yes,No):Compulsory:Yes
PORTF:RADIOBUTTON(Yes,No):Compulsory:Yes
PORTG:RADIOBUTTON(Yes,No):Compulsory:Yes
PADS:RADIOBUTTON(Yes,No):Compulsory:Yes
PINT0:RADIOBUTTON(Yes,No):Compulsory:Yes
PINT1:RADIOBUTTON(Yes,No):Compulsory:Yes
PINT2:RADIOBUTTON(Yes,No):Compulsory:Yes
PINT3:RADIOBUTTON(Yes,No):Compulsory:Yes
PINT4:RADIOBUTTON(Yes,No):Compulsory:Yes
PINT5:RADIOBUTTON(Yes,No):Compulsory:Yes
SMC:RADIOBUTTON(Yes,No):Compulsory:Yes
SDU:RADIOBUTTON(Yes,No):Compulsory:Yes
ACM:RADIOBUTTON(Yes,No):Compulsory:Yes
DDR2:RADIOBUTTON(Yes,No):Compulsory:Yes
L2:RADIOBUTTON(Yes,No):Compulsory:Yes
SEC:RADIOBUTTON(Yes,No):Compulsory:Yes
TRU:RADIOBUTTON(Yes,No):Compulsory:Yes
RCU:RADIOBUTTON(Yes,No):Compulsory:Yes
SPU:RADIOBUTTON(Yes,No):Compulsory:Yes
PCU(PLL-Dig):RADIOBUTTON(Yes,No):Compulsory:Yes
DPM:RADIOBUTTON(Yes,No):Compulsory:Yes
EFUSE:RADIOBUTTON(Yes,No):Compulsory:Yes
USB:RADIOBUTTON(Yes,No):Compulsory:Yes
MDMA0:RADIOBUTTON(Yes,No):Compulsory:Yes
MDMA1:RADIOBUTTON(Yes,No):Compulsory:Yes
MDMA2:RADIOBUTTON(Yes,No):Compulsory:Yes
MDMA3:RADIOBUTTON(Yes,No):Compulsory:Yes
SWU0 (SMC):RADIOBUTTON(Yes,No):Compulsory:Yes
SWU1 (L2_S):RADIOBUTTON(Yes,No):Compulsory:Yes
SWU2 (L2_C):RADIOBUTTON(Yes,No):Compulsory:Yes
SWU3 (Core 0):RADIOBUTTON(Yes,No):Compulsory:Yes
SWU4 (Core 1):RADIOBUTTON(Yes,No):Compulsory:Yes
SWU5 (SMMR):RADIOBUTTON(Yes,No):Compulsory:Yes
SWU6 (DDR):RADIOBUTTON(Yes,No):Compulsory:Yes
6. Are full chip dsp tests present for the following functionality?:COMMENT:Compulsory:USER_REPLY
Various Clock Ratios:RADIOBUTTON(Yes,No):Compulsory:Yes
SCB0 Main Fabric Arbitartion Crossbar:RADIOBUTTON(Yes,No):Compulsory:Yes
SCB1 Arbitartion Crossbar:RADIOBUTTON(Yes,No):Compulsory:Yes
SCB2 Arbitartion Crossbar:RADIOBUTTON(Yes,No):Compulsory:Yes
SCB3 Arbitartion Crossbar:RADIOBUTTON(Yes,No):Compulsory:Yes
SCB4 Arbitartion Crossbar:RADIOBUTTON(Yes,No):Compulsory:Yes
SCB5 Arbitartion Crossbar:RADIOBUTTON(Yes,No):Compulsory:Yes
SCB6 Arbitartion Crossbar:RADIOBUTTON(Yes,No):Compulsory:Yes
SCB7 Arbitartion Crossbar:RADIOBUTTON(Yes,No):Compulsory:Yes
SCB8 Arbitartion Crossbar:RADIOBUTTON(Yes,No):Compulsory:Yes
SCB9 Arbitartion Crossbar:RADIOBUTTON(Yes,No):Compulsory:Yes
SCB10 Core0/1 Arbitartion Crossbar:RADIOBUTTON(Yes,No):Compulsory:Yes
SCB11 System MMR Arbitartion Crossbar:RADIOBUTTON(Yes,No):Compulsory:Yes
Test for all instances of DDE:RADIOBUTTON(Yes,No):Compulsory:Yes
7. Issue Manager closure?:COMMENT:Compulsory:USER_REPLY
Has all the DV issues closed ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Any exceptions, and reasons for the same:TEXTBOX:Compulsory:USER_REPLY
8. Test Plan Reviews:COMMENT:Compulsory:USER_REPLY
Are all test plans and action items from test plan review complete ?:RADIOBUTTON(Yes,No):Compulsory:Yes
9. IP hand-off verified:COMMENT:Compulsory:USER_REPLY
9.1. EFUSE:COMMENT:Compulsory:USER_REPLY
Is the efuse verilog model the latest ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is there any edits made to efuse verilog model ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Details of efuse model changes made if any:TEXTBOX:Compulsory:USER_REPLY
9.2. Boot ROM:COMMENT:Compulsory:USER_REPLY
Is the Boot ROM present in the config the latest ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has the Boot ROM been sent back to Boot ROM team to confirm that it is latest ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has all the Boot ROM tests been rerun on the final Boot ROM?:RADIOBUTTON(Yes,No):Compulsory:Yes
9.3. Memories/RF:COMMENT:Compulsory:USER_REPLY
Are all the Memory/RF verilog models used in L2, Peripherals the latest ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is there any edits made to Memory/RF verilog model ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Details of memeory/RF model changes made if any:TEXTBOX:Compulsory:USER_REPLY
10. Test Plan documentation :COMMENT:Compulsory:USER_REPLY
Path to testplans :TEXTBOX:Compulsory:USER_REPLY
11. Test Conversions:COMMENT:Compulsory:USER_REPLY
11.1 Core tests :COMMENT:Compulsory:USER_REPLY
Total applicable TetonLite Core tests ?:TEXTBOX:Compulsory:USER_REPLY
List of non-converted core tests :TEXTBOX:Compulsory:USER_REPLY
Reasons for not converting those core tests ?:TEXTBOX:Compulsory:USER_REPLY
11.2 Emulation Tests :COMMENT:Compulsory:USER_REPLY
Total applicable TetonLite Emulation tests ?:TEXTBOX:Compulsory:USER_REPLY
List of non-converted emulation tests :TEXTBOX:Compulsory:USER_REPLY
Reasons for not converting those emulation tests ?:TEXTBOX:Compulsory:USER_REPLY
11.3 WDT tests :COMMENT:Compulsory:USER_REPLY
Total applicable TetonLite WDT tests ?:TEXTBOX:Compulsory:USER_REPLY
List of non-converted WDT tests :TEXTBOX:Compulsory:USER_REPLY
Reasons for not converting those WDT tests ?:TEXTBOX:Compulsory:USER_REPLY
11.4 RSI :COMMENT:Compulsory:USER_REPLY
Total RSI tests in original legacy regression list :TEXTBOX:Compulsory:USER_REPLY
Total RSI tests in Devonshire regression list :TEXTBOX:Compulsory:USER_REPLY
List of unconverted RSI tests ?:TEXTBOX:Compulsory:USER_REPLY
Reasons for not converting those RSI tests ?:TEXTBOX:Compulsory:USER_REPLY
12. Regression Results:COMMENT:Compulsory:USER_REPLY
12.1. RTL Regression on tapeout Config:COMMENT:Compulsory:USER_REPLY
Total tests in rtl regression list:TEXTAREA:Compulsory:USER_REPLY
Total passing tests in rtl regression list:TEXTAREA:Compulsory:USER_REPLY
Total failing tests in rtl regression list:TEXTAREA:Compulsory:USER_REPLY
RTL Failures waived off if any:TEXTAREA:Compulsory:USER_REPLY
Regression results/log files of the rtl regression can be found at:TEXTAREA:Compulsory:USER_REPLY
Was the ncvlog file (rtl Compile) checked for warnings/errors?:RADIOBUTTON(Yes,No):Compulsory:Yes
Details of the rtl compile warnings/errors?:TEXTAREA:Compulsory:USER_REPLY
12.2. SS Gatelevel Regression results:COMMENT:Compulsory:USER_REPLY
Total tests in SS gatelevel regression list:TEXTAREA:Compulsory:USER_REPLY
Total passing tests in SS:TEXTAREA:Compulsory:USER_REPLY
Total failing tests in SS:TEXTAREA:Compulsory:USER_REPLY
SS Failures waived off if any:TEXTAREA:Compulsory:USER_REPLY
Regression results/log files of the SS regression can be found at:TEXTAREA:Compulsory:USER_REPLY
Was the ncvlog file (SS Compile) checked for warnings/errors?:RADIOBUTTON(Yes,No):Compulsory:Yes
Details of the SS compile warnings/errors?:TEXTAREA:Compulsory:USER_REPLY
Are all the files used in SS gatelevel simulations same as in the final tapeout integration?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY 
Any exceptions to the above for SS gatelevel runs :TEXTAREA:Compulsory:USER_REPLY
Does SS gatelevel compile pick any rtl files from design folders ?:RADIOBUTTON(Yes,No):Compulsory:No
Confirm that all components used in SS gate-level simulations are gate-level (except for specific behavior models):RADIOBUTTON(Yes,No):Compulsory:Yes
List all behavior models/rtl's used if any SS gatelevel if any ?:TEXTAREA:Compulsory:USER_REPLY
Has an SS Waveform comparison been made to visually confirm that timing on selected path is reflective of operating conditions (and that SDFs are being back-annotated correctly.) ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has the transport delay been turned on with pulse rejection and error limit 0 for SS runs?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has 100PS Hold Uncertainty used in all SS runs:RADIOBUTTON(Yes,No):Compulsory:Yes
Has all tests been run at speed in SS :RADIOBUTTON(Yes,No):Compulsory:Yes
Have all timing warnings in the SS logfiles been analyzed ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of all SS 'setup/hold' warnings analysed report files :TEXTAREA:Compulsory:USER_REPLY
Path of all SS 'Charge Decay' warnings analysed report files :TEXTAREA:Compulsory:USER_REPLY
Path of all SS 'Bus Conflict' warnings analysed report files :TEXTAREA:Compulsory:USER_REPLY
Path of all SS 'in/inb checks' warnings analysed report files :TEXTAREA:Compulsory:USER_REPLY
Path of SS Netlist files :TEXTAREA:Compulsory:USER_REPLY
Path of SS SDF :TEXTAREA:Compulsory:USER_REPLY
Path of SS Libs :TEXTAREA:Compulsory:USER_REPLY
Was there any Hacks made in SS sdf?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Details of hacks made in SS SDF if any :TEXTAREA:Compulsory:USER_REPLY
Has the design formally approved this SS hacks ? (Post the issue manager link for this):RADIOBUTTON(Yes,No):Compulsory:Yes
Was there any hacks made in SS netlist?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Details of hacks made in SS netlist if any :TEXTAREA:Compulsory:USER_REPLY
Has the design formally approved this SS netlist hacks ? (Post the issue manager link for this):RADIOBUTTON(Yes,No):Compulsory:Yes
12.3. FF Gatelevel Regression results:COMMENT:Compulsory:USER_REPLY
Total tests in FF gatelevel regression list:TEXTAREA:Compulsory:USER_REPLY
Total passing tests in FF:TEXTAREA:Compulsory:USER_REPLY
Total failing tests in FF:TEXTAREA:Compulsory:USER_REPLY
FF Failures waived off if any:TEXTAREA:Compulsory:USER_REPLY
Regression results/log files of the FF regression can be found at:TEXTAREA:Compulsory:USER_REPLY
Was the ncvlog file (FF Compile) checked for warnings/errors?:RADIOBUTTON(Yes,No):Compulsory:Yes
Details of the FF compile warnings/errors?:TEXTAREA:Compulsory:USER_REPLY
Are all the files used in FF gatelevel simulations same as in the final tapeout integration?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY 
Any exceptions to the above for FF gatelevel runs :TEXTAREA:Compulsory:USER_REPLY
Does FF gatelevel compile pick any rtl files from design folders ?:RADIOBUTTON(Yes,No):Compulsory:No
Confirm that all components used in FF gate-level simulations are gate-level (except for specific behavior models):RADIOBUTTON(Yes,No):Compulsory:Yes
List all behavior models/rtl's used if any FF gatelevel if any ?:TEXTAREA:Compulsory:USER_REPLY
Has an FF Waveform comparison been made to visually confirm that timing on selected path is reflective of operating conditions (and that SDFs are being back-annotated correctly.) ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has the transport delay been turned on with pulse rejection and error limit 0 for FF runs?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has 100PS Hold Uncertainty used in all FF runs:RADIOBUTTON(Yes,No):Compulsory:Yes
Has all tests been run at speed in FF :RADIOBUTTON(Yes,No):Compulsory:Yes
Have all timing warnings in the FF logfiles been analyzed ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of all FF 'setup/hold' warnings analysed report files :TEXTAREA:Compulsory:USER_REPLY
Path of all FF 'Charge Decay' warnings analysed report files :TEXTAREA:Compulsory:USER_REPLY
Path of all FF 'Bus Conflict' warnings analysed report files :TEXTAREA:Compulsory:USER_REPLY
Path of all FF 'in/inb checks' warnings analysed report files :TEXTAREA:Compulsory:USER_REPLY
Path of FF Netlist files :TEXTAREA:Compulsory:USER_REPLY
Path of FF SDF :TEXTAREA:Compulsory:USER_REPLY
Path of FF Libs :TEXTAREA:Compulsory:USER_REPLY
Was there any Hacks made in FF sdf?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Details of hacks made in FF SDF if any :TEXTAREA:Compulsory:USER_REPLY
Has the design formally approved this FF hacks ? (Post the issue manager link for this):RADIOBUTTON(Yes,No):Compulsory:Yes
Was there any hacks made in FF netlist?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Details of hacks made in FF netlist if any :TEXTAREA:Compulsory:USER_REPLY
Has the design formally approved this FF netlist hacks ? (Post the issue manager link for this):RADIOBUTTON(Yes,No):Compulsory:Yes
13. Gate level Simulation Checks:COMMENT:Compulsory:USER_REPLY
Has the Gatelevel reset related checks done in SS ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has the Gatelevel reset related checks done in FF ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has Gatelevel synchroniser checks (no glitch on D) done in SS ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has Gatelevel synchroniser checks (no glitch on D) done in FF ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has the Synchroniser randomisation done  in SS runs?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has the Synchroniser randomisation done  in FF runs?:RADIOBUTTON(Yes,No):Compulsory:Yes
14. Boot ROM tests:COMMENT:Compulsory:USER_REPLY
Where is the ROM code picked up from for simulations?:TEXTBOX:Compulsory:USER_REPLY
Has the Boot ROM tests been run on final Boot rom code:RADIOBUTTON(Yes,No):Compulsory:Yes
15. Low Power Simulations :COMMENT:Compulsory:USER_REPLY
Has lowpower simulations been run on the final rtl:RADIOBUTTON(Yes,No):Compulsory:Yes
Has lowpower simulations been run on the final netlist:RADIOBUTTON(Yes,No):Compulsory:Yes
Has all the warnings/errors in the low power test run logs analysed ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Print the path to the above report with all warnings/errors explained:TEXTBOX:Compulsory:USER_REPLY
Low Power Sims Run Directory:TEXTBOX:Compulsory:USER_REPLY
16. Assertion Coverage Results:COMMENT:Compulsory:USER_REPLY
Assertion Status:TEXTBOX:Compulsory:USER_REPLY
Assertion Test Plan:TEXTBOX:Compulsory:USER_REPLY
Assertion Files at:TEXTBOX:Compulsory:USER_REPLY
Assertion Coverage reports:TEXTBOX:Compulsory:USER_REPLY
17. Full chip Code Coverage Results:COMMENT:Compulsory:USER_REPLY
Full Chip Code Coverage Status(excluding core, analog blocks, memories):TEXTBOX:Compulsory:USER_REPLY
Explanation for not covered code at:TEXTBOX:Compulsory:USER_REPLY
Report of Code Coverage at:TEXTBOX:Compulsory:USER_REPLY
Block Level Code Coverage paths:TEXTBOX:Compulsory:USER_REPLY
18. Functional Coverage Results:COMMENT:Compulsory:USER_REPLY
Path of the reports:TEXTAREA:Compulsory:USER_REPLY
19. Cycle Information from RTG:COMMENT:Compulsory:USER_REPLY
Details of the Cycle coverage at:TEXTBOX:Compulsory:USER_REPLY
20. Formal Verification (Functionality checking) for specific assertions?:COMMENT:Compulsory:USER_REPLY
Identified assertions Formally verified ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Details of Proven, No of Cycles proved:TEXTBOX:Compulsory:USER_REPLY
Location of reports:TEXTBOX:Compulsory:USER_REPLY
21. CHIPID/DSPID:COMMENT:Compulsory:USER_REPLY
Has the chip id and dsp id been approved by Apps/PE?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has the contents CHIPID and DSPID registers were verified ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Print the name of at least one test that verifies the above:TEXTBOX:Compulsory:USER_REPLY
22. BSDL Verification:COMMENT:Compulsory:USER_REPLY
Has the BSDL generated been approved by PTE ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has the TEST pin and other private functionalities removed from the BSDL file?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has the BSDL been verified using JTV on final database?:RADIOBUTTON(Yes,No):Compulsory:Yes
Print the path to bsdl file and verification directories :TEXTBOX:Compulsory:USER_REPLY
23. MMR Verification:COMMENT:Compulsory:USER_REPLY
Has bit bash tests been run on all MMR's ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has all registers been checked with  one-hot writes ?:RADIOBUTTON(Yes,No):Compulsory:Yes
24. Real System Verification:COMMENT:Compulsory:USER_REPLY
Is there at least one simulation case with real system environment for power-up behavior out of reset condition (with PLL netlist and without any simulation mode short-cut)?:RADIOBUTTON(Yes,No):Compulsory:Yes
Print the name of the test:TEXTBOX:Compulsory:USER_REPLY
Has the test been run in SS without any simulation short-cuts ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has the test been run in FF without any simulation short-cuts ?:RADIOBUTTON(Yes,No):Compulsory:Yes
25. Tools Required & versions used :COMMENT:Compulsory:USER_REPLY
Print the tool, Version used, Feature Set Needed of the tool, Total licenses available, and what it was used for _\@_ :COMMENT:Compulsory:USER_REPLY
VCS:TEXTBOX:Compulsory:USER_REPLY 
DesignWare-AMBA-VIP:TEXTBOX:Compulsory:USER_REPLY
ncsim:TEXTBOX:Compulsory:USER_REPLY   
Denali:TEXTBOX:Compulsory:USER_REPLY  
JTV:TEXTBOX:Compulsory:USER_REPLY	  
simvision:TEXTBOX:Compulsory:USER_REPLY
dve:TEXTBOX:Compulsory:USER_REPLY 
System OS:TEXTBOX:Compulsory:USER_REPLY
Magellan:TEXTBOX:Compulsory:USER_REPLY
}
CONFIG Formality_DCT_Vs_ICC {
DESCRIPTION:Formality Checklist - DCT vs ICC
Did we start w/ SNPS RM flow. Give version number if any:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is synopsys_auto_setup "true"? If not, any specific reason why?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Are there any auto_setup variable that is being over-ridden.:RADIOBUTTON(Yes,No):Compulsory:No
Value of "hdlin_unresolved_modules":TEXTBOX:Compulsory:Error
Reference DC-T Netlist:TEXTAREA:Compulsory:NO_CONFIRM
Implementation ICC Netlist:TEXTAREA:Compulsory:NO_CONFIRM
Any locally hacked libarary/db used? If yes, any specific reason why?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
All library dbs used_\@_ Give Path:TEXTAREA:Compulsory:USER_REPLY
Are we using full netlists for the blocks that are ILMs.:RADIOBUTTON(Yes,No):Compulsory:Yes
Are we using latest netlists (full) for the blocks that are ILMs.:RADIOBUTTON(Yes,No):Compulsory:Yes
Print the path for the netlists (full) being used for ILMs:TEXTAREA:Compulsory:NO_CONFIRM
Any user defined black boxes/hdlin_interface blocks? If yes, why?:RADIOBUTTON(Yes,No):Compulsory:No
Are there mutiple drivers in netlist?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Attach Report of Multiple Drivers if any:FILE_FIELD:Compulsory:USER_REPLY
Are there unread points in either netlist?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Attach report of Unread Points if any:TEXTAREA:Compulsory:USER_REPLY
Any undriven nets in either netlist?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Attach report of Undriven nets if any:FILE_FIELD:Compulsory:USER_REPLY
Matching Results_\@_ Unmatched Points?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Attach Report of all unmatched points if any:FILE_FIELD:Compulsory:USER_REPLY
ANY DFF only cells in unmatched points?:RADIOBUTTON(Yes,No):Compulsory:No
Attach report of all unmatched DFF only cells and JUSTIFY every cell:FILE_FIELD:Compulsory:USER_REPLY
Any user matches?:RADIOBUTTON(yen,no):Compulsory:USER_REPLY
List all user match commands if any, and justify:TEXTAREA:Compulsory:USER_REPLY
Any "set_equivalences"?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
List all set_equivalence  commands if any, and justify:TEXTAREA:Compulsory:USER_REPLY
Any "set_constant"?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
List all set_constant  commands if any, and justify:TEXTAREA:Compulsory:USER_REPLY
Any "set_dont_verify" commands to skip verifcation?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
List all set_dont_verify commands and justify:TEXTAREA:Compulsory:USER_REPLY
Has verification passed cleanly? ("VERIFICATION SUCCEEDED"):RADIOBUTTON(Yes,No):Compulsory:Yes
Attach Path of Formality "tee" log file:TEXTAREA:Compulsory:USER_REPLY
Deliberate error check -- Does Formality fail when error is introduced deliberately in RTL/Netlist?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have the logs been audited by another reviewer.:TEXTAREA:Compulsory:USER_REPLY
}
CONFIG Fullchip_Physical_design_checklist {
DESCRIPTION:Fullchip Physical Design Checklist
T/O Flow directory :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there are no max transition/capacitance violation:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there are spare gates and spare routes in top level :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there are spare clock buffers (4 NVT each) inserted near clock pins of blocks:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there are decoupling caps in top level:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that decoupling caps in DPM use 3v transistors :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that you signed-off formal verification with black-box for macros (please point logfiles + results) :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that PTSI noise sign-off is done at Fullchip level :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that PTSI delay sign-off is done at Fullchip level :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that REV letters/LOGO is added to the chip :RADIOBUTTON(Yes,No):Compulsory:Yes 
Confirm that Pad ring is approved by PTE:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that you have done XOR of final pad ring with the pad ring that is handed off to PTE:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that you have high-voltage spare inverters in pad ring :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that you have spare level-shifters in the pad_ring for each  power domain:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that you have run via density flow in ICC using high effort switch:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that IO cells & pad ring both are approved for ESD robustness by Alan Righter :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that Power connectivity to different power domains are correct and robust (visual check) :RADIOBUTTON(Yes,No):Compulsory:Yes 
Confirm that you have visually verified that power connections to all IP's are strong ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there no floating portions of wiring :RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that all tape out layers exist in GDS :RADIOBUTTON(Yes,No):Compulsory:Yes  
Confirm that voltage storm EMIR analysis is used to sign-off EFUSE programmation (VDDQ) wiring:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that latest version of Hercules executable used for LVS/DRC/ERC/ANT ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that latest version of Hercules TSMC DRC rule deck used:RADIOBUTTON(Yes,No):Compulsory:Yes 
Confirm that DRC checks are enabled for AP-MD/RV/CB2 layer :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that ADI-17 assembly rules are met  :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that you have verified wire bond rule by TSMC:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there are no layers above topmost layer - AP is  present in the gds:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that hercules floating gate check is clean on the tapeout gds :RADIOBUTTON(Yes,No):Compulsory:Yes  
Confirm that sign-off LVS is run with non-repeating M6 text for each signal, one per power domain, and text is placed only on bond head:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that hercules is used to make sure all 2.5v transistors are conforming to OVERDRIVE rules except those in the Efuse memory ? Verified in spice file manually ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that seal-ring related rules are met in Physical verification:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that versions of verilog/cdl netlists are sync'ed:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that netran invoke script is fully automated and contained to take the latest .wir and vg file:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that DRC is run by with TSMC L-mark seal-ring :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that pad rules and Circuit Under Pad rules are met in sign-off PV run:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that ptie open flow is clean on tapeout database:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that nwell open flow is clean on tapeout database:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that deep nwell (open) flow is clean on tapeout database:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there are no Poly/Diffusion used for routing/sourcing power :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that TIE cells are not used to supply power to any transitor/stdcell :RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that Tie cell does not supply power to DPM/L2 across physical boundary ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that LAYOUT_ERRORS file is clean, there are no CTHRU errors:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that Reverse flow for checking the space of metal coverage polygons to other signal routes doesn't show any violations:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that you have done DFM enhancement flow using Hercules in addition to ICC :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that you have visually verified that tapeout GDS consists DFM enhancements :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that ESD implant checks on pads are done:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that Contact to gate spacing for IO devices (TSMC + our custom pads) is verified and is correct:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there are no IO voltage signals connected to thin-oxide gates(CVDD transistors) (using Hercules HVtoLV_check)  ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there are no thin oxide transistors (from core-VDD) driving thick-oxide gates(IOVDD transistors) (except in level shifters. You are using Hercules LVtoHV_check):RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there are no signals crossing from one IOVDD domain to another without a level-shifter HVtoHV_check:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that adapter cells are placed properly:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that density requirement for AP-MD layer is met:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that VDD/VSS for PLLs/VREG are "kelvin" routed :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there are no Tie cells connected to source/drain of transistors ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that Power/ground rails plotted and audited by atleast one external auditor:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that latest version of TSMC/Virage stdcells are used in tapeout gds(specify paths of std cells)?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you audited the Clock routing from Sysosc to PLL:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you ensured that there is  Metal programability for RevId in PLL:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you audited 3v signal routes (width, spacing, route length) been done ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you checked and met  the ddr data/dqs timings across PVTF as specified by DDR designer ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you audited the routing of VDDRDY_3volts_ ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you checked whether all the bond pads , which are present in the RTL exists  in the final bond pad coordinates given to PTE?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that WBDMY layer is drawn and confirmed that it exists over the bond pad :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that ESD circuitry inside pads (incl. all power/ground) have HVT mask to reduce leakage:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you made sure that there is VIA stacking under CUP bond-pads ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that via enhancement/Metal fill requisite as specified by IP vendors is honoured:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that Routing/metal blockage over IP blocks are honoured :RADIOBUTTON(Yes,No):Compulsory:Yes
Have you masked redundant Via addition over Logo/Revid:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there are no M1-M4 and V1-V3 extra polygons on the top of RAMS, (dummy polygons can be according to vendor suggestion):RADIOBUTTON(Yes,No):Compulsory:Yes
Mention the flow used to verify route/blockage restrictions over IP blocks:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that EM & IR drop sign-off analysis is done the final fullchip:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that latest ROM-code is used in the tapeout GDS:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that Efuse ESD and Efuse macro are of same voltage ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is Efuse macro typical operating voltage 2.5V ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there are Decaps present near clock buffers ?:RADIOBUTTON(Yes,No):Compulsory:Yes
What is the HVT/SVT percentage ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has 3V net noise been be multiplied by 3 for crosstalk analysis ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that you have no  DM/DFM spill over on Bootrom not allowing it to program completely with VIAx mask alone in a REV ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that full chip variable  1 in hercules runset ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that PLL mock delay buffers are placed in corresponding PLL Kelvin power supply domain :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that no dummy metals are used for signal routing :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that there are no non-CK type cells in the clock tree (except Integrated Clock Gaters) :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that all spare gates input and output use M2 as minimum layer for routing ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Have you checked that revid tie cell pins is tapped only at pin access location ? :RADIOBUTTON(Yes,No):Compulsory:Yes
Have you changed the revid to opposite values and run LVS/DRC ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you verified that 3v tie connections do not use 1v tie cell ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you checked Synchronizer relative placement the worst distance between two latches/flops of synchronizer group elements:RADIOBUTTON(Yes,No):Compulsory:Yes
what is the skew between core and system clock ?:RADIOBUTTON(Yes,No):Compulsory:Yes
What is the  delay of PLL feedback  ?:RADIOBUTTON(Yes,No):Compulsory:Yes
What is the delay numbers from XTAL to PLL < 0.8n? What is the insertion delay?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you ensured thet high drive strength buffers (beyond BUF16) are not used ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you checked that DDRCCLK and DQS are shielded properly ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that thermal diode Kelvin routing requirements are taken care of:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that all power/ground probe pads are texted and there are no text opens in LVS:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that EM (RMS) check on clock wiring is clean :RADIOBUTTON(Yes,No):Compulsory:Yes
Have you checked that there are no delay elements in feedback delay path ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that double vias (2x2) are used to route CCLK clock signal ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that spare cells are uniformly spread in the layout(have you verified this visually) :RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that you are using the latest version/release of the IP block in Fullchip, tapeout GDS :RADIOBUTTON(Yes,No):Compulsory:Yes
Have you reviewed nets in ICC whose route length is > 1000u:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you used power recovery and area recovery in ICC ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for Vstorm IR drop/EM analysis logfiles + reports:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that DRC has been run with recommendations turned on ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Have you run check sum on tapeout gds ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you done a visual check of tapeout layers in tapeout gds:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you audited the layers present in tapeout gds ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have you placed the VSSRSSTL pad  adjacent to VREFSSTL pad in the pad ring:RADIOBUTTON(Yes,No):Compulsory:Yes
Confirm that Hercules DRC,LVS,ERC,Antenna,coverage are run on sign-off GDS;all five checks are done :RADIOBUTTON(Yes,No):Compulsory:Yes
Runsets used for Antenna:RADIOBUTTON(Yes,No):Compulsory:Yes
Runsets used for DFM:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of drcf_dfm.ev:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of drcf.ev:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of lvs_ercfw.ev:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of lvs.ev:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of lvsf.ev:RADIOBUTTON(Yes,No):Compulsory:Yes      
Path of TSMC metal fill utility:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of TSMC OD/PO fill utility:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of TSMC DRC.ev:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for IR drop analysis logfiles + reports:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for Hercules DRC logfiles + reports:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for Hercules LVS logfiles + reports:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for Hercules ERC logfiles + reports:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for DCT database and Constraints:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for ICC database and Constraints:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for ICC noise reports:RADIOBUTTON(Yes,No):Compulsory:Yes          
}
CONFIG Formality_RTL_Vs_DCT {
DESCRIPTION:Formality Checklist - RTL vs DCT
Did we start w/ SNPS RM flow. Give version number if any:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is synopsys_auto_setup "true"? If not, any specific reason why? already present in the checklist?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Are there any auto_setup variable that is being over-ridden?:RADIOBUTTON(Yes,No):Compulsory:No
Value of "hdlin_unresolved_modules":TEXTBOX:Compulsory:Error
For RTL vs DCT,Reference RTL:TEXTBOX:Compulsory:NO_CONFIRM
Implementation Netlist:TEXTAREA:Compulsory:NO_CONFIRM
Any local RTL files used?:RADIOBUTTON(Yes,No):Compulsory:No
Any locally hacked libarary/db used? If yes, any specific reason why? already present in the checklist:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
All library dbs used_\@_ Give Path:TEXTAREA:Compulsory:USER_REPLY
Are we using full netlists for the blocks that are ILMs.:RADIOBUTTON(Yes,No):Compulsory:Yes
Are we using latest netlists (full) for the blocks that are ILMs.:RADIOBUTTON(Yes,No):Compulsory:Yes
Print the path for the netlists (full) being used for ILMs:TEXTAREA:Compulsory:NO_CONFIRM
Any user defined black boxes/hdlin_interface blocks? If  yes, why?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
List  all hdlin_interface modules and justify:TEXTAREA:Compulsory:USER_REPLY
Are the following defines being passed- PABSYS,DABSYS,SYN:RADIOBUTTON(Yes,No):Compulsory:Yes
Apart from the above any user defines passed using -d (..)? If yes, give a list of the defines passed?:RADIOBUTTON(Yes,No):Compulsory:No
Are svf files used?:RADIOBUTTON(Yes,No):Compulsory:Yes
If yes, path of svf files - should match Synthesis output:TEXTAREA:Optional:USER_REPLY
Any manual "guide" commands used?:RADIOBUTTON(Yes,No):Compulsory:No
Any RTL elaboration warnings?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
List all RTL Elab warnings and justify waivers:FILE_FIELD:Compulsory:USER_REPLY
Attach svf acceptance table:FILE_FIELD:Compulsory:USER_REPLY
Are there mutiple drivers in RTL/netlist?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Attach Report of Multiple Drivers if any:FILE_FIELD:Compulsory:USER_REPLY
Are there unread points in either netlist?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Attach report of Unread Points if any:TEXTAREA:Compulsory:USER_REPLY
Any undriven nets in either RTL or netlist?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Attach report of Undriven nets if any:FILE_FIELD:Compulsory:USER_REPLY
Matching Results_\@_ Unmatched Points?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Attach Report of all unmatched points if any:FILE_FIELD:Compulsory:USER_REPLY
ANY DFF only cells in unmatched points ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Attach report of all unmatched DFF only cells and JUSTIFY every cell:FILE_FIELD:Compulsory:USER_REPLY
Any user matches?:RADIOBUTTON(yen,no):Compulsory:USER_REPLY
List all user match commands if any, and justify:TEXTAREA:Compulsory:USER_REPLY
Any "set_equivalences"?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
List all set_equivalence  commands if any, and justify:TEXTAREA:Compulsory:USER_REPLY
Any "set_constant"?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
List all set_constant  commands if any, and justify:TEXTAREA:Compulsory:USER_REPLY
Any "set_dont_verify" commands to skip verifcation?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
List all set_dont_verify commands and justify:TEXTAREA:Compulsory:USER_REPLY
Has verification passed cleanly? ("VERIFICATION SUCCEEDED"):RADIOBUTTON(Yes,No):Compulsory:Yes
Attach Path of Formality "tee" log file:TEXTAREA:Compulsory:USER_REPLY
Deliberate error check -- Does Formality fail when error is introduced deliberately in RTL/Netlist?:RADIOBUTTON(Yes,No):Compulsory:Yes
Have the logs been audited by another reviewer.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
}
CONFIG synthesis {
DESCRIPTION:Synthesis Checklist
Design compiler version used for Final analysis:TextBox:Compulsory:2010.03-SP5
Does the flow align with RM flow from synopsys?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Name & Version of TSMC libraries used:Textarea:Compulsory:USER_REPLY
tsmc stdcells version (given above) is the latest?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Target library:Textarea:Compulsory:USER_REPLY
Other Libraries used:FILE_FIELD:Compulsory:USER_REPLY
Operating condition:Comment::
set_operating_conditions command used:Textbox:Compulsory:USER_REPLY
Operating condition File attachment:FILE_FIELD:Compulsory:USER_REPLY
Suppressed Warnings/errors:Comment::
Suppressed Warnings/errors File attachment:FILE_FIELD:Compulsory:USER_REPLY
Verilog files analyze phase:Comment::
What variables are `defined during the  synthesis "analyze" command?:Textarea:Compulsory:USER_REPLY
Verilog files elaborate phase:Comment::
Any ELAB/VER messages suppressed/waivered? Why?:TEXTAREA:Compulsory:USER_REPLY
Elab.report:FILE_FIELD:Compulsory:USER_REPLY
Case statements _\@_Are there any full/parallel cases that have 'no' in statistics for case statements in always block table of elab report?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Any sensitivity list violations?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Any latches inferred due to missing default statement in case?:radiobutton(Yes,No):Compulsory:No
All latches infered have been justified by designers?:FILE_FIELD:Compulsory:USER_REPLY
Any flip-flops which use both async reset and async set?:FILE_FIELD:Compulsory:USER_REPLY
Designers & leads confirm that async set and async reset above are mutually exclusive:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Confirm, assertions exist in Gatesims to verify that async reset and async set above are mutually exclusive:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Check design - lint report:Comment::
Lint report:FILE_FIELD:Compulsory:USER_REPLY
Any LINT messages suppressed/waivered in check_design(lint) report?:TEXTAREA:Compulsory:USER_REPLY
Is check timing clean?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Uniquify after Link:Comment::
Confirm that uniquification is done:radiobutton(Done,Not_done):Compulsory:Done
What is the uniqufiy naming style?:Textarea:Compulsory:USER_REPLY
Don't use cells:Comment::
List:Textarea:Compulsory:USER_REPLY
Design DRCs:Comment::
max_capacitance:Textbox:Compulsory:USER_REPLY
max_transition:Textbox:Compulsory:USER_REPLY
max_fanout:Textbox:Compulsory:USER_REPLY
Constraints:Comment::
Input drive or transition:Textbox:Compulsory:USER_REPLY
Output load:Textbox:Compulsory:USER_REPLY
Input delay (as a % of clock period):Textbox:Compulsory:USER_REPLY
Output delay (as a % of clock period):Textbox:Compulsory:USER_REPLY
Clock Definitions:FILE_FIELD:Compulsory:USER_REPLY
Any case analysis? Why?:FILE_FIELD:Compulsory:USER_REPLY
Ideal Nets:FILE_FIELD:Compulsory:USER_REPLY
Dont touch:FILE_FIELD:Compulsory:USER_REPLY
Compilation:Comment::
Group paths done?:FILE_FIELD:Compulsory:USER_REPLY
Critical ranges for various path groups?:Textbox:Compulsory:USER_REPLY
Clock Gating:Comment::
Automatic clock gating used?:Radiobutton(Yes,No):Compulsory:USER_REPLY
Min bit width for gating?:Textbox:Compulsory:USER_REPLY
Design reports:Comment::
Area:Comment::
Combinational cell area (in mmsq):Textbox:Compulsory:USER_REPLY
Sequential cell area (in mmsq):Textbox:Compulsory:USER_REPLY
Total cell area (in mmsq):Textbox:Compulsory:USER_REPLY
Total flops:Textbox:Compulsory:USER_REPLY
Total Latches:Textbox:Compulsory:USER_REPLY
Tristate buffers:Textbox:Compulsory:USER_REPLY
Total no. of std-cells:Textbox:Compulsory:USER_REPLY
Number of HVT std-cells:Textbox:Compulsory:USER_REPLY
Number of SVT cells:Textbox:Compulsory:USER_REPLY
How many auto-clock-gating cells inserted?:Textbox:Compulsory:USER_REPLY
Clock gating%:Textbox:Compulsory:USER_REPLY
Timing:Comment::
Qor report File attachement:FILE_FIELD:Compulsory:USER_REPLY
Delay balancing:Comment::
Max delay/skew for all input paths:Textbox:Compulsory:USER_REPLY
Max delay/skew for all output paths including OE:Textbox:Compulsory:USER_REPLY
SVT cells number:Textbox:Compulsory:USER_REPLY
Additional checks.:COMMENT:Compulsory:USER_REPLY
All sync cells are SVT:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Modules with boundary opt turned on:Textarea:Compulsory:USER_REPLY
REVID(metal programmability) is optimised?:radiobutton(Yes,No):Compulsory:No
Construction deck constarints review:RADIOBUTTON(Done,Not_Done):Compulsory:USER_REPLY
Justification for combo logic on input of synchroniser cell/between sync flop stages:TEXTAREA:Compulsory:USER_REPLY
Justification for combo logic on input of async set/reset (SDN/CDN) pin of flop:TEXTBOX:Compulsory:USER_REPLY
Modules ungrouped:FILE_FIELD:Compulsory:USER_REPLY
Multiple drivers present on a net, wand/wor logic?:radiobutton(Yes,No):Compulsory:No
Unmapped cells present in DCT synthesised netlist:radiobutton(Yes,No):Compulsory:No
Soft bound/relative placement constraint exists for both flops of a 2 stage synchronizer?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Physical bounds created?:radiobutton(Yes,No):Compulsory:Yes
Check for TIM175 warnings, validate paths broken:Textarea:Compulsory:USER_REPLY
Confirm timing loops (OPT-150 messages) are not present.:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Check for flops directly on pll output clocks (not going thru occ module):FILE_FIELD:Compulsory:USER_REPLY
confirm, buffers are not introduced on pll clk feedback path in DCT (from noisy power domain)?:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
All of standard-custom cells except switches for bond-options removed from target library in synthesis:Textarea:Compulsory:USER_REPLY
Confirm, that synthesis scripts, logs, reports and warnings are reviewed by one more person.:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
Confirm that extra setup time  uncertainty is added for the half  cycle paths  so that allowed duty cycle variations especially on  the  external clock (as per the spec) is taken care:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
All block (peripherals)output  like IE, I, OE are flop outputs:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
All mux clock mux selects come out of flops:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
All inputs to macros (e.g USBPHY, DDRPHY etc) are fed out of flop.:RADIOBUTTON(yes,no):Compulsory:USER_REPLY
}
CONFIG Timing_analysis_checklist {
DESCRIPTION:Timing Analysis Checklist
Primetime version used:TEXTBOX:Compulsory:USER_REPLY
Path of design netlist used for final signoff:TEXTBOX:Compulsory:USER_REPLY
Path of SPEF used for final signoff:TEXTBOX:Compulsory:USER_REPLY
RC back-annotation:COMMENT:Compulsory:USER_REPLY
Confirm that a coupled-cap SPEF (and not grounded-cap ) is used in both SI and non-SI runs ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that _\&_a) the SPEF is generated from Star-RC and not ICC_\&_b) SPEF is generated from the layout database having Metal-fill and Redundant via.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Please confirm that there ALL internal pin-pin nets are completely back-annotated:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that all nets have detailed RC (and not lumped ) annotation.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Please confirm that ALL driverless nets are also load-less ( i.e fanin =0 and fanout=0 ):RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
confirm that ALL load-less nets are only connected to SPARE cells and not to dead logic:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm there are NO DES- or PARA- warnings during parasitic annotation ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Path of the RC-back-annotation report:TEXTBOX:Compulsory:USER_REPLY
Operating conditions:COMMENT:Compulsory:USER_REPLY
Have we obtained the recommended signoff corners from TSMC ? _\&_Please point to file path.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Does the device & parasitic corners used for final signoff cover TSMC recommendation ? List these corners.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that we have checked intermediate corners (0C , TT ) for possible non-linear behaviour in setup/hold ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm we have checked Low voltage corner ( 0.9V ) for 0 Hold violations ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that the SPEF files used for the parasitic corners correspond to correct Temperatures ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Libraries:COMMENT:Compulsory:USER_REPLY
Confirm that the most recent versions of all libraries (vendor/internal) has been used for signoff ? List the version details:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Do the voltages and temperature of  COREVDD and IOVDD libraries (including custom macros) characterized at 5% margin to PTE/customer ? List the values.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is there any  derate done to reflect a different  IOVDD/COREVDD than the characterized .lib value ? List details.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Have CCS modelling been used for all COREVDD and IOVDD libraries (including custom macros ) ? List exceptions:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Please confirm that the max and min transition settings in libraries match exactly with the char range bounds ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Do the slew trip points and slew derates in the libraries result in 10-90 points for transition ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Have the internally generated .lib files been reviewed for conformance ?_\&_* Missing arcs_\&_* Missing cap/max_trans_\&_* Matching cond and sdf_cond arcs_\&_* power_\&_* Voltage domains for pins_\&_* Min-pulse width for clock_\&_* input pins going to async set/reset internally:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Are any .libs modified specifically for TA ? Why ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Timing Margins:COMMENT:Compulsory:USER_REPLY
Confirm that OCV and uncertainty values are aligned with TSMC recommendation.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that PLL jitter is accounted into uncertainty value:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that derate on clock paths is compulsorily done for Hold ? Mention the % value.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that additional Hold uncertainty is used for custom macros, memories and inter-clock domains.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm extra uncertainty value used for Dummy-pad loopback with 0 load to account for spice mismatch with .lib ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Timing Targets & Constraints:COMMENT:Compulsory:USER_REPLY
Point to the document which lists the clock frequency and AC-timing targets:TEXTAREA:Compulsory:NO_CONFIRM
Confirm that AC-timing values have been signed off with Apps/PTE:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that additional timing margin is used in TA deck for  AC-timing values  datasheet to account for Tester and slew marginalities ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that every single AC timing parameter is validated in TA ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that every peripheral AC timing as per pin-mux is  covered in analysis decks ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that all types of modes (int/ext/clock ratios/tx/rx etc ) are covered in analysis decks ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Does the cap load on outputs reflect the ATE capload and package parasitics ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Does the input transition reflect the slew rate used on ATE ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that I/O Timing is analyzed at both IOVDD=3.3 and 1.8V ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Timing checks:COMMENT:Compulsory:USER_REPLY
Confirm that the tool flow & variable settings is aligned with the Reference methodology recommendation ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that timing reports are analyzed with and without crosstalk delay effects ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that Tool calculates delays/transition based on parasitics only and No set_annotated_delay or set_annotated_transition is done internal to the design ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that all warnings & messages are visible in the log file and not suppressed.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Please confirm that all the clocks are propagated and not ideal:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Have the clock tree latency histograms been analyzed for possible outliers ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is check_timing report clean with No violations and everything constrained ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that check_timing reports no loops inside any logic including spares:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm there are zero PTE-003 warnings due to breaking of arcs for combi loops ? Point to waiver:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is check_timing report clean with No violations for cells connecting to the correct voltage rails ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm there are zero RC-011 warnings for extrapolation beyond char range in any corner ? Explain waiver:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm there are zero RC-004 warnings for failure to compute c-effective ? Point to waiver.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm there are zero RC-009 warnings for drive resistance issues ? Explain waiver:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm there are zero DEL-008 warnings for inconsistent library settings ? Explain waiver:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Are clock gating checks enabled ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm there are zero PTE-060 warnings for missing clock_gating checks on some elements ? Point to waiver.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that No clock gating checks are missed due to the clock not being consumed in the fanout of the gating cell ( due to a new create_clock declaration downstream or similar constraint  ) ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that there are no set_max_delay commands that result in breaking of arcs incorrectly and No TIM-175 Violations in log  ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Have the Multi-cycle & False paths been reviewed thoroughly and validated with designers/simulations ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is the reset recovery and removal check enabled ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Are the paths traversing through asynchronous set/clear pins of flops analyzed by specifically setting the variable "timing_enable_preset_clear_arcs" ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that case analysis is removed when analyzing for max trans violations:TEXTAREA:Compulsory:USER_REPLY
Has max transition been checked for all nets > 2000 u length ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Please point to the waiver algorithm for the max_trans violations.:TEXTAREA:Compulsory:NO_CONFIRM
Is the final timing slack reporting done using the path-based-analysis option ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Location of timing reports across all corners and modes:TEXTBOX:Compulsory:USER_REPLY
Location of max_trans reports across all corners  and waiver file:TEXTBOX:Compulsory:USER_REPLY
Location of clock tree info -  insertion delay and clock skew reports across corners:TEXTBOX:Compulsory:USER_REPLY
Location of the internal transmit clock duty-cycle check reports for all peripherals:TEXTBOX:Compulsory:USER_REPLY
*Location of all Run log files:TEXTAREA:Compulsory:NO_CONFIRM
Please confirm there are no floating inputs in the design (checked by script in Primetime) ? Point to path of report:TEXTAREA:Compulsory:USER_REPLY
Confirm that there are no HVT cells in the clock network of all clocks ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Have we checked that input pins of hard macros which are used as async set/reset internally are driven out of flops ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Has any specific paths been analyzed for ATE-only operation in PTE Timing deck ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Have delay-balancing for I/O paths to ensure consistent AC-timing been checked specifically in PTE deck ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Scan mode Timing check:COMMENT:Compulsory:USER_REPLY
Confirm that Scan Shift Mode constraints are signed off ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Clock Waveforms used in Scan Shift Mode  Is it signed off for 33 ns (without any uncertainty)?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that there are No timing exceptions (multicycles/ false paths) present in Scan Shift Mode?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that Stuck-At Capture Mode constraints signed off ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that At-speed Capture Mode constraints signed off?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that At-speed capture clock waveforms used same as functional frequencies?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that Timing for clock  gating cells inside OCC_TOP are  checked ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Crosstalk Noise:COMMENT:Compulsory:USER_REPLY
Is the crosstalk noise analysis done for VIH/VIL only ? ( and not for overshoot/ undershoot ):RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that the required noise margin on all cells is Correlated with SPICE ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that check_noise report is clean by using user noise modelling as applicable ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that CCS noise libs are used for standard cells and memories ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that nets connected to TIE-cells are also analyzed for noise?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that Voltage levels of nets belonging to different domains have been preserved in noise calculation ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that IOVDD nets are analyzed at noise margin related to IOVDD levels ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that Noise is analyzed for all conditions _\@__\&_@source with no propagation , @endpoint with propagation , Finite/Infinite window ?_\&_:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Location of Noise reports _\@_:TEXTAREA:Compulsory:NO_CONFIRM
SDF generation for gatesim:COMMENT:Compulsory:USER_REPLY
Confirm that PT and not PT-SI is used to dump the SDF files ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
What Design PVT / Parasitic corners do the SS and FF SDF correspond to ?:TEXTAREA:Compulsory:USER_REPLY
Confirm that  output cap load values of 30pF/5pF and input transition of 1ns are used for slow/fast SDF generation ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that in sdf generation script _\@_ _\&_* No case analysis is done _\&_* No set_disable_timing is done _\&_* create_clock, set_clock_transition & propagated_clock are used:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm that a few sample path and clk tree delays as observed in gate level sim dumps fall between -min & -max of PT reports:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Audit:COMMENT:Compulsory:USER_REPLY
Has the following been audited by a second person:COMMENT:Compulsory:USER_REPLY
Run Scripts:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
False paths and Multicycle paths:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Pin ac timing constraints:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Report files:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Are all warnings understood:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Are all the suppress warnings understood:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Have we checked that none of the .libs/.tcls are being picked up from pwa/home dirs:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Name of the auditor(s):TEXTAREA:Compulsory:USER_REPLY
}
CONFIG Power_analysis_checklist {
DESCRIPTION:Power Analysis Checklist
Version of Pt-PX used for Full chip power Analysis (FCPA):TEXTAREA:Compulsory:USER_REPLY
2.	Confirm that Averaged analysis mode  in PT-PX is used for FCPA (unless STAR  9000446851 has been resolved):TEXTBOX:Compulsory:USER_REPLY
3.	Confirm that MLCOM or equivalent Library Corner has been used for all libraries used in power analysis:TEXTBOX:Compulsory:USER_REPLY
4.	Confirm that the gatelevel simulation used for FCPA is the simulation with SS sdf:TEXTBOX:Compulsory:USER_REPLY
Confirm that the gatelevel simulation based on FF sdf has been taken through FCPA once and power numbers ensured to be lesser than SS-sdf based FCPA numbers:TEXTBOX:Compulsory:USER_REPLY
Confirm that cworst parasitics have been taken for FCPA:TEXTBOX:Compulsory:USER_REPLY
Confirm that Clock gate annotation has been ensured to be 100%:TEXTAREA:Compulsory:USER_REPLY
Confirm that Sequential annotation has been ensured to be 100%. Else, justify.:TEXTAREA:Compulsory:USER_REPLY
Confirm that a peak activity test-case has been run and results given for Static IR drop analysis:TEXTBOX:Compulsory:USER_REPLY
Confirm that a scan-mode peak activity test-case has been run and given for Static IR drop Analysis:TEXTBOX:Compulsory:USER_REPLY
Confirm that appropriate voltage scaling factors have been applied for both static and dynamic powers in full chip power tabulations:TEXTBOX:Compulsory:USER_REPLY
Confirm that a proper use-case(including core activity and appropriate bandwidth requirements) has been run and the results tabulated:TEXTBOX:Compulsory:USER_REPLY
Confirm that 20pF capacitive load has been used on chip pins:TEXTBOX:Compulsory:USER_REPLY
Confirm that toggles on I/O pads has been set to be equal to the write toggles alone ie, read toggles have been excluded in switching power calculation:TEXTBOX:Compulsory:USER_REPLY
Confirm that the I->PAD arc of I/O pads has been set to be equal to I toggles, if OE is active during all I toggles:TEXTBOX:Compulsory:USER_REPLY
Confirm that hard-macro powers have either been included in lib/Manually added in the final power calculation sheet:TEXTAREA:Compulsory:USER_REPLY
Confirm that for dual-rail output I/O pads, capacitive load has been applied for both rails:TEXTAREA:Compulsory:USER_REPLY
Confirm that for I/O pads having ODT on board, separate power numbers have been calculated with and without ODT:TEXTAREA:Compulsory:USER_REPLY
Confirm that the power analysis tests have been run at full speed in Gatelevel simulations and no scaling factor needs to be used:TEXTAREA:Compulsory:USER_REPLY
}
CONFIG Block_DV {
DESCRIPTION:Block level Functional Verification Checklist
Has every word of the final specification document been captured in the testplan ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has there been a formal signoff testplan review meeting  ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Are all test plans and action items from test plan review complete ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has all the inputs been randomised ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Randomisation exceptions if any and reasons for the same:TEXTAREA:Compulsory:USER_REPLY
Has all the register programming been randomised ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Has the Synchronisers present in rtl been randomised ?:RADIOBUTTON(Yes,NA):Compulsory:USER_REPLY
Has the coverage for the synchroniser randomisation ?:RADIOBUTTON(Yes,NA):Compulsory:USER_REPLY
Does the testbench check all outputs from the DUT ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Exceptions if any and reasons for the same :RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
CODA - Has the RAL been generated from latest CODA and used for testing ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Specific Tests:COMMENT:Compulsory:USER_REPLY
Has all corner condition assertions or tests written for FIFO's ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Confirm that the maximum Bandwidth has been checked ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Mention the maximum Bandwith value seen:TEXTAREA:Compulsory:USER_REPLY
RAL Based Tests:COMMENT:Compulsory:USER_REPLY
Has the RAL based tests run on final rtl:COMMENT::
ral_onehot_test	(write on bit, read and check all registers) _\@_ :RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
ral_apb_tests (checks reserved and ro registers)	     _\@_ :RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
apb_psel_low_test (read and write with psel low)	     _\@_ :RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
multicycle_paddr_test (checks multicycle on address bus)     _\@_ :RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Has all the Issues filed by DV or for the DV of this block been resolved and closed ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Design Signoff:COMMENT:Compulsory:USER_REPLY
Has the design team formally signed off the Testplan ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has the design team formally signed off the RTG Constraints ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Code Coverage Results:COMMENT:Compulsory:USER_REPLY
Is the code coverage 100% ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Path for code coverage reports :TEXTBOX:Compulsory:USER_REPLY
Path for exclusion file if any :TEXTBOX:Optional:USER_REPLY
Has the exclusion file been approved by design ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Path for constants file used if any :TEXTBOX:Optional:USER_REPLY
Has the constants file been approved by design ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
What was the options used for code coverage generation:TEXTBOX:Optional:USER_REPLY
Is the rtl used for the code coverage report generation the final rtl ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
If the rtl used was not final, Is the final rtl formally equivalent to the sign off report rtl ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Mention RTL Config used for Code Coverage:TEXTBOX:Compulsory:USER_REPLY
Functional Coverage Results:COMMENT:Compulsory:USER_REPLY
Has the functional cover metric fully coded as per the testplan ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is the functional coverage 100% ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Any exclusions made ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Reasons for exclusions ?:TEXTBOX:Compulsory:USER_REPLY
Path for cover point file :TEXTBOX:Compulsory:USER_REPLY
Path of the functional coverage reports:TEXTBOX:Compulsory:USER_REPLY 
Is the rtl used for the functional coverage report generation the final rtl ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
If not has the functional coverage tests been rerun on final rtl (Applicable only for PTB testbench):RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Mention RTL Config used for functional coverage:TEXTBOX:Compulsory:USER_REPLY
Assertion Coverage Results:COMMENT:Compulsory:USER_REPLY
Has all the assertions been written as per the testplan ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is the assertion coverage 100%:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Any Excluded Assertions ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Reasons for Exclusions:TEXTBOX:Compulsory:USER_REPLY
Any Assertion  Failures?:RADIOBUTTON(Yes,No):Compulsory:No
Assertion Files at :TEXTBOX:Compulsory:USER_REPLY 
Assertion Coverage Reports  :TEXTBOX:Compulsory:USER_REPLY
Is the rtl used for the assertion coverage report generation the final rtl ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Mention RTL Config used for asertion coverage:TEXTBOX:Compulsory:USER_REPLY
RFM Coverage Results:COMMENT:Compulsory:USER_REPLY
Any RFM's used ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
If Yes, what is the RFM coverage ?:TEXTBOX:Compulsory:USER_REPLY
Has the uncovered RFM lines been looked and found to be ok ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Is the RFM at a standard place ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Path for RFM file :TEXTBOX:Compulsory:USER_REPLY
Path of the RFM reports:TEXTBOX:Compulsory:USER_REPLY
Is the rtl used for the report generation the final rtl ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Mention RTL Config used for RFM Coverage :TEXTBOX:Compulsory:USER_REPLY
Cycle Information from RTG:COMMENT:Compulsory:USER_REPLY
Has the RTG been run for 10 Billion cycles after the last RTL change ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Cycle count after last RTL change (in Billions):TEXTBOX:Compulsory:USER_REPLY
Overall Cycle count (in Billions):TEXTBOX:Compulsory:USER_REPLY
Details of the Cycle coverage at:TEXTBOX:Compulsory:USER_REPLY
Unconstrained RTG:COMMENT:Compulsory:USER_REPLY
Is the Code Coverage for unconstrained RTG  greater than 95% ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
If not please explain the reasons for lack of code coverage:TEXTBOX:Compulsory:USER_REPLY
Is the functional coverage for unconstrained RTG greater than 90% ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
If not please explain the reasons for lack of functional coverage:TEXTBOX:Compulsory:USER_REPLY
System Level Coverage:COMMENT:Compulsory:USER_REPLY
Are there dsp tests present for all instances ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is there a specific functional coverage used at system level ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Path of the cover point file:TEXTBOX:Compulsory:USER_REPLY
Is the System Level functional coverage 100% ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Does the dsp test give 95%  code coverage (with 95% toggle coverage)?:RADIOBUTTON(Yes,No):Compulsory:Yes
Full chip Regression lists:COMMENT:Compulsory:USER_REPLY
Does the regression lists have maximum frequency tests at:COMMENT:Compulsory:USER_REPLY
1_\@_1 Internal Clock:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
1_\@_1 External Clock:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
1_\@_2 Internal Clock:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
1_\@_2 External Clock:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
1_\@_3 Internal Clock:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Does the regression lists have maximum frequency tests  for all the possible combinations of Internal/External clocks Internal/External frame Syncs at:COMMENT:Compulsory:USER_REPLY
1_\@_1 Internal Clock FS Combinations:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
1_\@_2 Internal Clock FS Combinations:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
1_\@_3 Internal Clock FS Combinations:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Mention max frequency against each item as put in the full chip regression list:COMMENT:Compulsory:USER_REPLY
1_\@_1 Internal Clock, peripheral clock freq:TEXTBOX:Compulsory:USER_REPLY
1_\@_1 External Clock, peripheral clock freq:TEXTBOX:Compulsory:USER_REPLY
1_\@_2 Internal Clock, peripheral clock freq:TEXTBOX:Compulsory:USER_REPLY
1_\@_2 External Clock, peripheral clock freq:TEXTBOX:Compulsory:USER_REPLY
1_\@_3 Internal Clock, peripheral clock freq:TEXTBOX:Compulsory:USER_REPLY
Has all instances of the peripheral covered with the above tests ?:RADIOBUTTON(Yes,No):Compulsory:Yes
PTE test list:COMMENT:Compulsory:USER_REPLY
Does the PTE dsp test give 95%  code coverage (with 95% toggle coverage) for all instances?:RADIOBUTTON(Yes,No):Compulsory:Yes
Are the PTE test  list compliant with the PTE clock ratios, frequency and edge alignment requirements ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Does the PTE list have at speed tests at various ratios?:RADIOBUTTON(Yes,No):Compulsory:Yes
Mention the criteria for PTE test selection :TEXTBOX:Compulsory:USER_REPLY
Path to PTE test list :TEXTBOX:Compulsory:USER_REPLY
GateLevel and PTE Support in TestBench:COMMENT:Compulsory:USER_REPLY
Does the testbench support driving and sampling based on the AC timings for gatelevel?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Does the testbench drive all external signals at proper edges (for PTE) ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Test Plan documentation:COMMENT:Compulsory:USER_REPLY
Has all items from testplan review and issue managers updated in the testplan ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Is the final testplan available on the webpage ?:RADIOBUTTON(Yes,No):Compulsory:Yes
PDF:TEXTBOX:Compulsory:USER_REPLY
Source:TEXTBOX:Compulsory:USER_REPLY
Test Bench:COMMENT:Compulsory:USER_REPLY
Has the test bench,cover points,assertions, rfm and RTG setup copied to standard path ?:RADIOBUTTON(Yes,No):Compulsory:Yes
Has the RTG been run from standard place ?:RADIOBUTTON(Yes,No):Compulsory:Yes
RTG/Testbench standard path :TEXTBOX:Compulsory:USER_REPLY
Has the Block level directed tests copied to standard place ?:RADIOBUTTON(Yes,No,NA):Compulsory:USER_REPLY
Block Level directed tests path :TEXTBOX:Compulsory:USER_REPLY
Where there any specific constrained random runs done ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Documentation for redoing the same :TEXTBOX:Compulsory:USER_REPLY
System RTG Integration:COMMENT:Compulsory:USER_REPLY
Any features removed ?:TEXTBOX:Compulsory:USER_REPLY
Any specific changes added ?:TEXTBOX:Compulsory:USER_REPLY
Tools & Licenses(Put as Not Applicable, if a particular tool was not used):COMMENT:Compulsory:USER_REPLY
Mention the number of available licenses as well:COMMENT:Compulsory:USER_REPLY
VCS:TEXTBOX:Compulsory:USER_REPLY
Ncsim:TEXTBOX:Compulsory:USER_REPLY
Denali:TEXTBOX:Compulsory:USER_REPLY
Virage:TEXTBOX:Compulsory:USER_REPLY
Simvision:TEXTBOX:Compulsory:USER_REPLY
DVE:TEXTBOX:Compulsory:USER_REPLY
Linux(OS):TEXTBOX:Compulsory:USER_REPLY
Magellan:TEXTBOX:Compulsory:USER_REPLY
Any VIP used ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any special license used ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
}
CONFIG DFT {
DESCRIPTION:DFT Checklist
No dft_drc violations preventing scan:radiobutton(Yes,No):Compulsory:Yes
All flops should be on scan chain; compare this with flop count reported by  DC:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
All test models shouls be used and accepted by DFTC:radiobutton(Yes,No):Compulsory:Yes
Coverage > 98% (SA) and > 80% (TD):RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
All patterns passing (zero delay as well as with sdf) for both SS and FF:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Are there any Design Nodes that are being driven using FORCE statements:RADIOBUTTON(Yes,No):Compulsory:No
CDN/SDN check - This is to ensure that both CDN and SDN don't get the same value during scan. This may potentially cause TetraMax issues. So run the script to check whether set-reset flops have their CDN and SDN tied to the opposite values in Scanmode:radiobutton(Yes,No):Compulsory:Yes
Has an assertion been added in Scan Sims to check for Set and Clr to be mutually exclusive:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Have assertions been added to check for PSU outputs during scan simulations?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Scan clock gating in occ - This has to be done to ensure that the CP pins of the clock chain registers are clock gated using the SE. We are not explicitly instantiating clock gates. So we have to manually check that these are clock gated by the tool, so that any functional waveform coming on ADDR[1] does not toggle the CP pins of clock chain registers:radiobutton(Yes,No):Compulsory:Yes
Print (or give path) the SA and TD Fault Summary (both Collapsed and Un-collapsed):TEXTAREA:Compulsory:USER_REPLY
Are ND and AU faults that are not covered been reviewed and justified. Give path for the justification file:TEXTAREA:Compulsory:USER_REPLY
Remove power pins while running tetramax(this is because power pins cannot be used for pattern generation):radiobutton(Yes,No):Compulsory:Yes
Are we mixing the clock edges in the scan chain. Give details of options used during scan stitching.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Check the fanout of two scan enables. One should go to TE of clock gates and other one to all flops:radiobutton(Yes,No):Compulsory:Yes
Core clocks should be off in scan mode and xcore flops should be forced to reset:radiobutton(Yes,No):Compulsory:Yes
Print the list of Black boxes in the design.:TEXTAREA:Compulsory:USER_REPLY
All black boxes (ddr2dll, usbphy) should be in reset in scan mode:radiobutton(Yes,No):Compulsory:Yes
Set_dont_touch on scan in/out  and compress enable nets:radiobutton(Yes,No):Compulsory:Yes
Set_size_only for observation flops:radiobutton(Yes,No):Compulsory:Yes
No block other than occ should tap cgu_sclk0_en and cgu_sclk1_en directly from the PLL output:radiobutton(Yes,No):Compulsory:Yes
Adjacent fill option should be used for shift power reduction:radiobutton(Yes,No):Compulsory:Yes
-shift_power_effort switch needs to be used to reduce power:radiobutton(Yes,No):Compulsory:Yes
Capture power effort high should be used along with slightly increased power budget. The power budget is got from report_clocks gating  option in TMAX:RADIOBUTTON(Yes,No):Compulsory:Yes
Are all Spare flops scannable flops. That is, are they Scan flops?:RADIOBUTTON(Yes,No):Compulsory:Yes
Compare number of obs flops in DCT netlist and final netlist(ICC netlist) with obs flops in rtl and make sure that these are equal:radiobutton(Yes,No):Compulsory:Yes
Check and validate that all faults on HPPWM outputs (for which obs flops have been added) are covered by atpg:radiobutton(Yes,No):Compulsory:Yes
Check following after insert_dft and in the final netlist:radiobutton(Yes,No):Compulsory:Yes
a. Total number of scan chains stitched should be same as given in test protocol:radiobutton(Yes,No):Compulsory:Yes
b. There should be two scan enables; one going to all flops, other one to clock gates, run a script to check fanout of both scan enables:radiobutton(Yes,No):Compulsory:Yes
c. Two scan clocks with proper stagger value:radiobutton(Yes,No):Compulsory:Yes
d. No of flops inside core should be same as in the test model:radiobutton(Yes,No):Compulsory:Yes
Dump core fault list from Tetramax for each release of core. It should have faults on axiclk domain only:radiobutton(Yes,No):Compulsory:Yes
Use latest release of pad models for running Tetramax and pattern simulation. If some hacks are needed for Tetramax, do it on latest release only:RADIOBUTTON(Yes,No):Compulsory:Yes
Final pattern simulation runs (in VCS) are with Real Core model?:RADIOBUTTON(Yes,No):Compulsory:Yes
Are Logs/Reports from DFT Compiler Rule Checking pre-scan-insertion and post-scan-insertion/ TMAX DRC Rule Checking reviewed and signed-off?:RADIOBUTTON(Yes,No):Compulsory:Yes
Are we compliant with the RM Flow. Which version?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any hacks done to the memory models or any other ATPG models for any of blocks? If yes, give details (pointing to a file that has hack details is fine):RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Has HSIM been run in scan mode. If yes, give details on test used, run results, backannotation used etc:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Have we checked all internally developed models for correct behaviour in scan mode?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Have all the .libs (especially internal IPs) checked for correct timing arcs in scan mode?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
}
CONFIG ICC_Top_level_Checklist {
DESCRIPTION:ICC Top Level Checklist
Is Synopsys RM flow used?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Floor planning_\@_:COMMENT:Compulsory:USER_REPLY
Did You check that Power N/W exists in the regions in which placement blockage is not present ?_\&_:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any Blockages Used?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Hard block blockages created on top of hard macros / ilms with at least 5u extension?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Routing blockages created on top of macros/ilms are reviewed ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Corners Protected with Hard Placement Blockages ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Corners Protected with Route Guides ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any physical bounds created for meeting timing ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Power Network is reviewed including Macro preroutes using verfy_pg command?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Pin Buffers are added for macro IO's are Added ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Macro placement is reviewed and fixed ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Kelvin routes Present in the Floor planning Stage ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
3V nets prerouted ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is RDL used for PWR Network ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is IR drop analysis done in Vstrom on the Floor plan database ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Did you checked with IP vendor for any decoupling cap requirement on kelvin routes and added Corresponding Placement Blockages ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
ADI 17 rule ran on padring ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Floor plan is DRC and VDD/VSS shorts clean ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Did you check for any unintentional routes exists on top of macros after PWR N/W pre-routes ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Explicit Placement blockages are created in the pad regions ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Explicit Routing blockages are created in the pad regions ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Complete bond pad metal is used for top level power hookup ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Placement_\@_:COMMENT:Compulsory:USER_REPLY
Is Relative Placement is used for Synchronizers ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any scenarios ( modes & corners) used for 1'st level placement ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any group paths used for Placement?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Delay balancing constraints used for placement ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is 1st level Placement is 2 step ? ( create placement then place_opt):RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Scan reordering is used ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
max_transition & max_cap limits used for initial placement ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
max_cap and max_trans in the custom .libs are checked and validated ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any New Modes and scenarios for incremental placement?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any Modules in which svt is allowed ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Are power optimizations/Area Recovery are done after placement ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any Checks Done For Load less Drivers/Driver less loads/Dangling nets ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Visual inspection done after placement to check for any unintentional placements ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
CTS_\@_:COMMENT:Compulsory:USER_REPLY
Is CTS corner covers worst case for SVT cells in terms of insertion delay ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is CTS Multi Pass ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
CTS median insertion delay numbers matched for axiclk/ddrclk/sclka/sclkb ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Global skew numbers for each clock:TEXTAREA:Compulsory:USER_REPLY
Confirm High Frequency Clocks used 2w3s and at least 2 vias ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is lib cells spacing set for less porosity cells like CKND1/ND2 for avoiding congestion beacuse of CTS ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
list of CTS cells used:TEXTAREA:Compulsory:USER_REPLY
All the clocks are propagated after CTS ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is CTS target transition set ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is CTS target Cap Set ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Clock derating used for setup ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm 3v nets are frozen ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm 3v nets are not ideal and desifned as set_dont_touch for transition checks ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm Spare cells are inserted prior to post CTS optimizations ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Clock derating Used for hold ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
XTAL to PLL clckin is different segment of CTS ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any HVT cells in clock tree ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any cell exists in clock tree other than ICG/_drv/CTS inserted buffer?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm No Ideal Nets other than Clock Nets/3v nets at placement level ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Post CTS optimizations_\@_:COMMENT:Compulsory:USER_REPLY
Any Checks Done for Gross hold violations before hold fixes ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any New scenarios used for post CTS optimizations ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any Source Clock Latencies used ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm No Ideal nets other than 3v nets?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Delay Balancing Numbers from ICC_\@_:TEXTAREA:Compulsory:USER_REPLY
All warnings/Errors reviewed ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Spare Cells list covers Scanable Flop with async clear ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Checks Done to verify synchronisers are SVT and placed close by ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
}
CONFIG CAD_checklist {
DESCRIPTION:CAD Tapeout Checklist
External IP and Process Collateral:COMMENT:Compulsory:USER_REPLY
TSMC Std-Vt Std cell library (tcbn65lp):CHECKBOX(200a,200b):Compulsory:USER_REPLY
TSMC High-Vt Std cell library (tcbn65lphvt):TEXTAREA:Compulsory:200a and 200b
TSMC e fuse library (tef65lp):TEXTAREA:Compulsory:140a
TSMC e fuse ESD library (tef65lpesd):TEXTAREA:Compulsory:140c
TSMC DDR2 IO library (tpdn65lpgv2_memio_ddr2):TEXTAREA:Compulsory:140g
Virage High-Vt ASAP-Logic High-Speed Tapless Std Cell Library(ts65npkhssta03):TEXTAREA:Compulsory:A03
Virage Std-Vt ASAP-Logic High-Speed Tapless Std Cell Library(ts65npksssta03):TEXTAREA:Compulsory:A03
TSMC Contact programmable ROM compiler (tsn65lpsrom):TEXTAREA:Compulsory:140b
Virage ASAP Single Port High Speed Leakage Control Register File 32K Sync  (ts65npkb1p11assrl32ksa02 ):TEXTAREA:Compulsory:A02
Virage SiWare Single Port High Density Leakage Control SRAM 512K Sync  (ts65npkb1p11sadsl512sa07p1):TEXTAREA:Compulsory:A07P1
Virage SiWare Two Port High Density Leakage Control Register File 32K Sync  (ts65npkb2p11asdrl32ksa02p2):TEXTAREA:Compulsory:A02p2
TSMC Spice model _\@_  DOC. NO._\@_  T-N65-CL-SP-009-P1 version:TEXTBOX:Compulsory:1.3p3
TSMC SRAM spice model DOC No. T-N65-CL-CL-001  version:TEXTBOX:Compulsory:1.2
TSMC StarXt model  from CADLIB  version:TEXTAREA:Compulsory:2.0
TSMC StarXt model  from CADLIB  version, released date:TEXTAREA:Compulsory:110127
TSMC Fire and Ice model (Voltagestorm)DOC No. T-N65-CL-SP-036-V2   version:TEXTBOX:Compulsory:1.1
TSMC Hercules runsets from CADLIB version:TEXTAREA:Compulsory:2.0
TSMC Hercules runsets from CADLIB version release date:TEXTAREA:Compulsory:110127
CAD Tools/Versions:COMMENT:Compulsory:USER_REPLY
cscope:TEXTBOX:Compulsory:cscope/2008.09-SP2
de_env:TEXTBOX:Compulsory:de_env/1.0
formality:TEXTBOX:Compulsory:formality/2010.12-SP2
hercules:TEXTBOX:Compulsory:hercules/2008.09-SP1-3
hsim:TEXTBOX:Compulsory:hsim/2010.03-SP2
hspice:TEXTBOX:Compulsory:hspice/2010.03
iccompiler:CHECKBOX(iccompiler/2010.03-SP5,iccompiler/2010.03-SP5-2):Compulsory:USER_REPLY
incisive:CHECKBOX(incisive/9.20-s23,incisive/9.20-s33):Compulsory:USER_REPLY
jtv:TEXTBOX:Compulsory:jtv/4.3.7
magellan:TEXTBOX:Compulsory:magellan/2010.03-5
mmav:CHECKBOX(mmav/3.3.008c_20110406,mmav/3.2.61):Compulsory:USER_REPLY
nanosim:TEXTBOX:Compulsory:nanosim/2010.12
primetime:CHECKBOX(primetime/2009.12-SP2,primetime/2010.12-SP2):Compulsory:USER_REPLY
rs_bf:TEXTBOX:Compulsory:rs_bf/1.0
starxt:TEXTBOX:Compulsory:starxt/2010.12-1
syn:TEXTBOX:Compulsory:syn/2010.03-SP5
tetramax:CHECKBOX(tetramax/2010.12-SP2-CS1,tetramax/2010.12-SP2,tetramax/2010.03-SP5):Compulsory:USER_REPLY
vcs:CHECKBOX(vcs/2006.06-SP2,vcs/2009.06,vcs/2009.12-3,vcs/2010.06):Compulsory:USER_REPLY
vstorm:TEXTBOX:Compulsory:vstorm/7.1.2
}
CONFIG ICC_DPMHV_Checklist {
DESCRIPTION:ICC Checklist for DPMHV
Is Synopsys RM flow used?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Floor planning_\@_:COMMENT:Compulsory:USER_REPLY
Did You check that Power N/W exists in the regions in which placement blockage is not present ?_\&_:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any Blockages Used?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Hard block blockages created on top of hard macros / ilms with at least 5u extension?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Routing blockages created on top of macros/ilms are reviewed ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Corners Protected with Hard Placement Blockages ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Corners Protected with Route Guides ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any physical bounds created for meeting timing ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Power Network is reviewed including Macro preroutes using verfy_pg command?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Pin Buffers are added for macro IO's are Added ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Macro placement is reviewed and fixed ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Kelvin routes Present in the Floor planning Stage ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
3V nets prerouted ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is RDL used for PWR Network ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is IR drop analysis done in Vstrom on the Floor plan database ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Did you checked with IP vendor for any decoupling cap requirement on kelvin routes and added Corresponding Placement Blockages ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
ADI 17 rule ran on padring ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Floor plan is DRC and VDD/VSS shorts clean ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Did you check for any unintentional routes exists on top of macros after PWR N/W pre-routes ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Explicit Placement blockages are created in the pad regions ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Explicit Routing blockages are created in the pad regions ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Complete bond pad metal is used for top level power hookup ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Placement_\@_:COMMENT:Compulsory:USER_REPLY
Is Relative Placement is used for Synchronizers ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any scenarios ( modes & corners) used for 1'st level placement ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any group paths used for Placement?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Delay balancing constraints used for placement ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is 1st level Placement is 2 step ? ( create placement then place_opt):RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Scan reordering is used ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
max_transition & max_cap limits used for initial placement ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
max_cap and max_trans in the custom .libs are checked and validated ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any New Modes and scenarios for incremental placement?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any Modules in which svt is allowed ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Are power optimizations/Area Recovery are done after placement ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any Checks Done For Load less Drivers/Driver less loads/Dangling nets ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Visual inspection done after placement to check for any unintentional placements ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
CTS_\@_:COMMENT:Compulsory:USER_REPLY
Is CTS corner covers worst case for SVT cells in terms of insertion delay ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is CTS Multi Pass ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
CTS median insertion delay numbers matched for axiclk/ddrclk/sclka/sclkb ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Global skew numbers for each clock:TEXTAREA:Compulsory:USER_REPLY
Confirm High Frequency Clocks used 2w3s and at least 2 vias ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is lib cells spacing set for less porosity cells like CKND1/ND2 for avoiding congestion beacuse of CTS ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
list of CTS cells used:TEXTAREA:Compulsory:USER_REPLY
All the clocks are propagated after CTS ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is CTS target transition set ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is CTS target Cap Set ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Clock derating used for setup ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm 3v nets are frozen ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm 3v nets are not ideal and desifned as set_dont_touch for transition checks ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm Spare cells are inserted prior to post CTS optimizations ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Is Clock derating Used for hold ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
XTAL to PLL clckin is different segment of CTS ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any HVT cells in clock tree ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any cell exists in clock tree other than ICG/_drv/CTS inserted buffer?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm No Ideal Nets other than Clock Nets/3v nets at placement level ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Post CTS optimizations_\@_:COMMENT:Compulsory:USER_REPLY
Any Checks Done for Gross hold violations before hold fixes ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any New scenarios used for post CTS optimizations ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Any Source Clock Latencies used ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Confirm No Ideal nets other than 3v nets?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Delay Balancing Numbers from ICC_\@_:TEXTAREA:Compulsory:USER_REPLY
All warnings/Errors reviewed ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Spare Cells list covers Scanable Flop with async clear ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Checks Done to verify synchronisers are SVT and placed close by ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
}
CONFIG FrontEnd_Design_Checklist {
DESCRIPTION:Front-End Design Checklist
Have All the features mentioned in the Detailed functional specification implemented?:RADIOBUTTON(Yes,No):Compulsory:Yes
Path of spec:TEXTBOX:Compulsory:USER_REPLY
For designs/BootROM/IP/collateral confirm that these have been copied in a separate directory for reference.:COMMENT:Compulsory:USER_REPLY
Path to Mbist Code generation:TEXTBOX:Compulsory:USER_REPLY
Transfer path:TEXTBOX:Compulsory:USER_REPLY
Bootcode path:TEXTBOX:Compulsory:USER_REPLY
Is this the bootrom code which is used for layout/mask generation?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Path to Virage Memory models:TEXTBOX:Compulsory:USER_REPLY
Is there any hack done inside the model?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Path to eFuse model:TEXTBOX:Compulsory:USER_REPLY
For efuse Models, is there any hack done inside the model?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Path to EMAC generation:TEXTBOX:Compulsory:USER_REPLY
Path to ARM arbiter for DDE:TEXTBOX:Compulsory:USER_REPLY
Confirmations:COMMENT:Compulsory:USER_REPLY
Confirm that the latest versions of designs are taken-into the chip tapeout database ( RTL,schematics ):TEXTAREA:Compulsory:USER_REPLY
Confirm that a "final signoff" on the all modules has been taken from owners regarding hookup and correct top level block has been instantiated:TEXTAREA:Compulsory:USER_REPLY
Spares for pad ring:COMMENT:Compulsory:USER_REPLY
Do we have enough spare inverters (3v) in the pad ring:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Do we have enough spare level up shifters in the pad ring?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Do we have enough spare level down shifters in the pad ring?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Do we have level shifters for crossing from one IOVDD domain to another.:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Delay  cells near pads for AC timing fixes?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
List of blocks in Devonshire_\@_:TEXTAREA:Compulsory:USER_REPLY
Have all Design Micro-arch Reviews completed and Meeting Minutes/AIs documented in issue manager?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Has the "design review checklist document" been filled for all the above designs ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Have any code reviews taken place ? Which designs ?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Has the PADRING.XLS file been manually and thoroughly reviewed?:TEXTAREA:Compulsory:USER_REPLY
Path for the final PADRING.XLS file ( used for the padring in the final tapeout database):TEXTBOX:Compulsory:USER_REPLY
Has the pads.v generated from XLS(automated generation)?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Path for the TAPEOUT RTL Integration ( Confirm it's a Integration and not a Configuration ):TEXTAREA:Compulsory:USER_REPLY
Is this linked to TAPEOUT_R0.0/ ?:TEXTAREA:Compulsory:USER_REPLY
Confirm that No DV agent "Forces" a design signal:TEXTAREA:Compulsory:USER_REPLY
What's the procedure to check this exhaustively?:TEXTAREA:Compulsory:USER_REPLY
List all the places where wire delays(# delays) are used in the RTL and give justification.:TEXTAREA:Compulsory:USER_REPLY
List all the Designs which have a functional model ?  Checks to make sure the functional model is equivalent to implementation:TEXTAREA:Compulsory:USER_REPLY
List all Designs which have been replaced/modified such that a mismatch exists - Explain reasons for mismatch ?:TEXTAREA:Compulsory:USER_REPLY
Additional in Devonshire:COMMENT:Compulsory:USER_REPLY
Check if active low signals go through cdc modules:TEXTAREA:Compulsory:USER_REPLY
Duplicate file names and module names:TEXTAREA:Compulsory:USER_REPLY
Confirm that the Tapeout schematic database is available as a separate snapshot.:TEXTAREA:Compulsory:USER_REPLY
Confirm that no schematic file is still checked out by any user.:TEXTAREA:Compulsory:USER_REPLY
Confirm that the final dracula and the verilog netlist is done from the above tapeout snapshot.:TEXTAREA:Compulsory:USER_REPLY
Has spyglass been run for all blocks?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
On which all blocks spyglass cdc was run?:TEXTAREA:Compulsory:USER_REPLY
Has all the verilog warnings being checked for lint/elab?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
Are there any hacks done in .sp/.cdl/.herc?:RADIOBUTTON(Yes,No):Compulsory:USER_REPLY
}
