# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do fsm_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/20_FPGA_Demo/05_Tuto_fsm/elevator_Controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:58 on Jul 05,2024
# vcom -reportprogress 300 -93 -work work D:/20_FPGA_Demo/05_Tuto_fsm/elevator_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity elevator_Controller
# -- Compiling architecture Behavioral of elevator_Controller
# End time: 15:21:58 on Jul 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/20_FPGA_Demo/05_Tuto_fsm/elevator_Controller_testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:58 on Jul 05,2024
# vcom -reportprogress 300 -93 -work work D:/20_FPGA_Demo/05_Tuto_fsm/elevator_Controller_testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity elevator_Controller_testbench
# -- Compiling architecture Behavioral of elevator_Controller_testbench
# End time: 15:21:58 on Jul 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  elevator_Controller_testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" elevator_Controller_testbench 
# Start time: 15:21:58 on Jul 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.elevator_controller_testbench(behavioral)
# Loading work.elevator_controller(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Failure: End of Simulation
#    Time: 320 ns  Iteration: 0  Process: /elevator_controller_testbench/stim_proc File: D:/20_FPGA_Demo/05_Tuto_fsm/elevator_Controller_testbench.vhd
# Break in Process stim_proc at D:/20_FPGA_Demo/05_Tuto_fsm/elevator_Controller_testbench.vhd line 100
# End time: 15:23:04 on Jul 05,2024, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
