<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: RISCV64MMU Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="classRISCV64MMU-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">RISCV64MMU Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="RISCV64MMU_8h_source.html">RISCV64MMU.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for RISCV64MMU:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCV64MMU__inherit__graph.png" border="0" usemap="#RISCV64MMU_inherit__map" alt="Inheritance graph"/></div>
<map name="RISCV64MMU_inherit__map" id="RISCV64MMU_inherit__map">
<area shape="rect" title=" " alt="" coords="15,80,125,107"/>
<area shape="rect" href="classetiss_1_1mm_1_1MMU.html" title=" " alt="" coords="5,5,135,32"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for RISCV64MMU:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCV64MMU__coll__graph.png" border="0" usemap="#RISCV64MMU_coll__map" alt="Collaboration graph"/></div>
<map name="RISCV64MMU_coll__map" id="RISCV64MMU_coll__map">
<area shape="rect" title=" " alt="" coords="1659,321,1769,348"/>
<area shape="rect" href="classetiss_1_1mm_1_1MMU.html" title=" " alt="" coords="1480,321,1609,348"/>
<area shape="rect" href="structETISS__CPU.html" title="basic cpu state structure needed for execution of any cpu architecture." alt="" coords="1243,465,1335,492"/>
<area shape="rect" title=" " alt="" coords="217,371,291,397"/>
<area shape="rect" title=" " alt="" coords="492,250,643,291"/>
<area shape="rect" title=" " alt="" coords="492,318,643,359"/>
<area shape="rect" title=" " alt="" coords="884,465,935,492"/>
<area shape="rect" title=" " alt="" coords="872,516,947,543"/>
<area shape="rect" title=" " alt="" coords="879,567,940,593"/>
<area shape="rect" href="structETISS__System.html" title="memory access and time synchronization functions." alt="" coords="1232,699,1347,725"/>
<area shape="rect" title=" " alt="" coords="1207,237,1372,278"/>
<area shape="rect" href="classetiss_1_1mm_1_1TLB.html" title=" " alt="" coords="831,228,988,255"/>
<area shape="rect" title=" " alt="" coords="542,125,593,152"/>
<area shape="rect" title=" " alt="" coords="5,189,87,216"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTE.html" title="Page Table Entry (PTE) defines the composition of Page Frame Number (PFN) and relavant flags." alt="" coords="195,240,313,267"/>
<area shape="rect" title="STL class." alt="" coords="1246,885,1333,912"/>
<area shape="rect" title="STL class." alt="" coords="840,983,979,1025"/>
<area shape="rect" title=" " alt="" coords="830,807,989,849"/>
<area shape="rect" title=" " alt="" coords="817,873,1002,959"/>
<area shape="rect" title=" " alt="" coords="819,713,999,783"/>
<area shape="rect" title=" " alt="" coords="816,618,1003,689"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a493fcbe106ce65fb3727fa3487d5e0b6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCV64MMU.html#a493fcbe106ce65fb3727fa3487d5e0b6">RISCV64MMU</a> (<a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> pid_enabled)</td></tr>
<tr class="separator:a493fcbe106ce65fb3727fa3487d5e0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbf638969d280574cebd90e9a866dbf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCV64MMU.html#afdbf638969d280574cebd90e9a866dbf">~RISCV64MMU</a> ()</td></tr>
<tr class="separator:afdbf638969d280574cebd90e9a866dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1mm_1_1MMU"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1mm_1_1MMU')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1mm_1_1MMU.html">etiss::mm::MMU</a></td></tr>
<tr class="memitem:a2ffa390a94ac98d9c6cc97d04aa9d0c8 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#a2ffa390a94ac98d9c6cc97d04aa9d0c8">MMU</a> (<a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> hw_ptw, std::string <a class="el" href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a>, <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> pid_enabled)</td></tr>
<tr class="memdesc:a2ffa390a94ac98d9c6cc97d04aa9d0c8 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classetiss_1_1mm_1_1MMU.html">MMU</a> ctor.  <a href="classetiss_1_1mm_1_1MMU.html#a2ffa390a94ac98d9c6cc97d04aa9d0c8">More...</a><br /></td></tr>
<tr class="separator:a2ffa390a94ac98d9c6cc97d04aa9d0c8 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a632a31ac20b9e1e6cc5805a957d71804 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#a632a31ac20b9e1e6cc5805a957d71804">~MMU</a> ()</td></tr>
<tr class="separator:a632a31ac20b9e1e6cc5805a957d71804 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad037264296f22dfa51f99887e27fb14e inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#ad037264296f22dfa51f99887e27fb14e">Translate</a> (const <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> vma, <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> *const pma_buf, <a class="el" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">MM_ACCESS</a> access, <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> data=0)</td></tr>
<tr class="memdesc:ad037264296f22dfa51f99887e27fb14e inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="mdescLeft">&#160;</td><td class="mdescRight">Conduct the actual translation according to the format set by <a class="el" href="classetiss_1_1mm_1_1PTEFormatBuilder.html" title="Sigleton builder utility to build up customized PTE format.">PTEFormatBuilder</a>.  <a href="classetiss_1_1mm_1_1MMU.html#ad037264296f22dfa51f99887e27fb14e">More...</a><br /></td></tr>
<tr class="separator:ad037264296f22dfa51f99887e27fb14e inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0402ae45e53144a0f227822d877156 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#a3c0402ae45e53144a0f227822d877156">SignalMMU</a> (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> control_reg_val_)</td></tr>
<tr class="memdesc:a3c0402ae45e53144a0f227822d877156 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whenever the <a class="el" href="classetiss_1_1mm_1_1MMU.html">MMU</a> control register changes, the <a class="el" href="classetiss_1_1mm_1_1MMU.html">MMU</a> has to be notified with the updated control register value.  <a href="classetiss_1_1mm_1_1MMU.html#a3c0402ae45e53144a0f227822d877156">More...</a><br /></td></tr>
<tr class="separator:a3c0402ae45e53144a0f227822d877156 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8522e93f54efc4c3ee89cd54e567562 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#ae8522e93f54efc4c3ee89cd54e567562">Dump</a> ()</td></tr>
<tr class="memdesc:ae8522e93f54efc4c3ee89cd54e567562 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dump the details of the <a class="el" href="classetiss_1_1mm_1_1MMU.html">MMU</a>, when page fault cannot be handled.  <a href="classetiss_1_1mm_1_1MMU.html#ae8522e93f54efc4c3ee89cd54e567562">More...</a><br /></td></tr>
<tr class="separator:ae8522e93f54efc4c3ee89cd54e567562 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26a6aa651456d52efc5c021b7e82b44 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#ae26a6aa651456d52efc5c021b7e82b44">Init</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="el" href="structETISS__System.html">ETISS_System</a> *system)</td></tr>
<tr class="memdesc:ae26a6aa651456d52efc5c021b7e82b44 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the <a class="el" href="classetiss_1_1mm_1_1MMU.html">MMU</a>, when <a class="el" href="classetiss_1_1mm_1_1DMMUWrapper.html">DMMUWrapper</a> is wrapping the <a class="el" href="classetiss_1_1mm_1_1MMU.html">MMU</a>.  <a href="classetiss_1_1mm_1_1MMU.html#ae26a6aa651456d52efc5c021b7e82b44">More...</a><br /></td></tr>
<tr class="separator:ae26a6aa651456d52efc5c021b7e82b44 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa216e9b0176d5618f89875f6ed0b7882 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#aa216e9b0176d5618f89875f6ed0b7882">AddTLBEntryMap</a> (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> phy_addr_, <a class="el" href="classetiss_1_1mm_1_1PTE.html">PTE</a> &amp;pte)</td></tr>
<tr class="memdesc:aa216e9b0176d5618f89875f6ed0b7882 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep a record of mapping between cached <a class="el" href="classetiss_1_1mm_1_1PTE.html" title="Page Table Entry (PTE) defines the composition of Page Frame Number (PFN) and relavant flags.">PTE</a> with its physical address.  <a href="classetiss_1_1mm_1_1MMU.html#aa216e9b0176d5618f89875f6ed0b7882">More...</a><br /></td></tr>
<tr class="separator:aa216e9b0176d5618f89875f6ed0b7882 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a717bf62df88414068e620068f21d5c5c inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#a717bf62df88414068e620068f21d5c5c">IsTLBFull</a> () const</td></tr>
<tr class="separator:a717bf62df88414068e620068f21d5c5c inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc49c00f949bca25eb8a12167149e00d inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1mm_1_1PTE.html">PTE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#afc49c00f949bca25eb8a12167149e00d">EvictTLBEntry</a> (const <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> vfn)</td></tr>
<tr class="separator:afc49c00f949bca25eb8a12167149e00d inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6751f46ab3ad5b8dbb86df1877f7705 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#ac6751f46ab3ad5b8dbb86df1877f7705">HasPageTableWalker</a> ()</td></tr>
<tr class="separator:ac6751f46ab3ad5b8dbb86df1877f7705 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84901a99bc5c1bdaa8f772739638cb73 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#a84901a99bc5c1bdaa8f772739638cb73">IsProcessIdEnabled</a> ()</td></tr>
<tr class="separator:a84901a99bc5c1bdaa8f772739638cb73 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a663ad2edb84332e9d0ccf4d02e84c8c5 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#a663ad2edb84332e9d0ccf4d02e84c8c5">UpdatePid</a> (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a> new_pid)</td></tr>
<tr class="separator:a663ad2edb84332e9d0ccf4d02e84c8c5 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ea282dd4eca18e16405ae71d95ed51 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#a00ea282dd4eca18e16405ae71d95ed51">GetMMUControlReg</a> ()</td></tr>
<tr class="separator:a00ea282dd4eca18e16405ae71d95ed51 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e66a2734c96a93ea379fa7ff5ee0d9 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#a19e66a2734c96a93ea379fa7ff5ee0d9">AddTLBEntry</a> (const <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> vfn, const <a class="el" href="classetiss_1_1mm_1_1PTE.html">PTE</a> &amp;pte)</td></tr>
<tr class="separator:a19e66a2734c96a93ea379fa7ff5ee0d9 inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc4d791f01ba016b2791199d4a1468e inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#a2bc4d791f01ba016b2791199d4a1468e">GetName</a> () const</td></tr>
<tr class="separator:a2bc4d791f01ba016b2791199d4a1468e inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2545200a9de678bdadfe8fcc6454cb0f inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#a2545200a9de678bdadfe8fcc6454cb0f">GetPid</a> (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> control_reg_val_)</td></tr>
<tr class="separator:a2545200a9de678bdadfe8fcc6454cb0f inherit pub_methods_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a82dbbd7df295610e2753c953083d2086"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCV64MMU.html#a82dbbd7df295610e2753c953083d2086">WalkPageTable</a> (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> vma, <a class="el" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">etiss::mm::MM_ACCESS</a> access)</td></tr>
<tr class="memdesc:a82dbbd7df295610e2753c953083d2086"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page table walking is required to translate virtual address to physical address if TLB miss occurs.  <a href="classRISCV64MMU.html#a82dbbd7df295610e2753c953083d2086">More...</a><br /></td></tr>
<tr class="separator:a82dbbd7df295610e2753c953083d2086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf34f487fb51829dce6acb49fa84a4b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCV64MMU.html#adf34f487fb51829dce6acb49fa84a4b6">CheckProtection</a> (const <a class="el" href="classetiss_1_1mm_1_1PTE.html">PTE</a> &amp;pte, <a class="el" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">etiss::mm::MM_ACCESS</a> access)</td></tr>
<tr class="memdesc:adf34f487fb51829dce6acb49fa84a4b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory protection is architecture-dependent, which should be implemented with architecture model.  <a href="classRISCV64MMU.html#adf34f487fb51829dce6acb49fa84a4b6">More...</a><br /></td></tr>
<tr class="separator:adf34f487fb51829dce6acb49fa84a4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1244374233c0efd4f5b7a283a683c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCV64MMU.html#a3d1244374233c0efd4f5b7a283a683c8">UpdatePTEFlags</a> (<a class="el" href="classetiss_1_1mm_1_1PTE.html">PTE</a> &amp;pte, <a class="el" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">etiss::mm::MM_ACCESS</a> access)</td></tr>
<tr class="memdesc:a3d1244374233c0efd4f5b7a283a683c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for some MMU that might update PTE when translating.  <a href="classRISCV64MMU.html#a3d1244374233c0efd4f5b7a283a683c8">More...</a><br /></td></tr>
<tr class="separator:a3d1244374233c0efd4f5b7a283a683c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d498f6b56ffe0dbbe9a9080b9042be5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCV64MMU.html#a2d498f6b56ffe0dbbe9a9080b9042be5">CheckPrivilegedMode</a> ()</td></tr>
<tr class="memdesc:a2d498f6b56ffe0dbbe9a9080b9042be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU is enabled in certain mode.  <a href="classRISCV64MMU.html#a2d498f6b56ffe0dbbe9a9080b9042be5">More...</a><br /></td></tr>
<tr class="separator:a2d498f6b56ffe0dbbe9a9080b9042be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_attribs_classetiss_1_1mm_1_1MMU"><td colspan="2" onclick="javascript:toggleInherit('pub_attribs_classetiss_1_1mm_1_1MMU')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classetiss_1_1mm_1_1MMU.html">etiss::mm::MMU</a></td></tr>
<tr class="memitem:a7a728d0aa967d8cee3cb04aec22058f2 inherit pub_attribs_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#a7a728d0aa967d8cee3cb04aec22058f2">cache_flush_pending</a></td></tr>
<tr class="separator:a7a728d0aa967d8cee3cb04aec22058f2 inherit pub_attribs_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classetiss_1_1mm_1_1MMU"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classetiss_1_1mm_1_1MMU')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classetiss_1_1mm_1_1MMU.html">etiss::mm::MMU</a></td></tr>
<tr class="memitem:afc3387f04983c00a618d10b2b3767eae inherit pro_attribs_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#afc3387f04983c00a618d10b2b3767eae">cpu_</a></td></tr>
<tr class="separator:afc3387f04983c00a618d10b2b3767eae inherit pro_attribs_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99974e2d6e63bef0220850839770baa2 inherit pro_attribs_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structETISS__System.html">ETISS_System</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#a99974e2d6e63bef0220850839770baa2">system_</a></td></tr>
<tr class="separator:a99974e2d6e63bef0220850839770baa2 inherit pro_attribs_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3219d71fd713513f3d34e9070d04e6 inherit pro_attribs_classetiss_1_1mm_1_1MMU"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1mm_1_1MMU.html#a2d3219d71fd713513f3d34e9070d04e6">mmu_enabled_</a></td></tr>
<tr class="separator:a2d3219d71fd713513f3d34e9070d04e6 inherit pro_attribs_classetiss_1_1mm_1_1MMU"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="RISCV64MMU_8h_source.html#l00056">56</a> of file <a class="el" href="RISCV64MMU_8h_source.html">RISCV64MMU.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a493fcbe106ce65fb3727fa3487d5e0b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a493fcbe106ce65fb3727fa3487d5e0b6">&#9670;&nbsp;</a></span>RISCV64MMU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RISCV64MMU::RISCV64MMU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td>
          <td class="paramname"><em>pid_enabled</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCV64MMU_8cpp_source.html#l00050">50</a> of file <a class="el" href="RISCV64MMU_8cpp_source.html">RISCV64MMU.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespaceetiss_1_1mm.html#acd4467f965a0c06294881b7d3530d33e">etiss::mm::PTEOVERLAP</a>, <a class="el" href="PageFaultVector_8h_source.html#l00081">REGISTER_PAGE_FAULT_HANDLER</a>, and <a class="el" href="RISCV64Arch_8cpp_source.html#l00045">tlb_overlap_handler()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCV64MMU_a493fcbe106ce65fb3727fa3487d5e0b6_cgraph.png" border="0" usemap="#classRISCV64MMU_a493fcbe106ce65fb3727fa3487d5e0b6_cgraph" alt=""/></div>
<map name="classRISCV64MMU_a493fcbe106ce65fb3727fa3487d5e0b6_cgraph" id="classRISCV64MMU_a493fcbe106ce65fb3727fa3487d5e0b6_cgraph">
<area shape="rect" title=" " alt="" coords="5,5,213,32"/>
<area shape="rect" href="RISCV64Arch_8cpp.html#a7ebb39f8fda71d6e9f611eb15260ccec" title=" " alt="" coords="261,5,412,32"/>
</map>
</div>

</div>
</div>
<a id="afdbf638969d280574cebd90e9a866dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdbf638969d280574cebd90e9a866dbf">&#9670;&nbsp;</a></span>~RISCV64MMU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">RISCV64MMU::~RISCV64MMU </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCV64MMU_8h_source.html#l00062">62</a> of file <a class="el" href="RISCV64MMU_8h_source.html">RISCV64MMU.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a2d498f6b56ffe0dbbe9a9080b9042be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d498f6b56ffe0dbbe9a9080b9042be5">&#9670;&nbsp;</a></span>CheckPrivilegedMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> RISCV64MMU::CheckPrivilegedMode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>MMU is enabled in certain mode. </p>
<p>Thus the privilege mode check should be implemented in architectural part </p>

<p>Implements <a class="el" href="classetiss_1_1mm_1_1MMU.html#a273ddd19e3796455e70cc7e61984659c">etiss::mm::MMU</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCV64MMU_8h_source.html#l00071">71</a> of file <a class="el" href="RISCV64MMU_8h_source.html">RISCV64MMU.h</a>.</p>

<p class="reference">References <a class="el" href="clang__stdlib_2stdbool_8h_source.html#l00017">false</a>, and <a class="el" href="RISCV_2Encoding_8h_source.html#l00099">PRV_M</a>.</p>

</div>
</div>
<a id="adf34f487fb51829dce6acb49fa84a4b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf34f487fb51829dce6acb49fa84a4b6">&#9670;&nbsp;</a></span>CheckProtection()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> RISCV64MMU::CheckProtection </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classetiss_1_1mm_1_1PTE.html">PTE</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">etiss::mm::MM_ACCESS</a>&#160;</td>
          <td class="paramname"><em>access</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Memory protection is architecture-dependent, which should be implemented with architecture model. </p>

<p>Implements <a class="el" href="classetiss_1_1mm_1_1MMU.html#a8261bd94e8b5370779a1fe67f3014ac4">etiss::mm::MMU</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCV64MMU_8cpp_source.html#l00194">194</a> of file <a class="el" href="RISCV64MMU_8cpp_source.html">RISCV64MMU.cpp</a>.</p>

<p class="reference">References <a class="el" href="PTE_8cpp_source.html#l00087">etiss::mm::PTE::GetByName()</a>, <a class="el" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::mm::NOERROR</a>, <a class="el" href="PageFaultVector_8h_source.html#l00064">etiss::mm::R_ACCESS</a>, <a class="el" href="PageFaultVector_8h_source.html#l00065">etiss::mm::W_ACCESS</a>, and <a class="el" href="PageFaultVector_8h_source.html#l00066">etiss::mm::X_ACCESS</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCV64MMU_adf34f487fb51829dce6acb49fa84a4b6_cgraph.png" border="0" usemap="#classRISCV64MMU_adf34f487fb51829dce6acb49fa84a4b6_cgraph" alt=""/></div>
<map name="classRISCV64MMU_adf34f487fb51829dce6acb49fa84a4b6_cgraph" id="classRISCV64MMU_adf34f487fb51829dce6acb49fa84a4b6_cgraph">
<area shape="rect" title="Memory protection is architecture&#45;dependent, which should be implemented with architecture model." alt="" coords="5,130,231,157"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTE.html#a5855218c209b87341032b75da01077c9" title="Get the bit field value with its name." alt="" coords="279,130,485,157"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTEFormat.html#ab7d053f95c4c15824799929347fb3e84" title="Dump the details of the whole PTE format." alt="" coords="562,5,727,47"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTE.html#af3095c3ed4541463f15d28926c73b347" title=" " alt="" coords="533,71,756,98"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTEFormat.html#ad0ab182aeac397dcdfd73cc5d7a11307" title=" " alt="" coords="562,123,727,164"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTEFormat.html#a44f08a1ac748d09952051195e0899e63" title="Get the singleton instance." alt="" coords="562,188,727,229"/>
<area shape="rect" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35" title="write log message at the given level." alt="" coords="604,254,685,281"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTEFormat.html#ae068b0618e664a789fbfbef7b0d869d9" title=" " alt="" coords="804,188,969,229"/>
<area shape="rect" href="namespaceetiss.html#a5d23a51a17c09f1b863c601d4454f99b" title="conversion of type T to std::string." alt="" coords="831,254,943,281"/>
</map>
</div>

</div>
</div>
<a id="a3d1244374233c0efd4f5b7a283a683c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1244374233c0efd4f5b7a283a683c8">&#9670;&nbsp;</a></span>UpdatePTEFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCV64MMU::UpdatePTEFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classetiss_1_1mm_1_1PTE.html">PTE</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">etiss::mm::MM_ACCESS</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reserved for some MMU that might update PTE when translating. </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1mm_1_1MMU.html#a94bd0d53c264b0245dc1ec796bc6463d">etiss::mm::MMU</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCV64MMU_8h_source.html#l00069">69</a> of file <a class="el" href="RISCV64MMU_8h_source.html">RISCV64MMU.h</a>.</p>

</div>
</div>
<a id="a82dbbd7df295610e2753c953083d2086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82dbbd7df295610e2753c953083d2086">&#9670;&nbsp;</a></span>WalkPageTable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> RISCV64MMU::WalkPageTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">etiss::mm::MM_ACCESS</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Page table walking is required to translate virtual address to physical address if TLB miss occurs. </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1mm_1_1MMU.html#a31834554e8184a41c4bb4944291ca304">etiss::mm::MMU</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCV64MMU_8cpp_source.html#l00079">79</a> of file <a class="el" href="RISCV64MMU_8cpp_source.html">RISCV64MMU.cpp</a>.</p>

<p class="reference">References <a class="el" href="MMU_8cpp_source.html#l00154">etiss::mm::MMU::AddTLBEntry()</a>, <a class="el" href="MMU_8cpp_source.html#l00214">etiss::mm::MMU::AddTLBEntryMap()</a>, <a class="el" href="MMU_8h_source.html#l00180">etiss::mm::MMU::cpu_</a>, <a class="el" href="build_2include_2jit_2etiss_2jit_2System_8h_source.html#l00093">ETISS_System::dread</a>, <a class="el" href="build_2include_2jit_2etiss_2jit_2System_8h_source.html#l00097">ETISS_System::dwrite</a>, <a class="el" href="PTE_8h_source.html#l00117">etiss::mm::PTE::Get()</a>, <a class="el" href="PTE_8cpp_source.html#l00087">etiss::mm::PTE::GetByName()</a>, <a class="el" href="MMU_8h_source.html#l00169">etiss::mm::MMU::GetMMUControlReg()</a>, <a class="el" href="MMU_8h_source.html#l00173">etiss::mm::MMU::GetName()</a>, <a class="el" href="build_2include_2jit_2etiss_2jit_2System_8h_source.html#l00116">ETISS_System::handle</a>, <a class="el" href="Misc_8h_source.html#l00129">etiss::INFO</a>, <a class="el" href="RISCV64_2Encoding_8h_source.html#l00104">LEVELS</a>, <a class="el" href="Misc_8cpp_source.html#l00125">etiss::log()</a>, <a class="el" href="MMU_8h_source.html#l00182">etiss::mm::MMU::mmu_enabled_</a>, <a class="el" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::mm::NOERROR</a>, <a class="el" href="RISCV64_2Encoding_8h_source.html#l00101">PAGE_OFFSET</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00151">PTE_A</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00152">PTE_D</a>, <a class="el" href="RISCV64_2Encoding_8h_source.html#l00106">PTESIZE</a>, <a class="el" href="PageFaultVector_8h_source.html#l00064">etiss::mm::R_ACCESS</a>, <a class="el" href="RISCV64_2Encoding_8h_source.html#l00107">SATP_PPN_MASK</a>, <a class="el" href="MMU_8h_source.html#l00181">etiss::mm::MMU::system_</a>, <a class="el" href="PTE_8cpp_source.html#l00062">etiss::mm::PTE::Update()</a>, <a class="el" href="RISCV64_2Encoding_8h_source.html#l00105">VPN_OFFSET</a>, <a class="el" href="PageFaultVector_8h_source.html#l00065">etiss::mm::W_ACCESS</a>, <a class="el" href="Misc_8h_source.html#l00128">etiss::WARNING</a>, and <a class="el" href="PageFaultVector_8h_source.html#l00066">etiss::mm::X_ACCESS</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCV64MMU_a82dbbd7df295610e2753c953083d2086_cgraph.png" border="0" usemap="#classRISCV64MMU_a82dbbd7df295610e2753c953083d2086_cgraph" alt=""/></div>
<map name="classRISCV64MMU_a82dbbd7df295610e2753c953083d2086_cgraph" id="classRISCV64MMU_a82dbbd7df295610e2753c953083d2086_cgraph">
<area shape="rect" title="Page table walking is required to translate virtual address to physical address if TLB miss occurs." alt="" coords="5,183,221,209"/>
<area shape="rect" href="classetiss_1_1mm_1_1MMU.html#a19e66a2734c96a93ea379fa7ff5ee0d9" title=" " alt="" coords="293,5,513,32"/>
<area shape="rect" href="classetiss_1_1mm_1_1MMU.html#aa216e9b0176d5618f89875f6ed0b7882" title="Keep a record of mapping between cached PTE with its physical address." alt="" coords="279,56,527,83"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTE.html#a83a924de1c0611f28e0495f7268aff79" title=" " alt="" coords="327,107,478,133"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTE.html#a5855218c209b87341032b75da01077c9" title="Get the bit field value with its name." alt="" coords="299,208,506,235"/>
<area shape="rect" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35" title="write log message at the given level." alt="" coords="655,157,736,184"/>
<area shape="rect" href="classetiss_1_1mm_1_1MMU.html#a00ea282dd4eca18e16405ae71d95ed51" title=" " alt="" coords="269,259,536,285"/>
<area shape="rect" href="classetiss_1_1mm_1_1MMU.html#a2bc4d791f01ba016b2791199d4a1468e" title=" " alt="" coords="303,309,502,336"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTE.html#ae45a07db71a0a44699817dee8b65d9cf" title="Update the PTE with a new value." alt="" coords="315,360,490,387"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTEFormat.html#ab7d053f95c4c15824799929347fb3e84" title="Dump the details of the whole PTE format." alt="" coords="613,390,778,431"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTE.html#af3095c3ed4541463f15d28926c73b347" title=" " alt="" coords="584,208,807,235"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTEFormat.html#ad0ab182aeac397dcdfd73cc5d7a11307" title=" " alt="" coords="613,259,778,301"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTEFormat.html#a44f08a1ac748d09952051195e0899e63" title="Get the singleton instance." alt="" coords="613,325,778,366"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTEFormat.html#ae068b0618e664a789fbfbef7b0d869d9" title=" " alt="" coords="855,325,1020,366"/>
<area shape="rect" href="namespaceetiss.html#a5d23a51a17c09f1b863c601d4454f99b" title="conversion of type T to std::string." alt="" coords="881,157,993,184"/>
<area shape="rect" href="classetiss_1_1mm_1_1PTEFormat.html#a593f659a812f66d164006306fb75aeab" title=" " alt="" coords="613,455,778,497"/>
</map>
</div>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>/home/runner/work/etiss_test/etiss_test/ArchImpl/RISCV64/<a class="el" href="RISCV64MMU_8h_source.html">RISCV64MMU.h</a></li>
<li>/home/runner/work/etiss_test/etiss_test/ArchImpl/RISCV64/<a class="el" href="RISCV64MMU_8cpp_source.html">RISCV64MMU.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:24 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
