Info (10281): Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv Line: 49
Warning (10273): Verilog HDL warning at clarvi.sv(597): extended using "x" or "z" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv Line: 597
Warning (10273): Verilog HDL warning at clarvi.sv(599): extended using "x" or "z" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv Line: 599
