
FreeRTOS_3_LEDs_TaskDelay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ffc  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000238  0800a29c  0800a29c  0001a29c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a4d4  0800a4d4  0001a4d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a4dc  0800a4dc  0001a4dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a4e0  0800a4e0  0001a4e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000020  24000000  0800a4e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00006c6c  24000020  0800a504  00020020  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24006c8c  0800a504  00026c8c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 10 .debug_info   00032621  00000000  00000000  0002004e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004d37  00000000  00000000  0005266f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001d40  00000000  00000000  000573a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001b98  00000000  00000000  000590e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003b4a8  00000000  00000000  0005ac80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00021251  00000000  00000000  00096128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001795ac  00000000  00000000  000b7379  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  00230925  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007e5c  00000000  00000000  00230978  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000020 	.word	0x24000020
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a284 	.word	0x0800a284

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000024 	.word	0x24000024
 80002dc:	0800a284 	.word	0x0800a284

080002e0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80002e0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80002e2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002e6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000370 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80002ea:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80002ee:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80002f2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80002f4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80002f6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80002f8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80002fa:	d332      	bcc.n	8000362 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80002fc:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80002fe:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000300:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000302:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000304:	d314      	bcc.n	8000330 <_CheckCase2>

08000306 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000306:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000308:	19d0      	adds	r0, r2, r7
 800030a:	bf00      	nop

0800030c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800030c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000310:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000314:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000316:	d005      	beq.n	8000324 <_CSDone>
        LDRB     R3,[R1], #+1
 8000318:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800031c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000320:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000322:	d1f3      	bne.n	800030c <_LoopCopyStraight>

08000324 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000324:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000328:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800032a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800032c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800032e:	4770      	bx	lr

08000330 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000330:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000332:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000334:	d319      	bcc.n	800036a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000336:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000338:	1b12      	subs	r2, r2, r4

0800033a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800033a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800033e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000342:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000344:	d1f9      	bne.n	800033a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000346:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000348:	d005      	beq.n	8000356 <_No2ChunkNeeded>

0800034a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800034a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800034e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000352:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000354:	d1f9      	bne.n	800034a <_LoopCopyAfterWrapAround>

08000356 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000356:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800035a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800035c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800035e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000360:	4770      	bx	lr

08000362 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000362:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000364:	3801      	subs	r0, #1
        CMP      R0,R2
 8000366:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000368:	d2cd      	bcs.n	8000306 <_Case4>

0800036a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800036a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800036c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800036e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000370:	24006be4 	.word	0x24006be4

08000374 <strlen>:
 8000374:	4603      	mov	r3, r0
 8000376:	f813 2b01 	ldrb.w	r2, [r3], #1
 800037a:	2a00      	cmp	r2, #0
 800037c:	d1fb      	bne.n	8000376 <strlen+0x2>
 800037e:	1a18      	subs	r0, r3, r0
 8000380:	3801      	subs	r0, #1
 8000382:	4770      	bx	lr

08000384 <__aeabi_uldivmod>:
 8000384:	b953      	cbnz	r3, 800039c <__aeabi_uldivmod+0x18>
 8000386:	b94a      	cbnz	r2, 800039c <__aeabi_uldivmod+0x18>
 8000388:	2900      	cmp	r1, #0
 800038a:	bf08      	it	eq
 800038c:	2800      	cmpeq	r0, #0
 800038e:	bf1c      	itt	ne
 8000390:	f04f 31ff 	movne.w	r1, #4294967295
 8000394:	f04f 30ff 	movne.w	r0, #4294967295
 8000398:	f000 b96e 	b.w	8000678 <__aeabi_idiv0>
 800039c:	f1ad 0c08 	sub.w	ip, sp, #8
 80003a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a4:	f000 f806 	bl	80003b4 <__udivmoddi4>
 80003a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003b0:	b004      	add	sp, #16
 80003b2:	4770      	bx	lr

080003b4 <__udivmoddi4>:
 80003b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b8:	9d08      	ldr	r5, [sp, #32]
 80003ba:	4604      	mov	r4, r0
 80003bc:	468c      	mov	ip, r1
 80003be:	2b00      	cmp	r3, #0
 80003c0:	f040 8083 	bne.w	80004ca <__udivmoddi4+0x116>
 80003c4:	428a      	cmp	r2, r1
 80003c6:	4617      	mov	r7, r2
 80003c8:	d947      	bls.n	800045a <__udivmoddi4+0xa6>
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	b142      	cbz	r2, 80003e2 <__udivmoddi4+0x2e>
 80003d0:	f1c2 0020 	rsb	r0, r2, #32
 80003d4:	fa24 f000 	lsr.w	r0, r4, r0
 80003d8:	4091      	lsls	r1, r2
 80003da:	4097      	lsls	r7, r2
 80003dc:	ea40 0c01 	orr.w	ip, r0, r1
 80003e0:	4094      	lsls	r4, r2
 80003e2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003e6:	0c23      	lsrs	r3, r4, #16
 80003e8:	fbbc f6f8 	udiv	r6, ip, r8
 80003ec:	fa1f fe87 	uxth.w	lr, r7
 80003f0:	fb08 c116 	mls	r1, r8, r6, ip
 80003f4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f8:	fb06 f10e 	mul.w	r1, r6, lr
 80003fc:	4299      	cmp	r1, r3
 80003fe:	d909      	bls.n	8000414 <__udivmoddi4+0x60>
 8000400:	18fb      	adds	r3, r7, r3
 8000402:	f106 30ff 	add.w	r0, r6, #4294967295
 8000406:	f080 8119 	bcs.w	800063c <__udivmoddi4+0x288>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 8116 	bls.w	800063c <__udivmoddi4+0x288>
 8000410:	3e02      	subs	r6, #2
 8000412:	443b      	add	r3, r7
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb3 f0f8 	udiv	r0, r3, r8
 800041c:	fb08 3310 	mls	r3, r8, r0, r3
 8000420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000424:	fb00 fe0e 	mul.w	lr, r0, lr
 8000428:	45a6      	cmp	lr, r4
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x8c>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000432:	f080 8105 	bcs.w	8000640 <__udivmoddi4+0x28c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8102 	bls.w	8000640 <__udivmoddi4+0x28c>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000444:	eba4 040e 	sub.w	r4, r4, lr
 8000448:	2600      	movs	r6, #0
 800044a:	b11d      	cbz	r5, 8000454 <__udivmoddi4+0xa0>
 800044c:	40d4      	lsrs	r4, r2
 800044e:	2300      	movs	r3, #0
 8000450:	e9c5 4300 	strd	r4, r3, [r5]
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	b902      	cbnz	r2, 800045e <__udivmoddi4+0xaa>
 800045c:	deff      	udf	#255	; 0xff
 800045e:	fab2 f282 	clz	r2, r2
 8000462:	2a00      	cmp	r2, #0
 8000464:	d150      	bne.n	8000508 <__udivmoddi4+0x154>
 8000466:	1bcb      	subs	r3, r1, r7
 8000468:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800046c:	fa1f f887 	uxth.w	r8, r7
 8000470:	2601      	movs	r6, #1
 8000472:	fbb3 fcfe 	udiv	ip, r3, lr
 8000476:	0c21      	lsrs	r1, r4, #16
 8000478:	fb0e 331c 	mls	r3, lr, ip, r3
 800047c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000480:	fb08 f30c 	mul.w	r3, r8, ip
 8000484:	428b      	cmp	r3, r1
 8000486:	d907      	bls.n	8000498 <__udivmoddi4+0xe4>
 8000488:	1879      	adds	r1, r7, r1
 800048a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800048e:	d202      	bcs.n	8000496 <__udivmoddi4+0xe2>
 8000490:	428b      	cmp	r3, r1
 8000492:	f200 80e9 	bhi.w	8000668 <__udivmoddi4+0x2b4>
 8000496:	4684      	mov	ip, r0
 8000498:	1ac9      	subs	r1, r1, r3
 800049a:	b2a3      	uxth	r3, r4
 800049c:	fbb1 f0fe 	udiv	r0, r1, lr
 80004a0:	fb0e 1110 	mls	r1, lr, r0, r1
 80004a4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004a8:	fb08 f800 	mul.w	r8, r8, r0
 80004ac:	45a0      	cmp	r8, r4
 80004ae:	d907      	bls.n	80004c0 <__udivmoddi4+0x10c>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80004b6:	d202      	bcs.n	80004be <__udivmoddi4+0x10a>
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	f200 80d9 	bhi.w	8000670 <__udivmoddi4+0x2bc>
 80004be:	4618      	mov	r0, r3
 80004c0:	eba4 0408 	sub.w	r4, r4, r8
 80004c4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004c8:	e7bf      	b.n	800044a <__udivmoddi4+0x96>
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d909      	bls.n	80004e2 <__udivmoddi4+0x12e>
 80004ce:	2d00      	cmp	r5, #0
 80004d0:	f000 80b1 	beq.w	8000636 <__udivmoddi4+0x282>
 80004d4:	2600      	movs	r6, #0
 80004d6:	e9c5 0100 	strd	r0, r1, [r5]
 80004da:	4630      	mov	r0, r6
 80004dc:	4631      	mov	r1, r6
 80004de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e2:	fab3 f683 	clz	r6, r3
 80004e6:	2e00      	cmp	r6, #0
 80004e8:	d14a      	bne.n	8000580 <__udivmoddi4+0x1cc>
 80004ea:	428b      	cmp	r3, r1
 80004ec:	d302      	bcc.n	80004f4 <__udivmoddi4+0x140>
 80004ee:	4282      	cmp	r2, r0
 80004f0:	f200 80b8 	bhi.w	8000664 <__udivmoddi4+0x2b0>
 80004f4:	1a84      	subs	r4, r0, r2
 80004f6:	eb61 0103 	sbc.w	r1, r1, r3
 80004fa:	2001      	movs	r0, #1
 80004fc:	468c      	mov	ip, r1
 80004fe:	2d00      	cmp	r5, #0
 8000500:	d0a8      	beq.n	8000454 <__udivmoddi4+0xa0>
 8000502:	e9c5 4c00 	strd	r4, ip, [r5]
 8000506:	e7a5      	b.n	8000454 <__udivmoddi4+0xa0>
 8000508:	f1c2 0320 	rsb	r3, r2, #32
 800050c:	fa20 f603 	lsr.w	r6, r0, r3
 8000510:	4097      	lsls	r7, r2
 8000512:	fa01 f002 	lsl.w	r0, r1, r2
 8000516:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800051a:	40d9      	lsrs	r1, r3
 800051c:	4330      	orrs	r0, r6
 800051e:	0c03      	lsrs	r3, r0, #16
 8000520:	fbb1 f6fe 	udiv	r6, r1, lr
 8000524:	fa1f f887 	uxth.w	r8, r7
 8000528:	fb0e 1116 	mls	r1, lr, r6, r1
 800052c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000530:	fb06 f108 	mul.w	r1, r6, r8
 8000534:	4299      	cmp	r1, r3
 8000536:	fa04 f402 	lsl.w	r4, r4, r2
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x19c>
 800053c:	18fb      	adds	r3, r7, r3
 800053e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000542:	f080 808d 	bcs.w	8000660 <__udivmoddi4+0x2ac>
 8000546:	4299      	cmp	r1, r3
 8000548:	f240 808a 	bls.w	8000660 <__udivmoddi4+0x2ac>
 800054c:	3e02      	subs	r6, #2
 800054e:	443b      	add	r3, r7
 8000550:	1a5b      	subs	r3, r3, r1
 8000552:	b281      	uxth	r1, r0
 8000554:	fbb3 f0fe 	udiv	r0, r3, lr
 8000558:	fb0e 3310 	mls	r3, lr, r0, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb00 f308 	mul.w	r3, r0, r8
 8000564:	428b      	cmp	r3, r1
 8000566:	d907      	bls.n	8000578 <__udivmoddi4+0x1c4>
 8000568:	1879      	adds	r1, r7, r1
 800056a:	f100 3cff 	add.w	ip, r0, #4294967295
 800056e:	d273      	bcs.n	8000658 <__udivmoddi4+0x2a4>
 8000570:	428b      	cmp	r3, r1
 8000572:	d971      	bls.n	8000658 <__udivmoddi4+0x2a4>
 8000574:	3802      	subs	r0, #2
 8000576:	4439      	add	r1, r7
 8000578:	1acb      	subs	r3, r1, r3
 800057a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800057e:	e778      	b.n	8000472 <__udivmoddi4+0xbe>
 8000580:	f1c6 0c20 	rsb	ip, r6, #32
 8000584:	fa03 f406 	lsl.w	r4, r3, r6
 8000588:	fa22 f30c 	lsr.w	r3, r2, ip
 800058c:	431c      	orrs	r4, r3
 800058e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000592:	fa01 f306 	lsl.w	r3, r1, r6
 8000596:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800059a:	fa21 f10c 	lsr.w	r1, r1, ip
 800059e:	431f      	orrs	r7, r3
 80005a0:	0c3b      	lsrs	r3, r7, #16
 80005a2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a6:	fa1f f884 	uxth.w	r8, r4
 80005aa:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ae:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005b2:	fb09 fa08 	mul.w	sl, r9, r8
 80005b6:	458a      	cmp	sl, r1
 80005b8:	fa02 f206 	lsl.w	r2, r2, r6
 80005bc:	fa00 f306 	lsl.w	r3, r0, r6
 80005c0:	d908      	bls.n	80005d4 <__udivmoddi4+0x220>
 80005c2:	1861      	adds	r1, r4, r1
 80005c4:	f109 30ff 	add.w	r0, r9, #4294967295
 80005c8:	d248      	bcs.n	800065c <__udivmoddi4+0x2a8>
 80005ca:	458a      	cmp	sl, r1
 80005cc:	d946      	bls.n	800065c <__udivmoddi4+0x2a8>
 80005ce:	f1a9 0902 	sub.w	r9, r9, #2
 80005d2:	4421      	add	r1, r4
 80005d4:	eba1 010a 	sub.w	r1, r1, sl
 80005d8:	b2bf      	uxth	r7, r7
 80005da:	fbb1 f0fe 	udiv	r0, r1, lr
 80005de:	fb0e 1110 	mls	r1, lr, r0, r1
 80005e2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005e6:	fb00 f808 	mul.w	r8, r0, r8
 80005ea:	45b8      	cmp	r8, r7
 80005ec:	d907      	bls.n	80005fe <__udivmoddi4+0x24a>
 80005ee:	19e7      	adds	r7, r4, r7
 80005f0:	f100 31ff 	add.w	r1, r0, #4294967295
 80005f4:	d22e      	bcs.n	8000654 <__udivmoddi4+0x2a0>
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d92c      	bls.n	8000654 <__udivmoddi4+0x2a0>
 80005fa:	3802      	subs	r0, #2
 80005fc:	4427      	add	r7, r4
 80005fe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000602:	eba7 0708 	sub.w	r7, r7, r8
 8000606:	fba0 8902 	umull	r8, r9, r0, r2
 800060a:	454f      	cmp	r7, r9
 800060c:	46c6      	mov	lr, r8
 800060e:	4649      	mov	r1, r9
 8000610:	d31a      	bcc.n	8000648 <__udivmoddi4+0x294>
 8000612:	d017      	beq.n	8000644 <__udivmoddi4+0x290>
 8000614:	b15d      	cbz	r5, 800062e <__udivmoddi4+0x27a>
 8000616:	ebb3 020e 	subs.w	r2, r3, lr
 800061a:	eb67 0701 	sbc.w	r7, r7, r1
 800061e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000622:	40f2      	lsrs	r2, r6
 8000624:	ea4c 0202 	orr.w	r2, ip, r2
 8000628:	40f7      	lsrs	r7, r6
 800062a:	e9c5 2700 	strd	r2, r7, [r5]
 800062e:	2600      	movs	r6, #0
 8000630:	4631      	mov	r1, r6
 8000632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000636:	462e      	mov	r6, r5
 8000638:	4628      	mov	r0, r5
 800063a:	e70b      	b.n	8000454 <__udivmoddi4+0xa0>
 800063c:	4606      	mov	r6, r0
 800063e:	e6e9      	b.n	8000414 <__udivmoddi4+0x60>
 8000640:	4618      	mov	r0, r3
 8000642:	e6fd      	b.n	8000440 <__udivmoddi4+0x8c>
 8000644:	4543      	cmp	r3, r8
 8000646:	d2e5      	bcs.n	8000614 <__udivmoddi4+0x260>
 8000648:	ebb8 0e02 	subs.w	lr, r8, r2
 800064c:	eb69 0104 	sbc.w	r1, r9, r4
 8000650:	3801      	subs	r0, #1
 8000652:	e7df      	b.n	8000614 <__udivmoddi4+0x260>
 8000654:	4608      	mov	r0, r1
 8000656:	e7d2      	b.n	80005fe <__udivmoddi4+0x24a>
 8000658:	4660      	mov	r0, ip
 800065a:	e78d      	b.n	8000578 <__udivmoddi4+0x1c4>
 800065c:	4681      	mov	r9, r0
 800065e:	e7b9      	b.n	80005d4 <__udivmoddi4+0x220>
 8000660:	4666      	mov	r6, ip
 8000662:	e775      	b.n	8000550 <__udivmoddi4+0x19c>
 8000664:	4630      	mov	r0, r6
 8000666:	e74a      	b.n	80004fe <__udivmoddi4+0x14a>
 8000668:	f1ac 0c02 	sub.w	ip, ip, #2
 800066c:	4439      	add	r1, r7
 800066e:	e713      	b.n	8000498 <__udivmoddi4+0xe4>
 8000670:	3802      	subs	r0, #2
 8000672:	443c      	add	r4, r7
 8000674:	e724      	b.n	80004c0 <__udivmoddi4+0x10c>
 8000676:	bf00      	nop

08000678 <__aeabi_idiv0>:
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800067c:	b590      	push	{r4, r7, lr}
 800067e:	b08b      	sub	sp, #44	; 0x2c
 8000680:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000682:	f000 fda7 	bl	80011d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000686:	f000 f8ab 	bl	80007e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800068a:	f000 f9f7 	bl	8000a7c <MX_GPIO_Init>
  MX_FDCAN2_Init();
 800068e:	f000 f923 	bl	80008d8 <MX_FDCAN2_Init>
  MX_USART2_UART_Init();
 8000692:	f000 f985 	bl	80009a0 <MX_USART2_UART_Init>
  MX_USB_OTG_FS_HCD_Init();
 8000696:	f000 f9cf 	bl	8000a38 <MX_USB_OTG_FS_HCD_Init>
  /* USER CODE BEGIN 2 */
	user_data = "Start of program\r\n";
 800069a:	4b43      	ldr	r3, [pc, #268]	; (80007a8 <main+0x12c>)
 800069c:	4a43      	ldr	r2, [pc, #268]	; (80007ac <main+0x130>)
 800069e:	601a      	str	r2, [r3, #0]
	HAL_UART_Transmit(&huart2,(uint8_t*)user_data,strlen(user_data), HAL_MAX_DELAY);
 80006a0:	4b41      	ldr	r3, [pc, #260]	; (80007a8 <main+0x12c>)
 80006a2:	681c      	ldr	r4, [r3, #0]
 80006a4:	4b40      	ldr	r3, [pc, #256]	; (80007a8 <main+0x12c>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4618      	mov	r0, r3
 80006aa:	f7ff fe63 	bl	8000374 <strlen>
 80006ae:	4603      	mov	r3, r0
 80006b0:	b29a      	uxth	r2, r3
 80006b2:	f04f 33ff 	mov.w	r3, #4294967295
 80006b6:	4621      	mov	r1, r4
 80006b8:	483d      	ldr	r0, [pc, #244]	; (80007b0 <main+0x134>)
 80006ba:	f004 fe65 	bl	8005388 <HAL_UART_Transmit>

	// Enable CCYCCNT Counter
	DWT->CTRL |= (1 << 0);
 80006be:	4b3d      	ldr	r3, [pc, #244]	; (80007b4 <main+0x138>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	4a3c      	ldr	r2, [pc, #240]	; (80007b4 <main+0x138>)
 80006c4:	f043 0301 	orr.w	r3, r3, #1
 80006c8:	6013      	str	r3, [r2, #0]

	// Used for SEGGER UART
	SEGGER_UART_init(115200);
 80006ca:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80006ce:	f007 fd25 	bl	800811c <SEGGER_UART_init>

	//Starting SEGGER SYSVIEW
	  SEGGER_SYSVIEW_Conf();
 80006d2:	f007 fb55 	bl	8007d80 <SEGGER_SYSVIEW_Conf>
	  //SEGGER_SYSVIEW_Start();

	  TaskStatus = xTaskCreate(Task_GreenLED_Handler, "GreenLED", 100, "Green LED TASK", 1, &Task_GreenLED_Handle);
 80006d6:	f107 030c 	add.w	r3, r7, #12
 80006da:	9301      	str	r3, [sp, #4]
 80006dc:	2301      	movs	r3, #1
 80006de:	9300      	str	r3, [sp, #0]
 80006e0:	4b35      	ldr	r3, [pc, #212]	; (80007b8 <main+0x13c>)
 80006e2:	2264      	movs	r2, #100	; 0x64
 80006e4:	4935      	ldr	r1, [pc, #212]	; (80007bc <main+0x140>)
 80006e6:	4836      	ldr	r0, [pc, #216]	; (80007c0 <main+0x144>)
 80006e8:	f006 f97d 	bl	80069e6 <xTaskCreate>
 80006ec:	61f8      	str	r0, [r7, #28]
	  configASSERT(TaskStatus == pdPASS);
 80006ee:	69fb      	ldr	r3, [r7, #28]
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d00c      	beq.n	800070e <main+0x92>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80006f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006f8:	b672      	cpsid	i
 80006fa:	f383 8811 	msr	BASEPRI, r3
 80006fe:	f3bf 8f6f 	isb	sy
 8000702:	f3bf 8f4f 	dsb	sy
 8000706:	b662      	cpsie	i
 8000708:	61bb      	str	r3, [r7, #24]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800070a:	bf00      	nop
 800070c:	e7fe      	b.n	800070c <main+0x90>

	  TaskStatus = xTaskCreate(Task_RedLED_Handler, "RedLED", 100, "Red LED TASK", 1, &Task_RedLED_Handle);
 800070e:	f107 0308 	add.w	r3, r7, #8
 8000712:	9301      	str	r3, [sp, #4]
 8000714:	2301      	movs	r3, #1
 8000716:	9300      	str	r3, [sp, #0]
 8000718:	4b2a      	ldr	r3, [pc, #168]	; (80007c4 <main+0x148>)
 800071a:	2264      	movs	r2, #100	; 0x64
 800071c:	492a      	ldr	r1, [pc, #168]	; (80007c8 <main+0x14c>)
 800071e:	482b      	ldr	r0, [pc, #172]	; (80007cc <main+0x150>)
 8000720:	f006 f961 	bl	80069e6 <xTaskCreate>
 8000724:	61f8      	str	r0, [r7, #28]
	  configASSERT(TaskStatus == pdPASS);
 8000726:	69fb      	ldr	r3, [r7, #28]
 8000728:	2b01      	cmp	r3, #1
 800072a:	d00c      	beq.n	8000746 <main+0xca>
	__asm volatile
 800072c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000730:	b672      	cpsid	i
 8000732:	f383 8811 	msr	BASEPRI, r3
 8000736:	f3bf 8f6f 	isb	sy
 800073a:	f3bf 8f4f 	dsb	sy
 800073e:	b662      	cpsie	i
 8000740:	617b      	str	r3, [r7, #20]
}
 8000742:	bf00      	nop
 8000744:	e7fe      	b.n	8000744 <main+0xc8>

	  TaskStatus = xTaskCreate(Task_BlueLED_Handler, "BlueLED", 100, "Blue LED TASK", 1, &Task_BlueLED_Handle);
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	9301      	str	r3, [sp, #4]
 800074a:	2301      	movs	r3, #1
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	4b20      	ldr	r3, [pc, #128]	; (80007d0 <main+0x154>)
 8000750:	2264      	movs	r2, #100	; 0x64
 8000752:	4920      	ldr	r1, [pc, #128]	; (80007d4 <main+0x158>)
 8000754:	4820      	ldr	r0, [pc, #128]	; (80007d8 <main+0x15c>)
 8000756:	f006 f946 	bl	80069e6 <xTaskCreate>
 800075a:	61f8      	str	r0, [r7, #28]
	  configASSERT(TaskStatus == pdPASS);
 800075c:	69fb      	ldr	r3, [r7, #28]
 800075e:	2b01      	cmp	r3, #1
 8000760:	d00c      	beq.n	800077c <main+0x100>
	__asm volatile
 8000762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000766:	b672      	cpsid	i
 8000768:	f383 8811 	msr	BASEPRI, r3
 800076c:	f3bf 8f6f 	isb	sy
 8000770:	f3bf 8f4f 	dsb	sy
 8000774:	b662      	cpsie	i
 8000776:	613b      	str	r3, [r7, #16]
}
 8000778:	bf00      	nop
 800077a:	e7fe      	b.n	800077a <main+0xfe>


	  // Start FreeRTOS scheduler
	  vTaskStartScheduler();
 800077c:	f006 fb12 	bl	8006da4 <vTaskStartScheduler>

		user_data = "Scheduler called \r\n";
 8000780:	4b09      	ldr	r3, [pc, #36]	; (80007a8 <main+0x12c>)
 8000782:	4a16      	ldr	r2, [pc, #88]	; (80007dc <main+0x160>)
 8000784:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart2,(uint8_t*)user_data,strlen(user_data), HAL_MAX_DELAY);
 8000786:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <main+0x12c>)
 8000788:	681c      	ldr	r4, [r3, #0]
 800078a:	4b07      	ldr	r3, [pc, #28]	; (80007a8 <main+0x12c>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4618      	mov	r0, r3
 8000790:	f7ff fdf0 	bl	8000374 <strlen>
 8000794:	4603      	mov	r3, r0
 8000796:	b29a      	uxth	r2, r3
 8000798:	f04f 33ff 	mov.w	r3, #4294967295
 800079c:	4621      	mov	r1, r4
 800079e:	4804      	ldr	r0, [pc, #16]	; (80007b0 <main+0x134>)
 80007a0:	f004 fdf2 	bl	8005388 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007a4:	e7fe      	b.n	80007a4 <main+0x128>
 80007a6:	bf00      	nop
 80007a8:	24000000 	.word	0x24000000
 80007ac:	0800a2ac 	.word	0x0800a2ac
 80007b0:	24006a64 	.word	0x24006a64
 80007b4:	e0001000 	.word	0xe0001000
 80007b8:	0800a2c0 	.word	0x0800a2c0
 80007bc:	0800a2d0 	.word	0x0800a2d0
 80007c0:	08000b41 	.word	0x08000b41
 80007c4:	0800a2dc 	.word	0x0800a2dc
 80007c8:	0800a2ec 	.word	0x0800a2ec
 80007cc:	08000ba1 	.word	0x08000ba1
 80007d0:	0800a2f4 	.word	0x0800a2f4
 80007d4:	0800a304 	.word	0x0800a304
 80007d8:	08000c01 	.word	0x08000c01
 80007dc:	0800a30c 	.word	0x0800a30c

080007e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b09c      	sub	sp, #112	; 0x70
 80007e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007ea:	224c      	movs	r2, #76	; 0x4c
 80007ec:	2100      	movs	r1, #0
 80007ee:	4618      	mov	r0, r3
 80007f0:	f009 fd40 	bl	800a274 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f4:	1d3b      	adds	r3, r7, #4
 80007f6:	2220      	movs	r2, #32
 80007f8:	2100      	movs	r1, #0
 80007fa:	4618      	mov	r0, r3
 80007fc:	f009 fd3a 	bl	800a274 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000800:	2002      	movs	r0, #2
 8000802:	f001 ff15 	bl	8002630 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000806:	2300      	movs	r3, #0
 8000808:	603b      	str	r3, [r7, #0]
 800080a:	4b31      	ldr	r3, [pc, #196]	; (80008d0 <SystemClock_Config+0xf0>)
 800080c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800080e:	4a30      	ldr	r2, [pc, #192]	; (80008d0 <SystemClock_Config+0xf0>)
 8000810:	f023 0301 	bic.w	r3, r3, #1
 8000814:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000816:	4b2e      	ldr	r3, [pc, #184]	; (80008d0 <SystemClock_Config+0xf0>)
 8000818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	603b      	str	r3, [r7, #0]
 8000820:	4b2c      	ldr	r3, [pc, #176]	; (80008d4 <SystemClock_Config+0xf4>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000828:	4a2a      	ldr	r2, [pc, #168]	; (80008d4 <SystemClock_Config+0xf4>)
 800082a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800082e:	6193      	str	r3, [r2, #24]
 8000830:	4b28      	ldr	r3, [pc, #160]	; (80008d4 <SystemClock_Config+0xf4>)
 8000832:	699b      	ldr	r3, [r3, #24]
 8000834:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000838:	603b      	str	r3, [r7, #0]
 800083a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800083c:	bf00      	nop
 800083e:	4b25      	ldr	r3, [pc, #148]	; (80008d4 <SystemClock_Config+0xf4>)
 8000840:	699b      	ldr	r3, [r3, #24]
 8000842:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000846:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800084a:	d1f8      	bne.n	800083e <SystemClock_Config+0x5e>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800084c:	2301      	movs	r3, #1
 800084e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000850:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000854:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000856:	2302      	movs	r3, #2
 8000858:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800085a:	2302      	movs	r3, #2
 800085c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800085e:	2301      	movs	r3, #1
 8000860:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 18;
 8000862:	2312      	movs	r3, #18
 8000864:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000866:	2302      	movs	r3, #2
 8000868:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800086a:	2303      	movs	r3, #3
 800086c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800086e:	2302      	movs	r3, #2
 8000870:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000872:	230c      	movs	r3, #12
 8000874:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000876:	2302      	movs	r3, #2
 8000878:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 800087a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800087e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000880:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000884:	4618      	mov	r0, r3
 8000886:	f001 ff1d 	bl	80026c4 <HAL_RCC_OscConfig>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000890:	f000 f9f8 	bl	8000c84 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000894:	233f      	movs	r3, #63	; 0x3f
 8000896:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000898:	2302      	movs	r3, #2
 800089a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800089c:	2300      	movs	r3, #0
 800089e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80008a0:	2300      	movs	r3, #0
 80008a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80008a4:	2300      	movs	r3, #0
 80008a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80008a8:	2340      	movs	r3, #64	; 0x40
 80008aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80008ac:	2300      	movs	r3, #0
 80008ae:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80008b0:	2300      	movs	r3, #0
 80008b2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008b4:	1d3b      	adds	r3, r7, #4
 80008b6:	2100      	movs	r1, #0
 80008b8:	4618      	mov	r0, r3
 80008ba:	f002 fb13 	bl	8002ee4 <HAL_RCC_ClockConfig>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80008c4:	f000 f9de 	bl	8000c84 <Error_Handler>
  }
}
 80008c8:	bf00      	nop
 80008ca:	3770      	adds	r7, #112	; 0x70
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	58000400 	.word	0x58000400
 80008d4:	58024800 	.word	0x58024800

080008d8 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80008dc:	4b2e      	ldr	r3, [pc, #184]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 80008de:	4a2f      	ldr	r2, [pc, #188]	; (800099c <MX_FDCAN2_Init+0xc4>)
 80008e0:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80008e2:	4b2d      	ldr	r3, [pc, #180]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80008e8:	4b2b      	ldr	r3, [pc, #172]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80008ee:	4b2a      	ldr	r3, [pc, #168]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80008f4:	4b28      	ldr	r3, [pc, #160]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80008fa:	4b27      	ldr	r3, [pc, #156]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8000900:	4b25      	ldr	r3, [pc, #148]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000902:	2201      	movs	r2, #1
 8000904:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000906:	4b24      	ldr	r3, [pc, #144]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000908:	2201      	movs	r2, #1
 800090a:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 800090c:	4b22      	ldr	r3, [pc, #136]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 800090e:	2202      	movs	r2, #2
 8000910:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8000912:	4b21      	ldr	r3, [pc, #132]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000914:	2202      	movs	r2, #2
 8000916:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000918:	4b1f      	ldr	r3, [pc, #124]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 800091a:	2201      	movs	r2, #1
 800091c:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800091e:	4b1e      	ldr	r3, [pc, #120]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000920:	2201      	movs	r2, #1
 8000922:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000924:	4b1c      	ldr	r3, [pc, #112]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000926:	2201      	movs	r2, #1
 8000928:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 800092a:	4b1b      	ldr	r3, [pc, #108]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 800092c:	2201      	movs	r2, #1
 800092e:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000930:	4b19      	ldr	r3, [pc, #100]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000932:	2200      	movs	r2, #0
 8000934:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 8000936:	4b18      	ldr	r3, [pc, #96]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000938:	2200      	movs	r2, #0
 800093a:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 800093c:	4b16      	ldr	r3, [pc, #88]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 800093e:	2200      	movs	r2, #0
 8000940:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 8000942:	4b15      	ldr	r3, [pc, #84]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000944:	2200      	movs	r2, #0
 8000946:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000948:	4b13      	ldr	r3, [pc, #76]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 800094a:	2204      	movs	r2, #4
 800094c:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 800094e:	4b12      	ldr	r3, [pc, #72]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000950:	2200      	movs	r2, #0
 8000952:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000954:	4b10      	ldr	r3, [pc, #64]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000956:	2204      	movs	r2, #4
 8000958:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 800095a:	4b0f      	ldr	r3, [pc, #60]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 800095c:	2200      	movs	r2, #0
 800095e:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000960:	4b0d      	ldr	r3, [pc, #52]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000962:	2204      	movs	r2, #4
 8000964:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8000966:	4b0c      	ldr	r3, [pc, #48]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000968:	2200      	movs	r2, #0
 800096a:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 800096c:	4b0a      	ldr	r3, [pc, #40]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 800096e:	2200      	movs	r2, #0
 8000970:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 8000972:	4b09      	ldr	r3, [pc, #36]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000974:	2200      	movs	r2, #0
 8000976:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000978:	4b07      	ldr	r3, [pc, #28]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 800097a:	2200      	movs	r2, #0
 800097c:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800097e:	4b06      	ldr	r3, [pc, #24]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000980:	2204      	movs	r2, #4
 8000982:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000984:	4804      	ldr	r0, [pc, #16]	; (8000998 <MX_FDCAN2_Init+0xc0>)
 8000986:	f000 fd91 	bl	80014ac <HAL_FDCAN_Init>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8000990:	f000 f978 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000994:	bf00      	nop
 8000996:	bd80      	pop	{r7, pc}
 8000998:	24006af4 	.word	0x24006af4
 800099c:	4000a400 	.word	0x4000a400

080009a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009a4:	4b22      	ldr	r3, [pc, #136]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 80009a6:	4a23      	ldr	r2, [pc, #140]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009aa:	4b21      	ldr	r3, [pc, #132]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 80009ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009b2:	4b1f      	ldr	r3, [pc, #124]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009b8:	4b1d      	ldr	r3, [pc, #116]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009be:	4b1c      	ldr	r3, [pc, #112]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009c4:	4b1a      	ldr	r3, [pc, #104]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 80009c6:	220c      	movs	r2, #12
 80009c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ca:	4b19      	ldr	r3, [pc, #100]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009d0:	4b17      	ldr	r3, [pc, #92]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009d6:	4b16      	ldr	r3, [pc, #88]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 80009d8:	2200      	movs	r2, #0
 80009da:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009dc:	4b14      	ldr	r3, [pc, #80]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 80009de:	2200      	movs	r2, #0
 80009e0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009e2:	4b13      	ldr	r3, [pc, #76]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009e8:	4811      	ldr	r0, [pc, #68]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 80009ea:	f004 fc7d 	bl	80052e8 <HAL_UART_Init>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80009f4:	f000 f946 	bl	8000c84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009f8:	2100      	movs	r1, #0
 80009fa:	480d      	ldr	r0, [pc, #52]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 80009fc:	f005 fc60 	bl	80062c0 <HAL_UARTEx_SetTxFifoThreshold>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000a06:	f000 f93d 	bl	8000c84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	4808      	ldr	r0, [pc, #32]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 8000a0e:	f005 fc95 	bl	800633c <HAL_UARTEx_SetRxFifoThreshold>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000a18:	f000 f934 	bl	8000c84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a1c:	4804      	ldr	r0, [pc, #16]	; (8000a30 <MX_USART2_UART_Init+0x90>)
 8000a1e:	f005 fc16 	bl	800624e <HAL_UARTEx_DisableFifoMode>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000a28:	f000 f92c 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a2c:	bf00      	nop
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	24006a64 	.word	0x24006a64
 8000a34:	40004400 	.word	0x40004400

08000a38 <MX_USB_OTG_FS_HCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_HCD_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000a3c:	4b0d      	ldr	r3, [pc, #52]	; (8000a74 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 8000a3e:	4a0e      	ldr	r2, [pc, #56]	; (8000a78 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8000a40:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 16;
 8000a42:	4b0c      	ldr	r3, [pc, #48]	; (8000a74 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 8000a44:	2210      	movs	r2, #16
 8000a46:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8000a48:	4b0a      	ldr	r3, [pc, #40]	; (8000a74 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000a4e:	4b09      	ldr	r3, [pc, #36]	; (8000a74 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8000a54:	4b07      	ldr	r3, [pc, #28]	; (8000a74 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 8000a56:	2202      	movs	r2, #2
 8000a58:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000a5a:	4b06      	ldr	r3, [pc, #24]	; (8000a74 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8000a60:	4804      	ldr	r0, [pc, #16]	; (8000a74 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 8000a62:	f001 fd82 	bl	800256a <HAL_HCD_Init>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_USB_OTG_FS_HCD_Init+0x38>
  {
    Error_Handler();
 8000a6c:	f000 f90a 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a70:	bf00      	nop
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	24006760 	.word	0x24006760
 8000a78:	40080000 	.word	0x40080000

08000a7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b08a      	sub	sp, #40	; 0x28
 8000a80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a82:	f107 0314 	add.w	r3, r7, #20
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]
 8000a90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a92:	4b29      	ldr	r3, [pc, #164]	; (8000b38 <MX_GPIO_Init+0xbc>)
 8000a94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a98:	4a27      	ldr	r2, [pc, #156]	; (8000b38 <MX_GPIO_Init+0xbc>)
 8000a9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aa2:	4b25      	ldr	r3, [pc, #148]	; (8000b38 <MX_GPIO_Init+0xbc>)
 8000aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000aac:	613b      	str	r3, [r7, #16]
 8000aae:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab0:	4b21      	ldr	r3, [pc, #132]	; (8000b38 <MX_GPIO_Init+0xbc>)
 8000ab2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ab6:	4a20      	ldr	r2, [pc, #128]	; (8000b38 <MX_GPIO_Init+0xbc>)
 8000ab8:	f043 0304 	orr.w	r3, r3, #4
 8000abc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ac0:	4b1d      	ldr	r3, [pc, #116]	; (8000b38 <MX_GPIO_Init+0xbc>)
 8000ac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ac6:	f003 0304 	and.w	r3, r3, #4
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ace:	4b1a      	ldr	r3, [pc, #104]	; (8000b38 <MX_GPIO_Init+0xbc>)
 8000ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ad4:	4a18      	ldr	r2, [pc, #96]	; (8000b38 <MX_GPIO_Init+0xbc>)
 8000ad6:	f043 0301 	orr.w	r3, r3, #1
 8000ada:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ade:	4b16      	ldr	r3, [pc, #88]	; (8000b38 <MX_GPIO_Init+0xbc>)
 8000ae0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ae4:	f003 0301 	and.w	r3, r3, #1
 8000ae8:	60bb      	str	r3, [r7, #8]
 8000aea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aec:	4b12      	ldr	r3, [pc, #72]	; (8000b38 <MX_GPIO_Init+0xbc>)
 8000aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000af2:	4a11      	ldr	r2, [pc, #68]	; (8000b38 <MX_GPIO_Init+0xbc>)
 8000af4:	f043 0302 	orr.w	r3, r3, #2
 8000af8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000afc:	4b0e      	ldr	r3, [pc, #56]	; (8000b38 <MX_GPIO_Init+0xbc>)
 8000afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b02:	f003 0302 	and.w	r3, r3, #2
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_SET);
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	2107      	movs	r1, #7
 8000b0e:	480b      	ldr	r0, [pc, #44]	; (8000b3c <MX_GPIO_Init+0xc0>)
 8000b10:	f001 fcf8 	bl	8002504 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000b14:	2307      	movs	r3, #7
 8000b16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b20:	2300      	movs	r3, #0
 8000b22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b24:	f107 0314 	add.w	r3, r7, #20
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4804      	ldr	r0, [pc, #16]	; (8000b3c <MX_GPIO_Init+0xc0>)
 8000b2c:	f001 fb3a 	bl	80021a4 <HAL_GPIO_Init>

}
 8000b30:	bf00      	nop
 8000b32:	3728      	adds	r7, #40	; 0x28
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	58024400 	.word	0x58024400
 8000b3c:	58020800 	.word	0x58020800

08000b40 <Task_GreenLED_Handler>:

/* USER CODE BEGIN 4 */
static void Task_GreenLED_Handler(void* parameters)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	TickType_t LastWakeUpTime = xTaskGetTickCount();
 8000b48:	f006 fa2a 	bl	8006fa0 <xTaskGetTickCount>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	60fb      	str	r3, [r7, #12]
	{
//		user_data = "Green -\r\n";
//		HAL_UART_Transmit(&huart2,(uint8_t*)user_data,strlen(user_data), HAL_MAX_DELAY);
//		printf("%s\n", (char*)parameters);

		SEGGER_SYSVIEW_PrintfTarget("Toggling Green LED");
 8000b50:	4810      	ldr	r0, [pc, #64]	; (8000b94 <Task_GreenLED_Handler+0x54>)
 8000b52:	f009 fab1 	bl	800a0b8 <SEGGER_SYSVIEW_PrintfTarget>


		// 1000 system tickes -> needs to be converted to ms
		HAL_GPIO_TogglePin(GPIOC, LED_Green_PIN);
 8000b56:	2102      	movs	r1, #2
 8000b58:	480f      	ldr	r0, [pc, #60]	; (8000b98 <Task_GreenLED_Handler+0x58>)
 8000b5a:	f001 fcec 	bl	8002536 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&LastWakeUpTime, pdMS_TO_TICKS(1000));
 8000b5e:	f107 030c 	add.w	r3, r7, #12
 8000b62:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b66:	4618      	mov	r0, r3
 8000b68:	f006 f896 	bl	8006c98 <vTaskDelayUntil>
		HAL_GPIO_TogglePin(GPIOC, LED_Green_PIN);
 8000b6c:	2102      	movs	r1, #2
 8000b6e:	480a      	ldr	r0, [pc, #40]	; (8000b98 <Task_GreenLED_Handler+0x58>)
 8000b70:	f001 fce1 	bl	8002536 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&LastWakeUpTime, pdMS_TO_TICKS(1000));
 8000b74:	f107 030c 	add.w	r3, r7, #12
 8000b78:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f006 f88b 	bl	8006c98 <vTaskDelayUntil>
		taskYIELD();
 8000b82:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <Task_GreenLED_Handler+0x5c>)
 8000b84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000b88:	601a      	str	r2, [r3, #0]
 8000b8a:	f3bf 8f4f 	dsb	sy
 8000b8e:	f3bf 8f6f 	isb	sy
		SEGGER_SYSVIEW_PrintfTarget("Toggling Green LED");
 8000b92:	e7dd      	b.n	8000b50 <Task_GreenLED_Handler+0x10>
 8000b94:	0800a320 	.word	0x0800a320
 8000b98:	58020800 	.word	0x58020800
 8000b9c:	e000ed04 	.word	0xe000ed04

08000ba0 <Task_RedLED_Handler>:
	}
}


static void Task_RedLED_Handler(void* parameters)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
	TickType_t LastWakeUpTime = xTaskGetTickCount();
 8000ba8:	f006 f9fa 	bl	8006fa0 <xTaskGetTickCount>
 8000bac:	4603      	mov	r3, r0
 8000bae:	60fb      	str	r3, [r7, #12]
	{
//		user_data = "Red -\r\n";
//		HAL_UART_Transmit(&huart2,(uint8_t*)user_data,strlen(user_data), HAL_MAX_DELAY);
//		printf("%s\n", (char*)parameters);

		SEGGER_SYSVIEW_PrintfTarget("Toggling Red LED");
 8000bb0:	4810      	ldr	r0, [pc, #64]	; (8000bf4 <Task_RedLED_Handler+0x54>)
 8000bb2:	f009 fa81 	bl	800a0b8 <SEGGER_SYSVIEW_PrintfTarget>


		// 800 system tickes -> needs to be converted to ms
		HAL_GPIO_TogglePin(GPIOC, LED_Red_PIN);
 8000bb6:	2101      	movs	r1, #1
 8000bb8:	480f      	ldr	r0, [pc, #60]	; (8000bf8 <Task_RedLED_Handler+0x58>)
 8000bba:	f001 fcbc 	bl	8002536 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&LastWakeUpTime, pdMS_TO_TICKS(800));
 8000bbe:	f107 030c 	add.w	r3, r7, #12
 8000bc2:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f006 f866 	bl	8006c98 <vTaskDelayUntil>
		HAL_GPIO_TogglePin(GPIOC, LED_Red_PIN);
 8000bcc:	2101      	movs	r1, #1
 8000bce:	480a      	ldr	r0, [pc, #40]	; (8000bf8 <Task_RedLED_Handler+0x58>)
 8000bd0:	f001 fcb1 	bl	8002536 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&LastWakeUpTime, pdMS_TO_TICKS(800));
 8000bd4:	f107 030c 	add.w	r3, r7, #12
 8000bd8:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f006 f85b 	bl	8006c98 <vTaskDelayUntil>
		taskYIELD();
 8000be2:	4b06      	ldr	r3, [pc, #24]	; (8000bfc <Task_RedLED_Handler+0x5c>)
 8000be4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	f3bf 8f4f 	dsb	sy
 8000bee:	f3bf 8f6f 	isb	sy
		SEGGER_SYSVIEW_PrintfTarget("Toggling Red LED");
 8000bf2:	e7dd      	b.n	8000bb0 <Task_RedLED_Handler+0x10>
 8000bf4:	0800a334 	.word	0x0800a334
 8000bf8:	58020800 	.word	0x58020800
 8000bfc:	e000ed04 	.word	0xe000ed04

08000c00 <Task_BlueLED_Handler>:
	}
}


static void Task_BlueLED_Handler(void* parameters)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
	TickType_t LastWakeUpTime = xTaskGetTickCount();
 8000c08:	f006 f9ca 	bl	8006fa0 <xTaskGetTickCount>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	60fb      	str	r3, [r7, #12]
	{
//		user_data = "Blue -\r\n";
//		HAL_UART_Transmit(&huart2,(uint8_t*)user_data,strlen(user_data), HAL_MAX_DELAY);
//		printf("%s\n", (char*)parameters);

		SEGGER_SYSVIEW_PrintfTarget("Toggling Blue LED");
 8000c10:	4810      	ldr	r0, [pc, #64]	; (8000c54 <Task_BlueLED_Handler+0x54>)
 8000c12:	f009 fa51 	bl	800a0b8 <SEGGER_SYSVIEW_PrintfTarget>


		// 400 system tickes -> needs to be converted to ms
		HAL_GPIO_TogglePin(GPIOC, LED_Blue_PIN);
 8000c16:	2104      	movs	r1, #4
 8000c18:	480f      	ldr	r0, [pc, #60]	; (8000c58 <Task_BlueLED_Handler+0x58>)
 8000c1a:	f001 fc8c 	bl	8002536 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&LastWakeUpTime, pdMS_TO_TICKS(400));
 8000c1e:	f107 030c 	add.w	r3, r7, #12
 8000c22:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8000c26:	4618      	mov	r0, r3
 8000c28:	f006 f836 	bl	8006c98 <vTaskDelayUntil>
		HAL_GPIO_TogglePin(GPIOC, LED_Blue_PIN);
 8000c2c:	2104      	movs	r1, #4
 8000c2e:	480a      	ldr	r0, [pc, #40]	; (8000c58 <Task_BlueLED_Handler+0x58>)
 8000c30:	f001 fc81 	bl	8002536 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&LastWakeUpTime, pdMS_TO_TICKS(400));
 8000c34:	f107 030c 	add.w	r3, r7, #12
 8000c38:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f006 f82b 	bl	8006c98 <vTaskDelayUntil>
		taskYIELD();
 8000c42:	4b06      	ldr	r3, [pc, #24]	; (8000c5c <Task_BlueLED_Handler+0x5c>)
 8000c44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c48:	601a      	str	r2, [r3, #0]
 8000c4a:	f3bf 8f4f 	dsb	sy
 8000c4e:	f3bf 8f6f 	isb	sy
		SEGGER_SYSVIEW_PrintfTarget("Toggling Blue LED");
 8000c52:	e7dd      	b.n	8000c10 <Task_BlueLED_Handler+0x10>
 8000c54:	0800a348 	.word	0x0800a348
 8000c58:	58020800 	.word	0x58020800
 8000c5c:	e000ed04 	.word	0xe000ed04

08000c60 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a04      	ldr	r2, [pc, #16]	; (8000c80 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d101      	bne.n	8000c76 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c72:	f000 faeb 	bl	800124c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40001000 	.word	0x40001000

08000c84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c88:	b672      	cpsid	i
}
 8000c8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c8c:	e7fe      	b.n	8000c8c <Error_Handler+0x8>
	...

08000c90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c96:	4b0a      	ldr	r3, [pc, #40]	; (8000cc0 <HAL_MspInit+0x30>)
 8000c98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c9c:	4a08      	ldr	r2, [pc, #32]	; (8000cc0 <HAL_MspInit+0x30>)
 8000c9e:	f043 0302 	orr.w	r3, r3, #2
 8000ca2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000ca6:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <HAL_MspInit+0x30>)
 8000ca8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000cac:	f003 0302 	and.w	r3, r3, #2
 8000cb0:	607b      	str	r3, [r7, #4]
 8000cb2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000cb4:	f006 fdee 	bl	8007894 <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 8000cb8:	bf00      	nop
 8000cba:	3708      	adds	r7, #8
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	58024400 	.word	0x58024400

08000cc4 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b0b8      	sub	sp, #224	; 0xe0
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ccc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cdc:	f107 0310 	add.w	r3, r7, #16
 8000ce0:	22bc      	movs	r2, #188	; 0xbc
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f009 fac5 	bl	800a274 <memset>
  if(hfdcan->Instance==FDCAN2)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a29      	ldr	r2, [pc, #164]	; (8000d94 <HAL_FDCAN_MspInit+0xd0>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d14b      	bne.n	8000d8c <HAL_FDCAN_MspInit+0xc8>
  /* USER CODE BEGIN FDCAN2_MspInit 0 */

  /* USER CODE END FDCAN2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000cf4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cf8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000cfa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000cfe:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d00:	f107 0310 	add.w	r3, r7, #16
 8000d04:	4618      	mov	r0, r3
 8000d06:	f002 fcbb 	bl	8003680 <HAL_RCCEx_PeriphCLKConfig>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000d10:	f7ff ffb8 	bl	8000c84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000d14:	4b20      	ldr	r3, [pc, #128]	; (8000d98 <HAL_FDCAN_MspInit+0xd4>)
 8000d16:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8000d1a:	4a1f      	ldr	r2, [pc, #124]	; (8000d98 <HAL_FDCAN_MspInit+0xd4>)
 8000d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d20:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8000d24:	4b1c      	ldr	r3, [pc, #112]	; (8000d98 <HAL_FDCAN_MspInit+0xd4>)
 8000d26:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8000d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d2e:	60fb      	str	r3, [r7, #12]
 8000d30:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d32:	4b19      	ldr	r3, [pc, #100]	; (8000d98 <HAL_FDCAN_MspInit+0xd4>)
 8000d34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d38:	4a17      	ldr	r2, [pc, #92]	; (8000d98 <HAL_FDCAN_MspInit+0xd4>)
 8000d3a:	f043 0302 	orr.w	r3, r3, #2
 8000d3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d42:	4b15      	ldr	r3, [pc, #84]	; (8000d98 <HAL_FDCAN_MspInit+0xd4>)
 8000d44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d48:	f003 0302 	and.w	r3, r3, #2
 8000d4c:	60bb      	str	r3, [r7, #8]
 8000d4e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000d50:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000d54:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d58:	2302      	movs	r3, #2
 8000d5a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d64:	2300      	movs	r3, #0
 8000d66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000d6a:	2309      	movs	r3, #9
 8000d6c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d70:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000d74:	4619      	mov	r1, r3
 8000d76:	4809      	ldr	r0, [pc, #36]	; (8000d9c <HAL_FDCAN_MspInit+0xd8>)
 8000d78:	f001 fa14 	bl	80021a4 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 0, 0);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2100      	movs	r1, #0
 8000d80:	2016      	movs	r0, #22
 8000d82:	f000 fb6b 	bl	800145c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 8000d86:	2016      	movs	r0, #22
 8000d88:	f000 fb82 	bl	8001490 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8000d8c:	bf00      	nop
 8000d8e:	37e0      	adds	r7, #224	; 0xe0
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	4000a400 	.word	0x4000a400
 8000d98:	58024400 	.word	0x58024400
 8000d9c:	58020400 	.word	0x58020400

08000da0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b0b8      	sub	sp, #224	; 0xe0
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
 8000db6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000db8:	f107 0310 	add.w	r3, r7, #16
 8000dbc:	22bc      	movs	r2, #188	; 0xbc
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f009 fa57 	bl	800a274 <memset>
  if(huart->Instance==USART2)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a24      	ldr	r2, [pc, #144]	; (8000e5c <HAL_UART_MspInit+0xbc>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d141      	bne.n	8000e54 <HAL_UART_MspInit+0xb4>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dda:	f107 0310 	add.w	r3, r7, #16
 8000dde:	4618      	mov	r0, r3
 8000de0:	f002 fc4e 	bl	8003680 <HAL_RCCEx_PeriphCLKConfig>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000dea:	f7ff ff4b 	bl	8000c84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dee:	4b1c      	ldr	r3, [pc, #112]	; (8000e60 <HAL_UART_MspInit+0xc0>)
 8000df0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000df4:	4a1a      	ldr	r2, [pc, #104]	; (8000e60 <HAL_UART_MspInit+0xc0>)
 8000df6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dfa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000dfe:	4b18      	ldr	r3, [pc, #96]	; (8000e60 <HAL_UART_MspInit+0xc0>)
 8000e00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000e04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0c:	4b14      	ldr	r3, [pc, #80]	; (8000e60 <HAL_UART_MspInit+0xc0>)
 8000e0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e12:	4a13      	ldr	r2, [pc, #76]	; (8000e60 <HAL_UART_MspInit+0xc0>)
 8000e14:	f043 0301 	orr.w	r3, r3, #1
 8000e18:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e1c:	4b10      	ldr	r3, [pc, #64]	; (8000e60 <HAL_UART_MspInit+0xc0>)
 8000e1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	60bb      	str	r3, [r7, #8]
 8000e28:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e2a:	230c      	movs	r3, #12
 8000e2c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e30:	2302      	movs	r3, #2
 8000e32:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e42:	2307      	movs	r3, #7
 8000e44:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e48:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4805      	ldr	r0, [pc, #20]	; (8000e64 <HAL_UART_MspInit+0xc4>)
 8000e50:	f001 f9a8 	bl	80021a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e54:	bf00      	nop
 8000e56:	37e0      	adds	r7, #224	; 0xe0
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40004400 	.word	0x40004400
 8000e60:	58024400 	.word	0x58024400
 8000e64:	58020000 	.word	0x58020000

08000e68 <HAL_HCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hhcd: HCD handle pointer
* @retval None
*/
void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b0b8      	sub	sp, #224	; 0xe0
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e70:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e80:	f107 0310 	add.w	r3, r7, #16
 8000e84:	22bc      	movs	r2, #188	; 0xbc
 8000e86:	2100      	movs	r1, #0
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f009 f9f3 	bl	800a274 <memset>
  if(hhcd->Instance==USB_OTG_FS)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a27      	ldr	r2, [pc, #156]	; (8000f30 <HAL_HCD_MspInit+0xc8>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d146      	bne.n	8000f26 <HAL_HCD_MspInit+0xbe>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000e98:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000e9c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000e9e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000ea2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ea6:	f107 0310 	add.w	r3, r7, #16
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f002 fbe8 	bl	8003680 <HAL_RCCEx_PeriphCLKConfig>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <HAL_HCD_MspInit+0x52>
    {
      Error_Handler();
 8000eb6:	f7ff fee5 	bl	8000c84 <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000eba:	f001 fbf3 	bl	80026a4 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ebe:	4b1d      	ldr	r3, [pc, #116]	; (8000f34 <HAL_HCD_MspInit+0xcc>)
 8000ec0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ec4:	4a1b      	ldr	r2, [pc, #108]	; (8000f34 <HAL_HCD_MspInit+0xcc>)
 8000ec6:	f043 0301 	orr.w	r3, r3, #1
 8000eca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ece:	4b19      	ldr	r3, [pc, #100]	; (8000f34 <HAL_HCD_MspInit+0xcc>)
 8000ed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ed4:	f003 0301 	and.w	r3, r3, #1
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000edc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000ee0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000ef6:	230a      	movs	r3, #10
 8000ef8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f00:	4619      	mov	r1, r3
 8000f02:	480d      	ldr	r0, [pc, #52]	; (8000f38 <HAL_HCD_MspInit+0xd0>)
 8000f04:	f001 f94e 	bl	80021a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000f08:	4b0a      	ldr	r3, [pc, #40]	; (8000f34 <HAL_HCD_MspInit+0xcc>)
 8000f0a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f0e:	4a09      	ldr	r2, [pc, #36]	; (8000f34 <HAL_HCD_MspInit+0xcc>)
 8000f10:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000f14:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000f18:	4b06      	ldr	r3, [pc, #24]	; (8000f34 <HAL_HCD_MspInit+0xcc>)
 8000f1a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f1e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000f22:	60bb      	str	r3, [r7, #8]
 8000f24:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000f26:	bf00      	nop
 8000f28:	37e0      	adds	r7, #224	; 0xe0
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40080000 	.word	0x40080000
 8000f34:	58024400 	.word	0x58024400
 8000f38:	58020000 	.word	0x58020000

08000f3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b090      	sub	sp, #64	; 0x40
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2b0f      	cmp	r3, #15
 8000f48:	d827      	bhi.n	8000f9a <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	6879      	ldr	r1, [r7, #4]
 8000f4e:	2036      	movs	r0, #54	; 0x36
 8000f50:	f000 fa84 	bl	800145c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000f54:	2036      	movs	r0, #54	; 0x36
 8000f56:	f000 fa9b 	bl	8001490 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8000f5a:	4a29      	ldr	r2, [pc, #164]	; (8001000 <HAL_InitTick+0xc4>)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000f60:	4b28      	ldr	r3, [pc, #160]	; (8001004 <HAL_InitTick+0xc8>)
 8000f62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000f66:	4a27      	ldr	r2, [pc, #156]	; (8001004 <HAL_InitTick+0xc8>)
 8000f68:	f043 0310 	orr.w	r3, r3, #16
 8000f6c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000f70:	4b24      	ldr	r3, [pc, #144]	; (8001004 <HAL_InitTick+0xc8>)
 8000f72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000f76:	f003 0310 	and.w	r3, r3, #16
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f7e:	f107 0210 	add.w	r2, r7, #16
 8000f82:	f107 0314 	add.w	r3, r7, #20
 8000f86:	4611      	mov	r1, r2
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f002 fb37 	bl	80035fc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f90:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d106      	bne.n	8000fa6 <HAL_InitTick+0x6a>
 8000f98:	e001      	b.n	8000f9e <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e02b      	b.n	8000ff6 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000f9e:	f002 fb01 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8000fa2:	63f8      	str	r0, [r7, #60]	; 0x3c
 8000fa4:	e004      	b.n	8000fb0 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000fa6:	f002 fafd 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8000faa:	4603      	mov	r3, r0
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000fb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fb2:	4a15      	ldr	r2, [pc, #84]	; (8001008 <HAL_InitTick+0xcc>)
 8000fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fb8:	0c9b      	lsrs	r3, r3, #18
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000fbe:	4b13      	ldr	r3, [pc, #76]	; (800100c <HAL_InitTick+0xd0>)
 8000fc0:	4a13      	ldr	r2, [pc, #76]	; (8001010 <HAL_InitTick+0xd4>)
 8000fc2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000fc4:	4b11      	ldr	r3, [pc, #68]	; (800100c <HAL_InitTick+0xd0>)
 8000fc6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fca:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000fcc:	4a0f      	ldr	r2, [pc, #60]	; (800100c <HAL_InitTick+0xd0>)
 8000fce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fd0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000fd2:	4b0e      	ldr	r3, [pc, #56]	; (800100c <HAL_InitTick+0xd0>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <HAL_InitTick+0xd0>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000fde:	480b      	ldr	r0, [pc, #44]	; (800100c <HAL_InitTick+0xd0>)
 8000fe0:	f003 feb0 	bl	8004d44 <HAL_TIM_Base_Init>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d104      	bne.n	8000ff4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000fea:	4808      	ldr	r0, [pc, #32]	; (800100c <HAL_InitTick+0xd0>)
 8000fec:	f003 ff0c 	bl	8004e08 <HAL_TIM_Base_Start_IT>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	e000      	b.n	8000ff6 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000ff4:	2301      	movs	r3, #1
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3740      	adds	r7, #64	; 0x40
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	2400000c 	.word	0x2400000c
 8001004:	58024400 	.word	0x58024400
 8001008:	431bde83 	.word	0x431bde83
 800100c:	24006b94 	.word	0x24006b94
 8001010:	40001000 	.word	0x40001000

08001014 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001018:	e7fe      	b.n	8001018 <NMI_Handler+0x4>

0800101a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800101a:	b480      	push	{r7}
 800101c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800101e:	e7fe      	b.n	800101e <HardFault_Handler+0x4>

08001020 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001024:	e7fe      	b.n	8001024 <MemManage_Handler+0x4>

08001026 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001026:	b480      	push	{r7}
 8001028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800102a:	e7fe      	b.n	800102a <BusFault_Handler+0x4>

0800102c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001030:	e7fe      	b.n	8001030 <UsageFault_Handler+0x4>

08001032 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001032:	b480      	push	{r7}
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001036:	bf00      	nop
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001044:	4802      	ldr	r0, [pc, #8]	; (8001050 <FDCAN2_IT1_IRQHandler+0x10>)
 8001046:	f000 fc13 	bl	8001870 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	24006af4 	.word	0x24006af4

08001054 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001058:	4802      	ldr	r0, [pc, #8]	; (8001064 <TIM6_DAC_IRQHandler+0x10>)
 800105a:	f003 ff45 	bl	8004ee8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	24006b94 	.word	0x24006b94

08001068 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800106c:	4b39      	ldr	r3, [pc, #228]	; (8001154 <SystemInit+0xec>)
 800106e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001072:	4a38      	ldr	r2, [pc, #224]	; (8001154 <SystemInit+0xec>)
 8001074:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001078:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800107c:	4b36      	ldr	r3, [pc, #216]	; (8001158 <SystemInit+0xf0>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 030f 	and.w	r3, r3, #15
 8001084:	2b06      	cmp	r3, #6
 8001086:	d807      	bhi.n	8001098 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001088:	4b33      	ldr	r3, [pc, #204]	; (8001158 <SystemInit+0xf0>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f023 030f 	bic.w	r3, r3, #15
 8001090:	4a31      	ldr	r2, [pc, #196]	; (8001158 <SystemInit+0xf0>)
 8001092:	f043 0307 	orr.w	r3, r3, #7
 8001096:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001098:	4b30      	ldr	r3, [pc, #192]	; (800115c <SystemInit+0xf4>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a2f      	ldr	r2, [pc, #188]	; (800115c <SystemInit+0xf4>)
 800109e:	f043 0301 	orr.w	r3, r3, #1
 80010a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010a4:	4b2d      	ldr	r3, [pc, #180]	; (800115c <SystemInit+0xf4>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80010aa:	4b2c      	ldr	r3, [pc, #176]	; (800115c <SystemInit+0xf4>)
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	492b      	ldr	r1, [pc, #172]	; (800115c <SystemInit+0xf4>)
 80010b0:	4b2b      	ldr	r3, [pc, #172]	; (8001160 <SystemInit+0xf8>)
 80010b2:	4013      	ands	r3, r2
 80010b4:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010b6:	4b28      	ldr	r3, [pc, #160]	; (8001158 <SystemInit+0xf0>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f003 0308 	and.w	r3, r3, #8
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d007      	beq.n	80010d2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010c2:	4b25      	ldr	r3, [pc, #148]	; (8001158 <SystemInit+0xf0>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f023 030f 	bic.w	r3, r3, #15
 80010ca:	4a23      	ldr	r2, [pc, #140]	; (8001158 <SystemInit+0xf0>)
 80010cc:	f043 0307 	orr.w	r3, r3, #7
 80010d0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80010d2:	4b22      	ldr	r3, [pc, #136]	; (800115c <SystemInit+0xf4>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80010d8:	4b20      	ldr	r3, [pc, #128]	; (800115c <SystemInit+0xf4>)
 80010da:	2200      	movs	r2, #0
 80010dc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80010de:	4b1f      	ldr	r3, [pc, #124]	; (800115c <SystemInit+0xf4>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80010e4:	4b1d      	ldr	r3, [pc, #116]	; (800115c <SystemInit+0xf4>)
 80010e6:	4a1f      	ldr	r2, [pc, #124]	; (8001164 <SystemInit+0xfc>)
 80010e8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80010ea:	4b1c      	ldr	r3, [pc, #112]	; (800115c <SystemInit+0xf4>)
 80010ec:	4a1e      	ldr	r2, [pc, #120]	; (8001168 <SystemInit+0x100>)
 80010ee:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80010f0:	4b1a      	ldr	r3, [pc, #104]	; (800115c <SystemInit+0xf4>)
 80010f2:	4a1e      	ldr	r2, [pc, #120]	; (800116c <SystemInit+0x104>)
 80010f4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80010f6:	4b19      	ldr	r3, [pc, #100]	; (800115c <SystemInit+0xf4>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80010fc:	4b17      	ldr	r3, [pc, #92]	; (800115c <SystemInit+0xf4>)
 80010fe:	4a1b      	ldr	r2, [pc, #108]	; (800116c <SystemInit+0x104>)
 8001100:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001102:	4b16      	ldr	r3, [pc, #88]	; (800115c <SystemInit+0xf4>)
 8001104:	2200      	movs	r2, #0
 8001106:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001108:	4b14      	ldr	r3, [pc, #80]	; (800115c <SystemInit+0xf4>)
 800110a:	4a18      	ldr	r2, [pc, #96]	; (800116c <SystemInit+0x104>)
 800110c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800110e:	4b13      	ldr	r3, [pc, #76]	; (800115c <SystemInit+0xf4>)
 8001110:	2200      	movs	r2, #0
 8001112:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001114:	4b11      	ldr	r3, [pc, #68]	; (800115c <SystemInit+0xf4>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a10      	ldr	r2, [pc, #64]	; (800115c <SystemInit+0xf4>)
 800111a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800111e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001120:	4b0e      	ldr	r3, [pc, #56]	; (800115c <SystemInit+0xf4>)
 8001122:	2200      	movs	r2, #0
 8001124:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001126:	4b12      	ldr	r3, [pc, #72]	; (8001170 <SystemInit+0x108>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	4b12      	ldr	r3, [pc, #72]	; (8001174 <SystemInit+0x10c>)
 800112c:	4013      	ands	r3, r2
 800112e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001132:	d202      	bcs.n	800113a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001134:	4b10      	ldr	r3, [pc, #64]	; (8001178 <SystemInit+0x110>)
 8001136:	2201      	movs	r2, #1
 8001138:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800113a:	4b10      	ldr	r3, [pc, #64]	; (800117c <SystemInit+0x114>)
 800113c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001140:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001142:	4b04      	ldr	r3, [pc, #16]	; (8001154 <SystemInit+0xec>)
 8001144:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001148:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800114a:	bf00      	nop
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr
 8001154:	e000ed00 	.word	0xe000ed00
 8001158:	52002000 	.word	0x52002000
 800115c:	58024400 	.word	0x58024400
 8001160:	eaf6ed7f 	.word	0xeaf6ed7f
 8001164:	02020200 	.word	0x02020200
 8001168:	01ff0000 	.word	0x01ff0000
 800116c:	01010280 	.word	0x01010280
 8001170:	5c001000 	.word	0x5c001000
 8001174:	ffff0000 	.word	0xffff0000
 8001178:	51008108 	.word	0x51008108
 800117c:	52004000 	.word	0x52004000

08001180 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001180:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011b8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001184:	f7ff ff70 	bl	8001068 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001188:	480c      	ldr	r0, [pc, #48]	; (80011bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800118a:	490d      	ldr	r1, [pc, #52]	; (80011c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800118c:	4a0d      	ldr	r2, [pc, #52]	; (80011c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800118e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001190:	e002      	b.n	8001198 <LoopCopyDataInit>

08001192 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001192:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001194:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001196:	3304      	adds	r3, #4

08001198 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001198:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800119a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800119c:	d3f9      	bcc.n	8001192 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800119e:	4a0a      	ldr	r2, [pc, #40]	; (80011c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011a0:	4c0a      	ldr	r4, [pc, #40]	; (80011cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80011a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a4:	e001      	b.n	80011aa <LoopFillZerobss>

080011a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011a8:	3204      	adds	r2, #4

080011aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011ac:	d3fb      	bcc.n	80011a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011ae:	f009 f821 	bl	800a1f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011b2:	f7ff fa63 	bl	800067c <main>
  bx  lr
 80011b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011b8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80011bc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80011c0:	24000020 	.word	0x24000020
  ldr r2, =_sidata
 80011c4:	0800a4e4 	.word	0x0800a4e4
  ldr r2, =_sbss
 80011c8:	24000020 	.word	0x24000020
  ldr r4, =_ebss
 80011cc:	24006c8c 	.word	0x24006c8c

080011d0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011d0:	e7fe      	b.n	80011d0 <ADC3_IRQHandler>
	...

080011d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011da:	2003      	movs	r0, #3
 80011dc:	f000 f933 	bl	8001446 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80011e0:	f002 f836 	bl	8003250 <HAL_RCC_GetSysClockFreq>
 80011e4:	4602      	mov	r2, r0
 80011e6:	4b15      	ldr	r3, [pc, #84]	; (800123c <HAL_Init+0x68>)
 80011e8:	699b      	ldr	r3, [r3, #24]
 80011ea:	0a1b      	lsrs	r3, r3, #8
 80011ec:	f003 030f 	and.w	r3, r3, #15
 80011f0:	4913      	ldr	r1, [pc, #76]	; (8001240 <HAL_Init+0x6c>)
 80011f2:	5ccb      	ldrb	r3, [r1, r3]
 80011f4:	f003 031f 	and.w	r3, r3, #31
 80011f8:	fa22 f303 	lsr.w	r3, r2, r3
 80011fc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80011fe:	4b0f      	ldr	r3, [pc, #60]	; (800123c <HAL_Init+0x68>)
 8001200:	699b      	ldr	r3, [r3, #24]
 8001202:	f003 030f 	and.w	r3, r3, #15
 8001206:	4a0e      	ldr	r2, [pc, #56]	; (8001240 <HAL_Init+0x6c>)
 8001208:	5cd3      	ldrb	r3, [r2, r3]
 800120a:	f003 031f 	and.w	r3, r3, #31
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	fa22 f303 	lsr.w	r3, r2, r3
 8001214:	4a0b      	ldr	r2, [pc, #44]	; (8001244 <HAL_Init+0x70>)
 8001216:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001218:	4a0b      	ldr	r2, [pc, #44]	; (8001248 <HAL_Init+0x74>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800121e:	200f      	movs	r0, #15
 8001220:	f7ff fe8c 	bl	8000f3c <HAL_InitTick>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e002      	b.n	8001234 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800122e:	f7ff fd2f 	bl	8000c90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001232:	2300      	movs	r3, #0
}
 8001234:	4618      	mov	r0, r3
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	58024400 	.word	0x58024400
 8001240:	0800a474 	.word	0x0800a474
 8001244:	24000008 	.word	0x24000008
 8001248:	24000004 	.word	0x24000004

0800124c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001250:	4b06      	ldr	r3, [pc, #24]	; (800126c <HAL_IncTick+0x20>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	461a      	mov	r2, r3
 8001256:	4b06      	ldr	r3, [pc, #24]	; (8001270 <HAL_IncTick+0x24>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4413      	add	r3, r2
 800125c:	4a04      	ldr	r2, [pc, #16]	; (8001270 <HAL_IncTick+0x24>)
 800125e:	6013      	str	r3, [r2, #0]
}
 8001260:	bf00      	nop
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	24000010 	.word	0x24000010
 8001270:	24006be0 	.word	0x24006be0

08001274 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  return uwTick;
 8001278:	4b03      	ldr	r3, [pc, #12]	; (8001288 <HAL_GetTick+0x14>)
 800127a:	681b      	ldr	r3, [r3, #0]
}
 800127c:	4618      	mov	r0, r3
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	24006be0 	.word	0x24006be0

0800128c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001294:	f7ff ffee 	bl	8001274 <HAL_GetTick>
 8001298:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012a4:	d005      	beq.n	80012b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012a6:	4b0a      	ldr	r3, [pc, #40]	; (80012d0 <HAL_Delay+0x44>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	461a      	mov	r2, r3
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	4413      	add	r3, r2
 80012b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012b2:	bf00      	nop
 80012b4:	f7ff ffde 	bl	8001274 <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d8f7      	bhi.n	80012b4 <HAL_Delay+0x28>
  {
  }
}
 80012c4:	bf00      	nop
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	24000010 	.word	0x24000010

080012d4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80012d8:	4b03      	ldr	r3, [pc, #12]	; (80012e8 <HAL_GetREVID+0x14>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	0c1b      	lsrs	r3, r3, #16
}
 80012de:	4618      	mov	r0, r3
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	5c001000 	.word	0x5c001000

080012ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f003 0307 	and.w	r3, r3, #7
 80012fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012fc:	4b0b      	ldr	r3, [pc, #44]	; (800132c <__NVIC_SetPriorityGrouping+0x40>)
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001302:	68ba      	ldr	r2, [r7, #8]
 8001304:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001308:	4013      	ands	r3, r2
 800130a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001314:	4b06      	ldr	r3, [pc, #24]	; (8001330 <__NVIC_SetPriorityGrouping+0x44>)
 8001316:	4313      	orrs	r3, r2
 8001318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800131a:	4a04      	ldr	r2, [pc, #16]	; (800132c <__NVIC_SetPriorityGrouping+0x40>)
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	60d3      	str	r3, [r2, #12]
}
 8001320:	bf00      	nop
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr
 800132c:	e000ed00 	.word	0xe000ed00
 8001330:	05fa0000 	.word	0x05fa0000

08001334 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001338:	4b04      	ldr	r3, [pc, #16]	; (800134c <__NVIC_GetPriorityGrouping+0x18>)
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	0a1b      	lsrs	r3, r3, #8
 800133e:	f003 0307 	and.w	r3, r3, #7
}
 8001342:	4618      	mov	r0, r3
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800135a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800135e:	2b00      	cmp	r3, #0
 8001360:	db0b      	blt.n	800137a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001362:	88fb      	ldrh	r3, [r7, #6]
 8001364:	f003 021f 	and.w	r2, r3, #31
 8001368:	4907      	ldr	r1, [pc, #28]	; (8001388 <__NVIC_EnableIRQ+0x38>)
 800136a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800136e:	095b      	lsrs	r3, r3, #5
 8001370:	2001      	movs	r0, #1
 8001372:	fa00 f202 	lsl.w	r2, r0, r2
 8001376:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800137a:	bf00      	nop
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	e000e100 	.word	0xe000e100

0800138c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	6039      	str	r1, [r7, #0]
 8001396:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001398:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800139c:	2b00      	cmp	r3, #0
 800139e:	db0a      	blt.n	80013b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	b2da      	uxtb	r2, r3
 80013a4:	490c      	ldr	r1, [pc, #48]	; (80013d8 <__NVIC_SetPriority+0x4c>)
 80013a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013aa:	0112      	lsls	r2, r2, #4
 80013ac:	b2d2      	uxtb	r2, r2
 80013ae:	440b      	add	r3, r1
 80013b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013b4:	e00a      	b.n	80013cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	b2da      	uxtb	r2, r3
 80013ba:	4908      	ldr	r1, [pc, #32]	; (80013dc <__NVIC_SetPriority+0x50>)
 80013bc:	88fb      	ldrh	r3, [r7, #6]
 80013be:	f003 030f 	and.w	r3, r3, #15
 80013c2:	3b04      	subs	r3, #4
 80013c4:	0112      	lsls	r2, r2, #4
 80013c6:	b2d2      	uxtb	r2, r2
 80013c8:	440b      	add	r3, r1
 80013ca:	761a      	strb	r2, [r3, #24]
}
 80013cc:	bf00      	nop
 80013ce:	370c      	adds	r7, #12
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	e000e100 	.word	0xe000e100
 80013dc:	e000ed00 	.word	0xe000ed00

080013e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b089      	sub	sp, #36	; 0x24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	f003 0307 	and.w	r3, r3, #7
 80013f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	f1c3 0307 	rsb	r3, r3, #7
 80013fa:	2b04      	cmp	r3, #4
 80013fc:	bf28      	it	cs
 80013fe:	2304      	movcs	r3, #4
 8001400:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	3304      	adds	r3, #4
 8001406:	2b06      	cmp	r3, #6
 8001408:	d902      	bls.n	8001410 <NVIC_EncodePriority+0x30>
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	3b03      	subs	r3, #3
 800140e:	e000      	b.n	8001412 <NVIC_EncodePriority+0x32>
 8001410:	2300      	movs	r3, #0
 8001412:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001414:	f04f 32ff 	mov.w	r2, #4294967295
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	fa02 f303 	lsl.w	r3, r2, r3
 800141e:	43da      	mvns	r2, r3
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	401a      	ands	r2, r3
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001428:	f04f 31ff 	mov.w	r1, #4294967295
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	fa01 f303 	lsl.w	r3, r1, r3
 8001432:	43d9      	mvns	r1, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001438:	4313      	orrs	r3, r2
         );
}
 800143a:	4618      	mov	r0, r3
 800143c:	3724      	adds	r7, #36	; 0x24
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr

08001446 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b082      	sub	sp, #8
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f7ff ff4c 	bl	80012ec <__NVIC_SetPriorityGrouping>
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
 8001468:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800146a:	f7ff ff63 	bl	8001334 <__NVIC_GetPriorityGrouping>
 800146e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	68b9      	ldr	r1, [r7, #8]
 8001474:	6978      	ldr	r0, [r7, #20]
 8001476:	f7ff ffb3 	bl	80013e0 <NVIC_EncodePriority>
 800147a:	4602      	mov	r2, r0
 800147c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff ff82 	bl	800138c <__NVIC_SetPriority>
}
 8001488:	bf00      	nop
 800148a:	3718      	adds	r7, #24
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800149a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff ff56 	bl	8001350 <__NVIC_EnableIRQ>
}
 80014a4:	bf00      	nop
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b098      	sub	sp, #96	; 0x60
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80014b4:	4a84      	ldr	r2, [pc, #528]	; (80016c8 <HAL_FDCAN_Init+0x21c>)
 80014b6:	f107 030c 	add.w	r3, r7, #12
 80014ba:	4611      	mov	r1, r2
 80014bc:	224c      	movs	r2, #76	; 0x4c
 80014be:	4618      	mov	r0, r3
 80014c0:	f008 feca 	bl	800a258 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d101      	bne.n	80014ce <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e1ca      	b.n	8001864 <HAL_FDCAN_Init+0x3b8>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a7e      	ldr	r2, [pc, #504]	; (80016cc <HAL_FDCAN_Init+0x220>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d106      	bne.n	80014e6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80014e0:	461a      	mov	r2, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d106      	bne.n	8001500 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f7ff fbe2 	bl	8000cc4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	699a      	ldr	r2, [r3, #24]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f022 0210 	bic.w	r2, r2, #16
 800150e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001510:	f7ff feb0 	bl	8001274 <HAL_GetTick>
 8001514:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001516:	e014      	b.n	8001542 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001518:	f7ff feac 	bl	8001274 <HAL_GetTick>
 800151c:	4602      	mov	r2, r0
 800151e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	2b0a      	cmp	r3, #10
 8001524:	d90d      	bls.n	8001542 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800152c:	f043 0201 	orr.w	r2, r3, #1
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2203      	movs	r2, #3
 800153a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e190      	b.n	8001864 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	f003 0308 	and.w	r3, r3, #8
 800154c:	2b08      	cmp	r3, #8
 800154e:	d0e3      	beq.n	8001518 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	699a      	ldr	r2, [r3, #24]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f042 0201 	orr.w	r2, r2, #1
 800155e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001560:	f7ff fe88 	bl	8001274 <HAL_GetTick>
 8001564:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001566:	e014      	b.n	8001592 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001568:	f7ff fe84 	bl	8001274 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b0a      	cmp	r3, #10
 8001574:	d90d      	bls.n	8001592 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800157c:	f043 0201 	orr.w	r2, r3, #1
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2203      	movs	r2, #3
 800158a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e168      	b.n	8001864 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	699b      	ldr	r3, [r3, #24]
 8001598:	f003 0301 	and.w	r3, r3, #1
 800159c:	2b00      	cmp	r3, #0
 800159e:	d0e3      	beq.n	8001568 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	699a      	ldr	r2, [r3, #24]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f042 0202 	orr.w	r2, r2, #2
 80015ae:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	7c1b      	ldrb	r3, [r3, #16]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d108      	bne.n	80015ca <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	699a      	ldr	r2, [r3, #24]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80015c6:	619a      	str	r2, [r3, #24]
 80015c8:	e007      	b.n	80015da <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	699a      	ldr	r2, [r3, #24]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015d8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	7c5b      	ldrb	r3, [r3, #17]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d108      	bne.n	80015f4 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	699a      	ldr	r2, [r3, #24]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80015f0:	619a      	str	r2, [r3, #24]
 80015f2:	e007      	b.n	8001604 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	699a      	ldr	r2, [r3, #24]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001602:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	7c9b      	ldrb	r3, [r3, #18]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d108      	bne.n	800161e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	699a      	ldr	r2, [r3, #24]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800161a:	619a      	str	r2, [r3, #24]
 800161c:	e007      	b.n	800162e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	699a      	ldr	r2, [r3, #24]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800162c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	430a      	orrs	r2, r1
 8001642:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	699a      	ldr	r2, [r3, #24]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8001652:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	691a      	ldr	r2, [r3, #16]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f022 0210 	bic.w	r2, r2, #16
 8001662:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	2b01      	cmp	r3, #1
 800166a:	d108      	bne.n	800167e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	699a      	ldr	r2, [r3, #24]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f042 0204 	orr.w	r2, r2, #4
 800167a:	619a      	str	r2, [r3, #24]
 800167c:	e030      	b.n	80016e0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	68db      	ldr	r3, [r3, #12]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d02c      	beq.n	80016e0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	2b02      	cmp	r3, #2
 800168c:	d020      	beq.n	80016d0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	699a      	ldr	r2, [r3, #24]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800169c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	691a      	ldr	r2, [r3, #16]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f042 0210 	orr.w	r2, r2, #16
 80016ac:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	2b03      	cmp	r3, #3
 80016b4:	d114      	bne.n	80016e0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	699a      	ldr	r2, [r3, #24]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f042 0220 	orr.w	r2, r2, #32
 80016c4:	619a      	str	r2, [r3, #24]
 80016c6:	e00b      	b.n	80016e0 <HAL_FDCAN_Init+0x234>
 80016c8:	0800a35c 	.word	0x0800a35c
 80016cc:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	699a      	ldr	r2, [r3, #24]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f042 0220 	orr.w	r2, r2, #32
 80016de:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	3b01      	subs	r3, #1
 80016e6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	69db      	ldr	r3, [r3, #28]
 80016ec:	3b01      	subs	r3, #1
 80016ee:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80016f0:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a1b      	ldr	r3, [r3, #32]
 80016f6:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80016f8:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	695b      	ldr	r3, [r3, #20]
 8001700:	3b01      	subs	r3, #1
 8001702:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001708:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800170a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001714:	d115      	bne.n	8001742 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800171a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001720:	3b01      	subs	r3, #1
 8001722:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001724:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	3b01      	subs	r3, #1
 800172c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 800172e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001736:	3b01      	subs	r3, #1
 8001738:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 800173e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001740:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001746:	2b00      	cmp	r3, #0
 8001748:	d00a      	beq.n	8001760 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	430a      	orrs	r2, r1
 800175c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001768:	4413      	add	r3, r2
 800176a:	2b00      	cmp	r3, #0
 800176c:	d012      	beq.n	8001794 <HAL_FDCAN_Init+0x2e8>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001776:	f023 0107 	bic.w	r1, r3, #7
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001784:	4413      	add	r3, r2
 8001786:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	430a      	orrs	r2, r1
 8001790:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001798:	2b00      	cmp	r3, #0
 800179a:	d012      	beq.n	80017c2 <HAL_FDCAN_Init+0x316>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80017a4:	f023 0107 	bic.w	r1, r3, #7
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80017b2:	4413      	add	r3, r2
 80017b4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	430a      	orrs	r2, r1
 80017be:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d013      	beq.n	80017f2 <HAL_FDCAN_Init+0x346>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80017d2:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80017e0:	4413      	add	r3, r2
 80017e2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80017e6:	011a      	lsls	r2, r3, #4
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	430a      	orrs	r2, r1
 80017ee:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d013      	beq.n	8001822 <HAL_FDCAN_Init+0x376>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001802:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001810:	4413      	add	r3, r2
 8001812:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001816:	021a      	lsls	r2, r3, #8
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	430a      	orrs	r2, r1
 800181e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a11      	ldr	r2, [pc, #68]	; (800186c <HAL_FDCAN_Init+0x3c0>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d107      	bne.n	800183c <HAL_FDCAN_Init+0x390>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	689a      	ldr	r2, [r3, #8]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f022 0203 	bic.w	r2, r2, #3
 800183a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2201      	movs	r2, #1
 8001850:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f000 fb1f 	bl	8001e98 <FDCAN_CalcultateRamBlockAddresses>
 800185a:	4603      	mov	r3, r0
 800185c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8001860:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8001864:	4618      	mov	r0, r3
 8001866:	3760      	adds	r7, #96	; 0x60
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	4000a000 	.word	0x4000a000

08001870 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b092      	sub	sp, #72	; 0x48
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t TTDistErrors;
  uint32_t TTFatalErrors;
  uint32_t SWTime;
  uint32_t SWCycleCount;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8001878:	4b90      	ldr	r3, [pc, #576]	; (8001abc <HAL_FDCAN_IRQHandler+0x24c>)
 800187a:	691b      	ldr	r3, [r3, #16]
 800187c:	079b      	lsls	r3, r3, #30
 800187e:	647b      	str	r3, [r7, #68]	; 0x44
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8001880:	4b8e      	ldr	r3, [pc, #568]	; (8001abc <HAL_FDCAN_IRQHandler+0x24c>)
 8001882:	695b      	ldr	r3, [r3, #20]
 8001884:	079b      	lsls	r3, r3, #30
 8001886:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001888:	4013      	ands	r3, r2
 800188a:	647b      	str	r3, [r7, #68]	; 0x44
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001892:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8001896:	643b      	str	r3, [r7, #64]	; 0x40
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800189e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80018a0:	4013      	ands	r3, r2
 80018a2:	643b      	str	r3, [r7, #64]	; 0x40
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018aa:	f003 030f 	and.w	r3, r3, #15
 80018ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80018b8:	4013      	ands	r3, r2
 80018ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018c6:	63bb      	str	r3, [r7, #56]	; 0x38
  RxFifo1ITs &= hfdcan->Instance->IE;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80018d0:	4013      	ands	r3, r2
 80018d2:	63bb      	str	r3, [r7, #56]	; 0x38
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018da:	f003 5371 	and.w	r3, r3, #1010827264	; 0x3c400000
 80018de:	637b      	str	r3, [r7, #52]	; 0x34
  Errors &= hfdcan->Instance->IE;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80018e8:	4013      	ands	r3, r2
 80018ea:	637b      	str	r3, [r7, #52]	; 0x34
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018f2:	f003 7360 	and.w	r3, r3, #58720256	; 0x3800000
 80018f6:	633b      	str	r3, [r7, #48]	; 0x30
  ErrorStatusITs &= hfdcan->Instance->IE;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001900:	4013      	ands	r3, r2
 8001902:	633b      	str	r3, [r7, #48]	; 0x30

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800190a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800190e:	2b00      	cmp	r3, #0
 8001910:	d011      	beq.n	8001936 <HAL_FDCAN_IRQHandler+0xc6>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001918:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800191c:	2b00      	cmp	r3, #0
 800191e:	d00a      	beq.n	8001936 <HAL_FDCAN_IRQHandler+0xc6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001928:	651a      	str	r2, [r3, #80]	; 0x50
 800192a:	4b64      	ldr	r3, [pc, #400]	; (8001abc <HAL_FDCAN_IRQHandler+0x24c>)
 800192c:	2200      	movs	r2, #0
 800192e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f000 fa65 	bl	8001e00 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800193c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001940:	2b00      	cmp	r3, #0
 8001942:	d01e      	beq.n	8001982 <HAL_FDCAN_IRQHandler+0x112>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800194a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800194e:	2b00      	cmp	r3, #0
 8001950:	d017      	beq.n	8001982 <HAL_FDCAN_IRQHandler+0x112>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800195a:	62fb      	str	r3, [r7, #44]	; 0x2c
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8001964:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001966:	4013      	ands	r3, r2
 8001968:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001972:	651a      	str	r2, [r3, #80]	; 0x50
 8001974:	4b51      	ldr	r3, [pc, #324]	; (8001abc <HAL_FDCAN_IRQHandler+0x24c>)
 8001976:	2200      	movs	r2, #0
 8001978:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800197a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f000 fa16 	bl	8001dae <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8001982:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001984:	2b00      	cmp	r3, #0
 8001986:	d00d      	beq.n	80019a4 <HAL_FDCAN_IRQHandler+0x134>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800198e:	4b4c      	ldr	r3, [pc, #304]	; (8001ac0 <HAL_FDCAN_IRQHandler+0x250>)
 8001990:	400b      	ands	r3, r1
 8001992:	6513      	str	r3, [r2, #80]	; 0x50
 8001994:	4a49      	ldr	r2, [pc, #292]	; (8001abc <HAL_FDCAN_IRQHandler+0x24c>)
 8001996:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001998:	0f9b      	lsrs	r3, r3, #30
 800199a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 800199c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f000 f9c4 	bl	8001d2c <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80019a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d00d      	beq.n	80019c6 <HAL_FDCAN_IRQHandler+0x156>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80019b0:	4b43      	ldr	r3, [pc, #268]	; (8001ac0 <HAL_FDCAN_IRQHandler+0x250>)
 80019b2:	400b      	ands	r3, r1
 80019b4:	6513      	str	r3, [r2, #80]	; 0x50
 80019b6:	4a41      	ldr	r2, [pc, #260]	; (8001abc <HAL_FDCAN_IRQHandler+0x24c>)
 80019b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019ba:	0f9b      	lsrs	r3, r3, #30
 80019bc:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80019be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f000 f9be 	bl	8001d42 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80019c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d00d      	beq.n	80019e8 <HAL_FDCAN_IRQHandler+0x178>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80019d2:	4b3b      	ldr	r3, [pc, #236]	; (8001ac0 <HAL_FDCAN_IRQHandler+0x250>)
 80019d4:	400b      	ands	r3, r1
 80019d6:	6513      	str	r3, [r2, #80]	; 0x50
 80019d8:	4a38      	ldr	r2, [pc, #224]	; (8001abc <HAL_FDCAN_IRQHandler+0x24c>)
 80019da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019dc:	0f9b      	lsrs	r3, r3, #30
 80019de:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80019e0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f000 f9b8 	bl	8001d58 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80019e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d00d      	beq.n	8001a0a <HAL_FDCAN_IRQHandler+0x19a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80019f4:	4b32      	ldr	r3, [pc, #200]	; (8001ac0 <HAL_FDCAN_IRQHandler+0x250>)
 80019f6:	400b      	ands	r3, r1
 80019f8:	6513      	str	r3, [r2, #80]	; 0x50
 80019fa:	4a30      	ldr	r2, [pc, #192]	; (8001abc <HAL_FDCAN_IRQHandler+0x24c>)
 80019fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019fe:	0f9b      	lsrs	r3, r3, #30
 8001a00:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001a02:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f000 f9b2 	bl	8001d6e <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d011      	beq.n	8001a3c <HAL_FDCAN_IRQHandler+0x1cc>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d00a      	beq.n	8001a3c <HAL_FDCAN_IRQHandler+0x1cc>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a2e:	651a      	str	r2, [r3, #80]	; 0x50
 8001a30:	4b22      	ldr	r3, [pc, #136]	; (8001abc <HAL_FDCAN_IRQHandler+0x24c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f000 f9a4 	bl	8001d84 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d01e      	beq.n	8001a88 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d017      	beq.n	8001a88 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001a60:	62bb      	str	r3, [r7, #40]	; 0x28
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a78:	651a      	str	r2, [r3, #80]	; 0x50
 8001a7a:	4b10      	ldr	r3, [pc, #64]	; (8001abc <HAL_FDCAN_IRQHandler+0x24c>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001a80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f000 f988 	bl	8001d98 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != 0U)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d016      	beq.n	8001ac4 <HAL_FDCAN_IRQHandler+0x254>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != 0U)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a9c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d00f      	beq.n	8001ac4 <HAL_FDCAN_IRQHandler+0x254>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001aac:	651a      	str	r2, [r3, #80]	; 0x50
 8001aae:	4b03      	ldr	r3, [pc, #12]	; (8001abc <HAL_FDCAN_IRQHandler+0x24c>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	f000 f985 	bl	8001dc4 <HAL_FDCAN_RxBufferNewMessageCallback>
 8001aba:	e003      	b.n	8001ac4 <HAL_FDCAN_IRQHandler+0x254>
 8001abc:	4000a800 	.word	0x4000a800
 8001ac0:	3fcfffff 	.word	0x3fcfffff
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d011      	beq.n	8001af6 <HAL_FDCAN_IRQHandler+0x286>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ad8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d00a      	beq.n	8001af6 <HAL_FDCAN_IRQHandler+0x286>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ae8:	651a      	str	r2, [r3, #80]	; 0x50
 8001aea:	4b8d      	ldr	r3, [pc, #564]	; (8001d20 <HAL_FDCAN_IRQHandler+0x4b0>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f000 f971 	bl	8001dd8 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001afc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d011      	beq.n	8001b28 <HAL_FDCAN_IRQHandler+0x2b8>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d00a      	beq.n	8001b28 <HAL_FDCAN_IRQHandler+0x2b8>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001b1a:	651a      	str	r2, [r3, #80]	; 0x50
 8001b1c:	4b80      	ldr	r3, [pc, #512]	; (8001d20 <HAL_FDCAN_IRQHandler+0x4b0>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f000 f962 	bl	8001dec <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d016      	beq.n	8001b64 <HAL_FDCAN_IRQHandler+0x2f4>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d00f      	beq.n	8001b64 <HAL_FDCAN_IRQHandler+0x2f4>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b4c:	651a      	str	r2, [r3, #80]	; 0x50
 8001b4e:	4b74      	ldr	r3, [pc, #464]	; (8001d20 <HAL_FDCAN_IRQHandler+0x4b0>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001b5a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d00d      	beq.n	8001b86 <HAL_FDCAN_IRQHandler+0x316>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001b70:	4b6c      	ldr	r3, [pc, #432]	; (8001d24 <HAL_FDCAN_IRQHandler+0x4b4>)
 8001b72:	400b      	ands	r3, r1
 8001b74:	6513      	str	r3, [r2, #80]	; 0x50
 8001b76:	4a6a      	ldr	r2, [pc, #424]	; (8001d20 <HAL_FDCAN_IRQHandler+0x4b0>)
 8001b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b7a:	0f9b      	lsrs	r3, r3, #30
 8001b7c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001b7e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f000 f951 	bl	8001e28 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d011      	beq.n	8001bb0 <HAL_FDCAN_IRQHandler+0x340>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001b92:	4b64      	ldr	r3, [pc, #400]	; (8001d24 <HAL_FDCAN_IRQHandler+0x4b4>)
 8001b94:	400b      	ands	r3, r1
 8001b96:	6513      	str	r3, [r2, #80]	; 0x50
 8001b98:	4a61      	ldr	r2, [pc, #388]	; (8001d20 <HAL_FDCAN_IRQHandler+0x4b0>)
 8001b9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b9c:	0f9b      	lsrs	r3, r3, #30
 8001b9e:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8001ba6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ba8:	431a      	orrs	r2, r3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a5c      	ldr	r2, [pc, #368]	; (8001d28 <HAL_FDCAN_IRQHandler+0x4b8>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	f040 80a6 	bne.w	8001d08 <HAL_FDCAN_IRQHandler+0x498>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f003 0303 	and.w	r3, r3, #3
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	f000 809e 	beq.w	8001d08 <HAL_FDCAN_IRQHandler+0x498>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	6a1b      	ldr	r3, [r3, #32]
 8001bd2:	f003 030f 	and.w	r3, r3, #15
 8001bd6:	627b      	str	r3, [r7, #36]	; 0x24
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001be0:	4013      	ands	r3, r2
 8001be2:	627b      	str	r3, [r7, #36]	; 0x24
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	6a1b      	ldr	r3, [r3, #32]
 8001bea:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001bee:	623b      	str	r3, [r7, #32]
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf6:	6a3a      	ldr	r2, [r7, #32]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	623b      	str	r3, [r7, #32]
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	6a1b      	ldr	r3, [r3, #32]
 8001c02:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8001c06:	61fb      	str	r3, [r7, #28]
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0e:	69fa      	ldr	r2, [r7, #28]
 8001c10:	4013      	ands	r3, r2
 8001c12:	61fb      	str	r3, [r7, #28]
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	6a1b      	ldr	r3, [r3, #32]
 8001c1a:	f403 43fc 	and.w	r3, r3, #32256	; 0x7e00
 8001c1e:	61bb      	str	r3, [r7, #24]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	6a1b      	ldr	r3, [r3, #32]
 8001c32:	f403 23f0 	and.w	r3, r3, #491520	; 0x78000
 8001c36:	617b      	str	r3, [r7, #20]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c3e:	697a      	ldr	r2, [r7, #20]
 8001c40:	4013      	ands	r3, r2
 8001c42:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8001c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d007      	beq.n	8001c5a <HAL_FDCAN_IRQHandler+0x3ea>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c50:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8001c52:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f000 f8f2 	bl	8001e3e <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8001c5a:	6a3b      	ldr	r3, [r7, #32]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d007      	beq.n	8001c70 <HAL_FDCAN_IRQHandler+0x400>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	6a3a      	ldr	r2, [r7, #32]
 8001c66:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8001c68:	6a39      	ldr	r1, [r7, #32]
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f000 f8f2 	bl	8001e54 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (__HAL_FDCAN_TT_GET_IT_SOURCE(hfdcan, FDCAN_TT_IT_STOP_WATCH) != 0U)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d01b      	beq.n	8001cb6 <HAL_FDCAN_IRQHandler+0x446>
      {
        if (__HAL_FDCAN_TT_GET_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH) != 0U)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	6a1b      	ldr	r3, [r3, #32]
 8001c84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d014      	beq.n	8001cb6 <HAL_FDCAN_IRQHandler+0x446>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c92:	0c1b      	lsrs	r3, r3, #16
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c9e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ca2:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	2240      	movs	r2, #64	; 0x40
 8001caa:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8001cac:	68fa      	ldr	r2, [r7, #12]
 8001cae:	6939      	ldr	r1, [r7, #16]
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f000 f8da 	bl	8001e6a <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d007      	beq.n	8001ccc <HAL_FDCAN_IRQHandler+0x45c>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	69fa      	ldr	r2, [r7, #28]
 8001cc2:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8001cc4:	69f9      	ldr	r1, [r7, #28]
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 f8db 	bl	8001e82 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d00b      	beq.n	8001cea <HAL_FDCAN_IRQHandler+0x47a>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	69ba      	ldr	r2, [r7, #24]
 8001cd8:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	431a      	orrs	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d00b      	beq.n	8001d08 <HAL_FDCAN_IRQHandler+0x498>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	431a      	orrs	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d002      	beq.n	8001d18 <HAL_FDCAN_IRQHandler+0x4a8>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f87e 	bl	8001e14 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001d18:	bf00      	nop
 8001d1a:	3748      	adds	r7, #72	; 0x48
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	4000a800 	.word	0x4000a800
 8001d24:	3fcfffff 	.word	0x3fcfffff
 8001d28:	4000a000 	.word	0x4000a000

08001d2c <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8001d36:	bf00      	nop
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr

08001d42 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001d42:	b480      	push	{r7}
 8001d44:	b083      	sub	sp, #12
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
 8001d4a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b083      	sub	sp, #12
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
 8001d76:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001d8c:	bf00      	nop
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001da2:	bf00      	nop
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr

08001dae <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001dae:	b480      	push	{r7}
 8001db0:	b083      	sub	sp, #12
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
 8001db6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001de0:	bf00      	nop
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001e08:	bf00      	nop
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001e32:	bf00      	nop
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	b083      	sub	sp, #12
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
 8001e46:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b085      	sub	sp, #20
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	60f8      	str	r0, [r7, #12]
 8001e72:	60b9      	str	r1, [r7, #8]
 8001e74:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8001e76:	bf00      	nop
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
 8001e8a:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ea4:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001eae:	4ba7      	ldr	r3, [pc, #668]	; (800214c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	0091      	lsls	r1, r2, #2
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	6812      	ldr	r2, [r2, #0]
 8001eba:	430b      	orrs	r3, r1
 8001ebc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ec8:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ed0:	041a      	lsls	r2, r3, #16
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ee0:	68ba      	ldr	r2, [r7, #8]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001eee:	4b97      	ldr	r3, [pc, #604]	; (800214c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	0091      	lsls	r1, r2, #2
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	6812      	ldr	r2, [r2, #0]
 8001efa:	430b      	orrs	r3, r1
 8001efc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f08:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f10:	041a      	lsls	r2, r3, #16
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	430a      	orrs	r2, r1
 8001f18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	68ba      	ldr	r2, [r7, #8]
 8001f24:	4413      	add	r3, r2
 8001f26:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8001f30:	4b86      	ldr	r3, [pc, #536]	; (800214c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001f32:	4013      	ands	r3, r2
 8001f34:	68ba      	ldr	r2, [r7, #8]
 8001f36:	0091      	lsls	r1, r2, #2
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	6812      	ldr	r2, [r2, #0]
 8001f3c:	430b      	orrs	r3, r1
 8001f3e:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8001f4a:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	041a      	lsls	r2, r3, #16
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f66:	fb02 f303 	mul.w	r3, r2, r3
 8001f6a:	68ba      	ldr	r2, [r7, #8]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001f78:	4b74      	ldr	r3, [pc, #464]	; (800214c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	68ba      	ldr	r2, [r7, #8]
 8001f7e:	0091      	lsls	r1, r2, #2
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	430b      	orrs	r3, r1
 8001f86:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001f92:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f9a:	041a      	lsls	r2, r3, #16
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001fae:	fb02 f303 	mul.w	r3, r2, r3
 8001fb2:	68ba      	ldr	r2, [r7, #8]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8001fc0:	4b62      	ldr	r3, [pc, #392]	; (800214c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	68ba      	ldr	r2, [r7, #8]
 8001fc6:	0091      	lsls	r1, r2, #2
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	6812      	ldr	r2, [r2, #0]
 8001fcc:	430b      	orrs	r3, r1
 8001fce:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8001fda:	fb02 f303 	mul.w	r3, r2, r3
 8001fde:	68ba      	ldr	r2, [r7, #8]
 8001fe0:	4413      	add	r3, r2
 8001fe2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8001fec:	4b57      	ldr	r3, [pc, #348]	; (800214c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001fee:	4013      	ands	r3, r2
 8001ff0:	68ba      	ldr	r2, [r7, #8]
 8001ff2:	0091      	lsls	r1, r2, #2
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	430b      	orrs	r3, r1
 8001ffa:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002006:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800200e:	041a      	lsls	r2, r3, #16
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	430a      	orrs	r2, r1
 8002016:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	68ba      	ldr	r2, [r7, #8]
 8002022:	4413      	add	r3, r2
 8002024:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800202e:	4b47      	ldr	r3, [pc, #284]	; (800214c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002030:	4013      	ands	r3, r2
 8002032:	68ba      	ldr	r2, [r7, #8]
 8002034:	0091      	lsls	r1, r2, #2
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	6812      	ldr	r2, [r2, #0]
 800203a:	430b      	orrs	r3, r1
 800203c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002048:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002050:	041a      	lsls	r2, r3, #16
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	430a      	orrs	r2, r1
 8002058:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002064:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800206c:	061a      	lsls	r2, r3, #24
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	430a      	orrs	r2, r1
 8002074:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800207c:	4b34      	ldr	r3, [pc, #208]	; (8002150 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800207e:	4413      	add	r3, r2
 8002080:	009a      	lsls	r2, r3, #2
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	441a      	add	r2, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800209e:	00db      	lsls	r3, r3, #3
 80020a0:	441a      	add	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	6c49      	ldr	r1, [r1, #68]	; 0x44
 80020b2:	fb01 f303 	mul.w	r3, r1, r3
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	441a      	add	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020c6:	6879      	ldr	r1, [r7, #4]
 80020c8:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 80020ca:	fb01 f303 	mul.w	r3, r1, r3
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	441a      	add	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020de:	6879      	ldr	r1, [r7, #4]
 80020e0:	6d49      	ldr	r1, [r1, #84]	; 0x54
 80020e2:	fb01 f303 	mul.w	r3, r1, r3
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	441a      	add	r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020fa:	00db      	lsls	r3, r3, #3
 80020fc:	441a      	add	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800210e:	6879      	ldr	r1, [r7, #4]
 8002110:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8002112:	fb01 f303 	mul.w	r3, r1, r3
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	441a      	add	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800212a:	6879      	ldr	r1, [r7, #4]
 800212c:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800212e:	fb01 f303 	mul.w	r3, r1, r3
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	441a      	add	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002142:	4a04      	ldr	r2, [pc, #16]	; (8002154 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d915      	bls.n	8002174 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8002148:	e006      	b.n	8002158 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800214a:	bf00      	nop
 800214c:	ffff0003 	.word	0xffff0003
 8002150:	10002b00 	.word	0x10002b00
 8002154:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800215e:	f043 0220 	orr.w	r2, r3, #32
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2203      	movs	r2, #3
 800216c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	e010      	b.n	8002196 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	e005      	b.n	8002188 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2200      	movs	r2, #0
 8002180:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	3304      	adds	r3, #4
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	429a      	cmp	r2, r3
 8002192:	d3f3      	bcc.n	800217c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3714      	adds	r7, #20
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop

080021a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b089      	sub	sp, #36	; 0x24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80021ae:	2300      	movs	r3, #0
 80021b0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80021b2:	4b89      	ldr	r3, [pc, #548]	; (80023d8 <HAL_GPIO_Init+0x234>)
 80021b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80021b6:	e194      	b.n	80024e2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	2101      	movs	r1, #1
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	fa01 f303 	lsl.w	r3, r1, r3
 80021c4:	4013      	ands	r3, r2
 80021c6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f000 8186 	beq.w	80024dc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d00b      	beq.n	80021f0 <HAL_GPIO_Init+0x4c>
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d007      	beq.n	80021f0 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021e4:	2b11      	cmp	r3, #17
 80021e6:	d003      	beq.n	80021f0 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	2b12      	cmp	r3, #18
 80021ee:	d130      	bne.n	8002252 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	2203      	movs	r2, #3
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4013      	ands	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	68da      	ldr	r2, [r3, #12]
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	4313      	orrs	r3, r2
 8002218:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002226:	2201      	movs	r2, #1
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	43db      	mvns	r3, r3
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	4013      	ands	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	091b      	lsrs	r3, r3, #4
 800223c:	f003 0201 	and.w	r2, r3, #1
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	4313      	orrs	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	69ba      	ldr	r2, [r7, #24]
 8002250:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	68db      	ldr	r3, [r3, #12]
 8002256:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	2203      	movs	r2, #3
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	43db      	mvns	r3, r3
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	4013      	ands	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	689a      	ldr	r2, [r3, #8]
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	fa02 f303 	lsl.w	r3, r2, r3
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	4313      	orrs	r3, r2
 800227a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	69ba      	ldr	r2, [r7, #24]
 8002280:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	2b02      	cmp	r3, #2
 8002288:	d003      	beq.n	8002292 <HAL_GPIO_Init+0xee>
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	2b12      	cmp	r3, #18
 8002290:	d123      	bne.n	80022da <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	08da      	lsrs	r2, r3, #3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	3208      	adds	r2, #8
 800229a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800229e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	f003 0307 	and.w	r3, r3, #7
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	220f      	movs	r2, #15
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	4013      	ands	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	691a      	ldr	r2, [r3, #16]
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	08da      	lsrs	r2, r3, #3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	3208      	adds	r2, #8
 80022d4:	69b9      	ldr	r1, [r7, #24]
 80022d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	2203      	movs	r2, #3
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	43db      	mvns	r3, r3
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	4013      	ands	r3, r2
 80022f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f003 0203 	and.w	r2, r3, #3
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002302:	69ba      	ldr	r2, [r7, #24]
 8002304:	4313      	orrs	r3, r2
 8002306:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	69ba      	ldr	r2, [r7, #24]
 800230c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002316:	2b00      	cmp	r3, #0
 8002318:	f000 80e0 	beq.w	80024dc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800231c:	4b2f      	ldr	r3, [pc, #188]	; (80023dc <HAL_GPIO_Init+0x238>)
 800231e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002322:	4a2e      	ldr	r2, [pc, #184]	; (80023dc <HAL_GPIO_Init+0x238>)
 8002324:	f043 0302 	orr.w	r3, r3, #2
 8002328:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800232c:	4b2b      	ldr	r3, [pc, #172]	; (80023dc <HAL_GPIO_Init+0x238>)
 800232e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800233a:	4a29      	ldr	r2, [pc, #164]	; (80023e0 <HAL_GPIO_Init+0x23c>)
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	089b      	lsrs	r3, r3, #2
 8002340:	3302      	adds	r3, #2
 8002342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002346:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	f003 0303 	and.w	r3, r3, #3
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	220f      	movs	r2, #15
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	43db      	mvns	r3, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4013      	ands	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a20      	ldr	r2, [pc, #128]	; (80023e4 <HAL_GPIO_Init+0x240>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d052      	beq.n	800240c <HAL_GPIO_Init+0x268>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a1f      	ldr	r2, [pc, #124]	; (80023e8 <HAL_GPIO_Init+0x244>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d031      	beq.n	80023d2 <HAL_GPIO_Init+0x22e>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a1e      	ldr	r2, [pc, #120]	; (80023ec <HAL_GPIO_Init+0x248>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d02b      	beq.n	80023ce <HAL_GPIO_Init+0x22a>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a1d      	ldr	r2, [pc, #116]	; (80023f0 <HAL_GPIO_Init+0x24c>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d025      	beq.n	80023ca <HAL_GPIO_Init+0x226>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a1c      	ldr	r2, [pc, #112]	; (80023f4 <HAL_GPIO_Init+0x250>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d01f      	beq.n	80023c6 <HAL_GPIO_Init+0x222>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a1b      	ldr	r2, [pc, #108]	; (80023f8 <HAL_GPIO_Init+0x254>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d019      	beq.n	80023c2 <HAL_GPIO_Init+0x21e>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a1a      	ldr	r2, [pc, #104]	; (80023fc <HAL_GPIO_Init+0x258>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d013      	beq.n	80023be <HAL_GPIO_Init+0x21a>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a19      	ldr	r2, [pc, #100]	; (8002400 <HAL_GPIO_Init+0x25c>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d00d      	beq.n	80023ba <HAL_GPIO_Init+0x216>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a18      	ldr	r2, [pc, #96]	; (8002404 <HAL_GPIO_Init+0x260>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d007      	beq.n	80023b6 <HAL_GPIO_Init+0x212>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a17      	ldr	r2, [pc, #92]	; (8002408 <HAL_GPIO_Init+0x264>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d101      	bne.n	80023b2 <HAL_GPIO_Init+0x20e>
 80023ae:	2309      	movs	r3, #9
 80023b0:	e02d      	b.n	800240e <HAL_GPIO_Init+0x26a>
 80023b2:	230a      	movs	r3, #10
 80023b4:	e02b      	b.n	800240e <HAL_GPIO_Init+0x26a>
 80023b6:	2308      	movs	r3, #8
 80023b8:	e029      	b.n	800240e <HAL_GPIO_Init+0x26a>
 80023ba:	2307      	movs	r3, #7
 80023bc:	e027      	b.n	800240e <HAL_GPIO_Init+0x26a>
 80023be:	2306      	movs	r3, #6
 80023c0:	e025      	b.n	800240e <HAL_GPIO_Init+0x26a>
 80023c2:	2305      	movs	r3, #5
 80023c4:	e023      	b.n	800240e <HAL_GPIO_Init+0x26a>
 80023c6:	2304      	movs	r3, #4
 80023c8:	e021      	b.n	800240e <HAL_GPIO_Init+0x26a>
 80023ca:	2303      	movs	r3, #3
 80023cc:	e01f      	b.n	800240e <HAL_GPIO_Init+0x26a>
 80023ce:	2302      	movs	r3, #2
 80023d0:	e01d      	b.n	800240e <HAL_GPIO_Init+0x26a>
 80023d2:	2301      	movs	r3, #1
 80023d4:	e01b      	b.n	800240e <HAL_GPIO_Init+0x26a>
 80023d6:	bf00      	nop
 80023d8:	58000080 	.word	0x58000080
 80023dc:	58024400 	.word	0x58024400
 80023e0:	58000400 	.word	0x58000400
 80023e4:	58020000 	.word	0x58020000
 80023e8:	58020400 	.word	0x58020400
 80023ec:	58020800 	.word	0x58020800
 80023f0:	58020c00 	.word	0x58020c00
 80023f4:	58021000 	.word	0x58021000
 80023f8:	58021400 	.word	0x58021400
 80023fc:	58021800 	.word	0x58021800
 8002400:	58021c00 	.word	0x58021c00
 8002404:	58022000 	.word	0x58022000
 8002408:	58022400 	.word	0x58022400
 800240c:	2300      	movs	r3, #0
 800240e:	69fa      	ldr	r2, [r7, #28]
 8002410:	f002 0203 	and.w	r2, r2, #3
 8002414:	0092      	lsls	r2, r2, #2
 8002416:	4093      	lsls	r3, r2
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	4313      	orrs	r3, r2
 800241c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800241e:	4938      	ldr	r1, [pc, #224]	; (8002500 <HAL_GPIO_Init+0x35c>)
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	089b      	lsrs	r3, r3, #2
 8002424:	3302      	adds	r3, #2
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	43db      	mvns	r3, r3
 8002436:	69ba      	ldr	r2, [r7, #24]
 8002438:	4013      	ands	r3, r2
 800243a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002444:	2b00      	cmp	r3, #0
 8002446:	d003      	beq.n	8002450 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	4313      	orrs	r3, r2
 800244e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	43db      	mvns	r3, r3
 8002460:	69ba      	ldr	r2, [r7, #24]
 8002462:	4013      	ands	r3, r2
 8002464:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d003      	beq.n	800247a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	4313      	orrs	r3, r2
 8002478:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002480:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	43db      	mvns	r3, r3
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	4013      	ands	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80024a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80024ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	43db      	mvns	r3, r3
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	4013      	ands	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d003      	beq.n	80024d4 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80024d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	3301      	adds	r3, #1
 80024e0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	fa22 f303 	lsr.w	r3, r2, r3
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	f47f ae63 	bne.w	80021b8 <HAL_GPIO_Init+0x14>
  }
}
 80024f2:	bf00      	nop
 80024f4:	bf00      	nop
 80024f6:	3724      	adds	r7, #36	; 0x24
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	58000400 	.word	0x58000400

08002504 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	807b      	strh	r3, [r7, #2]
 8002510:	4613      	mov	r3, r2
 8002512:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002514:	787b      	ldrb	r3, [r7, #1]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d003      	beq.n	8002522 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800251a:	887a      	ldrh	r2, [r7, #2]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002520:	e003      	b.n	800252a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002522:	887b      	ldrh	r3, [r7, #2]
 8002524:	041a      	lsls	r2, r3, #16
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	619a      	str	r2, [r3, #24]
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr

08002536 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002536:	b480      	push	{r7}
 8002538:	b085      	sub	sp, #20
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
 800253e:	460b      	mov	r3, r1
 8002540:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002548:	887a      	ldrh	r2, [r7, #2]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	4013      	ands	r3, r2
 800254e:	041a      	lsls	r2, r3, #16
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	43d9      	mvns	r1, r3
 8002554:	887b      	ldrh	r3, [r7, #2]
 8002556:	400b      	ands	r3, r1
 8002558:	431a      	orrs	r2, r3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	619a      	str	r2, [r3, #24]
}
 800255e:	bf00      	nop
 8002560:	3714      	adds	r7, #20
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr

0800256a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800256a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800256c:	b08f      	sub	sp, #60	; 0x3c
 800256e:	af0a      	add	r7, sp, #40	; 0x28
 8002570:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d101      	bne.n	800257c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e054      	b.n	8002626 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002588:	b2db      	uxtb	r3, r3
 800258a:	2b00      	cmp	r3, #0
 800258c:	d106      	bne.n	800259c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7fe fc66 	bl	8000e68 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2203      	movs	r2, #3
 80025a0:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d102      	bne.n	80025b6 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f003 ffb8 	bl	8006530 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	603b      	str	r3, [r7, #0]
 80025c6:	687e      	ldr	r6, [r7, #4]
 80025c8:	466d      	mov	r5, sp
 80025ca:	f106 0410 	add.w	r4, r6, #16
 80025ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80025da:	e885 0003 	stmia.w	r5, {r0, r1}
 80025de:	1d33      	adds	r3, r6, #4
 80025e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025e2:	6838      	ldr	r0, [r7, #0]
 80025e4:	f003 ff36 	bl	8006454 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2101      	movs	r1, #1
 80025ee:	4618      	mov	r0, r3
 80025f0:	f003 ffaf 	bl	8006552 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	603b      	str	r3, [r7, #0]
 80025fa:	687e      	ldr	r6, [r7, #4]
 80025fc:	466d      	mov	r5, sp
 80025fe:	f106 0410 	add.w	r4, r6, #16
 8002602:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002604:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002606:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002608:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800260a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800260e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002612:	1d33      	adds	r3, r6, #4
 8002614:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002616:	6838      	ldr	r0, [r7, #0]
 8002618:	f004 f842 	bl	80066a0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002630 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002638:	4b19      	ldr	r3, [pc, #100]	; (80026a0 <HAL_PWREx_ConfigSupply+0x70>)
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	f003 0304 	and.w	r3, r3, #4
 8002640:	2b04      	cmp	r3, #4
 8002642:	d00a      	beq.n	800265a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002644:	4b16      	ldr	r3, [pc, #88]	; (80026a0 <HAL_PWREx_ConfigSupply+0x70>)
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	f003 0307 	and.w	r3, r3, #7
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	429a      	cmp	r2, r3
 8002650:	d001      	beq.n	8002656 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e01f      	b.n	8002696 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002656:	2300      	movs	r3, #0
 8002658:	e01d      	b.n	8002696 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800265a:	4b11      	ldr	r3, [pc, #68]	; (80026a0 <HAL_PWREx_ConfigSupply+0x70>)
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	f023 0207 	bic.w	r2, r3, #7
 8002662:	490f      	ldr	r1, [pc, #60]	; (80026a0 <HAL_PWREx_ConfigSupply+0x70>)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	4313      	orrs	r3, r2
 8002668:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800266a:	f7fe fe03 	bl	8001274 <HAL_GetTick>
 800266e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002670:	e009      	b.n	8002686 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002672:	f7fe fdff 	bl	8001274 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002680:	d901      	bls.n	8002686 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e007      	b.n	8002696 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002686:	4b06      	ldr	r3, [pc, #24]	; (80026a0 <HAL_PWREx_ConfigSupply+0x70>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800268e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002692:	d1ee      	bne.n	8002672 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	58024800 	.word	0x58024800

080026a4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80026a8:	4b05      	ldr	r3, [pc, #20]	; (80026c0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	4a04      	ldr	r2, [pc, #16]	; (80026c0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80026ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026b2:	60d3      	str	r3, [r2, #12]
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	58024800 	.word	0x58024800

080026c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b08c      	sub	sp, #48	; 0x30
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d101      	bne.n	80026d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e3ff      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f000 8087 	beq.w	80027f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026e4:	4b99      	ldr	r3, [pc, #612]	; (800294c <HAL_RCC_OscConfig+0x288>)
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80026ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026ee:	4b97      	ldr	r3, [pc, #604]	; (800294c <HAL_RCC_OscConfig+0x288>)
 80026f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f2:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80026f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026f6:	2b10      	cmp	r3, #16
 80026f8:	d007      	beq.n	800270a <HAL_RCC_OscConfig+0x46>
 80026fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026fc:	2b18      	cmp	r3, #24
 80026fe:	d110      	bne.n	8002722 <HAL_RCC_OscConfig+0x5e>
 8002700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	2b02      	cmp	r3, #2
 8002708:	d10b      	bne.n	8002722 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800270a:	4b90      	ldr	r3, [pc, #576]	; (800294c <HAL_RCC_OscConfig+0x288>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d06c      	beq.n	80027f0 <HAL_RCC_OscConfig+0x12c>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d168      	bne.n	80027f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e3d9      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800272a:	d106      	bne.n	800273a <HAL_RCC_OscConfig+0x76>
 800272c:	4b87      	ldr	r3, [pc, #540]	; (800294c <HAL_RCC_OscConfig+0x288>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a86      	ldr	r2, [pc, #536]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002732:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002736:	6013      	str	r3, [r2, #0]
 8002738:	e02e      	b.n	8002798 <HAL_RCC_OscConfig+0xd4>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d10c      	bne.n	800275c <HAL_RCC_OscConfig+0x98>
 8002742:	4b82      	ldr	r3, [pc, #520]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a81      	ldr	r2, [pc, #516]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002748:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800274c:	6013      	str	r3, [r2, #0]
 800274e:	4b7f      	ldr	r3, [pc, #508]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a7e      	ldr	r2, [pc, #504]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002754:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002758:	6013      	str	r3, [r2, #0]
 800275a:	e01d      	b.n	8002798 <HAL_RCC_OscConfig+0xd4>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002764:	d10c      	bne.n	8002780 <HAL_RCC_OscConfig+0xbc>
 8002766:	4b79      	ldr	r3, [pc, #484]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a78      	ldr	r2, [pc, #480]	; (800294c <HAL_RCC_OscConfig+0x288>)
 800276c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002770:	6013      	str	r3, [r2, #0]
 8002772:	4b76      	ldr	r3, [pc, #472]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a75      	ldr	r2, [pc, #468]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002778:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800277c:	6013      	str	r3, [r2, #0]
 800277e:	e00b      	b.n	8002798 <HAL_RCC_OscConfig+0xd4>
 8002780:	4b72      	ldr	r3, [pc, #456]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a71      	ldr	r2, [pc, #452]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002786:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800278a:	6013      	str	r3, [r2, #0]
 800278c:	4b6f      	ldr	r3, [pc, #444]	; (800294c <HAL_RCC_OscConfig+0x288>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a6e      	ldr	r2, [pc, #440]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002792:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002796:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d013      	beq.n	80027c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a0:	f7fe fd68 	bl	8001274 <HAL_GetTick>
 80027a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027a6:	e008      	b.n	80027ba <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027a8:	f7fe fd64 	bl	8001274 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	2b64      	cmp	r3, #100	; 0x64
 80027b4:	d901      	bls.n	80027ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e38d      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027ba:	4b64      	ldr	r3, [pc, #400]	; (800294c <HAL_RCC_OscConfig+0x288>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d0f0      	beq.n	80027a8 <HAL_RCC_OscConfig+0xe4>
 80027c6:	e014      	b.n	80027f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c8:	f7fe fd54 	bl	8001274 <HAL_GetTick>
 80027cc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027d0:	f7fe fd50 	bl	8001274 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b64      	cmp	r3, #100	; 0x64
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e379      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80027e2:	4b5a      	ldr	r3, [pc, #360]	; (800294c <HAL_RCC_OscConfig+0x288>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f0      	bne.n	80027d0 <HAL_RCC_OscConfig+0x10c>
 80027ee:	e000      	b.n	80027f2 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f000 80ae 	beq.w	800295c <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002800:	4b52      	ldr	r3, [pc, #328]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002802:	691b      	ldr	r3, [r3, #16]
 8002804:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002808:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800280a:	4b50      	ldr	r3, [pc, #320]	; (800294c <HAL_RCC_OscConfig+0x288>)
 800280c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800280e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002810:	6a3b      	ldr	r3, [r7, #32]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d007      	beq.n	8002826 <HAL_RCC_OscConfig+0x162>
 8002816:	6a3b      	ldr	r3, [r7, #32]
 8002818:	2b18      	cmp	r3, #24
 800281a:	d13a      	bne.n	8002892 <HAL_RCC_OscConfig+0x1ce>
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f003 0303 	and.w	r3, r3, #3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d135      	bne.n	8002892 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002826:	4b49      	ldr	r3, [pc, #292]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0304 	and.w	r3, r3, #4
 800282e:	2b00      	cmp	r3, #0
 8002830:	d005      	beq.n	800283e <HAL_RCC_OscConfig+0x17a>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e34b      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800283e:	f7fe fd49 	bl	80012d4 <HAL_GetREVID>
 8002842:	4603      	mov	r3, r0
 8002844:	f241 0203 	movw	r2, #4099	; 0x1003
 8002848:	4293      	cmp	r3, r2
 800284a:	d817      	bhi.n	800287c <HAL_RCC_OscConfig+0x1b8>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	2b40      	cmp	r3, #64	; 0x40
 8002852:	d108      	bne.n	8002866 <HAL_RCC_OscConfig+0x1a2>
 8002854:	4b3d      	ldr	r3, [pc, #244]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800285c:	4a3b      	ldr	r2, [pc, #236]	; (800294c <HAL_RCC_OscConfig+0x288>)
 800285e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002862:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002864:	e07a      	b.n	800295c <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002866:	4b39      	ldr	r3, [pc, #228]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	031b      	lsls	r3, r3, #12
 8002874:	4935      	ldr	r1, [pc, #212]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002876:	4313      	orrs	r3, r2
 8002878:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800287a:	e06f      	b.n	800295c <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800287c:	4b33      	ldr	r3, [pc, #204]	; (800294c <HAL_RCC_OscConfig+0x288>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	691b      	ldr	r3, [r3, #16]
 8002888:	061b      	lsls	r3, r3, #24
 800288a:	4930      	ldr	r1, [pc, #192]	; (800294c <HAL_RCC_OscConfig+0x288>)
 800288c:	4313      	orrs	r3, r2
 800288e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002890:	e064      	b.n	800295c <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d045      	beq.n	8002926 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800289a:	4b2c      	ldr	r3, [pc, #176]	; (800294c <HAL_RCC_OscConfig+0x288>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f023 0219 	bic.w	r2, r3, #25
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	4929      	ldr	r1, [pc, #164]	; (800294c <HAL_RCC_OscConfig+0x288>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ac:	f7fe fce2 	bl	8001274 <HAL_GetTick>
 80028b0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028b2:	e008      	b.n	80028c6 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028b4:	f7fe fcde 	bl	8001274 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e307      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028c6:	4b21      	ldr	r3, [pc, #132]	; (800294c <HAL_RCC_OscConfig+0x288>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0304 	and.w	r3, r3, #4
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d0f0      	beq.n	80028b4 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028d2:	f7fe fcff 	bl	80012d4 <HAL_GetREVID>
 80028d6:	4603      	mov	r3, r0
 80028d8:	f241 0203 	movw	r2, #4099	; 0x1003
 80028dc:	4293      	cmp	r3, r2
 80028de:	d817      	bhi.n	8002910 <HAL_RCC_OscConfig+0x24c>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	2b40      	cmp	r3, #64	; 0x40
 80028e6:	d108      	bne.n	80028fa <HAL_RCC_OscConfig+0x236>
 80028e8:	4b18      	ldr	r3, [pc, #96]	; (800294c <HAL_RCC_OscConfig+0x288>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80028f0:	4a16      	ldr	r2, [pc, #88]	; (800294c <HAL_RCC_OscConfig+0x288>)
 80028f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028f6:	6053      	str	r3, [r2, #4]
 80028f8:	e030      	b.n	800295c <HAL_RCC_OscConfig+0x298>
 80028fa:	4b14      	ldr	r3, [pc, #80]	; (800294c <HAL_RCC_OscConfig+0x288>)
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	031b      	lsls	r3, r3, #12
 8002908:	4910      	ldr	r1, [pc, #64]	; (800294c <HAL_RCC_OscConfig+0x288>)
 800290a:	4313      	orrs	r3, r2
 800290c:	604b      	str	r3, [r1, #4]
 800290e:	e025      	b.n	800295c <HAL_RCC_OscConfig+0x298>
 8002910:	4b0e      	ldr	r3, [pc, #56]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	691b      	ldr	r3, [r3, #16]
 800291c:	061b      	lsls	r3, r3, #24
 800291e:	490b      	ldr	r1, [pc, #44]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002920:	4313      	orrs	r3, r2
 8002922:	604b      	str	r3, [r1, #4]
 8002924:	e01a      	b.n	800295c <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002926:	4b09      	ldr	r3, [pc, #36]	; (800294c <HAL_RCC_OscConfig+0x288>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a08      	ldr	r2, [pc, #32]	; (800294c <HAL_RCC_OscConfig+0x288>)
 800292c:	f023 0301 	bic.w	r3, r3, #1
 8002930:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002932:	f7fe fc9f 	bl	8001274 <HAL_GetTick>
 8002936:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002938:	e00a      	b.n	8002950 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800293a:	f7fe fc9b 	bl	8001274 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2b02      	cmp	r3, #2
 8002946:	d903      	bls.n	8002950 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e2c4      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
 800294c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002950:	4ba4      	ldr	r3, [pc, #656]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0304 	and.w	r3, r3, #4
 8002958:	2b00      	cmp	r3, #0
 800295a:	d1ee      	bne.n	800293a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0310 	and.w	r3, r3, #16
 8002964:	2b00      	cmp	r3, #0
 8002966:	f000 80a9 	beq.w	8002abc <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800296a:	4b9e      	ldr	r3, [pc, #632]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002972:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002974:	4b9b      	ldr	r3, [pc, #620]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002978:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	2b08      	cmp	r3, #8
 800297e:	d007      	beq.n	8002990 <HAL_RCC_OscConfig+0x2cc>
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	2b18      	cmp	r3, #24
 8002984:	d13a      	bne.n	80029fc <HAL_RCC_OscConfig+0x338>
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	f003 0303 	and.w	r3, r3, #3
 800298c:	2b01      	cmp	r3, #1
 800298e:	d135      	bne.n	80029fc <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002990:	4b94      	ldr	r3, [pc, #592]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002998:	2b00      	cmp	r3, #0
 800299a:	d005      	beq.n	80029a8 <HAL_RCC_OscConfig+0x2e4>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	69db      	ldr	r3, [r3, #28]
 80029a0:	2b80      	cmp	r3, #128	; 0x80
 80029a2:	d001      	beq.n	80029a8 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e296      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80029a8:	f7fe fc94 	bl	80012d4 <HAL_GetREVID>
 80029ac:	4603      	mov	r3, r0
 80029ae:	f241 0203 	movw	r2, #4099	; 0x1003
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d817      	bhi.n	80029e6 <HAL_RCC_OscConfig+0x322>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a1b      	ldr	r3, [r3, #32]
 80029ba:	2b20      	cmp	r3, #32
 80029bc:	d108      	bne.n	80029d0 <HAL_RCC_OscConfig+0x30c>
 80029be:	4b89      	ldr	r3, [pc, #548]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80029c6:	4a87      	ldr	r2, [pc, #540]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 80029c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80029cc:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80029ce:	e075      	b.n	8002abc <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80029d0:	4b84      	ldr	r3, [pc, #528]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	069b      	lsls	r3, r3, #26
 80029de:	4981      	ldr	r1, [pc, #516]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80029e4:	e06a      	b.n	8002abc <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80029e6:	4b7f      	ldr	r3, [pc, #508]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a1b      	ldr	r3, [r3, #32]
 80029f2:	061b      	lsls	r3, r3, #24
 80029f4:	497b      	ldr	r1, [pc, #492]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80029fa:	e05f      	b.n	8002abc <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	69db      	ldr	r3, [r3, #28]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d042      	beq.n	8002a8a <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002a04:	4b77      	ldr	r3, [pc, #476]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a76      	ldr	r2, [pc, #472]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002a0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a10:	f7fe fc30 	bl	8001274 <HAL_GetTick>
 8002a14:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002a16:	e008      	b.n	8002a2a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002a18:	f7fe fc2c 	bl	8001274 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e255      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002a2a:	4b6e      	ldr	r3, [pc, #440]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d0f0      	beq.n	8002a18 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002a36:	f7fe fc4d 	bl	80012d4 <HAL_GetREVID>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	f241 0203 	movw	r2, #4099	; 0x1003
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d817      	bhi.n	8002a74 <HAL_RCC_OscConfig+0x3b0>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a1b      	ldr	r3, [r3, #32]
 8002a48:	2b20      	cmp	r3, #32
 8002a4a:	d108      	bne.n	8002a5e <HAL_RCC_OscConfig+0x39a>
 8002a4c:	4b65      	ldr	r3, [pc, #404]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002a54:	4a63      	ldr	r2, [pc, #396]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002a56:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002a5a:	6053      	str	r3, [r2, #4]
 8002a5c:	e02e      	b.n	8002abc <HAL_RCC_OscConfig+0x3f8>
 8002a5e:	4b61      	ldr	r3, [pc, #388]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a1b      	ldr	r3, [r3, #32]
 8002a6a:	069b      	lsls	r3, r3, #26
 8002a6c:	495d      	ldr	r1, [pc, #372]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	604b      	str	r3, [r1, #4]
 8002a72:	e023      	b.n	8002abc <HAL_RCC_OscConfig+0x3f8>
 8002a74:	4b5b      	ldr	r3, [pc, #364]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a1b      	ldr	r3, [r3, #32]
 8002a80:	061b      	lsls	r3, r3, #24
 8002a82:	4958      	ldr	r1, [pc, #352]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002a84:	4313      	orrs	r3, r2
 8002a86:	60cb      	str	r3, [r1, #12]
 8002a88:	e018      	b.n	8002abc <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002a8a:	4b56      	ldr	r3, [pc, #344]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a55      	ldr	r2, [pc, #340]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002a90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a96:	f7fe fbed 	bl	8001274 <HAL_GetTick>
 8002a9a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002a9c:	e008      	b.n	8002ab0 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002a9e:	f7fe fbe9 	bl	8001274 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d901      	bls.n	8002ab0 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e212      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002ab0:	4b4c      	ldr	r3, [pc, #304]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1f0      	bne.n	8002a9e <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0308 	and.w	r3, r3, #8
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d036      	beq.n	8002b36 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d019      	beq.n	8002b04 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ad0:	4b44      	ldr	r3, [pc, #272]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002ad2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ad4:	4a43      	ldr	r2, [pc, #268]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002ad6:	f043 0301 	orr.w	r3, r3, #1
 8002ada:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002adc:	f7fe fbca 	bl	8001274 <HAL_GetTick>
 8002ae0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ae4:	f7fe fbc6 	bl	8001274 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e1ef      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002af6:	4b3b      	ldr	r3, [pc, #236]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002af8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d0f0      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x420>
 8002b02:	e018      	b.n	8002b36 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b04:	4b37      	ldr	r3, [pc, #220]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002b06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b08:	4a36      	ldr	r2, [pc, #216]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002b0a:	f023 0301 	bic.w	r3, r3, #1
 8002b0e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b10:	f7fe fbb0 	bl	8001274 <HAL_GetTick>
 8002b14:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b18:	f7fe fbac 	bl	8001274 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e1d5      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b2a:	4b2e      	ldr	r3, [pc, #184]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002b2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1f0      	bne.n	8002b18 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0320 	and.w	r3, r3, #32
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d036      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d019      	beq.n	8002b7e <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002b4a:	4b26      	ldr	r3, [pc, #152]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a25      	ldr	r2, [pc, #148]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002b50:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b54:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002b56:	f7fe fb8d 	bl	8001274 <HAL_GetTick>
 8002b5a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002b5c:	e008      	b.n	8002b70 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002b5e:	f7fe fb89 	bl	8001274 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e1b2      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002b70:	4b1c      	ldr	r3, [pc, #112]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d0f0      	beq.n	8002b5e <HAL_RCC_OscConfig+0x49a>
 8002b7c:	e018      	b.n	8002bb0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002b7e:	4b19      	ldr	r3, [pc, #100]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a18      	ldr	r2, [pc, #96]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002b84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b88:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002b8a:	f7fe fb73 	bl	8001274 <HAL_GetTick>
 8002b8e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002b90:	e008      	b.n	8002ba4 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002b92:	f7fe fb6f 	bl	8001274 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d901      	bls.n	8002ba4 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	e198      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ba4:	4b0f      	ldr	r3, [pc, #60]	; (8002be4 <HAL_RCC_OscConfig+0x520>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d1f0      	bne.n	8002b92 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0304 	and.w	r3, r3, #4
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f000 8085 	beq.w	8002cc8 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002bbe:	4b0a      	ldr	r3, [pc, #40]	; (8002be8 <HAL_RCC_OscConfig+0x524>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a09      	ldr	r2, [pc, #36]	; (8002be8 <HAL_RCC_OscConfig+0x524>)
 8002bc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bc8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002bca:	f7fe fb53 	bl	8001274 <HAL_GetTick>
 8002bce:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002bd0:	e00c      	b.n	8002bec <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002bd2:	f7fe fb4f 	bl	8001274 <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b64      	cmp	r3, #100	; 0x64
 8002bde:	d905      	bls.n	8002bec <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e178      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
 8002be4:	58024400 	.word	0x58024400
 8002be8:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002bec:	4b96      	ldr	r3, [pc, #600]	; (8002e48 <HAL_RCC_OscConfig+0x784>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d0ec      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d106      	bne.n	8002c0e <HAL_RCC_OscConfig+0x54a>
 8002c00:	4b92      	ldr	r3, [pc, #584]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c04:	4a91      	ldr	r2, [pc, #580]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c06:	f043 0301 	orr.w	r3, r3, #1
 8002c0a:	6713      	str	r3, [r2, #112]	; 0x70
 8002c0c:	e02d      	b.n	8002c6a <HAL_RCC_OscConfig+0x5a6>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d10c      	bne.n	8002c30 <HAL_RCC_OscConfig+0x56c>
 8002c16:	4b8d      	ldr	r3, [pc, #564]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c1a:	4a8c      	ldr	r2, [pc, #560]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c1c:	f023 0301 	bic.w	r3, r3, #1
 8002c20:	6713      	str	r3, [r2, #112]	; 0x70
 8002c22:	4b8a      	ldr	r3, [pc, #552]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c26:	4a89      	ldr	r2, [pc, #548]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c28:	f023 0304 	bic.w	r3, r3, #4
 8002c2c:	6713      	str	r3, [r2, #112]	; 0x70
 8002c2e:	e01c      	b.n	8002c6a <HAL_RCC_OscConfig+0x5a6>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	2b05      	cmp	r3, #5
 8002c36:	d10c      	bne.n	8002c52 <HAL_RCC_OscConfig+0x58e>
 8002c38:	4b84      	ldr	r3, [pc, #528]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c3c:	4a83      	ldr	r2, [pc, #524]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c3e:	f043 0304 	orr.w	r3, r3, #4
 8002c42:	6713      	str	r3, [r2, #112]	; 0x70
 8002c44:	4b81      	ldr	r3, [pc, #516]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c48:	4a80      	ldr	r2, [pc, #512]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c4a:	f043 0301 	orr.w	r3, r3, #1
 8002c4e:	6713      	str	r3, [r2, #112]	; 0x70
 8002c50:	e00b      	b.n	8002c6a <HAL_RCC_OscConfig+0x5a6>
 8002c52:	4b7e      	ldr	r3, [pc, #504]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c56:	4a7d      	ldr	r2, [pc, #500]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c58:	f023 0301 	bic.w	r3, r3, #1
 8002c5c:	6713      	str	r3, [r2, #112]	; 0x70
 8002c5e:	4b7b      	ldr	r3, [pc, #492]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c62:	4a7a      	ldr	r2, [pc, #488]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c64:	f023 0304 	bic.w	r3, r3, #4
 8002c68:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d015      	beq.n	8002c9e <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c72:	f7fe faff 	bl	8001274 <HAL_GetTick>
 8002c76:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c78:	e00a      	b.n	8002c90 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c7a:	f7fe fafb 	bl	8001274 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e122      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c90:	4b6e      	ldr	r3, [pc, #440]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002c92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d0ee      	beq.n	8002c7a <HAL_RCC_OscConfig+0x5b6>
 8002c9c:	e014      	b.n	8002cc8 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c9e:	f7fe fae9 	bl	8001274 <HAL_GetTick>
 8002ca2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002ca4:	e00a      	b.n	8002cbc <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ca6:	f7fe fae5 	bl	8001274 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d901      	bls.n	8002cbc <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e10c      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002cbc:	4b63      	ldr	r3, [pc, #396]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d1ee      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f000 8101 	beq.w	8002ed4 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002cd2:	4b5e      	ldr	r3, [pc, #376]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002cda:	2b18      	cmp	r3, #24
 8002cdc:	f000 80bc 	beq.w	8002e58 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	f040 8095 	bne.w	8002e14 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cea:	4b58      	ldr	r3, [pc, #352]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a57      	ldr	r2, [pc, #348]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002cf0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002cf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf6:	f7fe fabd 	bl	8001274 <HAL_GetTick>
 8002cfa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002cfc:	e008      	b.n	8002d10 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cfe:	f7fe fab9 	bl	8001274 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d901      	bls.n	8002d10 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e0e2      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d10:	4b4e      	ldr	r3, [pc, #312]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d1f0      	bne.n	8002cfe <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d1c:	4b4b      	ldr	r3, [pc, #300]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002d1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d20:	4b4b      	ldr	r3, [pc, #300]	; (8002e50 <HAL_RCC_OscConfig+0x78c>)
 8002d22:	4013      	ands	r3, r2
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002d2c:	0112      	lsls	r2, r2, #4
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	4946      	ldr	r1, [pc, #280]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	628b      	str	r3, [r1, #40]	; 0x28
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d44:	3b01      	subs	r3, #1
 8002d46:	025b      	lsls	r3, r3, #9
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	431a      	orrs	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d50:	3b01      	subs	r3, #1
 8002d52:	041b      	lsls	r3, r3, #16
 8002d54:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	061b      	lsls	r3, r3, #24
 8002d62:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002d66:	4939      	ldr	r1, [pc, #228]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002d6c:	4b37      	ldr	r3, [pc, #220]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d70:	4a36      	ldr	r2, [pc, #216]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002d72:	f023 0301 	bic.w	r3, r3, #1
 8002d76:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002d78:	4b34      	ldr	r3, [pc, #208]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002d7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d7c:	4b35      	ldr	r3, [pc, #212]	; (8002e54 <HAL_RCC_OscConfig+0x790>)
 8002d7e:	4013      	ands	r3, r2
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002d84:	00d2      	lsls	r2, r2, #3
 8002d86:	4931      	ldr	r1, [pc, #196]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002d8c:	4b2f      	ldr	r3, [pc, #188]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d90:	f023 020c 	bic.w	r2, r3, #12
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d98:	492c      	ldr	r1, [pc, #176]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002d9e:	4b2b      	ldr	r3, [pc, #172]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da2:	f023 0202 	bic.w	r2, r3, #2
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002daa:	4928      	ldr	r1, [pc, #160]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002db0:	4b26      	ldr	r3, [pc, #152]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db4:	4a25      	ldr	r2, [pc, #148]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002db6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dbc:	4b23      	ldr	r3, [pc, #140]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc0:	4a22      	ldr	r2, [pc, #136]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002dc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dc6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002dc8:	4b20      	ldr	r3, [pc, #128]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dcc:	4a1f      	ldr	r2, [pc, #124]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002dce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dd2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002dd4:	4b1d      	ldr	r3, [pc, #116]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd8:	4a1c      	ldr	r2, [pc, #112]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002dda:	f043 0301 	orr.w	r3, r3, #1
 8002dde:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002de0:	4b1a      	ldr	r3, [pc, #104]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a19      	ldr	r2, [pc, #100]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002de6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dec:	f7fe fa42 	bl	8001274 <HAL_GetTick>
 8002df0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002df2:	e008      	b.n	8002e06 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002df4:	f7fe fa3e 	bl	8001274 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e067      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e06:	4b11      	ldr	r3, [pc, #68]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d0f0      	beq.n	8002df4 <HAL_RCC_OscConfig+0x730>
 8002e12:	e05f      	b.n	8002ed4 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e14:	4b0d      	ldr	r3, [pc, #52]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a0c      	ldr	r2, [pc, #48]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002e1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e20:	f7fe fa28 	bl	8001274 <HAL_GetTick>
 8002e24:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e28:	f7fe fa24 	bl	8001274 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e04d      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e3a:	4b04      	ldr	r3, [pc, #16]	; (8002e4c <HAL_RCC_OscConfig+0x788>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1f0      	bne.n	8002e28 <HAL_RCC_OscConfig+0x764>
 8002e46:	e045      	b.n	8002ed4 <HAL_RCC_OscConfig+0x810>
 8002e48:	58024800 	.word	0x58024800
 8002e4c:	58024400 	.word	0x58024400
 8002e50:	fffffc0c 	.word	0xfffffc0c
 8002e54:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002e58:	4b21      	ldr	r3, [pc, #132]	; (8002ee0 <HAL_RCC_OscConfig+0x81c>)
 8002e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002e5e:	4b20      	ldr	r3, [pc, #128]	; (8002ee0 <HAL_RCC_OscConfig+0x81c>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d031      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	f003 0203 	and.w	r2, r3, #3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d12a      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	091b      	lsrs	r3, r3, #4
 8002e7e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d122      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e94:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d11a      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	0a5b      	lsrs	r3, r3, #9
 8002e9e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ea6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d111      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	0c1b      	lsrs	r3, r3, #16
 8002eb0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eb8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d108      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	0e1b      	lsrs	r3, r3, #24
 8002ec2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eca:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d001      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e000      	b.n	8002ed6 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3730      	adds	r7, #48	; 0x30
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	58024400 	.word	0x58024400

08002ee4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b086      	sub	sp, #24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d101      	bne.n	8002ef8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e19c      	b.n	8003232 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ef8:	4b8a      	ldr	r3, [pc, #552]	; (8003124 <HAL_RCC_ClockConfig+0x240>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 030f 	and.w	r3, r3, #15
 8002f00:	683a      	ldr	r2, [r7, #0]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d910      	bls.n	8002f28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f06:	4b87      	ldr	r3, [pc, #540]	; (8003124 <HAL_RCC_ClockConfig+0x240>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f023 020f 	bic.w	r2, r3, #15
 8002f0e:	4985      	ldr	r1, [pc, #532]	; (8003124 <HAL_RCC_ClockConfig+0x240>)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f16:	4b83      	ldr	r3, [pc, #524]	; (8003124 <HAL_RCC_ClockConfig+0x240>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 030f 	and.w	r3, r3, #15
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d001      	beq.n	8002f28 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e184      	b.n	8003232 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0304 	and.w	r3, r3, #4
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d010      	beq.n	8002f56 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	691a      	ldr	r2, [r3, #16]
 8002f38:	4b7b      	ldr	r3, [pc, #492]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d908      	bls.n	8002f56 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002f44:	4b78      	ldr	r3, [pc, #480]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	691b      	ldr	r3, [r3, #16]
 8002f50:	4975      	ldr	r1, [pc, #468]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0308 	and.w	r3, r3, #8
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d010      	beq.n	8002f84 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	695a      	ldr	r2, [r3, #20]
 8002f66:	4b70      	ldr	r3, [pc, #448]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002f68:	69db      	ldr	r3, [r3, #28]
 8002f6a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d908      	bls.n	8002f84 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002f72:	4b6d      	ldr	r3, [pc, #436]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002f74:	69db      	ldr	r3, [r3, #28]
 8002f76:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	496a      	ldr	r1, [pc, #424]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0310 	and.w	r3, r3, #16
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d010      	beq.n	8002fb2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	699a      	ldr	r2, [r3, #24]
 8002f94:	4b64      	ldr	r3, [pc, #400]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002f96:	69db      	ldr	r3, [r3, #28]
 8002f98:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d908      	bls.n	8002fb2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002fa0:	4b61      	ldr	r3, [pc, #388]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002fa2:	69db      	ldr	r3, [r3, #28]
 8002fa4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	495e      	ldr	r1, [pc, #376]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0320 	and.w	r3, r3, #32
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d010      	beq.n	8002fe0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	69da      	ldr	r2, [r3, #28]
 8002fc2:	4b59      	ldr	r3, [pc, #356]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002fc4:	6a1b      	ldr	r3, [r3, #32]
 8002fc6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d908      	bls.n	8002fe0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002fce:	4b56      	ldr	r3, [pc, #344]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002fd0:	6a1b      	ldr	r3, [r3, #32]
 8002fd2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	69db      	ldr	r3, [r3, #28]
 8002fda:	4953      	ldr	r1, [pc, #332]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0302 	and.w	r3, r3, #2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d010      	beq.n	800300e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68da      	ldr	r2, [r3, #12]
 8002ff0:	4b4d      	ldr	r3, [pc, #308]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002ff2:	699b      	ldr	r3, [r3, #24]
 8002ff4:	f003 030f 	and.w	r3, r3, #15
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d908      	bls.n	800300e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ffc:	4b4a      	ldr	r3, [pc, #296]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	f023 020f 	bic.w	r2, r3, #15
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	4947      	ldr	r1, [pc, #284]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 800300a:	4313      	orrs	r3, r2
 800300c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	2b00      	cmp	r3, #0
 8003018:	d055      	beq.n	80030c6 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800301a:	4b43      	ldr	r3, [pc, #268]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	4940      	ldr	r1, [pc, #256]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8003028:	4313      	orrs	r3, r2
 800302a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	2b02      	cmp	r3, #2
 8003032:	d107      	bne.n	8003044 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003034:	4b3c      	ldr	r3, [pc, #240]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d121      	bne.n	8003084 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e0f6      	b.n	8003232 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	2b03      	cmp	r3, #3
 800304a:	d107      	bne.n	800305c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800304c:	4b36      	ldr	r3, [pc, #216]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d115      	bne.n	8003084 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e0ea      	b.n	8003232 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	2b01      	cmp	r3, #1
 8003062:	d107      	bne.n	8003074 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003064:	4b30      	ldr	r3, [pc, #192]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800306c:	2b00      	cmp	r3, #0
 800306e:	d109      	bne.n	8003084 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e0de      	b.n	8003232 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003074:	4b2c      	ldr	r3, [pc, #176]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	d101      	bne.n	8003084 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e0d6      	b.n	8003232 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003084:	4b28      	ldr	r3, [pc, #160]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	f023 0207 	bic.w	r2, r3, #7
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	4925      	ldr	r1, [pc, #148]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 8003092:	4313      	orrs	r3, r2
 8003094:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003096:	f7fe f8ed 	bl	8001274 <HAL_GetTick>
 800309a:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800309c:	e00a      	b.n	80030b4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800309e:	f7fe f8e9 	bl	8001274 <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d901      	bls.n	80030b4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e0be      	b.n	8003232 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030b4:	4b1c      	ldr	r3, [pc, #112]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 80030b6:	691b      	ldr	r3, [r3, #16]
 80030b8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	00db      	lsls	r3, r3, #3
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d1eb      	bne.n	800309e <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d010      	beq.n	80030f4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	68da      	ldr	r2, [r3, #12]
 80030d6:	4b14      	ldr	r3, [pc, #80]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 80030d8:	699b      	ldr	r3, [r3, #24]
 80030da:	f003 030f 	and.w	r3, r3, #15
 80030de:	429a      	cmp	r2, r3
 80030e0:	d208      	bcs.n	80030f4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030e2:	4b11      	ldr	r3, [pc, #68]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	f023 020f 	bic.w	r2, r3, #15
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	490e      	ldr	r1, [pc, #56]	; (8003128 <HAL_RCC_ClockConfig+0x244>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030f4:	4b0b      	ldr	r3, [pc, #44]	; (8003124 <HAL_RCC_ClockConfig+0x240>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 030f 	and.w	r3, r3, #15
 80030fc:	683a      	ldr	r2, [r7, #0]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d214      	bcs.n	800312c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003102:	4b08      	ldr	r3, [pc, #32]	; (8003124 <HAL_RCC_ClockConfig+0x240>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f023 020f 	bic.w	r2, r3, #15
 800310a:	4906      	ldr	r1, [pc, #24]	; (8003124 <HAL_RCC_ClockConfig+0x240>)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	4313      	orrs	r3, r2
 8003110:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003112:	4b04      	ldr	r3, [pc, #16]	; (8003124 <HAL_RCC_ClockConfig+0x240>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 030f 	and.w	r3, r3, #15
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	429a      	cmp	r2, r3
 800311e:	d005      	beq.n	800312c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e086      	b.n	8003232 <HAL_RCC_ClockConfig+0x34e>
 8003124:	52002000 	.word	0x52002000
 8003128:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 0304 	and.w	r3, r3, #4
 8003134:	2b00      	cmp	r3, #0
 8003136:	d010      	beq.n	800315a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	691a      	ldr	r2, [r3, #16]
 800313c:	4b3f      	ldr	r3, [pc, #252]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003144:	429a      	cmp	r2, r3
 8003146:	d208      	bcs.n	800315a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003148:	4b3c      	ldr	r3, [pc, #240]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	4939      	ldr	r1, [pc, #228]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 8003156:	4313      	orrs	r3, r2
 8003158:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0308 	and.w	r3, r3, #8
 8003162:	2b00      	cmp	r3, #0
 8003164:	d010      	beq.n	8003188 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	695a      	ldr	r2, [r3, #20]
 800316a:	4b34      	ldr	r3, [pc, #208]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 800316c:	69db      	ldr	r3, [r3, #28]
 800316e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003172:	429a      	cmp	r2, r3
 8003174:	d208      	bcs.n	8003188 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003176:	4b31      	ldr	r3, [pc, #196]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 8003178:	69db      	ldr	r3, [r3, #28]
 800317a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	492e      	ldr	r1, [pc, #184]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 8003184:	4313      	orrs	r3, r2
 8003186:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0310 	and.w	r3, r3, #16
 8003190:	2b00      	cmp	r3, #0
 8003192:	d010      	beq.n	80031b6 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	699a      	ldr	r2, [r3, #24]
 8003198:	4b28      	ldr	r3, [pc, #160]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 800319a:	69db      	ldr	r3, [r3, #28]
 800319c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d208      	bcs.n	80031b6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80031a4:	4b25      	ldr	r3, [pc, #148]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 80031a6:	69db      	ldr	r3, [r3, #28]
 80031a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	4922      	ldr	r1, [pc, #136]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 80031b2:	4313      	orrs	r3, r2
 80031b4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0320 	and.w	r3, r3, #32
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d010      	beq.n	80031e4 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	69da      	ldr	r2, [r3, #28]
 80031c6:	4b1d      	ldr	r3, [pc, #116]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 80031c8:	6a1b      	ldr	r3, [r3, #32]
 80031ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d208      	bcs.n	80031e4 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80031d2:	4b1a      	ldr	r3, [pc, #104]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 80031d4:	6a1b      	ldr	r3, [r3, #32]
 80031d6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	69db      	ldr	r3, [r3, #28]
 80031de:	4917      	ldr	r1, [pc, #92]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 80031e0:	4313      	orrs	r3, r2
 80031e2:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80031e4:	f000 f834 	bl	8003250 <HAL_RCC_GetSysClockFreq>
 80031e8:	4602      	mov	r2, r0
 80031ea:	4b14      	ldr	r3, [pc, #80]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	0a1b      	lsrs	r3, r3, #8
 80031f0:	f003 030f 	and.w	r3, r3, #15
 80031f4:	4912      	ldr	r1, [pc, #72]	; (8003240 <HAL_RCC_ClockConfig+0x35c>)
 80031f6:	5ccb      	ldrb	r3, [r1, r3]
 80031f8:	f003 031f 	and.w	r3, r3, #31
 80031fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003200:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003202:	4b0e      	ldr	r3, [pc, #56]	; (800323c <HAL_RCC_ClockConfig+0x358>)
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	f003 030f 	and.w	r3, r3, #15
 800320a:	4a0d      	ldr	r2, [pc, #52]	; (8003240 <HAL_RCC_ClockConfig+0x35c>)
 800320c:	5cd3      	ldrb	r3, [r2, r3]
 800320e:	f003 031f 	and.w	r3, r3, #31
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	fa22 f303 	lsr.w	r3, r2, r3
 8003218:	4a0a      	ldr	r2, [pc, #40]	; (8003244 <HAL_RCC_ClockConfig+0x360>)
 800321a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800321c:	4a0a      	ldr	r2, [pc, #40]	; (8003248 <HAL_RCC_ClockConfig+0x364>)
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8003222:	4b0a      	ldr	r3, [pc, #40]	; (800324c <HAL_RCC_ClockConfig+0x368>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4618      	mov	r0, r3
 8003228:	f7fd fe88 	bl	8000f3c <HAL_InitTick>
 800322c:	4603      	mov	r3, r0
 800322e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003230:	7bfb      	ldrb	r3, [r7, #15]
}
 8003232:	4618      	mov	r0, r3
 8003234:	3718      	adds	r7, #24
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	58024400 	.word	0x58024400
 8003240:	0800a474 	.word	0x0800a474
 8003244:	24000008 	.word	0x24000008
 8003248:	24000004 	.word	0x24000004
 800324c:	2400000c 	.word	0x2400000c

08003250 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003250:	b480      	push	{r7}
 8003252:	b089      	sub	sp, #36	; 0x24
 8003254:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003256:	4bb3      	ldr	r3, [pc, #716]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003258:	691b      	ldr	r3, [r3, #16]
 800325a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800325e:	2b18      	cmp	r3, #24
 8003260:	f200 8155 	bhi.w	800350e <HAL_RCC_GetSysClockFreq+0x2be>
 8003264:	a201      	add	r2, pc, #4	; (adr r2, 800326c <HAL_RCC_GetSysClockFreq+0x1c>)
 8003266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800326a:	bf00      	nop
 800326c:	080032d1 	.word	0x080032d1
 8003270:	0800350f 	.word	0x0800350f
 8003274:	0800350f 	.word	0x0800350f
 8003278:	0800350f 	.word	0x0800350f
 800327c:	0800350f 	.word	0x0800350f
 8003280:	0800350f 	.word	0x0800350f
 8003284:	0800350f 	.word	0x0800350f
 8003288:	0800350f 	.word	0x0800350f
 800328c:	080032f7 	.word	0x080032f7
 8003290:	0800350f 	.word	0x0800350f
 8003294:	0800350f 	.word	0x0800350f
 8003298:	0800350f 	.word	0x0800350f
 800329c:	0800350f 	.word	0x0800350f
 80032a0:	0800350f 	.word	0x0800350f
 80032a4:	0800350f 	.word	0x0800350f
 80032a8:	0800350f 	.word	0x0800350f
 80032ac:	080032fd 	.word	0x080032fd
 80032b0:	0800350f 	.word	0x0800350f
 80032b4:	0800350f 	.word	0x0800350f
 80032b8:	0800350f 	.word	0x0800350f
 80032bc:	0800350f 	.word	0x0800350f
 80032c0:	0800350f 	.word	0x0800350f
 80032c4:	0800350f 	.word	0x0800350f
 80032c8:	0800350f 	.word	0x0800350f
 80032cc:	08003303 	.word	0x08003303
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80032d0:	4b94      	ldr	r3, [pc, #592]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0320 	and.w	r3, r3, #32
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d009      	beq.n	80032f0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80032dc:	4b91      	ldr	r3, [pc, #580]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	08db      	lsrs	r3, r3, #3
 80032e2:	f003 0303 	and.w	r3, r3, #3
 80032e6:	4a90      	ldr	r2, [pc, #576]	; (8003528 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032e8:	fa22 f303 	lsr.w	r3, r2, r3
 80032ec:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80032ee:	e111      	b.n	8003514 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80032f0:	4b8d      	ldr	r3, [pc, #564]	; (8003528 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032f2:	61bb      	str	r3, [r7, #24]
    break;
 80032f4:	e10e      	b.n	8003514 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80032f6:	4b8d      	ldr	r3, [pc, #564]	; (800352c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80032f8:	61bb      	str	r3, [r7, #24]
    break;
 80032fa:	e10b      	b.n	8003514 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80032fc:	4b8c      	ldr	r3, [pc, #560]	; (8003530 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80032fe:	61bb      	str	r3, [r7, #24]
    break;
 8003300:	e108      	b.n	8003514 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003302:	4b88      	ldr	r3, [pc, #544]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800330c:	4b85      	ldr	r3, [pc, #532]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800330e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003310:	091b      	lsrs	r3, r3, #4
 8003312:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003316:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003318:	4b82      	ldr	r3, [pc, #520]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800331a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800331c:	f003 0301 	and.w	r3, r3, #1
 8003320:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003322:	4b80      	ldr	r3, [pc, #512]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003324:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003326:	08db      	lsrs	r3, r3, #3
 8003328:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	fb02 f303 	mul.w	r3, r2, r3
 8003332:	ee07 3a90 	vmov	s15, r3
 8003336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800333a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 80e1 	beq.w	8003508 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	2b02      	cmp	r3, #2
 800334a:	f000 8083 	beq.w	8003454 <HAL_RCC_GetSysClockFreq+0x204>
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	2b02      	cmp	r3, #2
 8003352:	f200 80a1 	bhi.w	8003498 <HAL_RCC_GetSysClockFreq+0x248>
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d003      	beq.n	8003364 <HAL_RCC_GetSysClockFreq+0x114>
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	2b01      	cmp	r3, #1
 8003360:	d056      	beq.n	8003410 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003362:	e099      	b.n	8003498 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003364:	4b6f      	ldr	r3, [pc, #444]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0320 	and.w	r3, r3, #32
 800336c:	2b00      	cmp	r3, #0
 800336e:	d02d      	beq.n	80033cc <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003370:	4b6c      	ldr	r3, [pc, #432]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	08db      	lsrs	r3, r3, #3
 8003376:	f003 0303 	and.w	r3, r3, #3
 800337a:	4a6b      	ldr	r2, [pc, #428]	; (8003528 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800337c:	fa22 f303 	lsr.w	r3, r2, r3
 8003380:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	ee07 3a90 	vmov	s15, r3
 8003388:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	ee07 3a90 	vmov	s15, r3
 8003392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003396:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800339a:	4b62      	ldr	r3, [pc, #392]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800339c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033a2:	ee07 3a90 	vmov	s15, r3
 80033a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80033ae:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003534 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80033be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033c6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80033ca:	e087      	b.n	80034dc <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	ee07 3a90 	vmov	s15, r3
 80033d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033d6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003538 <HAL_RCC_GetSysClockFreq+0x2e8>
 80033da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033de:	4b51      	ldr	r3, [pc, #324]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033e6:	ee07 3a90 	vmov	s15, r3
 80033ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80033f2:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003534 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003402:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800340a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800340e:	e065      	b.n	80034dc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	ee07 3a90 	vmov	s15, r3
 8003416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800341a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800353c <HAL_RCC_GetSysClockFreq+0x2ec>
 800341e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003422:	4b40      	ldr	r3, [pc, #256]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003426:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800342a:	ee07 3a90 	vmov	s15, r3
 800342e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003432:	ed97 6a02 	vldr	s12, [r7, #8]
 8003436:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003534 <HAL_RCC_GetSysClockFreq+0x2e4>
 800343a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800343e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003442:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003446:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800344a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800344e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003452:	e043      	b.n	80034dc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	ee07 3a90 	vmov	s15, r3
 800345a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800345e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003540 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003462:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003466:	4b2f      	ldr	r3, [pc, #188]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800346e:	ee07 3a90 	vmov	s15, r3
 8003472:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003476:	ed97 6a02 	vldr	s12, [r7, #8]
 800347a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003534 <HAL_RCC_GetSysClockFreq+0x2e4>
 800347e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003482:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003486:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800348a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800348e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003492:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003496:	e021      	b.n	80034dc <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	ee07 3a90 	vmov	s15, r3
 800349e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034a2:	eddf 6a26 	vldr	s13, [pc, #152]	; 800353c <HAL_RCC_GetSysClockFreq+0x2ec>
 80034a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034aa:	4b1e      	ldr	r3, [pc, #120]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034b2:	ee07 3a90 	vmov	s15, r3
 80034b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80034be:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003534 <HAL_RCC_GetSysClockFreq+0x2e4>
 80034c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80034ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80034da:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80034dc:	4b11      	ldr	r3, [pc, #68]	; (8003524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e0:	0a5b      	lsrs	r3, r3, #9
 80034e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80034e6:	3301      	adds	r3, #1
 80034e8:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	ee07 3a90 	vmov	s15, r3
 80034f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80034f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80034f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003500:	ee17 3a90 	vmov	r3, s15
 8003504:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003506:	e005      	b.n	8003514 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	61bb      	str	r3, [r7, #24]
    break;
 800350c:	e002      	b.n	8003514 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800350e:	4b07      	ldr	r3, [pc, #28]	; (800352c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003510:	61bb      	str	r3, [r7, #24]
    break;
 8003512:	bf00      	nop
  }

  return sysclockfreq;
 8003514:	69bb      	ldr	r3, [r7, #24]
}
 8003516:	4618      	mov	r0, r3
 8003518:	3724      	adds	r7, #36	; 0x24
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	58024400 	.word	0x58024400
 8003528:	03d09000 	.word	0x03d09000
 800352c:	003d0900 	.word	0x003d0900
 8003530:	007a1200 	.word	0x007a1200
 8003534:	46000000 	.word	0x46000000
 8003538:	4c742400 	.word	0x4c742400
 800353c:	4a742400 	.word	0x4a742400
 8003540:	4af42400 	.word	0x4af42400

08003544 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800354a:	f7ff fe81 	bl	8003250 <HAL_RCC_GetSysClockFreq>
 800354e:	4602      	mov	r2, r0
 8003550:	4b10      	ldr	r3, [pc, #64]	; (8003594 <HAL_RCC_GetHCLKFreq+0x50>)
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	0a1b      	lsrs	r3, r3, #8
 8003556:	f003 030f 	and.w	r3, r3, #15
 800355a:	490f      	ldr	r1, [pc, #60]	; (8003598 <HAL_RCC_GetHCLKFreq+0x54>)
 800355c:	5ccb      	ldrb	r3, [r1, r3]
 800355e:	f003 031f 	and.w	r3, r3, #31
 8003562:	fa22 f303 	lsr.w	r3, r2, r3
 8003566:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003568:	4b0a      	ldr	r3, [pc, #40]	; (8003594 <HAL_RCC_GetHCLKFreq+0x50>)
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	f003 030f 	and.w	r3, r3, #15
 8003570:	4a09      	ldr	r2, [pc, #36]	; (8003598 <HAL_RCC_GetHCLKFreq+0x54>)
 8003572:	5cd3      	ldrb	r3, [r2, r3]
 8003574:	f003 031f 	and.w	r3, r3, #31
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	fa22 f303 	lsr.w	r3, r2, r3
 800357e:	4a07      	ldr	r2, [pc, #28]	; (800359c <HAL_RCC_GetHCLKFreq+0x58>)
 8003580:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003582:	4a07      	ldr	r2, [pc, #28]	; (80035a0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003588:	4b04      	ldr	r3, [pc, #16]	; (800359c <HAL_RCC_GetHCLKFreq+0x58>)
 800358a:	681b      	ldr	r3, [r3, #0]
}
 800358c:	4618      	mov	r0, r3
 800358e:	3708      	adds	r7, #8
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	58024400 	.word	0x58024400
 8003598:	0800a474 	.word	0x0800a474
 800359c:	24000008 	.word	0x24000008
 80035a0:	24000004 	.word	0x24000004

080035a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80035a8:	f7ff ffcc 	bl	8003544 <HAL_RCC_GetHCLKFreq>
 80035ac:	4602      	mov	r2, r0
 80035ae:	4b06      	ldr	r3, [pc, #24]	; (80035c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	091b      	lsrs	r3, r3, #4
 80035b4:	f003 0307 	and.w	r3, r3, #7
 80035b8:	4904      	ldr	r1, [pc, #16]	; (80035cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80035ba:	5ccb      	ldrb	r3, [r1, r3]
 80035bc:	f003 031f 	and.w	r3, r3, #31
 80035c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	58024400 	.word	0x58024400
 80035cc:	0800a474 	.word	0x0800a474

080035d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80035d4:	f7ff ffb6 	bl	8003544 <HAL_RCC_GetHCLKFreq>
 80035d8:	4602      	mov	r2, r0
 80035da:	4b06      	ldr	r3, [pc, #24]	; (80035f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035dc:	69db      	ldr	r3, [r3, #28]
 80035de:	0a1b      	lsrs	r3, r3, #8
 80035e0:	f003 0307 	and.w	r3, r3, #7
 80035e4:	4904      	ldr	r1, [pc, #16]	; (80035f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80035e6:	5ccb      	ldrb	r3, [r1, r3]
 80035e8:	f003 031f 	and.w	r3, r3, #31
 80035ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	58024400 	.word	0x58024400
 80035f8:	0800a474 	.word	0x0800a474

080035fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	223f      	movs	r2, #63	; 0x3f
 800360a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800360c:	4b1a      	ldr	r3, [pc, #104]	; (8003678 <HAL_RCC_GetClockConfig+0x7c>)
 800360e:	691b      	ldr	r3, [r3, #16]
 8003610:	f003 0207 	and.w	r2, r3, #7
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8003618:	4b17      	ldr	r3, [pc, #92]	; (8003678 <HAL_RCC_GetClockConfig+0x7c>)
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8003624:	4b14      	ldr	r3, [pc, #80]	; (8003678 <HAL_RCC_GetClockConfig+0x7c>)
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	f003 020f 	and.w	r2, r3, #15
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8003630:	4b11      	ldr	r3, [pc, #68]	; (8003678 <HAL_RCC_GetClockConfig+0x7c>)
 8003632:	699b      	ldr	r3, [r3, #24]
 8003634:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800363c:	4b0e      	ldr	r3, [pc, #56]	; (8003678 <HAL_RCC_GetClockConfig+0x7c>)
 800363e:	69db      	ldr	r3, [r3, #28]
 8003640:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8003648:	4b0b      	ldr	r3, [pc, #44]	; (8003678 <HAL_RCC_GetClockConfig+0x7c>)
 800364a:	69db      	ldr	r3, [r3, #28]
 800364c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8003654:	4b08      	ldr	r3, [pc, #32]	; (8003678 <HAL_RCC_GetClockConfig+0x7c>)
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003660:	4b06      	ldr	r3, [pc, #24]	; (800367c <HAL_RCC_GetClockConfig+0x80>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 020f 	and.w	r2, r3, #15
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	601a      	str	r2, [r3, #0]
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr
 8003678:	58024400 	.word	0x58024400
 800367c:	52002000 	.word	0x52002000

08003680 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003688:	2300      	movs	r3, #0
 800368a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800368c:	2300      	movs	r3, #0
 800368e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d03f      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036a0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80036a4:	d02a      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80036a6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80036aa:	d824      	bhi.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80036b0:	d018      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80036b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80036b6:	d81e      	bhi.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d003      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80036bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036c0:	d007      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80036c2:	e018      	b.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036c4:	4bab      	ldr	r3, [pc, #684]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80036c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c8:	4aaa      	ldr	r2, [pc, #680]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80036ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036ce:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80036d0:	e015      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	3304      	adds	r3, #4
 80036d6:	2102      	movs	r1, #2
 80036d8:	4618      	mov	r0, r3
 80036da:	f001 f9cf 	bl	8004a7c <RCCEx_PLL2_Config>
 80036de:	4603      	mov	r3, r0
 80036e0:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80036e2:	e00c      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	3324      	adds	r3, #36	; 0x24
 80036e8:	2102      	movs	r1, #2
 80036ea:	4618      	mov	r0, r3
 80036ec:	f001 fa78 	bl	8004be0 <RCCEx_PLL3_Config>
 80036f0:	4603      	mov	r3, r0
 80036f2:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80036f4:	e003      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	75fb      	strb	r3, [r7, #23]
      break;
 80036fa:	e000      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80036fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036fe:	7dfb      	ldrb	r3, [r7, #23]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d109      	bne.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003704:	4b9b      	ldr	r3, [pc, #620]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003708:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003710:	4998      	ldr	r1, [pc, #608]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003712:	4313      	orrs	r3, r2
 8003714:	650b      	str	r3, [r1, #80]	; 0x50
 8003716:	e001      	b.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003718:	7dfb      	ldrb	r3, [r7, #23]
 800371a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003724:	2b00      	cmp	r3, #0
 8003726:	d03d      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800372c:	2b04      	cmp	r3, #4
 800372e:	d826      	bhi.n	800377e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003730:	a201      	add	r2, pc, #4	; (adr r2, 8003738 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8003732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003736:	bf00      	nop
 8003738:	0800374d 	.word	0x0800374d
 800373c:	0800375b 	.word	0x0800375b
 8003740:	0800376d 	.word	0x0800376d
 8003744:	08003785 	.word	0x08003785
 8003748:	08003785 	.word	0x08003785
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800374c:	4b89      	ldr	r3, [pc, #548]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800374e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003750:	4a88      	ldr	r2, [pc, #544]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003752:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003756:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003758:	e015      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	3304      	adds	r3, #4
 800375e:	2100      	movs	r1, #0
 8003760:	4618      	mov	r0, r3
 8003762:	f001 f98b 	bl	8004a7c <RCCEx_PLL2_Config>
 8003766:	4603      	mov	r3, r0
 8003768:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800376a:	e00c      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	3324      	adds	r3, #36	; 0x24
 8003770:	2100      	movs	r1, #0
 8003772:	4618      	mov	r0, r3
 8003774:	f001 fa34 	bl	8004be0 <RCCEx_PLL3_Config>
 8003778:	4603      	mov	r3, r0
 800377a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800377c:	e003      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	75fb      	strb	r3, [r7, #23]
      break;
 8003782:	e000      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003784:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003786:	7dfb      	ldrb	r3, [r7, #23]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d109      	bne.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800378c:	4b79      	ldr	r3, [pc, #484]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800378e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003790:	f023 0207 	bic.w	r2, r3, #7
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003798:	4976      	ldr	r1, [pc, #472]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800379a:	4313      	orrs	r3, r2
 800379c:	650b      	str	r3, [r1, #80]	; 0x50
 800379e:	e001      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037a0:	7dfb      	ldrb	r3, [r7, #23]
 80037a2:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d042      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037b8:	d02b      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x192>
 80037ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037be:	d825      	bhi.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80037c0:	2bc0      	cmp	r3, #192	; 0xc0
 80037c2:	d028      	beq.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80037c4:	2bc0      	cmp	r3, #192	; 0xc0
 80037c6:	d821      	bhi.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80037c8:	2b80      	cmp	r3, #128	; 0x80
 80037ca:	d016      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80037cc:	2b80      	cmp	r3, #128	; 0x80
 80037ce:	d81d      	bhi.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d002      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80037d4:	2b40      	cmp	r3, #64	; 0x40
 80037d6:	d007      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80037d8:	e018      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037da:	4b66      	ldr	r3, [pc, #408]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037de:	4a65      	ldr	r2, [pc, #404]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037e4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80037e6:	e017      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3304      	adds	r3, #4
 80037ec:	2100      	movs	r1, #0
 80037ee:	4618      	mov	r0, r3
 80037f0:	f001 f944 	bl	8004a7c <RCCEx_PLL2_Config>
 80037f4:	4603      	mov	r3, r0
 80037f6:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80037f8:	e00e      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	3324      	adds	r3, #36	; 0x24
 80037fe:	2100      	movs	r1, #0
 8003800:	4618      	mov	r0, r3
 8003802:	f001 f9ed 	bl	8004be0 <RCCEx_PLL3_Config>
 8003806:	4603      	mov	r3, r0
 8003808:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800380a:	e005      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	75fb      	strb	r3, [r7, #23]
      break;
 8003810:	e002      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8003812:	bf00      	nop
 8003814:	e000      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8003816:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003818:	7dfb      	ldrb	r3, [r7, #23]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d109      	bne.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800381e:	4b55      	ldr	r3, [pc, #340]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003820:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003822:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800382a:	4952      	ldr	r1, [pc, #328]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800382c:	4313      	orrs	r3, r2
 800382e:	650b      	str	r3, [r1, #80]	; 0x50
 8003830:	e001      	b.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003832:	7dfb      	ldrb	r3, [r7, #23]
 8003834:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800383e:	2b00      	cmp	r3, #0
 8003840:	d049      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003848:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800384c:	d030      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800384e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003852:	d82a      	bhi.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003854:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003858:	d02c      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800385a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800385e:	d824      	bhi.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003860:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003864:	d018      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8003866:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800386a:	d81e      	bhi.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800386c:	2b00      	cmp	r3, #0
 800386e:	d003      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003870:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003874:	d007      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8003876:	e018      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003878:	4b3e      	ldr	r3, [pc, #248]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800387a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800387c:	4a3d      	ldr	r2, [pc, #244]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800387e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003882:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003884:	e017      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	3304      	adds	r3, #4
 800388a:	2100      	movs	r1, #0
 800388c:	4618      	mov	r0, r3
 800388e:	f001 f8f5 	bl	8004a7c <RCCEx_PLL2_Config>
 8003892:	4603      	mov	r3, r0
 8003894:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003896:	e00e      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	3324      	adds	r3, #36	; 0x24
 800389c:	2100      	movs	r1, #0
 800389e:	4618      	mov	r0, r3
 80038a0:	f001 f99e 	bl	8004be0 <RCCEx_PLL3_Config>
 80038a4:	4603      	mov	r3, r0
 80038a6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80038a8:	e005      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	75fb      	strb	r3, [r7, #23]
      break;
 80038ae:	e002      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80038b0:	bf00      	nop
 80038b2:	e000      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80038b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038b6:	7dfb      	ldrb	r3, [r7, #23]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10a      	bne.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80038bc:	4b2d      	ldr	r3, [pc, #180]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c0:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80038ca:	492a      	ldr	r1, [pc, #168]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	658b      	str	r3, [r1, #88]	; 0x58
 80038d0:	e001      	b.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d2:	7dfb      	ldrb	r3, [r7, #23]
 80038d4:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d04c      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80038e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80038ec:	d030      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80038ee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80038f2:	d82a      	bhi.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80038f4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80038f8:	d02c      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 80038fa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80038fe:	d824      	bhi.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003900:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003904:	d018      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8003906:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800390a:	d81e      	bhi.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800390c:	2b00      	cmp	r3, #0
 800390e:	d003      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003910:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003914:	d007      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003916:	e018      	b.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003918:	4b16      	ldr	r3, [pc, #88]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800391a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800391c:	4a15      	ldr	r2, [pc, #84]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800391e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003922:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003924:	e017      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	3304      	adds	r3, #4
 800392a:	2100      	movs	r1, #0
 800392c:	4618      	mov	r0, r3
 800392e:	f001 f8a5 	bl	8004a7c <RCCEx_PLL2_Config>
 8003932:	4603      	mov	r3, r0
 8003934:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003936:	e00e      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	3324      	adds	r3, #36	; 0x24
 800393c:	2100      	movs	r1, #0
 800393e:	4618      	mov	r0, r3
 8003940:	f001 f94e 	bl	8004be0 <RCCEx_PLL3_Config>
 8003944:	4603      	mov	r3, r0
 8003946:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003948:	e005      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	75fb      	strb	r3, [r7, #23]
      break;
 800394e:	e002      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8003950:	bf00      	nop
 8003952:	e000      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8003954:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003956:	7dfb      	ldrb	r3, [r7, #23]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d10d      	bne.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800395c:	4b05      	ldr	r3, [pc, #20]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800395e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003960:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800396a:	4902      	ldr	r1, [pc, #8]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800396c:	4313      	orrs	r3, r2
 800396e:	658b      	str	r3, [r1, #88]	; 0x58
 8003970:	e004      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8003972:	bf00      	nop
 8003974:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003978:	7dfb      	ldrb	r3, [r7, #23]
 800397a:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d032      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800398c:	2b30      	cmp	r3, #48	; 0x30
 800398e:	d01c      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003990:	2b30      	cmp	r3, #48	; 0x30
 8003992:	d817      	bhi.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8003994:	2b20      	cmp	r3, #32
 8003996:	d00c      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8003998:	2b20      	cmp	r3, #32
 800399a:	d813      	bhi.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x344>
 800399c:	2b00      	cmp	r3, #0
 800399e:	d016      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80039a0:	2b10      	cmp	r3, #16
 80039a2:	d10f      	bne.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039a4:	4baf      	ldr	r3, [pc, #700]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80039a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a8:	4aae      	ldr	r2, [pc, #696]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80039aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80039b0:	e00e      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	3304      	adds	r3, #4
 80039b6:	2102      	movs	r1, #2
 80039b8:	4618      	mov	r0, r3
 80039ba:	f001 f85f 	bl	8004a7c <RCCEx_PLL2_Config>
 80039be:	4603      	mov	r3, r0
 80039c0:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80039c2:	e005      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	75fb      	strb	r3, [r7, #23]
      break;
 80039c8:	e002      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 80039ca:	bf00      	nop
 80039cc:	e000      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 80039ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039d0:	7dfb      	ldrb	r3, [r7, #23]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d109      	bne.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80039d6:	4ba3      	ldr	r3, [pc, #652]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80039d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039da:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039e2:	49a0      	ldr	r1, [pc, #640]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	64cb      	str	r3, [r1, #76]	; 0x4c
 80039e8:	e001      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039ea:	7dfb      	ldrb	r3, [r7, #23]
 80039ec:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d047      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a02:	d030      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8003a04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a08:	d82a      	bhi.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003a0a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003a0e:	d02c      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8003a10:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003a14:	d824      	bhi.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003a16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a1a:	d018      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8003a1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a20:	d81e      	bhi.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8003a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a2a:	d007      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8003a2c:	e018      	b.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a2e:	4b8d      	ldr	r3, [pc, #564]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a32:	4a8c      	ldr	r2, [pc, #560]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003a34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a38:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003a3a:	e017      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	3304      	adds	r3, #4
 8003a40:	2100      	movs	r1, #0
 8003a42:	4618      	mov	r0, r3
 8003a44:	f001 f81a 	bl	8004a7c <RCCEx_PLL2_Config>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003a4c:	e00e      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	3324      	adds	r3, #36	; 0x24
 8003a52:	2100      	movs	r1, #0
 8003a54:	4618      	mov	r0, r3
 8003a56:	f001 f8c3 	bl	8004be0 <RCCEx_PLL3_Config>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003a5e:	e005      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	75fb      	strb	r3, [r7, #23]
      break;
 8003a64:	e002      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8003a66:	bf00      	nop
 8003a68:	e000      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8003a6a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a6c:	7dfb      	ldrb	r3, [r7, #23]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d109      	bne.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003a72:	4b7c      	ldr	r3, [pc, #496]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003a74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a76:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a7e:	4979      	ldr	r1, [pc, #484]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003a80:	4313      	orrs	r3, r2
 8003a82:	650b      	str	r3, [r1, #80]	; 0x50
 8003a84:	e001      	b.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a86:	7dfb      	ldrb	r3, [r7, #23]
 8003a88:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d049      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a9a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a9e:	d02e      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8003aa0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003aa4:	d828      	bhi.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003aa6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003aaa:	d02a      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8003aac:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003ab0:	d822      	bhi.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003ab2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003ab6:	d026      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8003ab8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003abc:	d81c      	bhi.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003abe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ac2:	d010      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8003ac4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ac8:	d816      	bhi.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d01d      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8003ace:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ad2:	d111      	bne.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	3304      	adds	r3, #4
 8003ad8:	2101      	movs	r1, #1
 8003ada:	4618      	mov	r0, r3
 8003adc:	f000 ffce 	bl	8004a7c <RCCEx_PLL2_Config>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003ae4:	e012      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	3324      	adds	r3, #36	; 0x24
 8003aea:	2101      	movs	r1, #1
 8003aec:	4618      	mov	r0, r3
 8003aee:	f001 f877 	bl	8004be0 <RCCEx_PLL3_Config>
 8003af2:	4603      	mov	r3, r0
 8003af4:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003af6:	e009      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	75fb      	strb	r3, [r7, #23]
      break;
 8003afc:	e006      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003afe:	bf00      	nop
 8003b00:	e004      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003b02:	bf00      	nop
 8003b04:	e002      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003b06:	bf00      	nop
 8003b08:	e000      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003b0a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b0c:	7dfb      	ldrb	r3, [r7, #23]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d109      	bne.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003b12:	4b54      	ldr	r3, [pc, #336]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003b14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b16:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b1e:	4951      	ldr	r1, [pc, #324]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003b20:	4313      	orrs	r3, r2
 8003b22:	650b      	str	r3, [r1, #80]	; 0x50
 8003b24:	e001      	b.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b26:	7dfb      	ldrb	r3, [r7, #23]
 8003b28:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d04b      	beq.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003b3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b40:	d02e      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8003b42:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b46:	d828      	bhi.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b4c:	d02a      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b52:	d822      	bhi.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003b54:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003b58:	d026      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8003b5a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003b5e:	d81c      	bhi.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003b60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b64:	d010      	beq.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8003b66:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b6a:	d816      	bhi.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d01d      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8003b70:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b74:	d111      	bne.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	3304      	adds	r3, #4
 8003b7a:	2101      	movs	r1, #1
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f000 ff7d 	bl	8004a7c <RCCEx_PLL2_Config>
 8003b82:	4603      	mov	r3, r0
 8003b84:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003b86:	e012      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	3324      	adds	r3, #36	; 0x24
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f001 f826 	bl	8004be0 <RCCEx_PLL3_Config>
 8003b94:	4603      	mov	r3, r0
 8003b96:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003b98:	e009      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	75fb      	strb	r3, [r7, #23]
      break;
 8003b9e:	e006      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003ba0:	bf00      	nop
 8003ba2:	e004      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003ba4:	bf00      	nop
 8003ba6:	e002      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003ba8:	bf00      	nop
 8003baa:	e000      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003bac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bae:	7dfb      	ldrb	r3, [r7, #23]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d10a      	bne.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003bb4:	4b2b      	ldr	r3, [pc, #172]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb8:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003bc2:	4928      	ldr	r1, [pc, #160]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	658b      	str	r3, [r1, #88]	; 0x58
 8003bc8:	e001      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bca:	7dfb      	ldrb	r3, [r7, #23]
 8003bcc:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d02f      	beq.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bde:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003be2:	d00e      	beq.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8003be4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003be8:	d814      	bhi.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d015      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003bee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003bf2:	d10f      	bne.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bf4:	4b1b      	ldr	r3, [pc, #108]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf8:	4a1a      	ldr	r2, [pc, #104]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003bfa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bfe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003c00:	e00c      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	3304      	adds	r3, #4
 8003c06:	2101      	movs	r1, #1
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f000 ff37 	bl	8004a7c <RCCEx_PLL2_Config>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003c12:	e003      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	75fb      	strb	r3, [r7, #23]
      break;
 8003c18:	e000      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8003c1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c1c:	7dfb      	ldrb	r3, [r7, #23]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d109      	bne.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003c22:	4b10      	ldr	r3, [pc, #64]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003c24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c26:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c2e:	490d      	ldr	r1, [pc, #52]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	650b      	str	r3, [r1, #80]	; 0x50
 8003c34:	e001      	b.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c36:	7dfb      	ldrb	r3, [r7, #23]
 8003c38:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d033      	beq.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c4a:	2b03      	cmp	r3, #3
 8003c4c:	d81c      	bhi.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003c4e:	a201      	add	r2, pc, #4	; (adr r2, 8003c54 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8003c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c54:	08003c8f 	.word	0x08003c8f
 8003c58:	08003c69 	.word	0x08003c69
 8003c5c:	08003c77 	.word	0x08003c77
 8003c60:	08003c8f 	.word	0x08003c8f
 8003c64:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c68:	4bb8      	ldr	r3, [pc, #736]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c6c:	4ab7      	ldr	r2, [pc, #732]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003c6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c72:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003c74:	e00c      	b.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	3304      	adds	r3, #4
 8003c7a:	2102      	movs	r1, #2
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f000 fefd 	bl	8004a7c <RCCEx_PLL2_Config>
 8003c82:	4603      	mov	r3, r0
 8003c84:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003c86:	e003      	b.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	75fb      	strb	r3, [r7, #23]
      break;
 8003c8c:	e000      	b.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8003c8e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c90:	7dfb      	ldrb	r3, [r7, #23]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d109      	bne.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003c96:	4bad      	ldr	r3, [pc, #692]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c9a:	f023 0203 	bic.w	r2, r3, #3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca2:	49aa      	ldr	r1, [pc, #680]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003ca8:	e001      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003caa:	7dfb      	ldrb	r3, [r7, #23]
 8003cac:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	f000 8086 	beq.w	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cbc:	4ba4      	ldr	r3, [pc, #656]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4aa3      	ldr	r2, [pc, #652]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003cc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cc6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003cc8:	f7fd fad4 	bl	8001274 <HAL_GetTick>
 8003ccc:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cce:	e009      	b.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cd0:	f7fd fad0 	bl	8001274 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b64      	cmp	r3, #100	; 0x64
 8003cdc:	d902      	bls.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	75fb      	strb	r3, [r7, #23]
        break;
 8003ce2:	e005      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ce4:	4b9a      	ldr	r3, [pc, #616]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d0ef      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8003cf0:	7dfb      	ldrb	r3, [r7, #23]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d166      	bne.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003cf6:	4b95      	ldr	r3, [pc, #596]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003cf8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d00:	4053      	eors	r3, r2
 8003d02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d013      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d0a:	4b90      	ldr	r3, [pc, #576]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d12:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d14:	4b8d      	ldr	r3, [pc, #564]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d18:	4a8c      	ldr	r2, [pc, #560]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d1e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d20:	4b8a      	ldr	r3, [pc, #552]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d24:	4a89      	ldr	r2, [pc, #548]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d2a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003d2c:	4a87      	ldr	r2, [pc, #540]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d3c:	d115      	bne.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d3e:	f7fd fa99 	bl	8001274 <HAL_GetTick>
 8003d42:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d44:	e00b      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d46:	f7fd fa95 	bl	8001274 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d902      	bls.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	75fb      	strb	r3, [r7, #23]
            break;
 8003d5c:	e005      	b.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d5e:	4b7b      	ldr	r3, [pc, #492]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d0ed      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8003d6a:	7dfb      	ldrb	r3, [r7, #23]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d126      	bne.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d7a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d7e:	d10d      	bne.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8003d80:	4b72      	ldr	r3, [pc, #456]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d82:	691b      	ldr	r3, [r3, #16]
 8003d84:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d8e:	0919      	lsrs	r1, r3, #4
 8003d90:	4b70      	ldr	r3, [pc, #448]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8003d92:	400b      	ands	r3, r1
 8003d94:	496d      	ldr	r1, [pc, #436]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	610b      	str	r3, [r1, #16]
 8003d9a:	e005      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8003d9c:	4b6b      	ldr	r3, [pc, #428]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	4a6a      	ldr	r2, [pc, #424]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003da2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003da6:	6113      	str	r3, [r2, #16]
 8003da8:	4b68      	ldr	r3, [pc, #416]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003daa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003db2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003db6:	4965      	ldr	r1, [pc, #404]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	670b      	str	r3, [r1, #112]	; 0x70
 8003dbc:	e004      	b.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003dbe:	7dfb      	ldrb	r3, [r7, #23]
 8003dc0:	75bb      	strb	r3, [r7, #22]
 8003dc2:	e001      	b.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dc4:	7dfb      	ldrb	r3, [r7, #23]
 8003dc6:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0301 	and.w	r3, r3, #1
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d07e      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003dd8:	2b28      	cmp	r3, #40	; 0x28
 8003dda:	d867      	bhi.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8003ddc:	a201      	add	r2, pc, #4	; (adr r2, 8003de4 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8003dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de2:	bf00      	nop
 8003de4:	08003eb3 	.word	0x08003eb3
 8003de8:	08003ead 	.word	0x08003ead
 8003dec:	08003ead 	.word	0x08003ead
 8003df0:	08003ead 	.word	0x08003ead
 8003df4:	08003ead 	.word	0x08003ead
 8003df8:	08003ead 	.word	0x08003ead
 8003dfc:	08003ead 	.word	0x08003ead
 8003e00:	08003ead 	.word	0x08003ead
 8003e04:	08003e89 	.word	0x08003e89
 8003e08:	08003ead 	.word	0x08003ead
 8003e0c:	08003ead 	.word	0x08003ead
 8003e10:	08003ead 	.word	0x08003ead
 8003e14:	08003ead 	.word	0x08003ead
 8003e18:	08003ead 	.word	0x08003ead
 8003e1c:	08003ead 	.word	0x08003ead
 8003e20:	08003ead 	.word	0x08003ead
 8003e24:	08003e9b 	.word	0x08003e9b
 8003e28:	08003ead 	.word	0x08003ead
 8003e2c:	08003ead 	.word	0x08003ead
 8003e30:	08003ead 	.word	0x08003ead
 8003e34:	08003ead 	.word	0x08003ead
 8003e38:	08003ead 	.word	0x08003ead
 8003e3c:	08003ead 	.word	0x08003ead
 8003e40:	08003ead 	.word	0x08003ead
 8003e44:	08003eb3 	.word	0x08003eb3
 8003e48:	08003ead 	.word	0x08003ead
 8003e4c:	08003ead 	.word	0x08003ead
 8003e50:	08003ead 	.word	0x08003ead
 8003e54:	08003ead 	.word	0x08003ead
 8003e58:	08003ead 	.word	0x08003ead
 8003e5c:	08003ead 	.word	0x08003ead
 8003e60:	08003ead 	.word	0x08003ead
 8003e64:	08003eb3 	.word	0x08003eb3
 8003e68:	08003ead 	.word	0x08003ead
 8003e6c:	08003ead 	.word	0x08003ead
 8003e70:	08003ead 	.word	0x08003ead
 8003e74:	08003ead 	.word	0x08003ead
 8003e78:	08003ead 	.word	0x08003ead
 8003e7c:	08003ead 	.word	0x08003ead
 8003e80:	08003ead 	.word	0x08003ead
 8003e84:	08003eb3 	.word	0x08003eb3
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	3304      	adds	r3, #4
 8003e8c:	2101      	movs	r1, #1
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f000 fdf4 	bl	8004a7c <RCCEx_PLL2_Config>
 8003e94:	4603      	mov	r3, r0
 8003e96:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003e98:	e00c      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	3324      	adds	r3, #36	; 0x24
 8003e9e:	2101      	movs	r1, #1
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f000 fe9d 	bl	8004be0 <RCCEx_PLL3_Config>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003eaa:	e003      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	75fb      	strb	r3, [r7, #23]
      break;
 8003eb0:	e000      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8003eb2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003eb4:	7dfb      	ldrb	r3, [r7, #23]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d109      	bne.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003eba:	4b24      	ldr	r3, [pc, #144]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003ebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ebe:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ec6:	4921      	ldr	r1, [pc, #132]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	654b      	str	r3, [r1, #84]	; 0x54
 8003ecc:	e001      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ece:	7dfb      	ldrb	r3, [r7, #23]
 8003ed0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d03e      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ee2:	2b05      	cmp	r3, #5
 8003ee4:	d820      	bhi.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8003ee6:	a201      	add	r2, pc, #4	; (adr r2, 8003eec <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8003ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eec:	08003f2f 	.word	0x08003f2f
 8003ef0:	08003f05 	.word	0x08003f05
 8003ef4:	08003f17 	.word	0x08003f17
 8003ef8:	08003f2f 	.word	0x08003f2f
 8003efc:	08003f2f 	.word	0x08003f2f
 8003f00:	08003f2f 	.word	0x08003f2f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	3304      	adds	r3, #4
 8003f08:	2101      	movs	r1, #1
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f000 fdb6 	bl	8004a7c <RCCEx_PLL2_Config>
 8003f10:	4603      	mov	r3, r0
 8003f12:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003f14:	e00c      	b.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	3324      	adds	r3, #36	; 0x24
 8003f1a:	2101      	movs	r1, #1
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f000 fe5f 	bl	8004be0 <RCCEx_PLL3_Config>
 8003f22:	4603      	mov	r3, r0
 8003f24:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003f26:	e003      	b.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	75fb      	strb	r3, [r7, #23]
      break;
 8003f2c:	e000      	b.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8003f2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f30:	7dfb      	ldrb	r3, [r7, #23]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d110      	bne.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003f36:	4b05      	ldr	r3, [pc, #20]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003f38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f3a:	f023 0207 	bic.w	r2, r3, #7
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f42:	4902      	ldr	r1, [pc, #8]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	654b      	str	r3, [r1, #84]	; 0x54
 8003f48:	e008      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8003f4a:	bf00      	nop
 8003f4c:	58024400 	.word	0x58024400
 8003f50:	58024800 	.word	0x58024800
 8003f54:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f58:	7dfb      	ldrb	r3, [r7, #23]
 8003f5a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0304 	and.w	r3, r3, #4
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d039      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f6e:	2b05      	cmp	r3, #5
 8003f70:	d820      	bhi.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8003f72:	a201      	add	r2, pc, #4	; (adr r2, 8003f78 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8003f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f78:	08003fbb 	.word	0x08003fbb
 8003f7c:	08003f91 	.word	0x08003f91
 8003f80:	08003fa3 	.word	0x08003fa3
 8003f84:	08003fbb 	.word	0x08003fbb
 8003f88:	08003fbb 	.word	0x08003fbb
 8003f8c:	08003fbb 	.word	0x08003fbb
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	3304      	adds	r3, #4
 8003f94:	2101      	movs	r1, #1
 8003f96:	4618      	mov	r0, r3
 8003f98:	f000 fd70 	bl	8004a7c <RCCEx_PLL2_Config>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003fa0:	e00c      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	3324      	adds	r3, #36	; 0x24
 8003fa6:	2101      	movs	r1, #1
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f000 fe19 	bl	8004be0 <RCCEx_PLL3_Config>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003fb2:	e003      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	75fb      	strb	r3, [r7, #23]
      break;
 8003fb8:	e000      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8003fba:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fbc:	7dfb      	ldrb	r3, [r7, #23]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d10a      	bne.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003fc2:	4bb7      	ldr	r3, [pc, #732]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fc6:	f023 0207 	bic.w	r2, r3, #7
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fd0:	49b3      	ldr	r1, [pc, #716]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	658b      	str	r3, [r1, #88]	; 0x58
 8003fd6:	e001      	b.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fd8:	7dfb      	ldrb	r3, [r7, #23]
 8003fda:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0320 	and.w	r3, r3, #32
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d04b      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ff2:	d02e      	beq.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8003ff4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ff8:	d828      	bhi.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8003ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ffe:	d02a      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8004000:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004004:	d822      	bhi.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8004006:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800400a:	d026      	beq.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800400c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004010:	d81c      	bhi.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8004012:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004016:	d010      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8004018:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800401c:	d816      	bhi.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800401e:	2b00      	cmp	r3, #0
 8004020:	d01d      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8004022:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004026:	d111      	bne.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	3304      	adds	r3, #4
 800402c:	2100      	movs	r1, #0
 800402e:	4618      	mov	r0, r3
 8004030:	f000 fd24 	bl	8004a7c <RCCEx_PLL2_Config>
 8004034:	4603      	mov	r3, r0
 8004036:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004038:	e012      	b.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	3324      	adds	r3, #36	; 0x24
 800403e:	2102      	movs	r1, #2
 8004040:	4618      	mov	r0, r3
 8004042:	f000 fdcd 	bl	8004be0 <RCCEx_PLL3_Config>
 8004046:	4603      	mov	r3, r0
 8004048:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800404a:	e009      	b.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	75fb      	strb	r3, [r7, #23]
      break;
 8004050:	e006      	b.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8004052:	bf00      	nop
 8004054:	e004      	b.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8004056:	bf00      	nop
 8004058:	e002      	b.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800405a:	bf00      	nop
 800405c:	e000      	b.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800405e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004060:	7dfb      	ldrb	r3, [r7, #23]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10a      	bne.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004066:	4b8e      	ldr	r3, [pc, #568]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800406a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004074:	498a      	ldr	r1, [pc, #552]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004076:	4313      	orrs	r3, r2
 8004078:	654b      	str	r3, [r1, #84]	; 0x54
 800407a:	e001      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800407c:	7dfb      	ldrb	r3, [r7, #23]
 800407e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004088:	2b00      	cmp	r3, #0
 800408a:	d04b      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004092:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004096:	d02e      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8004098:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800409c:	d828      	bhi.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800409e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040a2:	d02a      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 80040a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040a8:	d822      	bhi.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80040aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040ae:	d026      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80040b0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040b4:	d81c      	bhi.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80040b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040ba:	d010      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 80040bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040c0:	d816      	bhi.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d01d      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80040c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040ca:	d111      	bne.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3304      	adds	r3, #4
 80040d0:	2100      	movs	r1, #0
 80040d2:	4618      	mov	r0, r3
 80040d4:	f000 fcd2 	bl	8004a7c <RCCEx_PLL2_Config>
 80040d8:	4603      	mov	r3, r0
 80040da:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80040dc:	e012      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	3324      	adds	r3, #36	; 0x24
 80040e2:	2102      	movs	r1, #2
 80040e4:	4618      	mov	r0, r3
 80040e6:	f000 fd7b 	bl	8004be0 <RCCEx_PLL3_Config>
 80040ea:	4603      	mov	r3, r0
 80040ec:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80040ee:	e009      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	75fb      	strb	r3, [r7, #23]
      break;
 80040f4:	e006      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80040f6:	bf00      	nop
 80040f8:	e004      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80040fa:	bf00      	nop
 80040fc:	e002      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80040fe:	bf00      	nop
 8004100:	e000      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8004102:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004104:	7dfb      	ldrb	r3, [r7, #23]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d10a      	bne.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800410a:	4b65      	ldr	r3, [pc, #404]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800410c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800410e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004118:	4961      	ldr	r1, [pc, #388]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800411a:	4313      	orrs	r3, r2
 800411c:	658b      	str	r3, [r1, #88]	; 0x58
 800411e:	e001      	b.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004120:	7dfb      	ldrb	r3, [r7, #23]
 8004122:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800412c:	2b00      	cmp	r3, #0
 800412e:	d04b      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004136:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800413a:	d02e      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 800413c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004140:	d828      	bhi.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8004142:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004146:	d02a      	beq.n	800419e <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8004148:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800414c:	d822      	bhi.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800414e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004152:	d026      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8004154:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004158:	d81c      	bhi.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800415a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800415e:	d010      	beq.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8004160:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004164:	d816      	bhi.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8004166:	2b00      	cmp	r3, #0
 8004168:	d01d      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800416a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800416e:	d111      	bne.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	3304      	adds	r3, #4
 8004174:	2100      	movs	r1, #0
 8004176:	4618      	mov	r0, r3
 8004178:	f000 fc80 	bl	8004a7c <RCCEx_PLL2_Config>
 800417c:	4603      	mov	r3, r0
 800417e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8004180:	e012      	b.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	3324      	adds	r3, #36	; 0x24
 8004186:	2102      	movs	r1, #2
 8004188:	4618      	mov	r0, r3
 800418a:	f000 fd29 	bl	8004be0 <RCCEx_PLL3_Config>
 800418e:	4603      	mov	r3, r0
 8004190:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8004192:	e009      	b.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	75fb      	strb	r3, [r7, #23]
      break;
 8004198:	e006      	b.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800419a:	bf00      	nop
 800419c:	e004      	b.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800419e:	bf00      	nop
 80041a0:	e002      	b.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80041a2:	bf00      	nop
 80041a4:	e000      	b.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80041a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041a8:	7dfb      	ldrb	r3, [r7, #23]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10a      	bne.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80041ae:	4b3c      	ldr	r3, [pc, #240]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80041b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041bc:	4938      	ldr	r1, [pc, #224]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80041be:	4313      	orrs	r3, r2
 80041c0:	658b      	str	r3, [r1, #88]	; 0x58
 80041c2:	e001      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041c4:	7dfb      	ldrb	r3, [r7, #23]
 80041c6:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0308 	and.w	r3, r3, #8
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d01a      	beq.n	800420a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041de:	d10a      	bne.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	3324      	adds	r3, #36	; 0x24
 80041e4:	2102      	movs	r1, #2
 80041e6:	4618      	mov	r0, r3
 80041e8:	f000 fcfa 	bl	8004be0 <RCCEx_PLL3_Config>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d001      	beq.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80041f6:	4b2a      	ldr	r3, [pc, #168]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80041f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041fa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004204:	4926      	ldr	r1, [pc, #152]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004206:	4313      	orrs	r3, r2
 8004208:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0310 	and.w	r3, r3, #16
 8004212:	2b00      	cmp	r3, #0
 8004214:	d01a      	beq.n	800424c <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800421c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004220:	d10a      	bne.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	3324      	adds	r3, #36	; 0x24
 8004226:	2102      	movs	r1, #2
 8004228:	4618      	mov	r0, r3
 800422a:	f000 fcd9 	bl	8004be0 <RCCEx_PLL3_Config>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004238:	4b19      	ldr	r3, [pc, #100]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800423a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800423c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004246:	4916      	ldr	r1, [pc, #88]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004248:	4313      	orrs	r3, r2
 800424a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004254:	2b00      	cmp	r3, #0
 8004256:	d036      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800425e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004262:	d01f      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8004264:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004268:	d817      	bhi.n	800429a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800426a:	2b00      	cmp	r3, #0
 800426c:	d003      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800426e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004272:	d009      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8004274:	e011      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	3304      	adds	r3, #4
 800427a:	2100      	movs	r1, #0
 800427c:	4618      	mov	r0, r3
 800427e:	f000 fbfd 	bl	8004a7c <RCCEx_PLL2_Config>
 8004282:	4603      	mov	r3, r0
 8004284:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004286:	e00e      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3324      	adds	r3, #36	; 0x24
 800428c:	2102      	movs	r1, #2
 800428e:	4618      	mov	r0, r3
 8004290:	f000 fca6 	bl	8004be0 <RCCEx_PLL3_Config>
 8004294:	4603      	mov	r3, r0
 8004296:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004298:	e005      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	75fb      	strb	r3, [r7, #23]
      break;
 800429e:	e002      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 80042a0:	58024400 	.word	0x58024400
      break;
 80042a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042a6:	7dfb      	ldrb	r3, [r7, #23]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d10a      	bne.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042ac:	4b93      	ldr	r3, [pc, #588]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80042ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80042ba:	4990      	ldr	r1, [pc, #576]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	658b      	str	r3, [r1, #88]	; 0x58
 80042c0:	e001      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042c2:	7dfb      	ldrb	r3, [r7, #23]
 80042c4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d033      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042d8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80042dc:	d01c      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 80042de:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80042e2:	d816      	bhi.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 80042e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042e8:	d003      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 80042ea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80042ee:	d007      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 80042f0:	e00f      	b.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042f2:	4b82      	ldr	r3, [pc, #520]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80042f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042f6:	4a81      	ldr	r2, [pc, #516]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80042f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042fc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80042fe:	e00c      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	3324      	adds	r3, #36	; 0x24
 8004304:	2101      	movs	r1, #1
 8004306:	4618      	mov	r0, r3
 8004308:	f000 fc6a 	bl	8004be0 <RCCEx_PLL3_Config>
 800430c:	4603      	mov	r3, r0
 800430e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8004310:	e003      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	75fb      	strb	r3, [r7, #23]
      break;
 8004316:	e000      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8004318:	bf00      	nop
    }

    if(ret == HAL_OK)
 800431a:	7dfb      	ldrb	r3, [r7, #23]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d10a      	bne.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004320:	4b76      	ldr	r3, [pc, #472]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004324:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800432e:	4973      	ldr	r1, [pc, #460]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004330:	4313      	orrs	r3, r2
 8004332:	654b      	str	r3, [r1, #84]	; 0x54
 8004334:	e001      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004336:	7dfb      	ldrb	r3, [r7, #23]
 8004338:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d029      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800434a:	2b00      	cmp	r3, #0
 800434c:	d003      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 800434e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004352:	d007      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8004354:	e00f      	b.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004356:	4b69      	ldr	r3, [pc, #420]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800435a:	4a68      	ldr	r2, [pc, #416]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800435c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004360:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004362:	e00b      	b.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	3304      	adds	r3, #4
 8004368:	2102      	movs	r1, #2
 800436a:	4618      	mov	r0, r3
 800436c:	f000 fb86 	bl	8004a7c <RCCEx_PLL2_Config>
 8004370:	4603      	mov	r3, r0
 8004372:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004374:	e002      	b.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	75fb      	strb	r3, [r7, #23]
      break;
 800437a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800437c:	7dfb      	ldrb	r3, [r7, #23]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d109      	bne.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004382:	4b5e      	ldr	r3, [pc, #376]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004386:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800438e:	495b      	ldr	r1, [pc, #364]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004390:	4313      	orrs	r3, r2
 8004392:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004394:	e001      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004396:	7dfb      	ldrb	r3, [r7, #23]
 8004398:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00a      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	3324      	adds	r3, #36	; 0x24
 80043aa:	2102      	movs	r1, #2
 80043ac:	4618      	mov	r0, r3
 80043ae:	f000 fc17 	bl	8004be0 <RCCEx_PLL3_Config>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d001      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d030      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043d0:	d017      	beq.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 80043d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043d6:	d811      	bhi.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80043d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043dc:	d013      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80043de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043e2:	d80b      	bhi.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d010      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80043e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043ec:	d106      	bne.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043ee:	4b43      	ldr	r3, [pc, #268]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80043f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f2:	4a42      	ldr	r2, [pc, #264]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80043f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043f8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80043fa:	e007      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	75fb      	strb	r3, [r7, #23]
      break;
 8004400:	e004      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8004402:	bf00      	nop
 8004404:	e002      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8004406:	bf00      	nop
 8004408:	e000      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800440a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800440c:	7dfb      	ldrb	r3, [r7, #23]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d109      	bne.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004412:	4b3a      	ldr	r3, [pc, #232]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004416:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800441e:	4937      	ldr	r1, [pc, #220]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004420:	4313      	orrs	r3, r2
 8004422:	654b      	str	r3, [r1, #84]	; 0x54
 8004424:	e001      	b.n	800442a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004426:	7dfb      	ldrb	r3, [r7, #23]
 8004428:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d008      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004436:	4b31      	ldr	r3, [pc, #196]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004438:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800443a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004442:	492e      	ldr	r1, [pc, #184]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004444:	4313      	orrs	r3, r2
 8004446:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d009      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004454:	4b29      	ldr	r3, [pc, #164]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004456:	691b      	ldr	r3, [r3, #16]
 8004458:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004462:	4926      	ldr	r1, [pc, #152]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004464:	4313      	orrs	r3, r2
 8004466:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d008      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004474:	4b21      	ldr	r3, [pc, #132]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004476:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004478:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004480:	491e      	ldr	r1, [pc, #120]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004482:	4313      	orrs	r3, r2
 8004484:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00d      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004492:	4b1a      	ldr	r3, [pc, #104]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	4a19      	ldr	r2, [pc, #100]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004498:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800449c:	6113      	str	r3, [r2, #16]
 800449e:	4b17      	ldr	r3, [pc, #92]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044a0:	691a      	ldr	r2, [r3, #16]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80044a8:	4914      	ldr	r1, [pc, #80]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044aa:	4313      	orrs	r3, r2
 80044ac:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	da08      	bge.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80044b6:	4b11      	ldr	r3, [pc, #68]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ba:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044c2:	490e      	ldr	r1, [pc, #56]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d009      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80044d4:	4b09      	ldr	r3, [pc, #36]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044e2:	4906      	ldr	r1, [pc, #24]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044e4:	4313      	orrs	r3, r2
 80044e6:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80044e8:	7dbb      	ldrb	r3, [r7, #22]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d101      	bne.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 80044ee:	2300      	movs	r3, #0
 80044f0:	e000      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3718      	adds	r7, #24
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	58024400 	.word	0x58024400

08004500 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004504:	f7ff f81e 	bl	8003544 <HAL_RCC_GetHCLKFreq>
 8004508:	4602      	mov	r2, r0
 800450a:	4b06      	ldr	r3, [pc, #24]	; (8004524 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	091b      	lsrs	r3, r3, #4
 8004510:	f003 0307 	and.w	r3, r3, #7
 8004514:	4904      	ldr	r1, [pc, #16]	; (8004528 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004516:	5ccb      	ldrb	r3, [r1, r3]
 8004518:	f003 031f 	and.w	r3, r3, #31
 800451c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004520:	4618      	mov	r0, r3
 8004522:	bd80      	pop	{r7, pc}
 8004524:	58024400 	.word	0x58024400
 8004528:	0800a474 	.word	0x0800a474

0800452c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800452c:	b480      	push	{r7}
 800452e:	b089      	sub	sp, #36	; 0x24
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004534:	4ba1      	ldr	r3, [pc, #644]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004538:	f003 0303 	and.w	r3, r3, #3
 800453c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800453e:	4b9f      	ldr	r3, [pc, #636]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004542:	0b1b      	lsrs	r3, r3, #12
 8004544:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004548:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800454a:	4b9c      	ldr	r3, [pc, #624]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800454c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800454e:	091b      	lsrs	r3, r3, #4
 8004550:	f003 0301 	and.w	r3, r3, #1
 8004554:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8004556:	4b99      	ldr	r3, [pc, #612]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800455a:	08db      	lsrs	r3, r3, #3
 800455c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	fb02 f303 	mul.w	r3, r2, r3
 8004566:	ee07 3a90 	vmov	s15, r3
 800456a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800456e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	2b00      	cmp	r3, #0
 8004576:	f000 8111 	beq.w	800479c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	2b02      	cmp	r3, #2
 800457e:	f000 8083 	beq.w	8004688 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	2b02      	cmp	r3, #2
 8004586:	f200 80a1 	bhi.w	80046cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800458a:	69bb      	ldr	r3, [r7, #24]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004590:	69bb      	ldr	r3, [r7, #24]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d056      	beq.n	8004644 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004596:	e099      	b.n	80046cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004598:	4b88      	ldr	r3, [pc, #544]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0320 	and.w	r3, r3, #32
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d02d      	beq.n	8004600 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80045a4:	4b85      	ldr	r3, [pc, #532]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	08db      	lsrs	r3, r3, #3
 80045aa:	f003 0303 	and.w	r3, r3, #3
 80045ae:	4a84      	ldr	r2, [pc, #528]	; (80047c0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80045b0:	fa22 f303 	lsr.w	r3, r2, r3
 80045b4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	ee07 3a90 	vmov	s15, r3
 80045bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	ee07 3a90 	vmov	s15, r3
 80045c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045ce:	4b7b      	ldr	r3, [pc, #492]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80045d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045d6:	ee07 3a90 	vmov	s15, r3
 80045da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045de:	ed97 6a03 	vldr	s12, [r7, #12]
 80045e2:	eddf 5a78 	vldr	s11, [pc, #480]	; 80047c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80045e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80045f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045fa:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80045fe:	e087      	b.n	8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	ee07 3a90 	vmov	s15, r3
 8004606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800460a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80047c8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800460e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004612:	4b6a      	ldr	r3, [pc, #424]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800461a:	ee07 3a90 	vmov	s15, r3
 800461e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004622:	ed97 6a03 	vldr	s12, [r7, #12]
 8004626:	eddf 5a67 	vldr	s11, [pc, #412]	; 80047c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800462a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800462e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004632:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004636:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800463a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800463e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004642:	e065      	b.n	8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	ee07 3a90 	vmov	s15, r3
 800464a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800464e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80047cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004652:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004656:	4b59      	ldr	r3, [pc, #356]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800465a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800465e:	ee07 3a90 	vmov	s15, r3
 8004662:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004666:	ed97 6a03 	vldr	s12, [r7, #12]
 800466a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80047c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800466e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004672:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004676:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800467a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800467e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004682:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004686:	e043      	b.n	8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	ee07 3a90 	vmov	s15, r3
 800468e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004692:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80047d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004696:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800469a:	4b48      	ldr	r3, [pc, #288]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800469c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046a2:	ee07 3a90 	vmov	s15, r3
 80046a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80046ae:	eddf 5a45 	vldr	s11, [pc, #276]	; 80047c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80046b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80046be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046c6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80046ca:	e021      	b.n	8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	ee07 3a90 	vmov	s15, r3
 80046d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046d6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80047cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80046da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046de:	4b37      	ldr	r3, [pc, #220]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046e6:	ee07 3a90 	vmov	s15, r3
 80046ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80046f2:	eddf 5a34 	vldr	s11, [pc, #208]	; 80047c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80046f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004702:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800470a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800470e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8004710:	4b2a      	ldr	r3, [pc, #168]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004714:	0a5b      	lsrs	r3, r3, #9
 8004716:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800471a:	ee07 3a90 	vmov	s15, r3
 800471e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004722:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004726:	ee37 7a87 	vadd.f32	s14, s15, s14
 800472a:	edd7 6a07 	vldr	s13, [r7, #28]
 800472e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004732:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004736:	ee17 2a90 	vmov	r2, s15
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800473e:	4b1f      	ldr	r3, [pc, #124]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004742:	0c1b      	lsrs	r3, r3, #16
 8004744:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004748:	ee07 3a90 	vmov	s15, r3
 800474c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004750:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004754:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004758:	edd7 6a07 	vldr	s13, [r7, #28]
 800475c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004760:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004764:	ee17 2a90 	vmov	r2, s15
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800476c:	4b13      	ldr	r3, [pc, #76]	; (80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800476e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004770:	0e1b      	lsrs	r3, r3, #24
 8004772:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004776:	ee07 3a90 	vmov	s15, r3
 800477a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800477e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004782:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004786:	edd7 6a07 	vldr	s13, [r7, #28]
 800478a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800478e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004792:	ee17 2a90 	vmov	r2, s15
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800479a:	e008      	b.n	80047ae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	609a      	str	r2, [r3, #8]
}
 80047ae:	bf00      	nop
 80047b0:	3724      	adds	r7, #36	; 0x24
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	58024400 	.word	0x58024400
 80047c0:	03d09000 	.word	0x03d09000
 80047c4:	46000000 	.word	0x46000000
 80047c8:	4c742400 	.word	0x4c742400
 80047cc:	4a742400 	.word	0x4a742400
 80047d0:	4af42400 	.word	0x4af42400

080047d4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b089      	sub	sp, #36	; 0x24
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80047dc:	4ba1      	ldr	r3, [pc, #644]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e0:	f003 0303 	and.w	r3, r3, #3
 80047e4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80047e6:	4b9f      	ldr	r3, [pc, #636]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ea:	0d1b      	lsrs	r3, r3, #20
 80047ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047f0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80047f2:	4b9c      	ldr	r3, [pc, #624]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f6:	0a1b      	lsrs	r3, r3, #8
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80047fe:	4b99      	ldr	r3, [pc, #612]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004802:	08db      	lsrs	r3, r3, #3
 8004804:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	fb02 f303 	mul.w	r3, r2, r3
 800480e:	ee07 3a90 	vmov	s15, r3
 8004812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004816:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	2b00      	cmp	r3, #0
 800481e:	f000 8111 	beq.w	8004a44 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	2b02      	cmp	r3, #2
 8004826:	f000 8083 	beq.w	8004930 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	2b02      	cmp	r3, #2
 800482e:	f200 80a1 	bhi.w	8004974 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004832:	69bb      	ldr	r3, [r7, #24]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d003      	beq.n	8004840 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	2b01      	cmp	r3, #1
 800483c:	d056      	beq.n	80048ec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800483e:	e099      	b.n	8004974 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004840:	4b88      	ldr	r3, [pc, #544]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0320 	and.w	r3, r3, #32
 8004848:	2b00      	cmp	r3, #0
 800484a:	d02d      	beq.n	80048a8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800484c:	4b85      	ldr	r3, [pc, #532]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	08db      	lsrs	r3, r3, #3
 8004852:	f003 0303 	and.w	r3, r3, #3
 8004856:	4a84      	ldr	r2, [pc, #528]	; (8004a68 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004858:	fa22 f303 	lsr.w	r3, r2, r3
 800485c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	ee07 3a90 	vmov	s15, r3
 8004864:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	ee07 3a90 	vmov	s15, r3
 800486e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004872:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004876:	4b7b      	ldr	r3, [pc, #492]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800487e:	ee07 3a90 	vmov	s15, r3
 8004882:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004886:	ed97 6a03 	vldr	s12, [r7, #12]
 800488a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004a6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800488e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004892:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004896:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800489a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800489e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048a2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80048a6:	e087      	b.n	80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	ee07 3a90 	vmov	s15, r3
 80048ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048b2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004a70 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80048b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048ba:	4b6a      	ldr	r3, [pc, #424]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048c2:	ee07 3a90 	vmov	s15, r3
 80048c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80048ce:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004a6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80048d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80048de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80048ea:	e065      	b.n	80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	ee07 3a90 	vmov	s15, r3
 80048f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048f6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004a74 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80048fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048fe:	4b59      	ldr	r3, [pc, #356]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004902:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004906:	ee07 3a90 	vmov	s15, r3
 800490a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800490e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004912:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004a6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004916:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800491a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800491e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004922:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004926:	ee67 7a27 	vmul.f32	s15, s14, s15
 800492a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800492e:	e043      	b.n	80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	ee07 3a90 	vmov	s15, r3
 8004936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800493a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004a78 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800493e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004942:	4b48      	ldr	r3, [pc, #288]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004946:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800494a:	ee07 3a90 	vmov	s15, r3
 800494e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004952:	ed97 6a03 	vldr	s12, [r7, #12]
 8004956:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004a6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800495a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800495e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004962:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004966:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800496a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800496e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004972:	e021      	b.n	80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	ee07 3a90 	vmov	s15, r3
 800497a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800497e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004a74 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004982:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004986:	4b37      	ldr	r3, [pc, #220]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800498e:	ee07 3a90 	vmov	s15, r3
 8004992:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004996:	ed97 6a03 	vldr	s12, [r7, #12]
 800499a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004a6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800499e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80049aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80049b6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80049b8:	4b2a      	ldr	r3, [pc, #168]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049bc:	0a5b      	lsrs	r3, r3, #9
 80049be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049c2:	ee07 3a90 	vmov	s15, r3
 80049c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80049ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80049d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049de:	ee17 2a90 	vmov	r2, s15
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80049e6:	4b1f      	ldr	r3, [pc, #124]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ea:	0c1b      	lsrs	r3, r3, #16
 80049ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049f0:	ee07 3a90 	vmov	s15, r3
 80049f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80049fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a00:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a0c:	ee17 2a90 	vmov	r2, s15
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8004a14:	4b13      	ldr	r3, [pc, #76]	; (8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a18:	0e1b      	lsrs	r3, r3, #24
 8004a1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a1e:	ee07 3a90 	vmov	s15, r3
 8004a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a26:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004a2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a3a:	ee17 2a90 	vmov	r2, s15
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004a42:	e008      	b.n	8004a56 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	609a      	str	r2, [r3, #8]
}
 8004a56:	bf00      	nop
 8004a58:	3724      	adds	r7, #36	; 0x24
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	58024400 	.word	0x58024400
 8004a68:	03d09000 	.word	0x03d09000
 8004a6c:	46000000 	.word	0x46000000
 8004a70:	4c742400 	.word	0x4c742400
 8004a74:	4a742400 	.word	0x4a742400
 8004a78:	4af42400 	.word	0x4af42400

08004a7c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a86:	2300      	movs	r3, #0
 8004a88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004a8a:	4b53      	ldr	r3, [pc, #332]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a8e:	f003 0303 	and.w	r3, r3, #3
 8004a92:	2b03      	cmp	r3, #3
 8004a94:	d101      	bne.n	8004a9a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e099      	b.n	8004bce <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004a9a:	4b4f      	ldr	r3, [pc, #316]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a4e      	ldr	r2, [pc, #312]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004aa0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004aa4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004aa6:	f7fc fbe5 	bl	8001274 <HAL_GetTick>
 8004aaa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004aac:	e008      	b.n	8004ac0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004aae:	f7fc fbe1 	bl	8001274 <HAL_GetTick>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	1ad3      	subs	r3, r2, r3
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d901      	bls.n	8004ac0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e086      	b.n	8004bce <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004ac0:	4b45      	ldr	r3, [pc, #276]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d1f0      	bne.n	8004aae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004acc:	4b42      	ldr	r3, [pc, #264]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	031b      	lsls	r3, r3, #12
 8004ada:	493f      	ldr	r1, [pc, #252]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004adc:	4313      	orrs	r3, r2
 8004ade:	628b      	str	r3, [r1, #40]	; 0x28
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	3b01      	subs	r3, #1
 8004af0:	025b      	lsls	r3, r3, #9
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	431a      	orrs	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	3b01      	subs	r3, #1
 8004afc:	041b      	lsls	r3, r3, #16
 8004afe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004b02:	431a      	orrs	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	061b      	lsls	r3, r3, #24
 8004b0c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004b10:	4931      	ldr	r1, [pc, #196]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004b16:	4b30      	ldr	r3, [pc, #192]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b1a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	695b      	ldr	r3, [r3, #20]
 8004b22:	492d      	ldr	r1, [pc, #180]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004b28:	4b2b      	ldr	r3, [pc, #172]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b2c:	f023 0220 	bic.w	r2, r3, #32
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	699b      	ldr	r3, [r3, #24]
 8004b34:	4928      	ldr	r1, [pc, #160]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b36:	4313      	orrs	r3, r2
 8004b38:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004b3a:	4b27      	ldr	r3, [pc, #156]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b3e:	4a26      	ldr	r2, [pc, #152]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b40:	f023 0310 	bic.w	r3, r3, #16
 8004b44:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004b46:	4b24      	ldr	r3, [pc, #144]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b4a:	4b24      	ldr	r3, [pc, #144]	; (8004bdc <RCCEx_PLL2_Config+0x160>)
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	69d2      	ldr	r2, [r2, #28]
 8004b52:	00d2      	lsls	r2, r2, #3
 8004b54:	4920      	ldr	r1, [pc, #128]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b56:	4313      	orrs	r3, r2
 8004b58:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004b5a:	4b1f      	ldr	r3, [pc, #124]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5e:	4a1e      	ldr	r2, [pc, #120]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b60:	f043 0310 	orr.w	r3, r3, #16
 8004b64:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d106      	bne.n	8004b7a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004b6c:	4b1a      	ldr	r3, [pc, #104]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b70:	4a19      	ldr	r2, [pc, #100]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b72:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004b76:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004b78:	e00f      	b.n	8004b9a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d106      	bne.n	8004b8e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004b80:	4b15      	ldr	r3, [pc, #84]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b84:	4a14      	ldr	r2, [pc, #80]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b8a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004b8c:	e005      	b.n	8004b9a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004b8e:	4b12      	ldr	r3, [pc, #72]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b92:	4a11      	ldr	r2, [pc, #68]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b94:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004b98:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004b9a:	4b0f      	ldr	r3, [pc, #60]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a0e      	ldr	r2, [pc, #56]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004ba0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ba4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ba6:	f7fc fb65 	bl	8001274 <HAL_GetTick>
 8004baa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004bac:	e008      	b.n	8004bc0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004bae:	f7fc fb61 	bl	8001274 <HAL_GetTick>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d901      	bls.n	8004bc0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e006      	b.n	8004bce <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004bc0:	4b05      	ldr	r3, [pc, #20]	; (8004bd8 <RCCEx_PLL2_Config+0x15c>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d0f0      	beq.n	8004bae <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004bcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3710      	adds	r7, #16
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	58024400 	.word	0x58024400
 8004bdc:	ffff0007 	.word	0xffff0007

08004be0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bea:	2300      	movs	r3, #0
 8004bec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004bee:	4b53      	ldr	r3, [pc, #332]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bf2:	f003 0303 	and.w	r3, r3, #3
 8004bf6:	2b03      	cmp	r3, #3
 8004bf8:	d101      	bne.n	8004bfe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e099      	b.n	8004d32 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004bfe:	4b4f      	ldr	r3, [pc, #316]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a4e      	ldr	r2, [pc, #312]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004c04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c0a:	f7fc fb33 	bl	8001274 <HAL_GetTick>
 8004c0e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004c10:	e008      	b.n	8004c24 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004c12:	f7fc fb2f 	bl	8001274 <HAL_GetTick>
 8004c16:	4602      	mov	r2, r0
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	2b02      	cmp	r3, #2
 8004c1e:	d901      	bls.n	8004c24 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e086      	b.n	8004d32 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004c24:	4b45      	ldr	r3, [pc, #276]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d1f0      	bne.n	8004c12 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004c30:	4b42      	ldr	r3, [pc, #264]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c34:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	051b      	lsls	r3, r3, #20
 8004c3e:	493f      	ldr	r1, [pc, #252]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	628b      	str	r3, [r1, #40]	; 0x28
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	3b01      	subs	r3, #1
 8004c54:	025b      	lsls	r3, r3, #9
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	431a      	orrs	r2, r3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	68db      	ldr	r3, [r3, #12]
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	041b      	lsls	r3, r3, #16
 8004c62:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004c66:	431a      	orrs	r2, r3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	061b      	lsls	r3, r3, #24
 8004c70:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004c74:	4931      	ldr	r1, [pc, #196]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004c7a:	4b30      	ldr	r3, [pc, #192]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c7e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	492d      	ldr	r1, [pc, #180]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004c8c:	4b2b      	ldr	r3, [pc, #172]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c90:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	699b      	ldr	r3, [r3, #24]
 8004c98:	4928      	ldr	r1, [pc, #160]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004c9e:	4b27      	ldr	r3, [pc, #156]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca2:	4a26      	ldr	r2, [pc, #152]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004ca4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ca8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004caa:	4b24      	ldr	r3, [pc, #144]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004cac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cae:	4b24      	ldr	r3, [pc, #144]	; (8004d40 <RCCEx_PLL3_Config+0x160>)
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	69d2      	ldr	r2, [r2, #28]
 8004cb6:	00d2      	lsls	r2, r2, #3
 8004cb8:	4920      	ldr	r1, [pc, #128]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004cbe:	4b1f      	ldr	r3, [pc, #124]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc2:	4a1e      	ldr	r2, [pc, #120]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004cc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cc8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d106      	bne.n	8004cde <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004cd0:	4b1a      	ldr	r3, [pc, #104]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd4:	4a19      	ldr	r2, [pc, #100]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004cd6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004cda:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004cdc:	e00f      	b.n	8004cfe <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d106      	bne.n	8004cf2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004ce4:	4b15      	ldr	r3, [pc, #84]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce8:	4a14      	ldr	r2, [pc, #80]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004cea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004cee:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004cf0:	e005      	b.n	8004cfe <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004cf2:	4b12      	ldr	r3, [pc, #72]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cf6:	4a11      	ldr	r2, [pc, #68]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004cf8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004cfc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004cfe:	4b0f      	ldr	r3, [pc, #60]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a0e      	ldr	r2, [pc, #56]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004d04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d0a:	f7fc fab3 	bl	8001274 <HAL_GetTick>
 8004d0e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004d10:	e008      	b.n	8004d24 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004d12:	f7fc faaf 	bl	8001274 <HAL_GetTick>
 8004d16:	4602      	mov	r2, r0
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d901      	bls.n	8004d24 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e006      	b.n	8004d32 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004d24:	4b05      	ldr	r3, [pc, #20]	; (8004d3c <RCCEx_PLL3_Config+0x15c>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d0f0      	beq.n	8004d12 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	58024400 	.word	0x58024400
 8004d40:	ffff0007 	.word	0xffff0007

08004d44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b082      	sub	sp, #8
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d101      	bne.n	8004d56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e049      	b.n	8004dea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d106      	bne.n	8004d70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 f841 	bl	8004df2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2202      	movs	r2, #2
 8004d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	3304      	adds	r3, #4
 8004d80:	4619      	mov	r1, r3
 8004d82:	4610      	mov	r0, r2
 8004d84:	f000 f9f8 	bl	8005178 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3708      	adds	r7, #8
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004df2:	b480      	push	{r7}
 8004df4:	b083      	sub	sp, #12
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004dfa:	bf00      	nop
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
	...

08004e08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b085      	sub	sp, #20
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d001      	beq.n	8004e20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e04f      	b.n	8004ec0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2202      	movs	r2, #2
 8004e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68da      	ldr	r2, [r3, #12]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0201 	orr.w	r2, r2, #1
 8004e36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a23      	ldr	r2, [pc, #140]	; (8004ecc <HAL_TIM_Base_Start_IT+0xc4>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d01d      	beq.n	8004e7e <HAL_TIM_Base_Start_IT+0x76>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e4a:	d018      	beq.n	8004e7e <HAL_TIM_Base_Start_IT+0x76>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a1f      	ldr	r2, [pc, #124]	; (8004ed0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d013      	beq.n	8004e7e <HAL_TIM_Base_Start_IT+0x76>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a1e      	ldr	r2, [pc, #120]	; (8004ed4 <HAL_TIM_Base_Start_IT+0xcc>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d00e      	beq.n	8004e7e <HAL_TIM_Base_Start_IT+0x76>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a1c      	ldr	r2, [pc, #112]	; (8004ed8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d009      	beq.n	8004e7e <HAL_TIM_Base_Start_IT+0x76>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a1b      	ldr	r2, [pc, #108]	; (8004edc <HAL_TIM_Base_Start_IT+0xd4>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d004      	beq.n	8004e7e <HAL_TIM_Base_Start_IT+0x76>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a19      	ldr	r2, [pc, #100]	; (8004ee0 <HAL_TIM_Base_Start_IT+0xd8>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d115      	bne.n	8004eaa <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	689a      	ldr	r2, [r3, #8]
 8004e84:	4b17      	ldr	r3, [pc, #92]	; (8004ee4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004e86:	4013      	ands	r3, r2
 8004e88:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2b06      	cmp	r3, #6
 8004e8e:	d015      	beq.n	8004ebc <HAL_TIM_Base_Start_IT+0xb4>
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e96:	d011      	beq.n	8004ebc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f042 0201 	orr.w	r2, r2, #1
 8004ea6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ea8:	e008      	b.n	8004ebc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f042 0201 	orr.w	r2, r2, #1
 8004eb8:	601a      	str	r2, [r3, #0]
 8004eba:	e000      	b.n	8004ebe <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ebc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ebe:	2300      	movs	r3, #0
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3714      	adds	r7, #20
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr
 8004ecc:	40010000 	.word	0x40010000
 8004ed0:	40000400 	.word	0x40000400
 8004ed4:	40000800 	.word	0x40000800
 8004ed8:	40000c00 	.word	0x40000c00
 8004edc:	40010400 	.word	0x40010400
 8004ee0:	40001800 	.word	0x40001800
 8004ee4:	00010007 	.word	0x00010007

08004ee8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	f003 0302 	and.w	r3, r3, #2
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d122      	bne.n	8004f44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	f003 0302 	and.w	r3, r3, #2
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d11b      	bne.n	8004f44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f06f 0202 	mvn.w	r2, #2
 8004f14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2201      	movs	r2, #1
 8004f1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	f003 0303 	and.w	r3, r3, #3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 f905 	bl	800513a <HAL_TIM_IC_CaptureCallback>
 8004f30:	e005      	b.n	8004f3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 f8f7 	bl	8005126 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 f908 	bl	800514e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	f003 0304 	and.w	r3, r3, #4
 8004f4e:	2b04      	cmp	r3, #4
 8004f50:	d122      	bne.n	8004f98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	f003 0304 	and.w	r3, r3, #4
 8004f5c:	2b04      	cmp	r3, #4
 8004f5e:	d11b      	bne.n	8004f98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f06f 0204 	mvn.w	r2, #4
 8004f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2202      	movs	r2, #2
 8004f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	699b      	ldr	r3, [r3, #24]
 8004f76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d003      	beq.n	8004f86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 f8db 	bl	800513a <HAL_TIM_IC_CaptureCallback>
 8004f84:	e005      	b.n	8004f92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f000 f8cd 	bl	8005126 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f000 f8de 	bl	800514e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	f003 0308 	and.w	r3, r3, #8
 8004fa2:	2b08      	cmp	r3, #8
 8004fa4:	d122      	bne.n	8004fec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f003 0308 	and.w	r3, r3, #8
 8004fb0:	2b08      	cmp	r3, #8
 8004fb2:	d11b      	bne.n	8004fec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f06f 0208 	mvn.w	r2, #8
 8004fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2204      	movs	r2, #4
 8004fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	69db      	ldr	r3, [r3, #28]
 8004fca:	f003 0303 	and.w	r3, r3, #3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 f8b1 	bl	800513a <HAL_TIM_IC_CaptureCallback>
 8004fd8:	e005      	b.n	8004fe6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 f8a3 	bl	8005126 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f000 f8b4 	bl	800514e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	f003 0310 	and.w	r3, r3, #16
 8004ff6:	2b10      	cmp	r3, #16
 8004ff8:	d122      	bne.n	8005040 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	f003 0310 	and.w	r3, r3, #16
 8005004:	2b10      	cmp	r3, #16
 8005006:	d11b      	bne.n	8005040 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f06f 0210 	mvn.w	r2, #16
 8005010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2208      	movs	r2, #8
 8005016:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	69db      	ldr	r3, [r3, #28]
 800501e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005022:	2b00      	cmp	r3, #0
 8005024:	d003      	beq.n	800502e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 f887 	bl	800513a <HAL_TIM_IC_CaptureCallback>
 800502c:	e005      	b.n	800503a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 f879 	bl	8005126 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f000 f88a 	bl	800514e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	2b01      	cmp	r3, #1
 800504c:	d10e      	bne.n	800506c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	f003 0301 	and.w	r3, r3, #1
 8005058:	2b01      	cmp	r3, #1
 800505a:	d107      	bne.n	800506c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f06f 0201 	mvn.w	r2, #1
 8005064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f7fb fdfa 	bl	8000c60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005076:	2b80      	cmp	r3, #128	; 0x80
 8005078:	d10e      	bne.n	8005098 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005084:	2b80      	cmp	r3, #128	; 0x80
 8005086:	d107      	bne.n	8005098 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f000 f914 	bl	80052c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	691b      	ldr	r3, [r3, #16]
 800509e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050a6:	d10e      	bne.n	80050c6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050b2:	2b80      	cmp	r3, #128	; 0x80
 80050b4:	d107      	bne.n	80050c6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80050be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f000 f907 	bl	80052d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d0:	2b40      	cmp	r3, #64	; 0x40
 80050d2:	d10e      	bne.n	80050f2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050de:	2b40      	cmp	r3, #64	; 0x40
 80050e0:	d107      	bne.n	80050f2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80050ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 f838 	bl	8005162 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	691b      	ldr	r3, [r3, #16]
 80050f8:	f003 0320 	and.w	r3, r3, #32
 80050fc:	2b20      	cmp	r3, #32
 80050fe:	d10e      	bne.n	800511e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68db      	ldr	r3, [r3, #12]
 8005106:	f003 0320 	and.w	r3, r3, #32
 800510a:	2b20      	cmp	r3, #32
 800510c:	d107      	bne.n	800511e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f06f 0220 	mvn.w	r2, #32
 8005116:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f000 f8c7 	bl	80052ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800511e:	bf00      	nop
 8005120:	3708      	adds	r7, #8
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005126:	b480      	push	{r7}
 8005128:	b083      	sub	sp, #12
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800512e:	bf00      	nop
 8005130:	370c      	adds	r7, #12
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr

0800513a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800513a:	b480      	push	{r7}
 800513c:	b083      	sub	sp, #12
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005142:	bf00      	nop
 8005144:	370c      	adds	r7, #12
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr

0800514e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800514e:	b480      	push	{r7}
 8005150:	b083      	sub	sp, #12
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005156:	bf00      	nop
 8005158:	370c      	adds	r7, #12
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr

08005162 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005162:	b480      	push	{r7}
 8005164:	b083      	sub	sp, #12
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800516a:	bf00      	nop
 800516c:	370c      	adds	r7, #12
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr
	...

08005178 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4a40      	ldr	r2, [pc, #256]	; (800528c <TIM_Base_SetConfig+0x114>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d013      	beq.n	80051b8 <TIM_Base_SetConfig+0x40>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005196:	d00f      	beq.n	80051b8 <TIM_Base_SetConfig+0x40>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	4a3d      	ldr	r2, [pc, #244]	; (8005290 <TIM_Base_SetConfig+0x118>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d00b      	beq.n	80051b8 <TIM_Base_SetConfig+0x40>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	4a3c      	ldr	r2, [pc, #240]	; (8005294 <TIM_Base_SetConfig+0x11c>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d007      	beq.n	80051b8 <TIM_Base_SetConfig+0x40>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	4a3b      	ldr	r2, [pc, #236]	; (8005298 <TIM_Base_SetConfig+0x120>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d003      	beq.n	80051b8 <TIM_Base_SetConfig+0x40>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	4a3a      	ldr	r2, [pc, #232]	; (800529c <TIM_Base_SetConfig+0x124>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d108      	bne.n	80051ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	68fa      	ldr	r2, [r7, #12]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a2f      	ldr	r2, [pc, #188]	; (800528c <TIM_Base_SetConfig+0x114>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d01f      	beq.n	8005212 <TIM_Base_SetConfig+0x9a>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051d8:	d01b      	beq.n	8005212 <TIM_Base_SetConfig+0x9a>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4a2c      	ldr	r2, [pc, #176]	; (8005290 <TIM_Base_SetConfig+0x118>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d017      	beq.n	8005212 <TIM_Base_SetConfig+0x9a>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a2b      	ldr	r2, [pc, #172]	; (8005294 <TIM_Base_SetConfig+0x11c>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d013      	beq.n	8005212 <TIM_Base_SetConfig+0x9a>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a2a      	ldr	r2, [pc, #168]	; (8005298 <TIM_Base_SetConfig+0x120>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d00f      	beq.n	8005212 <TIM_Base_SetConfig+0x9a>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	4a29      	ldr	r2, [pc, #164]	; (800529c <TIM_Base_SetConfig+0x124>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d00b      	beq.n	8005212 <TIM_Base_SetConfig+0x9a>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a28      	ldr	r2, [pc, #160]	; (80052a0 <TIM_Base_SetConfig+0x128>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d007      	beq.n	8005212 <TIM_Base_SetConfig+0x9a>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a27      	ldr	r2, [pc, #156]	; (80052a4 <TIM_Base_SetConfig+0x12c>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d003      	beq.n	8005212 <TIM_Base_SetConfig+0x9a>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4a26      	ldr	r2, [pc, #152]	; (80052a8 <TIM_Base_SetConfig+0x130>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d108      	bne.n	8005224 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005218:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	68fa      	ldr	r2, [r7, #12]
 8005220:	4313      	orrs	r3, r2
 8005222:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	4313      	orrs	r3, r2
 8005230:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	68fa      	ldr	r2, [r7, #12]
 8005236:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	689a      	ldr	r2, [r3, #8]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a10      	ldr	r2, [pc, #64]	; (800528c <TIM_Base_SetConfig+0x114>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d00f      	beq.n	8005270 <TIM_Base_SetConfig+0xf8>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a12      	ldr	r2, [pc, #72]	; (800529c <TIM_Base_SetConfig+0x124>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d00b      	beq.n	8005270 <TIM_Base_SetConfig+0xf8>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4a11      	ldr	r2, [pc, #68]	; (80052a0 <TIM_Base_SetConfig+0x128>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d007      	beq.n	8005270 <TIM_Base_SetConfig+0xf8>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a10      	ldr	r2, [pc, #64]	; (80052a4 <TIM_Base_SetConfig+0x12c>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d003      	beq.n	8005270 <TIM_Base_SetConfig+0xf8>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a0f      	ldr	r2, [pc, #60]	; (80052a8 <TIM_Base_SetConfig+0x130>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d103      	bne.n	8005278 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	691a      	ldr	r2, [r3, #16]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	615a      	str	r2, [r3, #20]
}
 800527e:	bf00      	nop
 8005280:	3714      	adds	r7, #20
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop
 800528c:	40010000 	.word	0x40010000
 8005290:	40000400 	.word	0x40000400
 8005294:	40000800 	.word	0x40000800
 8005298:	40000c00 	.word	0x40000c00
 800529c:	40010400 	.word	0x40010400
 80052a0:	40014000 	.word	0x40014000
 80052a4:	40014400 	.word	0x40014400
 80052a8:	40014800 	.word	0x40014800

080052ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b083      	sub	sp, #12
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052c8:	bf00      	nop
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80052dc:	bf00      	nop
 80052de:	370c      	adds	r7, #12
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr

080052e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d101      	bne.n	80052fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e042      	b.n	8005380 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005300:	2b00      	cmp	r3, #0
 8005302:	d106      	bne.n	8005312 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f7fb fd47 	bl	8000da0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2224      	movs	r2, #36	; 0x24
 8005316:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f022 0201 	bic.w	r2, r2, #1
 8005328:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f8c2 	bl	80054b4 <UART_SetConfig>
 8005330:	4603      	mov	r3, r0
 8005332:	2b01      	cmp	r3, #1
 8005334:	d101      	bne.n	800533a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e022      	b.n	8005380 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800533e:	2b00      	cmp	r3, #0
 8005340:	d002      	beq.n	8005348 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 fe16 	bl	8005f74 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	685a      	ldr	r2, [r3, #4]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005356:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	689a      	ldr	r2, [r3, #8]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005366:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f042 0201 	orr.w	r2, r2, #1
 8005376:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 fe9d 	bl	80060b8 <UART_CheckIdleState>
 800537e:	4603      	mov	r3, r0
}
 8005380:	4618      	mov	r0, r3
 8005382:	3708      	adds	r7, #8
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b08a      	sub	sp, #40	; 0x28
 800538c:	af02      	add	r7, sp, #8
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	603b      	str	r3, [r7, #0]
 8005394:	4613      	mov	r3, r2
 8005396:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800539e:	2b20      	cmp	r3, #32
 80053a0:	f040 8083 	bne.w	80054aa <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d002      	beq.n	80053b0 <HAL_UART_Transmit+0x28>
 80053aa:	88fb      	ldrh	r3, [r7, #6]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d101      	bne.n	80053b4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e07b      	b.n	80054ac <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d101      	bne.n	80053c2 <HAL_UART_Transmit+0x3a>
 80053be:	2302      	movs	r3, #2
 80053c0:	e074      	b.n	80054ac <HAL_UART_Transmit+0x124>
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2221      	movs	r2, #33	; 0x21
 80053d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053da:	f7fb ff4b 	bl	8001274 <HAL_GetTick>
 80053de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	88fa      	ldrh	r2, [r7, #6]
 80053e4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	88fa      	ldrh	r2, [r7, #6]
 80053ec:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053f8:	d108      	bne.n	800540c <HAL_UART_Transmit+0x84>
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d104      	bne.n	800540c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005402:	2300      	movs	r3, #0
 8005404:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	61bb      	str	r3, [r7, #24]
 800540a:	e003      	b.n	8005414 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005410:	2300      	movs	r3, #0
 8005412:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2200      	movs	r2, #0
 8005418:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800541c:	e02c      	b.n	8005478 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	9300      	str	r3, [sp, #0]
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	2200      	movs	r2, #0
 8005426:	2180      	movs	r1, #128	; 0x80
 8005428:	68f8      	ldr	r0, [r7, #12]
 800542a:	f000 fe90 	bl	800614e <UART_WaitOnFlagUntilTimeout>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d001      	beq.n	8005438 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005434:	2303      	movs	r3, #3
 8005436:	e039      	b.n	80054ac <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d10b      	bne.n	8005456 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	881b      	ldrh	r3, [r3, #0]
 8005442:	461a      	mov	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800544c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	3302      	adds	r3, #2
 8005452:	61bb      	str	r3, [r7, #24]
 8005454:	e007      	b.n	8005466 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	781a      	ldrb	r2, [r3, #0]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	3301      	adds	r3, #1
 8005464:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800546c:	b29b      	uxth	r3, r3
 800546e:	3b01      	subs	r3, #1
 8005470:	b29a      	uxth	r2, r3
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800547e:	b29b      	uxth	r3, r3
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1cc      	bne.n	800541e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	9300      	str	r3, [sp, #0]
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	2200      	movs	r2, #0
 800548c:	2140      	movs	r1, #64	; 0x40
 800548e:	68f8      	ldr	r0, [r7, #12]
 8005490:	f000 fe5d 	bl	800614e <UART_WaitOnFlagUntilTimeout>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d001      	beq.n	800549e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e006      	b.n	80054ac <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2220      	movs	r2, #32
 80054a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80054a6:	2300      	movs	r3, #0
 80054a8:	e000      	b.n	80054ac <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80054aa:	2302      	movs	r3, #2
  }
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3720      	adds	r7, #32
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054b4:	b5b0      	push	{r4, r5, r7, lr}
 80054b6:	b08e      	sub	sp, #56	; 0x38
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80054bc:	2300      	movs	r3, #0
 80054be:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	689a      	ldr	r2, [r3, #8]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	691b      	ldr	r3, [r3, #16]
 80054ca:	431a      	orrs	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	695b      	ldr	r3, [r3, #20]
 80054d0:	431a      	orrs	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	69db      	ldr	r3, [r3, #28]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	4bbf      	ldr	r3, [pc, #764]	; (80057e0 <UART_SetConfig+0x32c>)
 80054e2:	4013      	ands	r3, r2
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	6812      	ldr	r2, [r2, #0]
 80054e8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80054ea:	430b      	orrs	r3, r1
 80054ec:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	68da      	ldr	r2, [r3, #12]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	430a      	orrs	r2, r1
 8005502:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4ab5      	ldr	r2, [pc, #724]	; (80057e4 <UART_SetConfig+0x330>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d004      	beq.n	800551e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a1b      	ldr	r3, [r3, #32]
 8005518:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800551a:	4313      	orrs	r3, r2
 800551c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	689a      	ldr	r2, [r3, #8]
 8005524:	4bb0      	ldr	r3, [pc, #704]	; (80057e8 <UART_SetConfig+0x334>)
 8005526:	4013      	ands	r3, r2
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	6812      	ldr	r2, [r2, #0]
 800552c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800552e:	430b      	orrs	r3, r1
 8005530:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005538:	f023 010f 	bic.w	r1, r3, #15
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	430a      	orrs	r2, r1
 8005546:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4aa7      	ldr	r2, [pc, #668]	; (80057ec <UART_SetConfig+0x338>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d176      	bne.n	8005640 <UART_SetConfig+0x18c>
 8005552:	4ba7      	ldr	r3, [pc, #668]	; (80057f0 <UART_SetConfig+0x33c>)
 8005554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005556:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800555a:	2b28      	cmp	r3, #40	; 0x28
 800555c:	d86c      	bhi.n	8005638 <UART_SetConfig+0x184>
 800555e:	a201      	add	r2, pc, #4	; (adr r2, 8005564 <UART_SetConfig+0xb0>)
 8005560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005564:	08005609 	.word	0x08005609
 8005568:	08005639 	.word	0x08005639
 800556c:	08005639 	.word	0x08005639
 8005570:	08005639 	.word	0x08005639
 8005574:	08005639 	.word	0x08005639
 8005578:	08005639 	.word	0x08005639
 800557c:	08005639 	.word	0x08005639
 8005580:	08005639 	.word	0x08005639
 8005584:	08005611 	.word	0x08005611
 8005588:	08005639 	.word	0x08005639
 800558c:	08005639 	.word	0x08005639
 8005590:	08005639 	.word	0x08005639
 8005594:	08005639 	.word	0x08005639
 8005598:	08005639 	.word	0x08005639
 800559c:	08005639 	.word	0x08005639
 80055a0:	08005639 	.word	0x08005639
 80055a4:	08005619 	.word	0x08005619
 80055a8:	08005639 	.word	0x08005639
 80055ac:	08005639 	.word	0x08005639
 80055b0:	08005639 	.word	0x08005639
 80055b4:	08005639 	.word	0x08005639
 80055b8:	08005639 	.word	0x08005639
 80055bc:	08005639 	.word	0x08005639
 80055c0:	08005639 	.word	0x08005639
 80055c4:	08005621 	.word	0x08005621
 80055c8:	08005639 	.word	0x08005639
 80055cc:	08005639 	.word	0x08005639
 80055d0:	08005639 	.word	0x08005639
 80055d4:	08005639 	.word	0x08005639
 80055d8:	08005639 	.word	0x08005639
 80055dc:	08005639 	.word	0x08005639
 80055e0:	08005639 	.word	0x08005639
 80055e4:	08005629 	.word	0x08005629
 80055e8:	08005639 	.word	0x08005639
 80055ec:	08005639 	.word	0x08005639
 80055f0:	08005639 	.word	0x08005639
 80055f4:	08005639 	.word	0x08005639
 80055f8:	08005639 	.word	0x08005639
 80055fc:	08005639 	.word	0x08005639
 8005600:	08005639 	.word	0x08005639
 8005604:	08005631 	.word	0x08005631
 8005608:	2301      	movs	r3, #1
 800560a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800560e:	e222      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005610:	2304      	movs	r3, #4
 8005612:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005616:	e21e      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005618:	2308      	movs	r3, #8
 800561a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800561e:	e21a      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005620:	2310      	movs	r3, #16
 8005622:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005626:	e216      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005628:	2320      	movs	r3, #32
 800562a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800562e:	e212      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005630:	2340      	movs	r3, #64	; 0x40
 8005632:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005636:	e20e      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005638:	2380      	movs	r3, #128	; 0x80
 800563a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800563e:	e20a      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a6b      	ldr	r2, [pc, #428]	; (80057f4 <UART_SetConfig+0x340>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d130      	bne.n	80056ac <UART_SetConfig+0x1f8>
 800564a:	4b69      	ldr	r3, [pc, #420]	; (80057f0 <UART_SetConfig+0x33c>)
 800564c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800564e:	f003 0307 	and.w	r3, r3, #7
 8005652:	2b05      	cmp	r3, #5
 8005654:	d826      	bhi.n	80056a4 <UART_SetConfig+0x1f0>
 8005656:	a201      	add	r2, pc, #4	; (adr r2, 800565c <UART_SetConfig+0x1a8>)
 8005658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800565c:	08005675 	.word	0x08005675
 8005660:	0800567d 	.word	0x0800567d
 8005664:	08005685 	.word	0x08005685
 8005668:	0800568d 	.word	0x0800568d
 800566c:	08005695 	.word	0x08005695
 8005670:	0800569d 	.word	0x0800569d
 8005674:	2300      	movs	r3, #0
 8005676:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800567a:	e1ec      	b.n	8005a56 <UART_SetConfig+0x5a2>
 800567c:	2304      	movs	r3, #4
 800567e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005682:	e1e8      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005684:	2308      	movs	r3, #8
 8005686:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800568a:	e1e4      	b.n	8005a56 <UART_SetConfig+0x5a2>
 800568c:	2310      	movs	r3, #16
 800568e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005692:	e1e0      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005694:	2320      	movs	r3, #32
 8005696:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800569a:	e1dc      	b.n	8005a56 <UART_SetConfig+0x5a2>
 800569c:	2340      	movs	r3, #64	; 0x40
 800569e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80056a2:	e1d8      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80056a4:	2380      	movs	r3, #128	; 0x80
 80056a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80056aa:	e1d4      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a51      	ldr	r2, [pc, #324]	; (80057f8 <UART_SetConfig+0x344>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d130      	bne.n	8005718 <UART_SetConfig+0x264>
 80056b6:	4b4e      	ldr	r3, [pc, #312]	; (80057f0 <UART_SetConfig+0x33c>)
 80056b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ba:	f003 0307 	and.w	r3, r3, #7
 80056be:	2b05      	cmp	r3, #5
 80056c0:	d826      	bhi.n	8005710 <UART_SetConfig+0x25c>
 80056c2:	a201      	add	r2, pc, #4	; (adr r2, 80056c8 <UART_SetConfig+0x214>)
 80056c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056c8:	080056e1 	.word	0x080056e1
 80056cc:	080056e9 	.word	0x080056e9
 80056d0:	080056f1 	.word	0x080056f1
 80056d4:	080056f9 	.word	0x080056f9
 80056d8:	08005701 	.word	0x08005701
 80056dc:	08005709 	.word	0x08005709
 80056e0:	2300      	movs	r3, #0
 80056e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80056e6:	e1b6      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80056e8:	2304      	movs	r3, #4
 80056ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80056ee:	e1b2      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80056f0:	2308      	movs	r3, #8
 80056f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80056f6:	e1ae      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80056f8:	2310      	movs	r3, #16
 80056fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80056fe:	e1aa      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005700:	2320      	movs	r3, #32
 8005702:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005706:	e1a6      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005708:	2340      	movs	r3, #64	; 0x40
 800570a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800570e:	e1a2      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005710:	2380      	movs	r3, #128	; 0x80
 8005712:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005716:	e19e      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a37      	ldr	r2, [pc, #220]	; (80057fc <UART_SetConfig+0x348>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d130      	bne.n	8005784 <UART_SetConfig+0x2d0>
 8005722:	4b33      	ldr	r3, [pc, #204]	; (80057f0 <UART_SetConfig+0x33c>)
 8005724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005726:	f003 0307 	and.w	r3, r3, #7
 800572a:	2b05      	cmp	r3, #5
 800572c:	d826      	bhi.n	800577c <UART_SetConfig+0x2c8>
 800572e:	a201      	add	r2, pc, #4	; (adr r2, 8005734 <UART_SetConfig+0x280>)
 8005730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005734:	0800574d 	.word	0x0800574d
 8005738:	08005755 	.word	0x08005755
 800573c:	0800575d 	.word	0x0800575d
 8005740:	08005765 	.word	0x08005765
 8005744:	0800576d 	.word	0x0800576d
 8005748:	08005775 	.word	0x08005775
 800574c:	2300      	movs	r3, #0
 800574e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005752:	e180      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005754:	2304      	movs	r3, #4
 8005756:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800575a:	e17c      	b.n	8005a56 <UART_SetConfig+0x5a2>
 800575c:	2308      	movs	r3, #8
 800575e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005762:	e178      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005764:	2310      	movs	r3, #16
 8005766:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800576a:	e174      	b.n	8005a56 <UART_SetConfig+0x5a2>
 800576c:	2320      	movs	r3, #32
 800576e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005772:	e170      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005774:	2340      	movs	r3, #64	; 0x40
 8005776:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800577a:	e16c      	b.n	8005a56 <UART_SetConfig+0x5a2>
 800577c:	2380      	movs	r3, #128	; 0x80
 800577e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005782:	e168      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a1d      	ldr	r2, [pc, #116]	; (8005800 <UART_SetConfig+0x34c>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d142      	bne.n	8005814 <UART_SetConfig+0x360>
 800578e:	4b18      	ldr	r3, [pc, #96]	; (80057f0 <UART_SetConfig+0x33c>)
 8005790:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005792:	f003 0307 	and.w	r3, r3, #7
 8005796:	2b05      	cmp	r3, #5
 8005798:	d838      	bhi.n	800580c <UART_SetConfig+0x358>
 800579a:	a201      	add	r2, pc, #4	; (adr r2, 80057a0 <UART_SetConfig+0x2ec>)
 800579c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057a0:	080057b9 	.word	0x080057b9
 80057a4:	080057c1 	.word	0x080057c1
 80057a8:	080057c9 	.word	0x080057c9
 80057ac:	080057d1 	.word	0x080057d1
 80057b0:	080057d9 	.word	0x080057d9
 80057b4:	08005805 	.word	0x08005805
 80057b8:	2300      	movs	r3, #0
 80057ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057be:	e14a      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80057c0:	2304      	movs	r3, #4
 80057c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057c6:	e146      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80057c8:	2308      	movs	r3, #8
 80057ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057ce:	e142      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80057d0:	2310      	movs	r3, #16
 80057d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057d6:	e13e      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80057d8:	2320      	movs	r3, #32
 80057da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057de:	e13a      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80057e0:	cfff69f3 	.word	0xcfff69f3
 80057e4:	58000c00 	.word	0x58000c00
 80057e8:	11fff4ff 	.word	0x11fff4ff
 80057ec:	40011000 	.word	0x40011000
 80057f0:	58024400 	.word	0x58024400
 80057f4:	40004400 	.word	0x40004400
 80057f8:	40004800 	.word	0x40004800
 80057fc:	40004c00 	.word	0x40004c00
 8005800:	40005000 	.word	0x40005000
 8005804:	2340      	movs	r3, #64	; 0x40
 8005806:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800580a:	e124      	b.n	8005a56 <UART_SetConfig+0x5a2>
 800580c:	2380      	movs	r3, #128	; 0x80
 800580e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005812:	e120      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4acc      	ldr	r2, [pc, #816]	; (8005b4c <UART_SetConfig+0x698>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d176      	bne.n	800590c <UART_SetConfig+0x458>
 800581e:	4bcc      	ldr	r3, [pc, #816]	; (8005b50 <UART_SetConfig+0x69c>)
 8005820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005822:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005826:	2b28      	cmp	r3, #40	; 0x28
 8005828:	d86c      	bhi.n	8005904 <UART_SetConfig+0x450>
 800582a:	a201      	add	r2, pc, #4	; (adr r2, 8005830 <UART_SetConfig+0x37c>)
 800582c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005830:	080058d5 	.word	0x080058d5
 8005834:	08005905 	.word	0x08005905
 8005838:	08005905 	.word	0x08005905
 800583c:	08005905 	.word	0x08005905
 8005840:	08005905 	.word	0x08005905
 8005844:	08005905 	.word	0x08005905
 8005848:	08005905 	.word	0x08005905
 800584c:	08005905 	.word	0x08005905
 8005850:	080058dd 	.word	0x080058dd
 8005854:	08005905 	.word	0x08005905
 8005858:	08005905 	.word	0x08005905
 800585c:	08005905 	.word	0x08005905
 8005860:	08005905 	.word	0x08005905
 8005864:	08005905 	.word	0x08005905
 8005868:	08005905 	.word	0x08005905
 800586c:	08005905 	.word	0x08005905
 8005870:	080058e5 	.word	0x080058e5
 8005874:	08005905 	.word	0x08005905
 8005878:	08005905 	.word	0x08005905
 800587c:	08005905 	.word	0x08005905
 8005880:	08005905 	.word	0x08005905
 8005884:	08005905 	.word	0x08005905
 8005888:	08005905 	.word	0x08005905
 800588c:	08005905 	.word	0x08005905
 8005890:	080058ed 	.word	0x080058ed
 8005894:	08005905 	.word	0x08005905
 8005898:	08005905 	.word	0x08005905
 800589c:	08005905 	.word	0x08005905
 80058a0:	08005905 	.word	0x08005905
 80058a4:	08005905 	.word	0x08005905
 80058a8:	08005905 	.word	0x08005905
 80058ac:	08005905 	.word	0x08005905
 80058b0:	080058f5 	.word	0x080058f5
 80058b4:	08005905 	.word	0x08005905
 80058b8:	08005905 	.word	0x08005905
 80058bc:	08005905 	.word	0x08005905
 80058c0:	08005905 	.word	0x08005905
 80058c4:	08005905 	.word	0x08005905
 80058c8:	08005905 	.word	0x08005905
 80058cc:	08005905 	.word	0x08005905
 80058d0:	080058fd 	.word	0x080058fd
 80058d4:	2301      	movs	r3, #1
 80058d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058da:	e0bc      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80058dc:	2304      	movs	r3, #4
 80058de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058e2:	e0b8      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80058e4:	2308      	movs	r3, #8
 80058e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058ea:	e0b4      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80058ec:	2310      	movs	r3, #16
 80058ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058f2:	e0b0      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80058f4:	2320      	movs	r3, #32
 80058f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058fa:	e0ac      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80058fc:	2340      	movs	r3, #64	; 0x40
 80058fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005902:	e0a8      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005904:	2380      	movs	r3, #128	; 0x80
 8005906:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800590a:	e0a4      	b.n	8005a56 <UART_SetConfig+0x5a2>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a90      	ldr	r2, [pc, #576]	; (8005b54 <UART_SetConfig+0x6a0>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d130      	bne.n	8005978 <UART_SetConfig+0x4c4>
 8005916:	4b8e      	ldr	r3, [pc, #568]	; (8005b50 <UART_SetConfig+0x69c>)
 8005918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800591a:	f003 0307 	and.w	r3, r3, #7
 800591e:	2b05      	cmp	r3, #5
 8005920:	d826      	bhi.n	8005970 <UART_SetConfig+0x4bc>
 8005922:	a201      	add	r2, pc, #4	; (adr r2, 8005928 <UART_SetConfig+0x474>)
 8005924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005928:	08005941 	.word	0x08005941
 800592c:	08005949 	.word	0x08005949
 8005930:	08005951 	.word	0x08005951
 8005934:	08005959 	.word	0x08005959
 8005938:	08005961 	.word	0x08005961
 800593c:	08005969 	.word	0x08005969
 8005940:	2300      	movs	r3, #0
 8005942:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005946:	e086      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005948:	2304      	movs	r3, #4
 800594a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800594e:	e082      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005950:	2308      	movs	r3, #8
 8005952:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005956:	e07e      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005958:	2310      	movs	r3, #16
 800595a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800595e:	e07a      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005960:	2320      	movs	r3, #32
 8005962:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005966:	e076      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005968:	2340      	movs	r3, #64	; 0x40
 800596a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800596e:	e072      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005970:	2380      	movs	r3, #128	; 0x80
 8005972:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005976:	e06e      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a76      	ldr	r2, [pc, #472]	; (8005b58 <UART_SetConfig+0x6a4>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d130      	bne.n	80059e4 <UART_SetConfig+0x530>
 8005982:	4b73      	ldr	r3, [pc, #460]	; (8005b50 <UART_SetConfig+0x69c>)
 8005984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005986:	f003 0307 	and.w	r3, r3, #7
 800598a:	2b05      	cmp	r3, #5
 800598c:	d826      	bhi.n	80059dc <UART_SetConfig+0x528>
 800598e:	a201      	add	r2, pc, #4	; (adr r2, 8005994 <UART_SetConfig+0x4e0>)
 8005990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005994:	080059ad 	.word	0x080059ad
 8005998:	080059b5 	.word	0x080059b5
 800599c:	080059bd 	.word	0x080059bd
 80059a0:	080059c5 	.word	0x080059c5
 80059a4:	080059cd 	.word	0x080059cd
 80059a8:	080059d5 	.word	0x080059d5
 80059ac:	2300      	movs	r3, #0
 80059ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80059b2:	e050      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80059b4:	2304      	movs	r3, #4
 80059b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80059ba:	e04c      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80059bc:	2308      	movs	r3, #8
 80059be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80059c2:	e048      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80059c4:	2310      	movs	r3, #16
 80059c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80059ca:	e044      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80059cc:	2320      	movs	r3, #32
 80059ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80059d2:	e040      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80059d4:	2340      	movs	r3, #64	; 0x40
 80059d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80059da:	e03c      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80059dc:	2380      	movs	r3, #128	; 0x80
 80059de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80059e2:	e038      	b.n	8005a56 <UART_SetConfig+0x5a2>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a5c      	ldr	r2, [pc, #368]	; (8005b5c <UART_SetConfig+0x6a8>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d130      	bne.n	8005a50 <UART_SetConfig+0x59c>
 80059ee:	4b58      	ldr	r3, [pc, #352]	; (8005b50 <UART_SetConfig+0x69c>)
 80059f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059f2:	f003 0307 	and.w	r3, r3, #7
 80059f6:	2b05      	cmp	r3, #5
 80059f8:	d826      	bhi.n	8005a48 <UART_SetConfig+0x594>
 80059fa:	a201      	add	r2, pc, #4	; (adr r2, 8005a00 <UART_SetConfig+0x54c>)
 80059fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a00:	08005a19 	.word	0x08005a19
 8005a04:	08005a21 	.word	0x08005a21
 8005a08:	08005a29 	.word	0x08005a29
 8005a0c:	08005a31 	.word	0x08005a31
 8005a10:	08005a39 	.word	0x08005a39
 8005a14:	08005a41 	.word	0x08005a41
 8005a18:	2302      	movs	r3, #2
 8005a1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a1e:	e01a      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005a20:	2304      	movs	r3, #4
 8005a22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a26:	e016      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005a28:	2308      	movs	r3, #8
 8005a2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a2e:	e012      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005a30:	2310      	movs	r3, #16
 8005a32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a36:	e00e      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005a38:	2320      	movs	r3, #32
 8005a3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a3e:	e00a      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005a40:	2340      	movs	r3, #64	; 0x40
 8005a42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a46:	e006      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005a48:	2380      	movs	r3, #128	; 0x80
 8005a4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a4e:	e002      	b.n	8005a56 <UART_SetConfig+0x5a2>
 8005a50:	2380      	movs	r3, #128	; 0x80
 8005a52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a40      	ldr	r2, [pc, #256]	; (8005b5c <UART_SetConfig+0x6a8>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	f040 80ef 	bne.w	8005c40 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a62:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005a66:	2b20      	cmp	r3, #32
 8005a68:	dc46      	bgt.n	8005af8 <UART_SetConfig+0x644>
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	f2c0 8081 	blt.w	8005b72 <UART_SetConfig+0x6be>
 8005a70:	3b02      	subs	r3, #2
 8005a72:	2b1e      	cmp	r3, #30
 8005a74:	d87d      	bhi.n	8005b72 <UART_SetConfig+0x6be>
 8005a76:	a201      	add	r2, pc, #4	; (adr r2, 8005a7c <UART_SetConfig+0x5c8>)
 8005a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a7c:	08005aff 	.word	0x08005aff
 8005a80:	08005b73 	.word	0x08005b73
 8005a84:	08005b07 	.word	0x08005b07
 8005a88:	08005b73 	.word	0x08005b73
 8005a8c:	08005b73 	.word	0x08005b73
 8005a90:	08005b73 	.word	0x08005b73
 8005a94:	08005b17 	.word	0x08005b17
 8005a98:	08005b73 	.word	0x08005b73
 8005a9c:	08005b73 	.word	0x08005b73
 8005aa0:	08005b73 	.word	0x08005b73
 8005aa4:	08005b73 	.word	0x08005b73
 8005aa8:	08005b73 	.word	0x08005b73
 8005aac:	08005b73 	.word	0x08005b73
 8005ab0:	08005b73 	.word	0x08005b73
 8005ab4:	08005b27 	.word	0x08005b27
 8005ab8:	08005b73 	.word	0x08005b73
 8005abc:	08005b73 	.word	0x08005b73
 8005ac0:	08005b73 	.word	0x08005b73
 8005ac4:	08005b73 	.word	0x08005b73
 8005ac8:	08005b73 	.word	0x08005b73
 8005acc:	08005b73 	.word	0x08005b73
 8005ad0:	08005b73 	.word	0x08005b73
 8005ad4:	08005b73 	.word	0x08005b73
 8005ad8:	08005b73 	.word	0x08005b73
 8005adc:	08005b73 	.word	0x08005b73
 8005ae0:	08005b73 	.word	0x08005b73
 8005ae4:	08005b73 	.word	0x08005b73
 8005ae8:	08005b73 	.word	0x08005b73
 8005aec:	08005b73 	.word	0x08005b73
 8005af0:	08005b73 	.word	0x08005b73
 8005af4:	08005b65 	.word	0x08005b65
 8005af8:	2b40      	cmp	r3, #64	; 0x40
 8005afa:	d036      	beq.n	8005b6a <UART_SetConfig+0x6b6>
 8005afc:	e039      	b.n	8005b72 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005afe:	f7fe fcff 	bl	8004500 <HAL_RCCEx_GetD3PCLK1Freq>
 8005b02:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005b04:	e03b      	b.n	8005b7e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b06:	f107 0314 	add.w	r3, r7, #20
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f7fe fd0e 	bl	800452c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005b14:	e033      	b.n	8005b7e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005b16:	f107 0308 	add.w	r3, r7, #8
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f7fe fe5a 	bl	80047d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005b24:	e02b      	b.n	8005b7e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b26:	4b0a      	ldr	r3, [pc, #40]	; (8005b50 <UART_SetConfig+0x69c>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0320 	and.w	r3, r3, #32
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d009      	beq.n	8005b46 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005b32:	4b07      	ldr	r3, [pc, #28]	; (8005b50 <UART_SetConfig+0x69c>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	08db      	lsrs	r3, r3, #3
 8005b38:	f003 0303 	and.w	r3, r3, #3
 8005b3c:	4a08      	ldr	r2, [pc, #32]	; (8005b60 <UART_SetConfig+0x6ac>)
 8005b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8005b42:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005b44:	e01b      	b.n	8005b7e <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8005b46:	4b06      	ldr	r3, [pc, #24]	; (8005b60 <UART_SetConfig+0x6ac>)
 8005b48:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005b4a:	e018      	b.n	8005b7e <UART_SetConfig+0x6ca>
 8005b4c:	40011400 	.word	0x40011400
 8005b50:	58024400 	.word	0x58024400
 8005b54:	40007800 	.word	0x40007800
 8005b58:	40007c00 	.word	0x40007c00
 8005b5c:	58000c00 	.word	0x58000c00
 8005b60:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005b64:	4bc4      	ldr	r3, [pc, #784]	; (8005e78 <UART_SetConfig+0x9c4>)
 8005b66:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005b68:	e009      	b.n	8005b7e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005b70:	e005      	b.n	8005b7e <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8005b72:	2300      	movs	r3, #0
 8005b74:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8005b7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	f000 81da 	beq.w	8005f3a <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b8a:	4abc      	ldr	r2, [pc, #752]	; (8005e7c <UART_SetConfig+0x9c8>)
 8005b8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b90:	461a      	mov	r2, r3
 8005b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b94:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b98:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	685a      	ldr	r2, [r3, #4]
 8005b9e:	4613      	mov	r3, r2
 8005ba0:	005b      	lsls	r3, r3, #1
 8005ba2:	4413      	add	r3, r2
 8005ba4:	6a3a      	ldr	r2, [r7, #32]
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d305      	bcc.n	8005bb6 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005bb0:	6a3a      	ldr	r2, [r7, #32]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d903      	bls.n	8005bbe <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005bbc:	e1bd      	b.n	8005f3a <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f04f 0100 	mov.w	r1, #0
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bca:	4aac      	ldr	r2, [pc, #688]	; (8005e7c <UART_SetConfig+0x9c8>)
 8005bcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	f04f 0300 	mov.w	r3, #0
 8005bd6:	f7fa fbd5 	bl	8000384 <__aeabi_uldivmod>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	460b      	mov	r3, r1
 8005bde:	4610      	mov	r0, r2
 8005be0:	4619      	mov	r1, r3
 8005be2:	f04f 0200 	mov.w	r2, #0
 8005be6:	f04f 0300 	mov.w	r3, #0
 8005bea:	020b      	lsls	r3, r1, #8
 8005bec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005bf0:	0202      	lsls	r2, r0, #8
 8005bf2:	6879      	ldr	r1, [r7, #4]
 8005bf4:	6849      	ldr	r1, [r1, #4]
 8005bf6:	0849      	lsrs	r1, r1, #1
 8005bf8:	4608      	mov	r0, r1
 8005bfa:	f04f 0100 	mov.w	r1, #0
 8005bfe:	1814      	adds	r4, r2, r0
 8005c00:	eb43 0501 	adc.w	r5, r3, r1
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	461a      	mov	r2, r3
 8005c0a:	f04f 0300 	mov.w	r3, #0
 8005c0e:	4620      	mov	r0, r4
 8005c10:	4629      	mov	r1, r5
 8005c12:	f7fa fbb7 	bl	8000384 <__aeabi_uldivmod>
 8005c16:	4602      	mov	r2, r0
 8005c18:	460b      	mov	r3, r1
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c20:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c24:	d308      	bcc.n	8005c38 <UART_SetConfig+0x784>
 8005c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c2c:	d204      	bcs.n	8005c38 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c34:	60da      	str	r2, [r3, #12]
 8005c36:	e180      	b.n	8005f3a <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005c3e:	e17c      	b.n	8005f3a <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	69db      	ldr	r3, [r3, #28]
 8005c44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c48:	f040 80bf 	bne.w	8005dca <UART_SetConfig+0x916>
  {
    switch (clocksource)
 8005c4c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005c50:	2b20      	cmp	r3, #32
 8005c52:	dc49      	bgt.n	8005ce8 <UART_SetConfig+0x834>
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	db7c      	blt.n	8005d52 <UART_SetConfig+0x89e>
 8005c58:	2b20      	cmp	r3, #32
 8005c5a:	d87a      	bhi.n	8005d52 <UART_SetConfig+0x89e>
 8005c5c:	a201      	add	r2, pc, #4	; (adr r2, 8005c64 <UART_SetConfig+0x7b0>)
 8005c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c62:	bf00      	nop
 8005c64:	08005cef 	.word	0x08005cef
 8005c68:	08005cf7 	.word	0x08005cf7
 8005c6c:	08005d53 	.word	0x08005d53
 8005c70:	08005d53 	.word	0x08005d53
 8005c74:	08005cff 	.word	0x08005cff
 8005c78:	08005d53 	.word	0x08005d53
 8005c7c:	08005d53 	.word	0x08005d53
 8005c80:	08005d53 	.word	0x08005d53
 8005c84:	08005d0f 	.word	0x08005d0f
 8005c88:	08005d53 	.word	0x08005d53
 8005c8c:	08005d53 	.word	0x08005d53
 8005c90:	08005d53 	.word	0x08005d53
 8005c94:	08005d53 	.word	0x08005d53
 8005c98:	08005d53 	.word	0x08005d53
 8005c9c:	08005d53 	.word	0x08005d53
 8005ca0:	08005d53 	.word	0x08005d53
 8005ca4:	08005d1f 	.word	0x08005d1f
 8005ca8:	08005d53 	.word	0x08005d53
 8005cac:	08005d53 	.word	0x08005d53
 8005cb0:	08005d53 	.word	0x08005d53
 8005cb4:	08005d53 	.word	0x08005d53
 8005cb8:	08005d53 	.word	0x08005d53
 8005cbc:	08005d53 	.word	0x08005d53
 8005cc0:	08005d53 	.word	0x08005d53
 8005cc4:	08005d53 	.word	0x08005d53
 8005cc8:	08005d53 	.word	0x08005d53
 8005ccc:	08005d53 	.word	0x08005d53
 8005cd0:	08005d53 	.word	0x08005d53
 8005cd4:	08005d53 	.word	0x08005d53
 8005cd8:	08005d53 	.word	0x08005d53
 8005cdc:	08005d53 	.word	0x08005d53
 8005ce0:	08005d53 	.word	0x08005d53
 8005ce4:	08005d45 	.word	0x08005d45
 8005ce8:	2b40      	cmp	r3, #64	; 0x40
 8005cea:	d02e      	beq.n	8005d4a <UART_SetConfig+0x896>
 8005cec:	e031      	b.n	8005d52 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cee:	f7fd fc59 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8005cf2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005cf4:	e033      	b.n	8005d5e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cf6:	f7fd fc6b 	bl	80035d0 <HAL_RCC_GetPCLK2Freq>
 8005cfa:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005cfc:	e02f      	b.n	8005d5e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005cfe:	f107 0314 	add.w	r3, r7, #20
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7fe fc12 	bl	800452c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005d0c:	e027      	b.n	8005d5e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d0e:	f107 0308 	add.w	r3, r7, #8
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7fe fd5e 	bl	80047d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005d1c:	e01f      	b.n	8005d5e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d1e:	4b58      	ldr	r3, [pc, #352]	; (8005e80 <UART_SetConfig+0x9cc>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0320 	and.w	r3, r3, #32
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d009      	beq.n	8005d3e <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005d2a:	4b55      	ldr	r3, [pc, #340]	; (8005e80 <UART_SetConfig+0x9cc>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	08db      	lsrs	r3, r3, #3
 8005d30:	f003 0303 	and.w	r3, r3, #3
 8005d34:	4a53      	ldr	r2, [pc, #332]	; (8005e84 <UART_SetConfig+0x9d0>)
 8005d36:	fa22 f303 	lsr.w	r3, r2, r3
 8005d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005d3c:	e00f      	b.n	8005d5e <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 8005d3e:	4b51      	ldr	r3, [pc, #324]	; (8005e84 <UART_SetConfig+0x9d0>)
 8005d40:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005d42:	e00c      	b.n	8005d5e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005d44:	4b4c      	ldr	r3, [pc, #304]	; (8005e78 <UART_SetConfig+0x9c4>)
 8005d46:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005d48:	e009      	b.n	8005d5e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005d50:	e005      	b.n	8005d5e <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 8005d52:	2300      	movs	r3, #0
 8005d54:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8005d5c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f000 80ea 	beq.w	8005f3a <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d6a:	4a44      	ldr	r2, [pc, #272]	; (8005e7c <UART_SetConfig+0x9c8>)
 8005d6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d70:	461a      	mov	r2, r3
 8005d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d74:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d78:	005a      	lsls	r2, r3, #1
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	085b      	lsrs	r3, r3, #1
 8005d80:	441a      	add	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d90:	2b0f      	cmp	r3, #15
 8005d92:	d916      	bls.n	8005dc2 <UART_SetConfig+0x90e>
 8005d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d9a:	d212      	bcs.n	8005dc2 <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	f023 030f 	bic.w	r3, r3, #15
 8005da4:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005da8:	085b      	lsrs	r3, r3, #1
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	f003 0307 	and.w	r3, r3, #7
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005db4:	4313      	orrs	r3, r2
 8005db6:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005dbe:	60da      	str	r2, [r3, #12]
 8005dc0:	e0bb      	b.n	8005f3a <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005dc8:	e0b7      	b.n	8005f3a <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005dca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005dce:	2b20      	cmp	r3, #32
 8005dd0:	dc4a      	bgt.n	8005e68 <UART_SetConfig+0x9b4>
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f2c0 8086 	blt.w	8005ee4 <UART_SetConfig+0xa30>
 8005dd8:	2b20      	cmp	r3, #32
 8005dda:	f200 8083 	bhi.w	8005ee4 <UART_SetConfig+0xa30>
 8005dde:	a201      	add	r2, pc, #4	; (adr r2, 8005de4 <UART_SetConfig+0x930>)
 8005de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de4:	08005e6f 	.word	0x08005e6f
 8005de8:	08005e89 	.word	0x08005e89
 8005dec:	08005ee5 	.word	0x08005ee5
 8005df0:	08005ee5 	.word	0x08005ee5
 8005df4:	08005e91 	.word	0x08005e91
 8005df8:	08005ee5 	.word	0x08005ee5
 8005dfc:	08005ee5 	.word	0x08005ee5
 8005e00:	08005ee5 	.word	0x08005ee5
 8005e04:	08005ea1 	.word	0x08005ea1
 8005e08:	08005ee5 	.word	0x08005ee5
 8005e0c:	08005ee5 	.word	0x08005ee5
 8005e10:	08005ee5 	.word	0x08005ee5
 8005e14:	08005ee5 	.word	0x08005ee5
 8005e18:	08005ee5 	.word	0x08005ee5
 8005e1c:	08005ee5 	.word	0x08005ee5
 8005e20:	08005ee5 	.word	0x08005ee5
 8005e24:	08005eb1 	.word	0x08005eb1
 8005e28:	08005ee5 	.word	0x08005ee5
 8005e2c:	08005ee5 	.word	0x08005ee5
 8005e30:	08005ee5 	.word	0x08005ee5
 8005e34:	08005ee5 	.word	0x08005ee5
 8005e38:	08005ee5 	.word	0x08005ee5
 8005e3c:	08005ee5 	.word	0x08005ee5
 8005e40:	08005ee5 	.word	0x08005ee5
 8005e44:	08005ee5 	.word	0x08005ee5
 8005e48:	08005ee5 	.word	0x08005ee5
 8005e4c:	08005ee5 	.word	0x08005ee5
 8005e50:	08005ee5 	.word	0x08005ee5
 8005e54:	08005ee5 	.word	0x08005ee5
 8005e58:	08005ee5 	.word	0x08005ee5
 8005e5c:	08005ee5 	.word	0x08005ee5
 8005e60:	08005ee5 	.word	0x08005ee5
 8005e64:	08005ed7 	.word	0x08005ed7
 8005e68:	2b40      	cmp	r3, #64	; 0x40
 8005e6a:	d037      	beq.n	8005edc <UART_SetConfig+0xa28>
 8005e6c:	e03a      	b.n	8005ee4 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e6e:	f7fd fb99 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8005e72:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005e74:	e03c      	b.n	8005ef0 <UART_SetConfig+0xa3c>
 8005e76:	bf00      	nop
 8005e78:	003d0900 	.word	0x003d0900
 8005e7c:	0800a484 	.word	0x0800a484
 8005e80:	58024400 	.word	0x58024400
 8005e84:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e88:	f7fd fba2 	bl	80035d0 <HAL_RCC_GetPCLK2Freq>
 8005e8c:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005e8e:	e02f      	b.n	8005ef0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e90:	f107 0314 	add.w	r3, r7, #20
 8005e94:	4618      	mov	r0, r3
 8005e96:	f7fe fb49 	bl	800452c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005e9a:	69bb      	ldr	r3, [r7, #24]
 8005e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005e9e:	e027      	b.n	8005ef0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ea0:	f107 0308 	add.w	r3, r7, #8
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f7fe fc95 	bl	80047d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005eae:	e01f      	b.n	8005ef0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005eb0:	4b2c      	ldr	r3, [pc, #176]	; (8005f64 <UART_SetConfig+0xab0>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 0320 	and.w	r3, r3, #32
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d009      	beq.n	8005ed0 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005ebc:	4b29      	ldr	r3, [pc, #164]	; (8005f64 <UART_SetConfig+0xab0>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	08db      	lsrs	r3, r3, #3
 8005ec2:	f003 0303 	and.w	r3, r3, #3
 8005ec6:	4a28      	ldr	r2, [pc, #160]	; (8005f68 <UART_SetConfig+0xab4>)
 8005ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8005ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005ece:	e00f      	b.n	8005ef0 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 8005ed0:	4b25      	ldr	r3, [pc, #148]	; (8005f68 <UART_SetConfig+0xab4>)
 8005ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005ed4:	e00c      	b.n	8005ef0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005ed6:	4b25      	ldr	r3, [pc, #148]	; (8005f6c <UART_SetConfig+0xab8>)
 8005ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005eda:	e009      	b.n	8005ef0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005edc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005ee2:	e005      	b.n	8005ef0 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8005eee:	bf00      	nop
    }

    if (pclk != 0U)
 8005ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d021      	beq.n	8005f3a <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efa:	4a1d      	ldr	r2, [pc, #116]	; (8005f70 <UART_SetConfig+0xabc>)
 8005efc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f00:	461a      	mov	r2, r3
 8005f02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f04:	fbb3 f2f2 	udiv	r2, r3, r2
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	085b      	lsrs	r3, r3, #1
 8005f0e:	441a      	add	r2, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f1e:	2b0f      	cmp	r3, #15
 8005f20:	d908      	bls.n	8005f34 <UART_SetConfig+0xa80>
 8005f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f28:	d204      	bcs.n	8005f34 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f30:	60da      	str	r2, [r3, #12]
 8005f32:	e002      	b.n	8005f3a <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2201      	movs	r2, #1
 8005f46:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005f56:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3738      	adds	r7, #56	; 0x38
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bdb0      	pop	{r4, r5, r7, pc}
 8005f62:	bf00      	nop
 8005f64:	58024400 	.word	0x58024400
 8005f68:	03d09000 	.word	0x03d09000
 8005f6c:	003d0900 	.word	0x003d0900
 8005f70:	0800a484 	.word	0x0800a484

08005f74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f80:	f003 0301 	and.w	r3, r3, #1
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d00a      	beq.n	8005f9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fa2:	f003 0302 	and.w	r3, r3, #2
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00a      	beq.n	8005fc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	430a      	orrs	r2, r1
 8005fbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fc4:	f003 0304 	and.w	r3, r3, #4
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d00a      	beq.n	8005fe2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	430a      	orrs	r2, r1
 8005fe0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fe6:	f003 0308 	and.w	r3, r3, #8
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00a      	beq.n	8006004 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	430a      	orrs	r2, r1
 8006002:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006008:	f003 0310 	and.w	r3, r3, #16
 800600c:	2b00      	cmp	r3, #0
 800600e:	d00a      	beq.n	8006026 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	430a      	orrs	r2, r1
 8006024:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800602a:	f003 0320 	and.w	r3, r3, #32
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00a      	beq.n	8006048 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	430a      	orrs	r2, r1
 8006046:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800604c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006050:	2b00      	cmp	r3, #0
 8006052:	d01a      	beq.n	800608a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	430a      	orrs	r2, r1
 8006068:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800606e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006072:	d10a      	bne.n	800608a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	430a      	orrs	r2, r1
 8006088:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800608e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00a      	beq.n	80060ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	430a      	orrs	r2, r1
 80060aa:	605a      	str	r2, [r3, #4]
  }
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b086      	sub	sp, #24
 80060bc:	af02      	add	r7, sp, #8
 80060be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060c8:	f7fb f8d4 	bl	8001274 <HAL_GetTick>
 80060cc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 0308 	and.w	r3, r3, #8
 80060d8:	2b08      	cmp	r3, #8
 80060da:	d10e      	bne.n	80060fa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80060e0:	9300      	str	r3, [sp, #0]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2200      	movs	r2, #0
 80060e6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 f82f 	bl	800614e <UART_WaitOnFlagUntilTimeout>
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060f6:	2303      	movs	r3, #3
 80060f8:	e025      	b.n	8006146 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f003 0304 	and.w	r3, r3, #4
 8006104:	2b04      	cmp	r3, #4
 8006106:	d10e      	bne.n	8006126 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006108:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800610c:	9300      	str	r3, [sp, #0]
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 f819 	bl	800614e <UART_WaitOnFlagUntilTimeout>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	d001      	beq.n	8006126 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006122:	2303      	movs	r3, #3
 8006124:	e00f      	b.n	8006146 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2220      	movs	r2, #32
 800612a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2220      	movs	r2, #32
 8006132:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006144:	2300      	movs	r3, #0
}
 8006146:	4618      	mov	r0, r3
 8006148:	3710      	adds	r7, #16
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}

0800614e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800614e:	b580      	push	{r7, lr}
 8006150:	b084      	sub	sp, #16
 8006152:	af00      	add	r7, sp, #0
 8006154:	60f8      	str	r0, [r7, #12]
 8006156:	60b9      	str	r1, [r7, #8]
 8006158:	603b      	str	r3, [r7, #0]
 800615a:	4613      	mov	r3, r2
 800615c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800615e:	e062      	b.n	8006226 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006166:	d05e      	beq.n	8006226 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006168:	f7fb f884 	bl	8001274 <HAL_GetTick>
 800616c:	4602      	mov	r2, r0
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	1ad3      	subs	r3, r2, r3
 8006172:	69ba      	ldr	r2, [r7, #24]
 8006174:	429a      	cmp	r2, r3
 8006176:	d302      	bcc.n	800617e <UART_WaitOnFlagUntilTimeout+0x30>
 8006178:	69bb      	ldr	r3, [r7, #24]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d11d      	bne.n	80061ba <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800618c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	689a      	ldr	r2, [r3, #8]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f022 0201 	bic.w	r2, r2, #1
 800619c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2220      	movs	r2, #32
 80061a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2220      	movs	r2, #32
 80061aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e045      	b.n	8006246 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f003 0304 	and.w	r3, r3, #4
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d02e      	beq.n	8006226 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	69db      	ldr	r3, [r3, #28]
 80061ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061d6:	d126      	bne.n	8006226 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80061e0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80061f0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	689a      	ldr	r2, [r3, #8]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f022 0201 	bic.w	r2, r2, #1
 8006200:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2220      	movs	r2, #32
 8006206:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2220      	movs	r2, #32
 800620e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2220      	movs	r2, #32
 8006216:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2200      	movs	r2, #0
 800621e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006222:	2303      	movs	r3, #3
 8006224:	e00f      	b.n	8006246 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	69da      	ldr	r2, [r3, #28]
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	4013      	ands	r3, r2
 8006230:	68ba      	ldr	r2, [r7, #8]
 8006232:	429a      	cmp	r2, r3
 8006234:	bf0c      	ite	eq
 8006236:	2301      	moveq	r3, #1
 8006238:	2300      	movne	r3, #0
 800623a:	b2db      	uxtb	r3, r3
 800623c:	461a      	mov	r2, r3
 800623e:	79fb      	ldrb	r3, [r7, #7]
 8006240:	429a      	cmp	r2, r3
 8006242:	d08d      	beq.n	8006160 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	3710      	adds	r7, #16
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}

0800624e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800624e:	b480      	push	{r7}
 8006250:	b085      	sub	sp, #20
 8006252:	af00      	add	r7, sp, #0
 8006254:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800625c:	2b01      	cmp	r3, #1
 800625e:	d101      	bne.n	8006264 <HAL_UARTEx_DisableFifoMode+0x16>
 8006260:	2302      	movs	r3, #2
 8006262:	e027      	b.n	80062b4 <HAL_UARTEx_DisableFifoMode+0x66>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2224      	movs	r2, #36	; 0x24
 8006270:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f022 0201 	bic.w	r2, r2, #1
 800628a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006292:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	68fa      	ldr	r2, [r7, #12]
 80062a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2220      	movs	r2, #32
 80062a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3714      	adds	r7, #20
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d101      	bne.n	80062d8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80062d4:	2302      	movs	r3, #2
 80062d6:	e02d      	b.n	8006334 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2224      	movs	r2, #36	; 0x24
 80062e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f022 0201 	bic.w	r2, r2, #1
 80062fe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	683a      	ldr	r2, [r7, #0]
 8006310:	430a      	orrs	r2, r1
 8006312:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 f84f 	bl	80063b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2220      	movs	r2, #32
 8006326:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006332:	2300      	movs	r3, #0
}
 8006334:	4618      	mov	r0, r3
 8006336:	3710      	adds	r7, #16
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800634c:	2b01      	cmp	r3, #1
 800634e:	d101      	bne.n	8006354 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006350:	2302      	movs	r3, #2
 8006352:	e02d      	b.n	80063b0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2201      	movs	r2, #1
 8006358:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2224      	movs	r2, #36	; 0x24
 8006360:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f022 0201 	bic.w	r2, r2, #1
 800637a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	683a      	ldr	r2, [r7, #0]
 800638c:	430a      	orrs	r2, r1
 800638e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 f811 	bl	80063b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2220      	movs	r2, #32
 80063a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80063ae:	2300      	movs	r3, #0
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3710      	adds	r7, #16
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b085      	sub	sp, #20
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d108      	bne.n	80063da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2201      	movs	r2, #1
 80063d4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80063d8:	e031      	b.n	800643e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80063da:	2310      	movs	r3, #16
 80063dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80063de:	2310      	movs	r3, #16
 80063e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	0e5b      	lsrs	r3, r3, #25
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	f003 0307 	and.w	r3, r3, #7
 80063f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	0f5b      	lsrs	r3, r3, #29
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	f003 0307 	and.w	r3, r3, #7
 8006400:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006402:	7bbb      	ldrb	r3, [r7, #14]
 8006404:	7b3a      	ldrb	r2, [r7, #12]
 8006406:	4911      	ldr	r1, [pc, #68]	; (800644c <UARTEx_SetNbDataToProcess+0x94>)
 8006408:	5c8a      	ldrb	r2, [r1, r2]
 800640a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800640e:	7b3a      	ldrb	r2, [r7, #12]
 8006410:	490f      	ldr	r1, [pc, #60]	; (8006450 <UARTEx_SetNbDataToProcess+0x98>)
 8006412:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006414:	fb93 f3f2 	sdiv	r3, r3, r2
 8006418:	b29a      	uxth	r2, r3
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006420:	7bfb      	ldrb	r3, [r7, #15]
 8006422:	7b7a      	ldrb	r2, [r7, #13]
 8006424:	4909      	ldr	r1, [pc, #36]	; (800644c <UARTEx_SetNbDataToProcess+0x94>)
 8006426:	5c8a      	ldrb	r2, [r1, r2]
 8006428:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800642c:	7b7a      	ldrb	r2, [r7, #13]
 800642e:	4908      	ldr	r1, [pc, #32]	; (8006450 <UARTEx_SetNbDataToProcess+0x98>)
 8006430:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006432:	fb93 f3f2 	sdiv	r3, r3, r2
 8006436:	b29a      	uxth	r2, r3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800643e:	bf00      	nop
 8006440:	3714      	adds	r7, #20
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr
 800644a:	bf00      	nop
 800644c:	0800a49c 	.word	0x0800a49c
 8006450:	0800a4a4 	.word	0x0800a4a4

08006454 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006454:	b084      	sub	sp, #16
 8006456:	b580      	push	{r7, lr}
 8006458:	b084      	sub	sp, #16
 800645a:	af00      	add	r7, sp, #0
 800645c:	6078      	str	r0, [r7, #4]
 800645e:	f107 001c 	add.w	r0, r7, #28
 8006462:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006468:	2b01      	cmp	r3, #1
 800646a:	d120      	bne.n	80064ae <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006470:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	68da      	ldr	r2, [r3, #12]
 800647c:	4b2a      	ldr	r3, [pc, #168]	; (8006528 <USB_CoreInit+0xd4>)
 800647e:	4013      	ands	r3, r2
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006490:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006492:	2b01      	cmp	r3, #1
 8006494:	d105      	bne.n	80064a2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 f8c8 	bl	8006638 <USB_CoreReset>
 80064a8:	4603      	mov	r3, r0
 80064aa:	73fb      	strb	r3, [r7, #15]
 80064ac:	e01a      	b.n	80064e4 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	68db      	ldr	r3, [r3, #12]
 80064b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 f8bc 	bl	8006638 <USB_CoreReset>
 80064c0:	4603      	mov	r3, r0
 80064c2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80064c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d106      	bne.n	80064d8 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ce:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	639a      	str	r2, [r3, #56]	; 0x38
 80064d6:	e005      	b.n	80064e4 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064dc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80064e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e6:	2b01      	cmp	r3, #1
 80064e8:	d116      	bne.n	8006518 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064ee:	b29a      	uxth	r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80064f8:	4b0c      	ldr	r3, [pc, #48]	; (800652c <USB_CoreInit+0xd8>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f043 0206 	orr.w	r2, r3, #6
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	f043 0220 	orr.w	r2, r3, #32
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006518:	7bfb      	ldrb	r3, [r7, #15]
}
 800651a:	4618      	mov	r0, r3
 800651c:	3710      	adds	r7, #16
 800651e:	46bd      	mov	sp, r7
 8006520:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006524:	b004      	add	sp, #16
 8006526:	4770      	bx	lr
 8006528:	ffbdffbf 	.word	0xffbdffbf
 800652c:	03ee0000 	.word	0x03ee0000

08006530 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	f023 0201 	bic.w	r2, r3, #1
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006544:	2300      	movs	r3, #0
}
 8006546:	4618      	mov	r0, r3
 8006548:	370c      	adds	r7, #12
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr

08006552 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006552:	b580      	push	{r7, lr}
 8006554:	b082      	sub	sp, #8
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
 800655a:	460b      	mov	r3, r1
 800655c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800656a:	78fb      	ldrb	r3, [r7, #3]
 800656c:	2b01      	cmp	r3, #1
 800656e:	d106      	bne.n	800657e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	60da      	str	r2, [r3, #12]
 800657c:	e00b      	b.n	8006596 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800657e:	78fb      	ldrb	r3, [r7, #3]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d106      	bne.n	8006592 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	60da      	str	r2, [r3, #12]
 8006590:	e001      	b.n	8006596 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e003      	b.n	800659e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006596:	2032      	movs	r0, #50	; 0x32
 8006598:	f7fa fe78 	bl	800128c <HAL_Delay>

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3708      	adds	r7, #8
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
	...

080065a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b085      	sub	sp, #20
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80065b2:	2300      	movs	r3, #0
 80065b4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	019b      	lsls	r3, r3, #6
 80065ba:	f043 0220 	orr.w	r2, r3, #32
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	3301      	adds	r3, #1
 80065c6:	60fb      	str	r3, [r7, #12]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	4a09      	ldr	r2, [pc, #36]	; (80065f0 <USB_FlushTxFifo+0x48>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d901      	bls.n	80065d4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e006      	b.n	80065e2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	f003 0320 	and.w	r3, r3, #32
 80065dc:	2b20      	cmp	r3, #32
 80065de:	d0f0      	beq.n	80065c2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3714      	adds	r7, #20
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr
 80065ee:	bf00      	nop
 80065f0:	00030d40 	.word	0x00030d40

080065f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b085      	sub	sp, #20
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80065fc:	2300      	movs	r3, #0
 80065fe:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2210      	movs	r2, #16
 8006604:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	3301      	adds	r3, #1
 800660a:	60fb      	str	r3, [r7, #12]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	4a09      	ldr	r2, [pc, #36]	; (8006634 <USB_FlushRxFifo+0x40>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d901      	bls.n	8006618 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006614:	2303      	movs	r3, #3
 8006616:	e006      	b.n	8006626 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	f003 0310 	and.w	r3, r3, #16
 8006620:	2b10      	cmp	r3, #16
 8006622:	d0f0      	beq.n	8006606 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3714      	adds	r7, #20
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	00030d40 	.word	0x00030d40

08006638 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006638:	b480      	push	{r7}
 800663a:	b085      	sub	sp, #20
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8006640:	2300      	movs	r3, #0
 8006642:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	3301      	adds	r3, #1
 8006648:	60fb      	str	r3, [r7, #12]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	4a13      	ldr	r2, [pc, #76]	; (800669c <USB_CoreReset+0x64>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d901      	bls.n	8006656 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	e01b      	b.n	800668e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	691b      	ldr	r3, [r3, #16]
 800665a:	2b00      	cmp	r3, #0
 800665c:	daf2      	bge.n	8006644 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800665e:	2300      	movs	r3, #0
 8006660:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	f043 0201 	orr.w	r2, r3, #1
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	3301      	adds	r3, #1
 8006672:	60fb      	str	r3, [r7, #12]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	4a09      	ldr	r2, [pc, #36]	; (800669c <USB_CoreReset+0x64>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d901      	bls.n	8006680 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e006      	b.n	800668e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	691b      	ldr	r3, [r3, #16]
 8006684:	f003 0301 	and.w	r3, r3, #1
 8006688:	2b01      	cmp	r3, #1
 800668a:	d0f0      	beq.n	800666e <USB_CoreReset+0x36>

  return HAL_OK;
 800668c:	2300      	movs	r3, #0
}
 800668e:	4618      	mov	r0, r3
 8006690:	3714      	adds	r7, #20
 8006692:	46bd      	mov	sp, r7
 8006694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006698:	4770      	bx	lr
 800669a:	bf00      	nop
 800669c:	00030d40 	.word	0x00030d40

080066a0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80066a0:	b084      	sub	sp, #16
 80066a2:	b580      	push	{r7, lr}
 80066a4:	b084      	sub	sp, #16
 80066a6:	af00      	add	r7, sp, #0
 80066a8:	6078      	str	r0, [r7, #4]
 80066aa:	f107 001c 	add.w	r0, r7, #28
 80066ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80066bc:	461a      	mov	r2, r3
 80066be:	2300      	movs	r3, #0
 80066c0:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066c6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	639a      	str	r2, [r3, #56]	; 0x38


  if ((USBx->CID & (0x1U << 8)) != 0U)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d018      	beq.n	8006718 <USB_HostInit+0x78>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80066e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d10a      	bne.n	8006702 <USB_HostInit+0x62>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68ba      	ldr	r2, [r7, #8]
 80066f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80066fa:	f043 0304 	orr.w	r3, r3, #4
 80066fe:	6013      	str	r3, [r2, #0]
 8006700:	e014      	b.n	800672c <USB_HostInit+0x8c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	68ba      	ldr	r2, [r7, #8]
 800670c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006710:	f023 0304 	bic.w	r3, r3, #4
 8006714:	6013      	str	r3, [r2, #0]
 8006716:	e009      	b.n	800672c <USB_HostInit+0x8c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68ba      	ldr	r2, [r7, #8]
 8006722:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006726:	f023 0304 	bic.w	r3, r3, #4
 800672a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800672c:	2110      	movs	r1, #16
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f7ff ff3a 	bl	80065a8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f7ff ff5d 	bl	80065f4 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800673a:	2300      	movs	r3, #0
 800673c:	60fb      	str	r3, [r7, #12]
 800673e:	e015      	b.n	800676c <USB_HostInit+0xcc>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	015a      	lsls	r2, r3, #5
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	4413      	add	r3, r2
 8006748:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800674c:	461a      	mov	r2, r3
 800674e:	f04f 33ff 	mov.w	r3, #4294967295
 8006752:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	015a      	lsls	r2, r3, #5
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	4413      	add	r3, r2
 800675c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006760:	461a      	mov	r2, r3
 8006762:	2300      	movs	r3, #0
 8006764:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	3301      	adds	r3, #1
 800676a:	60fb      	str	r3, [r7, #12]
 800676c:	6a3b      	ldr	r3, [r7, #32]
 800676e:	68fa      	ldr	r2, [r7, #12]
 8006770:	429a      	cmp	r2, r3
 8006772:	d3e5      	bcc.n	8006740 <USB_HostInit+0xa0>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8006774:	2101      	movs	r1, #1
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 f848 	bl	800680c <USB_DriveVbus>

  HAL_Delay(200U);
 800677c:	20c8      	movs	r0, #200	; 0xc8
 800677e:	f7fa fd85 	bl	800128c <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2200      	movs	r2, #0
 8006786:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f04f 32ff 	mov.w	r2, #4294967295
 800678e:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006798:	2b00      	cmp	r3, #0
 800679a:	d00b      	beq.n	80067b4 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80067a2:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4a14      	ldr	r2, [pc, #80]	; (80067f8 <USB_HostInit+0x158>)
 80067a8:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a13      	ldr	r2, [pc, #76]	; (80067fc <USB_HostInit+0x15c>)
 80067ae:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80067b2:	e009      	b.n	80067c8 <USB_HostInit+0x128>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2280      	movs	r2, #128	; 0x80
 80067b8:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a10      	ldr	r2, [pc, #64]	; (8006800 <USB_HostInit+0x160>)
 80067be:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a10      	ldr	r2, [pc, #64]	; (8006804 <USB_HostInit+0x164>)
 80067c4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80067c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d105      	bne.n	80067da <USB_HostInit+0x13a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	699b      	ldr	r3, [r3, #24]
 80067d2:	f043 0210 	orr.w	r2, r3, #16
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	699a      	ldr	r2, [r3, #24]
 80067de:	4b0a      	ldr	r3, [pc, #40]	; (8006808 <USB_HostInit+0x168>)
 80067e0:	4313      	orrs	r3, r2
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80067e6:	2300      	movs	r3, #0
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3710      	adds	r7, #16
 80067ec:	46bd      	mov	sp, r7
 80067ee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80067f2:	b004      	add	sp, #16
 80067f4:	4770      	bx	lr
 80067f6:	bf00      	nop
 80067f8:	01000200 	.word	0x01000200
 80067fc:	00e00300 	.word	0x00e00300
 8006800:	00600080 	.word	0x00600080
 8006804:	004000e0 	.word	0x004000e0
 8006808:	a3200008 	.word	0xa3200008

0800680c <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800680c:	b480      	push	{r7}
 800680e:	b085      	sub	sp, #20
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
 8006814:	460b      	mov	r3, r1
 8006816:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800681c:	2300      	movs	r3, #0
 800681e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006830:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006838:	2b00      	cmp	r3, #0
 800683a:	d109      	bne.n	8006850 <USB_DriveVbus+0x44>
 800683c:	78fb      	ldrb	r3, [r7, #3]
 800683e:	2b01      	cmp	r3, #1
 8006840:	d106      	bne.n	8006850 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	68fa      	ldr	r2, [r7, #12]
 8006846:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800684a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800684e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800685a:	d109      	bne.n	8006870 <USB_DriveVbus+0x64>
 800685c:	78fb      	ldrb	r3, [r7, #3]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d106      	bne.n	8006870 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800686a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800686e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3714      	adds	r7, #20
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr

0800687e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800687e:	b480      	push	{r7}
 8006880:	b083      	sub	sp, #12
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f103 0208 	add.w	r2, r3, #8
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f04f 32ff 	mov.w	r2, #4294967295
 8006896:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	f103 0208 	add.w	r2, r3, #8
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f103 0208 	add.w	r2, r3, #8
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80068b2:	bf00      	nop
 80068b4:	370c      	adds	r7, #12
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr

080068be <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80068be:	b480      	push	{r7}
 80068c0:	b083      	sub	sp, #12
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80068cc:	bf00      	nop
 80068ce:	370c      	adds	r7, #12
 80068d0:	46bd      	mov	sp, r7
 80068d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d6:	4770      	bx	lr

080068d8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80068d8:	b480      	push	{r7}
 80068da:	b085      	sub	sp, #20
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	68fa      	ldr	r2, [r7, #12]
 80068ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	689a      	ldr	r2, [r3, #8]
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	683a      	ldr	r2, [r7, #0]
 80068fc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	683a      	ldr	r2, [r7, #0]
 8006902:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	1c5a      	adds	r2, r3, #1
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	601a      	str	r2, [r3, #0]
}
 8006914:	bf00      	nop
 8006916:	3714      	adds	r7, #20
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006920:	b480      	push	{r7}
 8006922:	b085      	sub	sp, #20
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006936:	d103      	bne.n	8006940 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	691b      	ldr	r3, [r3, #16]
 800693c:	60fb      	str	r3, [r7, #12]
 800693e:	e00c      	b.n	800695a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	3308      	adds	r3, #8
 8006944:	60fb      	str	r3, [r7, #12]
 8006946:	e002      	b.n	800694e <vListInsert+0x2e>
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	60fb      	str	r3, [r7, #12]
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68ba      	ldr	r2, [r7, #8]
 8006956:	429a      	cmp	r2, r3
 8006958:	d2f6      	bcs.n	8006948 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	685a      	ldr	r2, [r3, #4]
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	683a      	ldr	r2, [r7, #0]
 8006968:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	68fa      	ldr	r2, [r7, #12]
 800696e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	683a      	ldr	r2, [r7, #0]
 8006974:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	1c5a      	adds	r2, r3, #1
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	601a      	str	r2, [r3, #0]
}
 8006986:	bf00      	nop
 8006988:	3714      	adds	r7, #20
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr

08006992 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006992:	b480      	push	{r7}
 8006994:	b085      	sub	sp, #20
 8006996:	af00      	add	r7, sp, #0
 8006998:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	691b      	ldr	r3, [r3, #16]
 800699e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	6892      	ldr	r2, [r2, #8]
 80069a8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	6852      	ldr	r2, [r2, #4]
 80069b2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d103      	bne.n	80069c6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	689a      	ldr	r2, [r3, #8]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2200      	movs	r2, #0
 80069ca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	1e5a      	subs	r2, r3, #1
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3714      	adds	r7, #20
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr

080069e6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80069e6:	b580      	push	{r7, lr}
 80069e8:	b08c      	sub	sp, #48	; 0x30
 80069ea:	af04      	add	r7, sp, #16
 80069ec:	60f8      	str	r0, [r7, #12]
 80069ee:	60b9      	str	r1, [r7, #8]
 80069f0:	603b      	str	r3, [r7, #0]
 80069f2:	4613      	mov	r3, r2
 80069f4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80069f6:	88fb      	ldrh	r3, [r7, #6]
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	4618      	mov	r0, r3
 80069fc:	f000 ffce 	bl	800799c <pvPortMalloc>
 8006a00:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d00e      	beq.n	8006a26 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006a08:	205c      	movs	r0, #92	; 0x5c
 8006a0a:	f000 ffc7 	bl	800799c <pvPortMalloc>
 8006a0e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006a10:	69fb      	ldr	r3, [r7, #28]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d003      	beq.n	8006a1e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006a16:	69fb      	ldr	r3, [r7, #28]
 8006a18:	697a      	ldr	r2, [r7, #20]
 8006a1a:	631a      	str	r2, [r3, #48]	; 0x30
 8006a1c:	e005      	b.n	8006a2a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006a1e:	6978      	ldr	r0, [r7, #20]
 8006a20:	f001 f886 	bl	8007b30 <vPortFree>
 8006a24:	e001      	b.n	8006a2a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006a26:	2300      	movs	r3, #0
 8006a28:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d013      	beq.n	8006a58 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006a30:	88fa      	ldrh	r2, [r7, #6]
 8006a32:	2300      	movs	r3, #0
 8006a34:	9303      	str	r3, [sp, #12]
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	9302      	str	r3, [sp, #8]
 8006a3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a3c:	9301      	str	r3, [sp, #4]
 8006a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a40:	9300      	str	r3, [sp, #0]
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	68b9      	ldr	r1, [r7, #8]
 8006a46:	68f8      	ldr	r0, [r7, #12]
 8006a48:	f000 f80e 	bl	8006a68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a4c:	69f8      	ldr	r0, [r7, #28]
 8006a4e:	f000 f8a5 	bl	8006b9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006a52:	2301      	movs	r3, #1
 8006a54:	61bb      	str	r3, [r7, #24]
 8006a56:	e002      	b.n	8006a5e <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006a58:	f04f 33ff 	mov.w	r3, #4294967295
 8006a5c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006a5e:	69bb      	ldr	r3, [r7, #24]
	}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3720      	adds	r7, #32
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b088      	sub	sp, #32
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	607a      	str	r2, [r7, #4]
 8006a74:	603b      	str	r3, [r7, #0]
			xRunPrivileged = pdFALSE;
		}
		uxPriority &= ~portPRIVILEGE_BIT;
	#endif /* portUSING_MPU_WRAPPERS == 1 */

	configASSERT( pcName );
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d10c      	bne.n	8006a96 <prvInitialiseNewTask+0x2e>
	__asm volatile
 8006a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a80:	b672      	cpsid	i
 8006a82:	f383 8811 	msr	BASEPRI, r3
 8006a86:	f3bf 8f6f 	isb	sy
 8006a8a:	f3bf 8f4f 	dsb	sy
 8006a8e:	b662      	cpsie	i
 8006a90:	617b      	str	r3, [r7, #20]
}
 8006a92:	bf00      	nop
 8006a94:	e7fe      	b.n	8006a94 <prvInitialiseNewTask+0x2c>

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a98:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	21a5      	movs	r1, #165	; 0xa5
 8006aa2:	f003 fbe7 	bl	800a274 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006aaa:	6879      	ldr	r1, [r7, #4]
 8006aac:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8006ab0:	440b      	add	r3, r1
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	4413      	add	r3, r2
 8006ab6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006ab8:	69bb      	ldr	r3, [r7, #24]
 8006aba:	f023 0307 	bic.w	r3, r3, #7
 8006abe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006ac0:	69bb      	ldr	r3, [r7, #24]
 8006ac2:	f003 0307 	and.w	r3, r3, #7
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d00c      	beq.n	8006ae4 <prvInitialiseNewTask+0x7c>
	__asm volatile
 8006aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ace:	b672      	cpsid	i
 8006ad0:	f383 8811 	msr	BASEPRI, r3
 8006ad4:	f3bf 8f6f 	isb	sy
 8006ad8:	f3bf 8f4f 	dsb	sy
 8006adc:	b662      	cpsie	i
 8006ade:	613b      	str	r3, [r7, #16]
}
 8006ae0:	bf00      	nop
 8006ae2:	e7fe      	b.n	8006ae2 <prvInitialiseNewTask+0x7a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	61fb      	str	r3, [r7, #28]
 8006ae8:	e012      	b.n	8006b10 <prvInitialiseNewTask+0xa8>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006aea:	68ba      	ldr	r2, [r7, #8]
 8006aec:	69fb      	ldr	r3, [r7, #28]
 8006aee:	4413      	add	r3, r2
 8006af0:	7819      	ldrb	r1, [r3, #0]
 8006af2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	4413      	add	r3, r2
 8006af8:	3334      	adds	r3, #52	; 0x34
 8006afa:	460a      	mov	r2, r1
 8006afc:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
 8006afe:	68ba      	ldr	r2, [r7, #8]
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	4413      	add	r3, r2
 8006b04:	781b      	ldrb	r3, [r3, #0]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d006      	beq.n	8006b18 <prvInitialiseNewTask+0xb0>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b0a:	69fb      	ldr	r3, [r7, #28]
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	61fb      	str	r3, [r7, #28]
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	2b0f      	cmp	r3, #15
 8006b14:	d9e9      	bls.n	8006aea <prvInitialiseNewTask+0x82>
 8006b16:	e000      	b.n	8006b1a <prvInitialiseNewTask+0xb2>
		{
			break;
 8006b18:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b24:	2b06      	cmp	r3, #6
 8006b26:	d901      	bls.n	8006b2c <prvInitialiseNewTask+0xc4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006b28:	2306      	movs	r3, #6
 8006b2a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b30:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b36:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b40:	3304      	adds	r3, #4
 8006b42:	4618      	mov	r0, r3
 8006b44:	f7ff febb 	bl	80068be <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b4a:	3318      	adds	r3, #24
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f7ff feb6 	bl	80068be <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b56:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b5a:	f1c3 0207 	rsb	r2, r3, #7
 8006b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b60:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b66:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b70:	2200      	movs	r2, #0
 8006b72:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006b76:	683a      	ldr	r2, [r7, #0]
 8006b78:	68f9      	ldr	r1, [r7, #12]
 8006b7a:	69b8      	ldr	r0, [r7, #24]
 8006b7c:	f000 fc50 	bl	8007420 <pxPortInitialiseStack>
 8006b80:	4602      	mov	r2, r0
 8006b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b84:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d002      	beq.n	8006b92 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006b8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b92:	bf00      	nop
 8006b94:	3720      	adds	r7, #32
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
	...

08006b9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006b9c:	b5b0      	push	{r4, r5, r7, lr}
 8006b9e:	b084      	sub	sp, #16
 8006ba0:	af02      	add	r7, sp, #8
 8006ba2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006ba4:	f000 fd4a 	bl	800763c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006ba8:	4b35      	ldr	r3, [pc, #212]	; (8006c80 <prvAddNewTaskToReadyList+0xe4>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	3301      	adds	r3, #1
 8006bae:	4a34      	ldr	r2, [pc, #208]	; (8006c80 <prvAddNewTaskToReadyList+0xe4>)
 8006bb0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006bb2:	4b34      	ldr	r3, [pc, #208]	; (8006c84 <prvAddNewTaskToReadyList+0xe8>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d109      	bne.n	8006bce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006bba:	4a32      	ldr	r2, [pc, #200]	; (8006c84 <prvAddNewTaskToReadyList+0xe8>)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006bc0:	4b2f      	ldr	r3, [pc, #188]	; (8006c80 <prvAddNewTaskToReadyList+0xe4>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d110      	bne.n	8006bea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006bc8:	f000 fb26 	bl	8007218 <prvInitialiseTaskLists>
 8006bcc:	e00d      	b.n	8006bea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006bce:	4b2e      	ldr	r3, [pc, #184]	; (8006c88 <prvAddNewTaskToReadyList+0xec>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d109      	bne.n	8006bea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006bd6:	4b2b      	ldr	r3, [pc, #172]	; (8006c84 <prvAddNewTaskToReadyList+0xe8>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d802      	bhi.n	8006bea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006be4:	4a27      	ldr	r2, [pc, #156]	; (8006c84 <prvAddNewTaskToReadyList+0xe8>)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006bea:	4b28      	ldr	r3, [pc, #160]	; (8006c8c <prvAddNewTaskToReadyList+0xf0>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	3301      	adds	r3, #1
 8006bf0:	4a26      	ldr	r2, [pc, #152]	; (8006c8c <prvAddNewTaskToReadyList+0xf0>)
 8006bf2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006bf4:	4b25      	ldr	r3, [pc, #148]	; (8006c8c <prvAddNewTaskToReadyList+0xf0>)
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d016      	beq.n	8006c30 <prvAddNewTaskToReadyList+0x94>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4618      	mov	r0, r3
 8006c06:	f003 f8b5 	bl	8009d74 <SEGGER_SYSVIEW_OnTaskCreate>
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c1a:	461d      	mov	r5, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	461c      	mov	r4, r3
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c26:	1ae3      	subs	r3, r4, r3
 8006c28:	9300      	str	r3, [sp, #0]
 8006c2a:	462b      	mov	r3, r5
 8006c2c:	f001 f942 	bl	8007eb4 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	4618      	mov	r0, r3
 8006c34:	f003 f922 	bl	8009e7c <SEGGER_SYSVIEW_OnTaskStartReady>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	409a      	lsls	r2, r3
 8006c40:	4b13      	ldr	r3, [pc, #76]	; (8006c90 <prvAddNewTaskToReadyList+0xf4>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	4a12      	ldr	r2, [pc, #72]	; (8006c90 <prvAddNewTaskToReadyList+0xf4>)
 8006c48:	6013      	str	r3, [r2, #0]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c4e:	4613      	mov	r3, r2
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	4413      	add	r3, r2
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	4a0f      	ldr	r2, [pc, #60]	; (8006c94 <prvAddNewTaskToReadyList+0xf8>)
 8006c58:	441a      	add	r2, r3
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	3304      	adds	r3, #4
 8006c5e:	4619      	mov	r1, r3
 8006c60:	4610      	mov	r0, r2
 8006c62:	f7ff fe39 	bl	80068d8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006c66:	f000 fd1d 	bl	80076a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006c6a:	4b07      	ldr	r3, [pc, #28]	; (8006c88 <prvAddNewTaskToReadyList+0xec>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d001      	beq.n	8006c76 <prvAddNewTaskToReadyList+0xda>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006c72:	4b04      	ldr	r3, [pc, #16]	; (8006c84 <prvAddNewTaskToReadyList+0xe8>)
 8006c74:	681b      	ldr	r3, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c76:	bf00      	nop
 8006c78:	3708      	adds	r7, #8
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bdb0      	pop	{r4, r5, r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	2400013c 	.word	0x2400013c
 8006c84:	2400003c 	.word	0x2400003c
 8006c88:	24000148 	.word	0x24000148
 8006c8c:	24000158 	.word	0x24000158
 8006c90:	24000144 	.word	0x24000144
 8006c94:	24000040 	.word	0x24000040

08006c98 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b08a      	sub	sp, #40	; 0x28
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d10c      	bne.n	8006cc6 <vTaskDelayUntil+0x2e>
	__asm volatile
 8006cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cb0:	b672      	cpsid	i
 8006cb2:	f383 8811 	msr	BASEPRI, r3
 8006cb6:	f3bf 8f6f 	isb	sy
 8006cba:	f3bf 8f4f 	dsb	sy
 8006cbe:	b662      	cpsie	i
 8006cc0:	617b      	str	r3, [r7, #20]
}
 8006cc2:	bf00      	nop
 8006cc4:	e7fe      	b.n	8006cc4 <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d10c      	bne.n	8006ce6 <vTaskDelayUntil+0x4e>
	__asm volatile
 8006ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cd0:	b672      	cpsid	i
 8006cd2:	f383 8811 	msr	BASEPRI, r3
 8006cd6:	f3bf 8f6f 	isb	sy
 8006cda:	f3bf 8f4f 	dsb	sy
 8006cde:	b662      	cpsie	i
 8006ce0:	613b      	str	r3, [r7, #16]
}
 8006ce2:	bf00      	nop
 8006ce4:	e7fe      	b.n	8006ce4 <vTaskDelayUntil+0x4c>
		configASSERT( uxSchedulerSuspended == 0 );
 8006ce6:	4b2c      	ldr	r3, [pc, #176]	; (8006d98 <vTaskDelayUntil+0x100>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d00c      	beq.n	8006d08 <vTaskDelayUntil+0x70>
	__asm volatile
 8006cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cf2:	b672      	cpsid	i
 8006cf4:	f383 8811 	msr	BASEPRI, r3
 8006cf8:	f3bf 8f6f 	isb	sy
 8006cfc:	f3bf 8f4f 	dsb	sy
 8006d00:	b662      	cpsie	i
 8006d02:	60fb      	str	r3, [r7, #12]
}
 8006d04:	bf00      	nop
 8006d06:	e7fe      	b.n	8006d06 <vTaskDelayUntil+0x6e>

		vTaskSuspendAll();
 8006d08:	f000 f8a8 	bl	8006e5c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006d0c:	4b23      	ldr	r3, [pc, #140]	; (8006d9c <vTaskDelayUntil+0x104>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	683a      	ldr	r2, [r7, #0]
 8006d18:	4413      	add	r3, r2
 8006d1a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	6a3a      	ldr	r2, [r7, #32]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d20b      	bcs.n	8006d3e <vTaskDelayUntil+0xa6>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	69fa      	ldr	r2, [r7, #28]
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d211      	bcs.n	8006d54 <vTaskDelayUntil+0xbc>
 8006d30:	69fa      	ldr	r2, [r7, #28]
 8006d32:	6a3b      	ldr	r3, [r7, #32]
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d90d      	bls.n	8006d54 <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	627b      	str	r3, [r7, #36]	; 0x24
 8006d3c:	e00a      	b.n	8006d54 <vTaskDelayUntil+0xbc>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	69fa      	ldr	r2, [r7, #28]
 8006d44:	429a      	cmp	r2, r3
 8006d46:	d303      	bcc.n	8006d50 <vTaskDelayUntil+0xb8>
 8006d48:	69fa      	ldr	r2, [r7, #28]
 8006d4a:	6a3b      	ldr	r3, [r7, #32]
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d901      	bls.n	8006d54 <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 8006d50:	2301      	movs	r3, #1
 8006d52:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	69fa      	ldr	r2, [r7, #28]
 8006d58:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8006d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d009      	beq.n	8006d74 <vTaskDelayUntil+0xdc>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );
 8006d60:	2024      	movs	r0, #36	; 0x24
 8006d62:	f002 fc6d 	bl	8009640 <SEGGER_SYSVIEW_RecordVoid>

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006d66:	69fa      	ldr	r2, [r7, #28]
 8006d68:	6a3b      	ldr	r3, [r7, #32]
 8006d6a:	1ad3      	subs	r3, r2, r3
 8006d6c:	2100      	movs	r1, #0
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f000 faf0 	bl	8007354 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006d74:	f000 f880 	bl	8006e78 <xTaskResumeAll>
 8006d78:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d107      	bne.n	8006d90 <vTaskDelayUntil+0xf8>
		{
			portYIELD_WITHIN_API();
 8006d80:	4b07      	ldr	r3, [pc, #28]	; (8006da0 <vTaskDelayUntil+0x108>)
 8006d82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d86:	601a      	str	r2, [r3, #0]
 8006d88:	f3bf 8f4f 	dsb	sy
 8006d8c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d90:	bf00      	nop
 8006d92:	3728      	adds	r7, #40	; 0x28
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}
 8006d98:	24000164 	.word	0x24000164
 8006d9c:	24000140 	.word	0x24000140
 8006da0:	e000ed04 	.word	0xe000ed04

08006da4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b086      	sub	sp, #24
 8006da8:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8006daa:	4b25      	ldr	r3, [pc, #148]	; (8006e40 <vTaskStartScheduler+0x9c>)
 8006dac:	9301      	str	r3, [sp, #4]
 8006dae:	2300      	movs	r3, #0
 8006db0:	9300      	str	r3, [sp, #0]
 8006db2:	2300      	movs	r3, #0
 8006db4:	2280      	movs	r2, #128	; 0x80
 8006db6:	4923      	ldr	r1, [pc, #140]	; (8006e44 <vTaskStartScheduler+0xa0>)
 8006db8:	4823      	ldr	r0, [pc, #140]	; (8006e48 <vTaskStartScheduler+0xa4>)
 8006dba:	f7ff fe14 	bl	80069e6 <xTaskCreate>
 8006dbe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d126      	bne.n	8006e14 <vTaskStartScheduler+0x70>
	__asm volatile
 8006dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dca:	b672      	cpsid	i
 8006dcc:	f383 8811 	msr	BASEPRI, r3
 8006dd0:	f3bf 8f6f 	isb	sy
 8006dd4:	f3bf 8f4f 	dsb	sy
 8006dd8:	b662      	cpsie	i
 8006dda:	60bb      	str	r3, [r7, #8]
}
 8006ddc:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006dde:	4b1b      	ldr	r3, [pc, #108]	; (8006e4c <vTaskStartScheduler+0xa8>)
 8006de0:	f04f 32ff 	mov.w	r2, #4294967295
 8006de4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006de6:	4b1a      	ldr	r3, [pc, #104]	; (8006e50 <vTaskStartScheduler+0xac>)
 8006de8:	2201      	movs	r2, #1
 8006dea:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006dec:	4b19      	ldr	r3, [pc, #100]	; (8006e54 <vTaskStartScheduler+0xb0>)
 8006dee:	2200      	movs	r2, #0
 8006df0:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 8006df2:	4b19      	ldr	r3, [pc, #100]	; (8006e58 <vTaskStartScheduler+0xb4>)
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	4b12      	ldr	r3, [pc, #72]	; (8006e40 <vTaskStartScheduler+0x9c>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d102      	bne.n	8006e04 <vTaskStartScheduler+0x60>
 8006dfe:	f002 ff9d 	bl	8009d3c <SEGGER_SYSVIEW_OnIdle>
 8006e02:	e004      	b.n	8006e0e <vTaskStartScheduler+0x6a>
 8006e04:	4b14      	ldr	r3, [pc, #80]	; (8006e58 <vTaskStartScheduler+0xb4>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f002 fff5 	bl	8009df8 <SEGGER_SYSVIEW_OnTaskStartExec>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006e0e:	f000 fb97 	bl	8007540 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006e12:	e010      	b.n	8006e36 <vTaskStartScheduler+0x92>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e1a:	d10c      	bne.n	8006e36 <vTaskStartScheduler+0x92>
	__asm volatile
 8006e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e20:	b672      	cpsid	i
 8006e22:	f383 8811 	msr	BASEPRI, r3
 8006e26:	f3bf 8f6f 	isb	sy
 8006e2a:	f3bf 8f4f 	dsb	sy
 8006e2e:	b662      	cpsie	i
 8006e30:	607b      	str	r3, [r7, #4]
}
 8006e32:	bf00      	nop
 8006e34:	e7fe      	b.n	8006e34 <vTaskStartScheduler+0x90>
}
 8006e36:	bf00      	nop
 8006e38:	3710      	adds	r7, #16
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	24000160 	.word	0x24000160
 8006e44:	0800a3a8 	.word	0x0800a3a8
 8006e48:	080071f5 	.word	0x080071f5
 8006e4c:	2400015c 	.word	0x2400015c
 8006e50:	24000148 	.word	0x24000148
 8006e54:	24000140 	.word	0x24000140
 8006e58:	2400003c 	.word	0x2400003c

08006e5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006e60:	4b04      	ldr	r3, [pc, #16]	; (8006e74 <vTaskSuspendAll+0x18>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	3301      	adds	r3, #1
 8006e66:	4a03      	ldr	r2, [pc, #12]	; (8006e74 <vTaskSuspendAll+0x18>)
 8006e68:	6013      	str	r3, [r2, #0]
}
 8006e6a:	bf00      	nop
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr
 8006e74:	24000164 	.word	0x24000164

08006e78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006e82:	2300      	movs	r3, #0
 8006e84:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006e86:	4b3e      	ldr	r3, [pc, #248]	; (8006f80 <xTaskResumeAll+0x108>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d10c      	bne.n	8006ea8 <xTaskResumeAll+0x30>
	__asm volatile
 8006e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e92:	b672      	cpsid	i
 8006e94:	f383 8811 	msr	BASEPRI, r3
 8006e98:	f3bf 8f6f 	isb	sy
 8006e9c:	f3bf 8f4f 	dsb	sy
 8006ea0:	b662      	cpsie	i
 8006ea2:	603b      	str	r3, [r7, #0]
}
 8006ea4:	bf00      	nop
 8006ea6:	e7fe      	b.n	8006ea6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006ea8:	f000 fbc8 	bl	800763c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006eac:	4b34      	ldr	r3, [pc, #208]	; (8006f80 <xTaskResumeAll+0x108>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	3b01      	subs	r3, #1
 8006eb2:	4a33      	ldr	r2, [pc, #204]	; (8006f80 <xTaskResumeAll+0x108>)
 8006eb4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006eb6:	4b32      	ldr	r3, [pc, #200]	; (8006f80 <xTaskResumeAll+0x108>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d159      	bne.n	8006f72 <xTaskResumeAll+0xfa>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006ebe:	4b31      	ldr	r3, [pc, #196]	; (8006f84 <xTaskResumeAll+0x10c>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d055      	beq.n	8006f72 <xTaskResumeAll+0xfa>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ec6:	e032      	b.n	8006f2e <xTaskResumeAll+0xb6>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ec8:	4b2f      	ldr	r3, [pc, #188]	; (8006f88 <xTaskResumeAll+0x110>)
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	68db      	ldr	r3, [r3, #12]
 8006ece:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	3318      	adds	r3, #24
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f7ff fd5c 	bl	8006992 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	3304      	adds	r3, #4
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f7ff fd57 	bl	8006992 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f002 ffc8 	bl	8009e7c <SEGGER_SYSVIEW_OnTaskStartReady>
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	409a      	lsls	r2, r3
 8006ef4:	4b25      	ldr	r3, [pc, #148]	; (8006f8c <xTaskResumeAll+0x114>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	4a24      	ldr	r2, [pc, #144]	; (8006f8c <xTaskResumeAll+0x114>)
 8006efc:	6013      	str	r3, [r2, #0]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f02:	4613      	mov	r3, r2
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	4413      	add	r3, r2
 8006f08:	009b      	lsls	r3, r3, #2
 8006f0a:	4a21      	ldr	r2, [pc, #132]	; (8006f90 <xTaskResumeAll+0x118>)
 8006f0c:	441a      	add	r2, r3
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	3304      	adds	r3, #4
 8006f12:	4619      	mov	r1, r3
 8006f14:	4610      	mov	r0, r2
 8006f16:	f7ff fcdf 	bl	80068d8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f1e:	4b1d      	ldr	r3, [pc, #116]	; (8006f94 <xTaskResumeAll+0x11c>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f24:	429a      	cmp	r2, r3
 8006f26:	d302      	bcc.n	8006f2e <xTaskResumeAll+0xb6>
					{
						xYieldPending = pdTRUE;
 8006f28:	4b1b      	ldr	r3, [pc, #108]	; (8006f98 <xTaskResumeAll+0x120>)
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f2e:	4b16      	ldr	r3, [pc, #88]	; (8006f88 <xTaskResumeAll+0x110>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d1c8      	bne.n	8006ec8 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d001      	beq.n	8006f40 <xTaskResumeAll+0xc8>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006f3c:	f000 f9ea 	bl	8007314 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006f40:	4b16      	ldr	r3, [pc, #88]	; (8006f9c <xTaskResumeAll+0x124>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	60bb      	str	r3, [r7, #8]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d010      	beq.n	8006f6e <xTaskResumeAll+0xf6>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006f4c:	f000 f84a 	bl	8006fe4 <xTaskIncrementTick>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d002      	beq.n	8006f5c <xTaskResumeAll+0xe4>
							{
								xYieldPending = pdTRUE;
 8006f56:	4b10      	ldr	r3, [pc, #64]	; (8006f98 <xTaskResumeAll+0x120>)
 8006f58:	2201      	movs	r2, #1
 8006f5a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	3b01      	subs	r3, #1
 8006f60:	60bb      	str	r3, [r7, #8]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d1f1      	bne.n	8006f4c <xTaskResumeAll+0xd4>

						uxPendedTicks = 0;
 8006f68:	4b0c      	ldr	r3, [pc, #48]	; (8006f9c <xTaskResumeAll+0x124>)
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006f6e:	4b0a      	ldr	r3, [pc, #40]	; (8006f98 <xTaskResumeAll+0x120>)
 8006f70:	681b      	ldr	r3, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f72:	f000 fb97 	bl	80076a4 <vPortExitCritical>

	return xAlreadyYielded;
 8006f76:	687b      	ldr	r3, [r7, #4]
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	3710      	adds	r7, #16
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}
 8006f80:	24000164 	.word	0x24000164
 8006f84:	2400013c 	.word	0x2400013c
 8006f88:	240000fc 	.word	0x240000fc
 8006f8c:	24000144 	.word	0x24000144
 8006f90:	24000040 	.word	0x24000040
 8006f94:	2400003c 	.word	0x2400003c
 8006f98:	24000150 	.word	0x24000150
 8006f9c:	2400014c 	.word	0x2400014c

08006fa0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b083      	sub	sp, #12
 8006fa4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006fa6:	4b05      	ldr	r3, [pc, #20]	; (8006fbc <xTaskGetTickCount+0x1c>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006fac:	687b      	ldr	r3, [r7, #4]
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	370c      	adds	r7, #12
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb8:	4770      	bx	lr
 8006fba:	bf00      	nop
 8006fbc:	24000140 	.word	0x24000140

08006fc0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b082      	sub	sp, #8
 8006fc4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006fc6:	f000 fc21 	bl	800780c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8006fca:	2300      	movs	r3, #0
 8006fcc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8006fce:	4b04      	ldr	r3, [pc, #16]	; (8006fe0 <xTaskGetTickCountFromISR+0x20>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006fd4:	683b      	ldr	r3, [r7, #0]
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3708      	adds	r7, #8
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	bf00      	nop
 8006fe0:	24000140 	.word	0x24000140

08006fe4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b086      	sub	sp, #24
 8006fe8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006fea:	2300      	movs	r3, #0
 8006fec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fee:	4b42      	ldr	r3, [pc, #264]	; (80070f8 <xTaskIncrementTick+0x114>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d175      	bne.n	80070e2 <xTaskIncrementTick+0xfe>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ff6:	4b41      	ldr	r3, [pc, #260]	; (80070fc <xTaskIncrementTick+0x118>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006ffe:	4a3f      	ldr	r2, [pc, #252]	; (80070fc <xTaskIncrementTick+0x118>)
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d122      	bne.n	8007050 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800700a:	4b3d      	ldr	r3, [pc, #244]	; (8007100 <xTaskIncrementTick+0x11c>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d00c      	beq.n	800702e <xTaskIncrementTick+0x4a>
	__asm volatile
 8007014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007018:	b672      	cpsid	i
 800701a:	f383 8811 	msr	BASEPRI, r3
 800701e:	f3bf 8f6f 	isb	sy
 8007022:	f3bf 8f4f 	dsb	sy
 8007026:	b662      	cpsie	i
 8007028:	603b      	str	r3, [r7, #0]
}
 800702a:	bf00      	nop
 800702c:	e7fe      	b.n	800702c <xTaskIncrementTick+0x48>
 800702e:	4b34      	ldr	r3, [pc, #208]	; (8007100 <xTaskIncrementTick+0x11c>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	60fb      	str	r3, [r7, #12]
 8007034:	4b33      	ldr	r3, [pc, #204]	; (8007104 <xTaskIncrementTick+0x120>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a31      	ldr	r2, [pc, #196]	; (8007100 <xTaskIncrementTick+0x11c>)
 800703a:	6013      	str	r3, [r2, #0]
 800703c:	4a31      	ldr	r2, [pc, #196]	; (8007104 <xTaskIncrementTick+0x120>)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6013      	str	r3, [r2, #0]
 8007042:	4b31      	ldr	r3, [pc, #196]	; (8007108 <xTaskIncrementTick+0x124>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	3301      	adds	r3, #1
 8007048:	4a2f      	ldr	r2, [pc, #188]	; (8007108 <xTaskIncrementTick+0x124>)
 800704a:	6013      	str	r3, [r2, #0]
 800704c:	f000 f962 	bl	8007314 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007050:	4b2e      	ldr	r3, [pc, #184]	; (800710c <xTaskIncrementTick+0x128>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	693a      	ldr	r2, [r7, #16]
 8007056:	429a      	cmp	r2, r3
 8007058:	d348      	bcc.n	80070ec <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800705a:	4b29      	ldr	r3, [pc, #164]	; (8007100 <xTaskIncrementTick+0x11c>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d104      	bne.n	800706e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007064:	4b29      	ldr	r3, [pc, #164]	; (800710c <xTaskIncrementTick+0x128>)
 8007066:	f04f 32ff 	mov.w	r2, #4294967295
 800706a:	601a      	str	r2, [r3, #0]
					break;
 800706c:	e03e      	b.n	80070ec <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800706e:	4b24      	ldr	r3, [pc, #144]	; (8007100 <xTaskIncrementTick+0x11c>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	68db      	ldr	r3, [r3, #12]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800707e:	693a      	ldr	r2, [r7, #16]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	429a      	cmp	r2, r3
 8007084:	d203      	bcs.n	800708e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007086:	4a21      	ldr	r2, [pc, #132]	; (800710c <xTaskIncrementTick+0x128>)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800708c:	e02e      	b.n	80070ec <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	3304      	adds	r3, #4
 8007092:	4618      	mov	r0, r3
 8007094:	f7ff fc7d 	bl	8006992 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800709c:	2b00      	cmp	r3, #0
 800709e:	d004      	beq.n	80070aa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	3318      	adds	r3, #24
 80070a4:	4618      	mov	r0, r3
 80070a6:	f7ff fc74 	bl	8006992 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	4618      	mov	r0, r3
 80070ae:	f002 fee5 	bl	8009e7c <SEGGER_SYSVIEW_OnTaskStartReady>
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070b6:	2201      	movs	r2, #1
 80070b8:	409a      	lsls	r2, r3
 80070ba:	4b15      	ldr	r3, [pc, #84]	; (8007110 <xTaskIncrementTick+0x12c>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4313      	orrs	r3, r2
 80070c0:	4a13      	ldr	r2, [pc, #76]	; (8007110 <xTaskIncrementTick+0x12c>)
 80070c2:	6013      	str	r3, [r2, #0]
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070c8:	4613      	mov	r3, r2
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	4413      	add	r3, r2
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	4a10      	ldr	r2, [pc, #64]	; (8007114 <xTaskIncrementTick+0x130>)
 80070d2:	441a      	add	r2, r3
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	3304      	adds	r3, #4
 80070d8:	4619      	mov	r1, r3
 80070da:	4610      	mov	r0, r2
 80070dc:	f7ff fbfc 	bl	80068d8 <vListInsertEnd>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070e0:	e7bb      	b.n	800705a <xTaskIncrementTick+0x76>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80070e2:	4b0d      	ldr	r3, [pc, #52]	; (8007118 <xTaskIncrementTick+0x134>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	3301      	adds	r3, #1
 80070e8:	4a0b      	ldr	r2, [pc, #44]	; (8007118 <xTaskIncrementTick+0x134>)
 80070ea:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80070ec:	697b      	ldr	r3, [r7, #20]
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3718      	adds	r7, #24
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop
 80070f8:	24000164 	.word	0x24000164
 80070fc:	24000140 	.word	0x24000140
 8007100:	240000f4 	.word	0x240000f4
 8007104:	240000f8 	.word	0x240000f8
 8007108:	24000154 	.word	0x24000154
 800710c:	2400015c 	.word	0x2400015c
 8007110:	24000144 	.word	0x24000144
 8007114:	24000040 	.word	0x24000040
 8007118:	2400014c 	.word	0x2400014c

0800711c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b086      	sub	sp, #24
 8007120:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007122:	4b2e      	ldr	r3, [pc, #184]	; (80071dc <vTaskSwitchContext+0xc0>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d003      	beq.n	8007132 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800712a:	4b2d      	ldr	r3, [pc, #180]	; (80071e0 <vTaskSwitchContext+0xc4>)
 800712c:	2201      	movs	r2, #1
 800712e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007130:	e04f      	b.n	80071d2 <vTaskSwitchContext+0xb6>
		xYieldPending = pdFALSE;
 8007132:	4b2b      	ldr	r3, [pc, #172]	; (80071e0 <vTaskSwitchContext+0xc4>)
 8007134:	2200      	movs	r2, #0
 8007136:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007138:	4b2a      	ldr	r3, [pc, #168]	; (80071e4 <vTaskSwitchContext+0xc8>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	fab3 f383 	clz	r3, r3
 8007144:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007146:	7afb      	ldrb	r3, [r7, #11]
 8007148:	f1c3 031f 	rsb	r3, r3, #31
 800714c:	617b      	str	r3, [r7, #20]
 800714e:	4926      	ldr	r1, [pc, #152]	; (80071e8 <vTaskSwitchContext+0xcc>)
 8007150:	697a      	ldr	r2, [r7, #20]
 8007152:	4613      	mov	r3, r2
 8007154:	009b      	lsls	r3, r3, #2
 8007156:	4413      	add	r3, r2
 8007158:	009b      	lsls	r3, r3, #2
 800715a:	440b      	add	r3, r1
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d10c      	bne.n	800717c <vTaskSwitchContext+0x60>
	__asm volatile
 8007162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007166:	b672      	cpsid	i
 8007168:	f383 8811 	msr	BASEPRI, r3
 800716c:	f3bf 8f6f 	isb	sy
 8007170:	f3bf 8f4f 	dsb	sy
 8007174:	b662      	cpsie	i
 8007176:	607b      	str	r3, [r7, #4]
}
 8007178:	bf00      	nop
 800717a:	e7fe      	b.n	800717a <vTaskSwitchContext+0x5e>
 800717c:	697a      	ldr	r2, [r7, #20]
 800717e:	4613      	mov	r3, r2
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	4413      	add	r3, r2
 8007184:	009b      	lsls	r3, r3, #2
 8007186:	4a18      	ldr	r2, [pc, #96]	; (80071e8 <vTaskSwitchContext+0xcc>)
 8007188:	4413      	add	r3, r2
 800718a:	613b      	str	r3, [r7, #16]
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	685a      	ldr	r2, [r3, #4]
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	605a      	str	r2, [r3, #4]
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	685a      	ldr	r2, [r3, #4]
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	3308      	adds	r3, #8
 800719e:	429a      	cmp	r2, r3
 80071a0:	d104      	bne.n	80071ac <vTaskSwitchContext+0x90>
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	685a      	ldr	r2, [r3, #4]
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	605a      	str	r2, [r3, #4]
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	68db      	ldr	r3, [r3, #12]
 80071b2:	4a0e      	ldr	r2, [pc, #56]	; (80071ec <vTaskSwitchContext+0xd0>)
 80071b4:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 80071b6:	4b0d      	ldr	r3, [pc, #52]	; (80071ec <vTaskSwitchContext+0xd0>)
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	4b0d      	ldr	r3, [pc, #52]	; (80071f0 <vTaskSwitchContext+0xd4>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	429a      	cmp	r2, r3
 80071c0:	d102      	bne.n	80071c8 <vTaskSwitchContext+0xac>
 80071c2:	f002 fdbb 	bl	8009d3c <SEGGER_SYSVIEW_OnIdle>
}
 80071c6:	e004      	b.n	80071d2 <vTaskSwitchContext+0xb6>
		traceTASK_SWITCHED_IN();
 80071c8:	4b08      	ldr	r3, [pc, #32]	; (80071ec <vTaskSwitchContext+0xd0>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4618      	mov	r0, r3
 80071ce:	f002 fe13 	bl	8009df8 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80071d2:	bf00      	nop
 80071d4:	3718      	adds	r7, #24
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}
 80071da:	bf00      	nop
 80071dc:	24000164 	.word	0x24000164
 80071e0:	24000150 	.word	0x24000150
 80071e4:	24000144 	.word	0x24000144
 80071e8:	24000040 	.word	0x24000040
 80071ec:	2400003c 	.word	0x2400003c
 80071f0:	24000160 	.word	0x24000160

080071f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b082      	sub	sp, #8
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80071fc:	f000 f84c 	bl	8007298 <prvCheckTasksWaitingTermination>
		{
			/* If we are not using preemption we keep forcing a task switch to
			see if any other task has become available.  If we are using
			preemption we don't need to do this as any task becoming available
			will automatically get the processor anyway. */
			taskYIELD();
 8007200:	4b04      	ldr	r3, [pc, #16]	; (8007214 <prvIdleTask+0x20>)
 8007202:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007206:	601a      	str	r2, [r3, #0]
 8007208:	f3bf 8f4f 	dsb	sy
 800720c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007210:	e7f4      	b.n	80071fc <prvIdleTask+0x8>
 8007212:	bf00      	nop
 8007214:	e000ed04 	.word	0xe000ed04

08007218 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b082      	sub	sp, #8
 800721c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800721e:	2300      	movs	r3, #0
 8007220:	607b      	str	r3, [r7, #4]
 8007222:	e00c      	b.n	800723e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	4613      	mov	r3, r2
 8007228:	009b      	lsls	r3, r3, #2
 800722a:	4413      	add	r3, r2
 800722c:	009b      	lsls	r3, r3, #2
 800722e:	4a12      	ldr	r2, [pc, #72]	; (8007278 <prvInitialiseTaskLists+0x60>)
 8007230:	4413      	add	r3, r2
 8007232:	4618      	mov	r0, r3
 8007234:	f7ff fb23 	bl	800687e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	3301      	adds	r3, #1
 800723c:	607b      	str	r3, [r7, #4]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2b06      	cmp	r3, #6
 8007242:	d9ef      	bls.n	8007224 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007244:	480d      	ldr	r0, [pc, #52]	; (800727c <prvInitialiseTaskLists+0x64>)
 8007246:	f7ff fb1a 	bl	800687e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800724a:	480d      	ldr	r0, [pc, #52]	; (8007280 <prvInitialiseTaskLists+0x68>)
 800724c:	f7ff fb17 	bl	800687e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007250:	480c      	ldr	r0, [pc, #48]	; (8007284 <prvInitialiseTaskLists+0x6c>)
 8007252:	f7ff fb14 	bl	800687e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007256:	480c      	ldr	r0, [pc, #48]	; (8007288 <prvInitialiseTaskLists+0x70>)
 8007258:	f7ff fb11 	bl	800687e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800725c:	480b      	ldr	r0, [pc, #44]	; (800728c <prvInitialiseTaskLists+0x74>)
 800725e:	f7ff fb0e 	bl	800687e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007262:	4b0b      	ldr	r3, [pc, #44]	; (8007290 <prvInitialiseTaskLists+0x78>)
 8007264:	4a05      	ldr	r2, [pc, #20]	; (800727c <prvInitialiseTaskLists+0x64>)
 8007266:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007268:	4b0a      	ldr	r3, [pc, #40]	; (8007294 <prvInitialiseTaskLists+0x7c>)
 800726a:	4a05      	ldr	r2, [pc, #20]	; (8007280 <prvInitialiseTaskLists+0x68>)
 800726c:	601a      	str	r2, [r3, #0]
}
 800726e:	bf00      	nop
 8007270:	3708      	adds	r7, #8
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	24000040 	.word	0x24000040
 800727c:	240000cc 	.word	0x240000cc
 8007280:	240000e0 	.word	0x240000e0
 8007284:	240000fc 	.word	0x240000fc
 8007288:	24000110 	.word	0x24000110
 800728c:	24000128 	.word	0x24000128
 8007290:	240000f4 	.word	0x240000f4
 8007294:	240000f8 	.word	0x240000f8

08007298 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b082      	sub	sp, #8
 800729c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800729e:	e019      	b.n	80072d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80072a0:	f000 f9cc 	bl	800763c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072a4:	4b10      	ldr	r3, [pc, #64]	; (80072e8 <prvCheckTasksWaitingTermination+0x50>)
 80072a6:	68db      	ldr	r3, [r3, #12]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	3304      	adds	r3, #4
 80072b0:	4618      	mov	r0, r3
 80072b2:	f7ff fb6e 	bl	8006992 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80072b6:	4b0d      	ldr	r3, [pc, #52]	; (80072ec <prvCheckTasksWaitingTermination+0x54>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	3b01      	subs	r3, #1
 80072bc:	4a0b      	ldr	r2, [pc, #44]	; (80072ec <prvCheckTasksWaitingTermination+0x54>)
 80072be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80072c0:	4b0b      	ldr	r3, [pc, #44]	; (80072f0 <prvCheckTasksWaitingTermination+0x58>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	3b01      	subs	r3, #1
 80072c6:	4a0a      	ldr	r2, [pc, #40]	; (80072f0 <prvCheckTasksWaitingTermination+0x58>)
 80072c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80072ca:	f000 f9eb 	bl	80076a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 f810 	bl	80072f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80072d4:	4b06      	ldr	r3, [pc, #24]	; (80072f0 <prvCheckTasksWaitingTermination+0x58>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1e1      	bne.n	80072a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80072dc:	bf00      	nop
 80072de:	bf00      	nop
 80072e0:	3708      	adds	r7, #8
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	24000110 	.word	0x24000110
 80072ec:	2400013c 	.word	0x2400013c
 80072f0:	24000124 	.word	0x24000124

080072f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b082      	sub	sp, #8
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007300:	4618      	mov	r0, r3
 8007302:	f000 fc15 	bl	8007b30 <vPortFree>
			vPortFree( pxTCB );
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 fc12 	bl	8007b30 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800730c:	bf00      	nop
 800730e:	3708      	adds	r7, #8
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800731a:	4b0c      	ldr	r3, [pc, #48]	; (800734c <prvResetNextTaskUnblockTime+0x38>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d104      	bne.n	800732e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007324:	4b0a      	ldr	r3, [pc, #40]	; (8007350 <prvResetNextTaskUnblockTime+0x3c>)
 8007326:	f04f 32ff 	mov.w	r2, #4294967295
 800732a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800732c:	e008      	b.n	8007340 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800732e:	4b07      	ldr	r3, [pc, #28]	; (800734c <prvResetNextTaskUnblockTime+0x38>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	68db      	ldr	r3, [r3, #12]
 8007336:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	4a04      	ldr	r2, [pc, #16]	; (8007350 <prvResetNextTaskUnblockTime+0x3c>)
 800733e:	6013      	str	r3, [r2, #0]
}
 8007340:	bf00      	nop
 8007342:	370c      	adds	r7, #12
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr
 800734c:	240000f4 	.word	0x240000f4
 8007350:	2400015c 	.word	0x2400015c

08007354 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800735e:	4b29      	ldr	r3, [pc, #164]	; (8007404 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007364:	4b28      	ldr	r3, [pc, #160]	; (8007408 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	3304      	adds	r3, #4
 800736a:	4618      	mov	r0, r3
 800736c:	f7ff fb11 	bl	8006992 <uxListRemove>
 8007370:	4603      	mov	r3, r0
 8007372:	2b00      	cmp	r3, #0
 8007374:	d10b      	bne.n	800738e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007376:	4b24      	ldr	r3, [pc, #144]	; (8007408 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800737c:	2201      	movs	r2, #1
 800737e:	fa02 f303 	lsl.w	r3, r2, r3
 8007382:	43da      	mvns	r2, r3
 8007384:	4b21      	ldr	r3, [pc, #132]	; (800740c <prvAddCurrentTaskToDelayedList+0xb8>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4013      	ands	r3, r2
 800738a:	4a20      	ldr	r2, [pc, #128]	; (800740c <prvAddCurrentTaskToDelayedList+0xb8>)
 800738c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007394:	d10a      	bne.n	80073ac <prvAddCurrentTaskToDelayedList+0x58>
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d007      	beq.n	80073ac <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800739c:	4b1a      	ldr	r3, [pc, #104]	; (8007408 <prvAddCurrentTaskToDelayedList+0xb4>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	3304      	adds	r3, #4
 80073a2:	4619      	mov	r1, r3
 80073a4:	481a      	ldr	r0, [pc, #104]	; (8007410 <prvAddCurrentTaskToDelayedList+0xbc>)
 80073a6:	f7ff fa97 	bl	80068d8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80073aa:	e026      	b.n	80073fa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80073ac:	68fa      	ldr	r2, [r7, #12]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	4413      	add	r3, r2
 80073b2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80073b4:	4b14      	ldr	r3, [pc, #80]	; (8007408 <prvAddCurrentTaskToDelayedList+0xb4>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80073bc:	68ba      	ldr	r2, [r7, #8]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d209      	bcs.n	80073d8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073c4:	4b13      	ldr	r3, [pc, #76]	; (8007414 <prvAddCurrentTaskToDelayedList+0xc0>)
 80073c6:	681a      	ldr	r2, [r3, #0]
 80073c8:	4b0f      	ldr	r3, [pc, #60]	; (8007408 <prvAddCurrentTaskToDelayedList+0xb4>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	3304      	adds	r3, #4
 80073ce:	4619      	mov	r1, r3
 80073d0:	4610      	mov	r0, r2
 80073d2:	f7ff faa5 	bl	8006920 <vListInsert>
}
 80073d6:	e010      	b.n	80073fa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073d8:	4b0f      	ldr	r3, [pc, #60]	; (8007418 <prvAddCurrentTaskToDelayedList+0xc4>)
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	4b0a      	ldr	r3, [pc, #40]	; (8007408 <prvAddCurrentTaskToDelayedList+0xb4>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	3304      	adds	r3, #4
 80073e2:	4619      	mov	r1, r3
 80073e4:	4610      	mov	r0, r2
 80073e6:	f7ff fa9b 	bl	8006920 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80073ea:	4b0c      	ldr	r3, [pc, #48]	; (800741c <prvAddCurrentTaskToDelayedList+0xc8>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	68ba      	ldr	r2, [r7, #8]
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d202      	bcs.n	80073fa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80073f4:	4a09      	ldr	r2, [pc, #36]	; (800741c <prvAddCurrentTaskToDelayedList+0xc8>)
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	6013      	str	r3, [r2, #0]
}
 80073fa:	bf00      	nop
 80073fc:	3710      	adds	r7, #16
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}
 8007402:	bf00      	nop
 8007404:	24000140 	.word	0x24000140
 8007408:	2400003c 	.word	0x2400003c
 800740c:	24000144 	.word	0x24000144
 8007410:	24000128 	.word	0x24000128
 8007414:	240000f8 	.word	0x240000f8
 8007418:	240000f4 	.word	0x240000f4
 800741c:	2400015c 	.word	0x2400015c

08007420 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007420:	b480      	push	{r7}
 8007422:	b085      	sub	sp, #20
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	3b04      	subs	r3, #4
 8007430:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007438:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	3b04      	subs	r3, #4
 800743e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	f023 0201 	bic.w	r2, r3, #1
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	3b04      	subs	r3, #4
 800744e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007450:	4a0c      	ldr	r2, [pc, #48]	; (8007484 <pxPortInitialiseStack+0x64>)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	3b14      	subs	r3, #20
 800745a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	3b04      	subs	r3, #4
 8007466:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f06f 0202 	mvn.w	r2, #2
 800746e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	3b20      	subs	r3, #32
 8007474:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007476:	68fb      	ldr	r3, [r7, #12]
}
 8007478:	4618      	mov	r0, r3
 800747a:	3714      	adds	r7, #20
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr
 8007484:	08007489 	.word	0x08007489

08007488 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007488:	b480      	push	{r7}
 800748a:	b085      	sub	sp, #20
 800748c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800748e:	2300      	movs	r3, #0
 8007490:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007492:	4b14      	ldr	r3, [pc, #80]	; (80074e4 <prvTaskExitError+0x5c>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800749a:	d00c      	beq.n	80074b6 <prvTaskExitError+0x2e>
	__asm volatile
 800749c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074a0:	b672      	cpsid	i
 80074a2:	f383 8811 	msr	BASEPRI, r3
 80074a6:	f3bf 8f6f 	isb	sy
 80074aa:	f3bf 8f4f 	dsb	sy
 80074ae:	b662      	cpsie	i
 80074b0:	60fb      	str	r3, [r7, #12]
}
 80074b2:	bf00      	nop
 80074b4:	e7fe      	b.n	80074b4 <prvTaskExitError+0x2c>
	__asm volatile
 80074b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ba:	b672      	cpsid	i
 80074bc:	f383 8811 	msr	BASEPRI, r3
 80074c0:	f3bf 8f6f 	isb	sy
 80074c4:	f3bf 8f4f 	dsb	sy
 80074c8:	b662      	cpsie	i
 80074ca:	60bb      	str	r3, [r7, #8]
}
 80074cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80074ce:	bf00      	nop
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d0fc      	beq.n	80074d0 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80074d6:	bf00      	nop
 80074d8:	bf00      	nop
 80074da:	3714      	adds	r7, #20
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr
 80074e4:	24000014 	.word	0x24000014
	...

080074f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80074f0:	4b07      	ldr	r3, [pc, #28]	; (8007510 <pxCurrentTCBConst2>)
 80074f2:	6819      	ldr	r1, [r3, #0]
 80074f4:	6808      	ldr	r0, [r1, #0]
 80074f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074fa:	f380 8809 	msr	PSP, r0
 80074fe:	f3bf 8f6f 	isb	sy
 8007502:	f04f 0000 	mov.w	r0, #0
 8007506:	f380 8811 	msr	BASEPRI, r0
 800750a:	4770      	bx	lr
 800750c:	f3af 8000 	nop.w

08007510 <pxCurrentTCBConst2>:
 8007510:	2400003c 	.word	0x2400003c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007514:	bf00      	nop
 8007516:	bf00      	nop

08007518 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007518:	4808      	ldr	r0, [pc, #32]	; (800753c <prvPortStartFirstTask+0x24>)
 800751a:	6800      	ldr	r0, [r0, #0]
 800751c:	6800      	ldr	r0, [r0, #0]
 800751e:	f380 8808 	msr	MSP, r0
 8007522:	f04f 0000 	mov.w	r0, #0
 8007526:	f380 8814 	msr	CONTROL, r0
 800752a:	b662      	cpsie	i
 800752c:	b661      	cpsie	f
 800752e:	f3bf 8f4f 	dsb	sy
 8007532:	f3bf 8f6f 	isb	sy
 8007536:	df00      	svc	0
 8007538:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800753a:	bf00      	nop
 800753c:	e000ed08 	.word	0xe000ed08

08007540 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007546:	4b37      	ldr	r3, [pc, #220]	; (8007624 <xPortStartScheduler+0xe4>)
 8007548:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	781b      	ldrb	r3, [r3, #0]
 800754e:	b2db      	uxtb	r3, r3
 8007550:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	22ff      	movs	r2, #255	; 0xff
 8007556:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	b2db      	uxtb	r3, r3
 800755e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007560:	78fb      	ldrb	r3, [r7, #3]
 8007562:	b2db      	uxtb	r3, r3
 8007564:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007568:	b2da      	uxtb	r2, r3
 800756a:	4b2f      	ldr	r3, [pc, #188]	; (8007628 <xPortStartScheduler+0xe8>)
 800756c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800756e:	4b2f      	ldr	r3, [pc, #188]	; (800762c <xPortStartScheduler+0xec>)
 8007570:	2207      	movs	r2, #7
 8007572:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007574:	e009      	b.n	800758a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007576:	4b2d      	ldr	r3, [pc, #180]	; (800762c <xPortStartScheduler+0xec>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	3b01      	subs	r3, #1
 800757c:	4a2b      	ldr	r2, [pc, #172]	; (800762c <xPortStartScheduler+0xec>)
 800757e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007580:	78fb      	ldrb	r3, [r7, #3]
 8007582:	b2db      	uxtb	r3, r3
 8007584:	005b      	lsls	r3, r3, #1
 8007586:	b2db      	uxtb	r3, r3
 8007588:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800758a:	78fb      	ldrb	r3, [r7, #3]
 800758c:	b2db      	uxtb	r3, r3
 800758e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007592:	2b80      	cmp	r3, #128	; 0x80
 8007594:	d0ef      	beq.n	8007576 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007596:	4b25      	ldr	r3, [pc, #148]	; (800762c <xPortStartScheduler+0xec>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f1c3 0307 	rsb	r3, r3, #7
 800759e:	2b04      	cmp	r3, #4
 80075a0:	d00c      	beq.n	80075bc <xPortStartScheduler+0x7c>
	__asm volatile
 80075a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075a6:	b672      	cpsid	i
 80075a8:	f383 8811 	msr	BASEPRI, r3
 80075ac:	f3bf 8f6f 	isb	sy
 80075b0:	f3bf 8f4f 	dsb	sy
 80075b4:	b662      	cpsie	i
 80075b6:	60bb      	str	r3, [r7, #8]
}
 80075b8:	bf00      	nop
 80075ba:	e7fe      	b.n	80075ba <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80075bc:	4b1b      	ldr	r3, [pc, #108]	; (800762c <xPortStartScheduler+0xec>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	021b      	lsls	r3, r3, #8
 80075c2:	4a1a      	ldr	r2, [pc, #104]	; (800762c <xPortStartScheduler+0xec>)
 80075c4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80075c6:	4b19      	ldr	r3, [pc, #100]	; (800762c <xPortStartScheduler+0xec>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80075ce:	4a17      	ldr	r2, [pc, #92]	; (800762c <xPortStartScheduler+0xec>)
 80075d0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	b2da      	uxtb	r2, r3
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80075da:	4b15      	ldr	r3, [pc, #84]	; (8007630 <xPortStartScheduler+0xf0>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a14      	ldr	r2, [pc, #80]	; (8007630 <xPortStartScheduler+0xf0>)
 80075e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80075e4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80075e6:	4b12      	ldr	r3, [pc, #72]	; (8007630 <xPortStartScheduler+0xf0>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a11      	ldr	r2, [pc, #68]	; (8007630 <xPortStartScheduler+0xf0>)
 80075ec:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80075f0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80075f2:	f000 f8dd 	bl	80077b0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80075f6:	4b0f      	ldr	r3, [pc, #60]	; (8007634 <xPortStartScheduler+0xf4>)
 80075f8:	2200      	movs	r2, #0
 80075fa:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80075fc:	f000 f8fc 	bl	80077f8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007600:	4b0d      	ldr	r3, [pc, #52]	; (8007638 <xPortStartScheduler+0xf8>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a0c      	ldr	r2, [pc, #48]	; (8007638 <xPortStartScheduler+0xf8>)
 8007606:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800760a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800760c:	f7ff ff84 	bl	8007518 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007610:	f7ff fd84 	bl	800711c <vTaskSwitchContext>
	prvTaskExitError();
 8007614:	f7ff ff38 	bl	8007488 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007618:	2300      	movs	r3, #0
}
 800761a:	4618      	mov	r0, r3
 800761c:	3710      	adds	r7, #16
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}
 8007622:	bf00      	nop
 8007624:	e000e400 	.word	0xe000e400
 8007628:	24000168 	.word	0x24000168
 800762c:	2400016c 	.word	0x2400016c
 8007630:	e000ed20 	.word	0xe000ed20
 8007634:	24000014 	.word	0x24000014
 8007638:	e000ef34 	.word	0xe000ef34

0800763c <vPortEnterCritical>:
/*-----------------------------------------------------------*/



void vPortEnterCritical( void )
{
 800763c:	b480      	push	{r7}
 800763e:	b083      	sub	sp, #12
 8007640:	af00      	add	r7, sp, #0
	__asm volatile
 8007642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007646:	b672      	cpsid	i
 8007648:	f383 8811 	msr	BASEPRI, r3
 800764c:	f3bf 8f6f 	isb	sy
 8007650:	f3bf 8f4f 	dsb	sy
 8007654:	b662      	cpsie	i
 8007656:	607b      	str	r3, [r7, #4]
}
 8007658:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800765a:	4b10      	ldr	r3, [pc, #64]	; (800769c <vPortEnterCritical+0x60>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	3301      	adds	r3, #1
 8007660:	4a0e      	ldr	r2, [pc, #56]	; (800769c <vPortEnterCritical+0x60>)
 8007662:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007664:	4b0d      	ldr	r3, [pc, #52]	; (800769c <vPortEnterCritical+0x60>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	2b01      	cmp	r3, #1
 800766a:	d111      	bne.n	8007690 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800766c:	4b0c      	ldr	r3, [pc, #48]	; (80076a0 <vPortEnterCritical+0x64>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	b2db      	uxtb	r3, r3
 8007672:	2b00      	cmp	r3, #0
 8007674:	d00c      	beq.n	8007690 <vPortEnterCritical+0x54>
	__asm volatile
 8007676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800767a:	b672      	cpsid	i
 800767c:	f383 8811 	msr	BASEPRI, r3
 8007680:	f3bf 8f6f 	isb	sy
 8007684:	f3bf 8f4f 	dsb	sy
 8007688:	b662      	cpsie	i
 800768a:	603b      	str	r3, [r7, #0]
}
 800768c:	bf00      	nop
 800768e:	e7fe      	b.n	800768e <vPortEnterCritical+0x52>
	}
}
 8007690:	bf00      	nop
 8007692:	370c      	adds	r7, #12
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr
 800769c:	24000014 	.word	0x24000014
 80076a0:	e000ed04 	.word	0xe000ed04

080076a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80076a4:	b480      	push	{r7}
 80076a6:	b083      	sub	sp, #12
 80076a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80076aa:	4b13      	ldr	r3, [pc, #76]	; (80076f8 <vPortExitCritical+0x54>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d10c      	bne.n	80076cc <vPortExitCritical+0x28>
	__asm volatile
 80076b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b6:	b672      	cpsid	i
 80076b8:	f383 8811 	msr	BASEPRI, r3
 80076bc:	f3bf 8f6f 	isb	sy
 80076c0:	f3bf 8f4f 	dsb	sy
 80076c4:	b662      	cpsie	i
 80076c6:	607b      	str	r3, [r7, #4]
}
 80076c8:	bf00      	nop
 80076ca:	e7fe      	b.n	80076ca <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80076cc:	4b0a      	ldr	r3, [pc, #40]	; (80076f8 <vPortExitCritical+0x54>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	3b01      	subs	r3, #1
 80076d2:	4a09      	ldr	r2, [pc, #36]	; (80076f8 <vPortExitCritical+0x54>)
 80076d4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80076d6:	4b08      	ldr	r3, [pc, #32]	; (80076f8 <vPortExitCritical+0x54>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d105      	bne.n	80076ea <vPortExitCritical+0x46>
 80076de:	2300      	movs	r3, #0
 80076e0:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80076e8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80076ea:	bf00      	nop
 80076ec:	370c      	adds	r7, #12
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr
 80076f6:	bf00      	nop
 80076f8:	24000014 	.word	0x24000014
 80076fc:	00000000 	.word	0x00000000

08007700 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007700:	f3ef 8009 	mrs	r0, PSP
 8007704:	f3bf 8f6f 	isb	sy
 8007708:	4b15      	ldr	r3, [pc, #84]	; (8007760 <pxCurrentTCBConst>)
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	f01e 0f10 	tst.w	lr, #16
 8007710:	bf08      	it	eq
 8007712:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007716:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800771a:	6010      	str	r0, [r2, #0]
 800771c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007720:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007724:	b672      	cpsid	i
 8007726:	f380 8811 	msr	BASEPRI, r0
 800772a:	f3bf 8f4f 	dsb	sy
 800772e:	f3bf 8f6f 	isb	sy
 8007732:	b662      	cpsie	i
 8007734:	f7ff fcf2 	bl	800711c <vTaskSwitchContext>
 8007738:	f04f 0000 	mov.w	r0, #0
 800773c:	f380 8811 	msr	BASEPRI, r0
 8007740:	bc09      	pop	{r0, r3}
 8007742:	6819      	ldr	r1, [r3, #0]
 8007744:	6808      	ldr	r0, [r1, #0]
 8007746:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800774a:	f01e 0f10 	tst.w	lr, #16
 800774e:	bf08      	it	eq
 8007750:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007754:	f380 8809 	msr	PSP, r0
 8007758:	f3bf 8f6f 	isb	sy
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop

08007760 <pxCurrentTCBConst>:
 8007760:	2400003c 	.word	0x2400003c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007764:	bf00      	nop
 8007766:	bf00      	nop

08007768 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b082      	sub	sp, #8
 800776c:	af00      	add	r7, sp, #0
	__asm volatile
 800776e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007772:	b672      	cpsid	i
 8007774:	f383 8811 	msr	BASEPRI, r3
 8007778:	f3bf 8f6f 	isb	sy
 800777c:	f3bf 8f4f 	dsb	sy
 8007780:	b662      	cpsie	i
 8007782:	607b      	str	r3, [r7, #4]
}
 8007784:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007786:	f7ff fc2d 	bl	8006fe4 <xTaskIncrementTick>
 800778a:	4603      	mov	r3, r0
 800778c:	2b00      	cmp	r3, #0
 800778e:	d003      	beq.n	8007798 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007790:	4b06      	ldr	r3, [pc, #24]	; (80077ac <SysTick_Handler+0x44>)
 8007792:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007796:	601a      	str	r2, [r3, #0]
 8007798:	2300      	movs	r3, #0
 800779a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	f383 8811 	msr	BASEPRI, r3
}
 80077a2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80077a4:	bf00      	nop
 80077a6:	3708      	adds	r7, #8
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	e000ed04 	.word	0xe000ed04

080077b0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80077b0:	b480      	push	{r7}
 80077b2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80077b4:	4b0b      	ldr	r3, [pc, #44]	; (80077e4 <vPortSetupTimerInterrupt+0x34>)
 80077b6:	2200      	movs	r2, #0
 80077b8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80077ba:	4b0b      	ldr	r3, [pc, #44]	; (80077e8 <vPortSetupTimerInterrupt+0x38>)
 80077bc:	2200      	movs	r2, #0
 80077be:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80077c0:	4b0a      	ldr	r3, [pc, #40]	; (80077ec <vPortSetupTimerInterrupt+0x3c>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a0a      	ldr	r2, [pc, #40]	; (80077f0 <vPortSetupTimerInterrupt+0x40>)
 80077c6:	fba2 2303 	umull	r2, r3, r2, r3
 80077ca:	099b      	lsrs	r3, r3, #6
 80077cc:	4a09      	ldr	r2, [pc, #36]	; (80077f4 <vPortSetupTimerInterrupt+0x44>)
 80077ce:	3b01      	subs	r3, #1
 80077d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80077d2:	4b04      	ldr	r3, [pc, #16]	; (80077e4 <vPortSetupTimerInterrupt+0x34>)
 80077d4:	2207      	movs	r2, #7
 80077d6:	601a      	str	r2, [r3, #0]
}
 80077d8:	bf00      	nop
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	e000e010 	.word	0xe000e010
 80077e8:	e000e018 	.word	0xe000e018
 80077ec:	24000004 	.word	0x24000004
 80077f0:	10624dd3 	.word	0x10624dd3
 80077f4:	e000e014 	.word	0xe000e014

080077f8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80077f8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007808 <vPortEnableVFP+0x10>
 80077fc:	6801      	ldr	r1, [r0, #0]
 80077fe:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007802:	6001      	str	r1, [r0, #0]
 8007804:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007806:	bf00      	nop
 8007808:	e000ed88 	.word	0xe000ed88

0800780c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800780c:	b480      	push	{r7}
 800780e:	b085      	sub	sp, #20
 8007810:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007812:	f3ef 8305 	mrs	r3, IPSR
 8007816:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2b0f      	cmp	r3, #15
 800781c:	d916      	bls.n	800784c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800781e:	4a19      	ldr	r2, [pc, #100]	; (8007884 <vPortValidateInterruptPriority+0x78>)
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	4413      	add	r3, r2
 8007824:	781b      	ldrb	r3, [r3, #0]
 8007826:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007828:	4b17      	ldr	r3, [pc, #92]	; (8007888 <vPortValidateInterruptPriority+0x7c>)
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	7afa      	ldrb	r2, [r7, #11]
 800782e:	429a      	cmp	r2, r3
 8007830:	d20c      	bcs.n	800784c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8007832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007836:	b672      	cpsid	i
 8007838:	f383 8811 	msr	BASEPRI, r3
 800783c:	f3bf 8f6f 	isb	sy
 8007840:	f3bf 8f4f 	dsb	sy
 8007844:	b662      	cpsie	i
 8007846:	607b      	str	r3, [r7, #4]
}
 8007848:	bf00      	nop
 800784a:	e7fe      	b.n	800784a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800784c:	4b0f      	ldr	r3, [pc, #60]	; (800788c <vPortValidateInterruptPriority+0x80>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007854:	4b0e      	ldr	r3, [pc, #56]	; (8007890 <vPortValidateInterruptPriority+0x84>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	429a      	cmp	r2, r3
 800785a:	d90c      	bls.n	8007876 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800785c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007860:	b672      	cpsid	i
 8007862:	f383 8811 	msr	BASEPRI, r3
 8007866:	f3bf 8f6f 	isb	sy
 800786a:	f3bf 8f4f 	dsb	sy
 800786e:	b662      	cpsie	i
 8007870:	603b      	str	r3, [r7, #0]
}
 8007872:	bf00      	nop
 8007874:	e7fe      	b.n	8007874 <vPortValidateInterruptPriority+0x68>
	}
 8007876:	bf00      	nop
 8007878:	3714      	adds	r7, #20
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr
 8007882:	bf00      	nop
 8007884:	e000e3f0 	.word	0xe000e3f0
 8007888:	24000168 	.word	0x24000168
 800788c:	e000ed0c 	.word	0xe000ed0c
 8007890:	2400016c 	.word	0x2400016c

08007894 <vInitPrioGroupValue>:
#endif /* configASSERT_DEFINED */


// Patch function
void vInitPrioGroupValue(void)
{
 8007894:	b480      	push	{r7}
 8007896:	b087      	sub	sp, #28
 8007898:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	 * the r0p1 parts.  r0p1 parts should use the port from the
	 * /source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800789a:	4b3a      	ldr	r3, [pc, #232]	; (8007984 <vInitPrioGroupValue+0xf0>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a3a      	ldr	r2, [pc, #232]	; (8007988 <vInitPrioGroupValue+0xf4>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d10c      	bne.n	80078be <vInitPrioGroupValue+0x2a>
	__asm volatile
 80078a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078a8:	b672      	cpsid	i
 80078aa:	f383 8811 	msr	BASEPRI, r3
 80078ae:	f3bf 8f6f 	isb	sy
 80078b2:	f3bf 8f4f 	dsb	sy
 80078b6:	b662      	cpsie	i
 80078b8:	613b      	str	r3, [r7, #16]
}
 80078ba:	bf00      	nop
 80078bc:	e7fe      	b.n	80078bc <vInitPrioGroupValue+0x28>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80078be:	4b31      	ldr	r3, [pc, #196]	; (8007984 <vInitPrioGroupValue+0xf0>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a32      	ldr	r2, [pc, #200]	; (800798c <vInitPrioGroupValue+0xf8>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d10c      	bne.n	80078e2 <vInitPrioGroupValue+0x4e>
	__asm volatile
 80078c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078cc:	b672      	cpsid	i
 80078ce:	f383 8811 	msr	BASEPRI, r3
 80078d2:	f3bf 8f6f 	isb	sy
 80078d6:	f3bf 8f4f 	dsb	sy
 80078da:	b662      	cpsie	i
 80078dc:	60fb      	str	r3, [r7, #12]
}
 80078de:	bf00      	nop
 80078e0:	e7fe      	b.n	80078e0 <vInitPrioGroupValue+0x4c>

	#if ( configASSERT_DEFINED == 1 )
		{
			volatile uint32_t ulOriginalPriority;
			volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80078e2:	4b2b      	ldr	r3, [pc, #172]	; (8007990 <vInitPrioGroupValue+0xfc>)
 80078e4:	617b      	str	r3, [r7, #20]
			 * functions can be called.  ISR safe functions are those that end in
			 * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
			 * ensure interrupt entry is as fast and simple as possible.
			 *
			 * Save the interrupt priority value that is about to be clobbered. */
			ulOriginalPriority = *pucFirstUserPriorityRegister;
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	781b      	ldrb	r3, [r3, #0]
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	607b      	str	r3, [r7, #4]

			/* Determine the number of priority bits available.  First write to all
			 * possible bits. */
			*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	22ff      	movs	r2, #255	; 0xff
 80078f2:	701a      	strb	r2, [r3, #0]

			/* Read the value back to see how many bits stuck. */
			ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	781b      	ldrb	r3, [r3, #0]
 80078f8:	b2db      	uxtb	r3, r3
 80078fa:	70fb      	strb	r3, [r7, #3]

			/* Use the same mask on the maximum system call priority. */
			ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80078fc:	78fb      	ldrb	r3, [r7, #3]
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007904:	b2da      	uxtb	r2, r3
 8007906:	4b23      	ldr	r3, [pc, #140]	; (8007994 <vInitPrioGroupValue+0x100>)
 8007908:	701a      	strb	r2, [r3, #0]

			/* Calculate the maximum acceptable priority group value for the number
			 * of bits read back. */
			ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800790a:	4b23      	ldr	r3, [pc, #140]	; (8007998 <vInitPrioGroupValue+0x104>)
 800790c:	2207      	movs	r2, #7
 800790e:	601a      	str	r2, [r3, #0]

			while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007910:	e009      	b.n	8007926 <vInitPrioGroupValue+0x92>
			{
				ulMaxPRIGROUPValue--;
 8007912:	4b21      	ldr	r3, [pc, #132]	; (8007998 <vInitPrioGroupValue+0x104>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	3b01      	subs	r3, #1
 8007918:	4a1f      	ldr	r2, [pc, #124]	; (8007998 <vInitPrioGroupValue+0x104>)
 800791a:	6013      	str	r3, [r2, #0]
				ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800791c:	78fb      	ldrb	r3, [r7, #3]
 800791e:	b2db      	uxtb	r3, r3
 8007920:	005b      	lsls	r3, r3, #1
 8007922:	b2db      	uxtb	r3, r3
 8007924:	70fb      	strb	r3, [r7, #3]
			while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007926:	78fb      	ldrb	r3, [r7, #3]
 8007928:	b2db      	uxtb	r3, r3
 800792a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800792e:	2b80      	cmp	r3, #128	; 0x80
 8007930:	d0ef      	beq.n	8007912 <vInitPrioGroupValue+0x7e>
			#ifdef configPRIO_BITS
				{
					/* Check the FreeRTOS configuration that defines the number of
					 * priority bits matches the number of priority bits actually queried
					 * from the hardware. */
					configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007932:	4b19      	ldr	r3, [pc, #100]	; (8007998 <vInitPrioGroupValue+0x104>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f1c3 0307 	rsb	r3, r3, #7
 800793a:	2b04      	cmp	r3, #4
 800793c:	d00c      	beq.n	8007958 <vInitPrioGroupValue+0xc4>
	__asm volatile
 800793e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007942:	b672      	cpsid	i
 8007944:	f383 8811 	msr	BASEPRI, r3
 8007948:	f3bf 8f6f 	isb	sy
 800794c:	f3bf 8f4f 	dsb	sy
 8007950:	b662      	cpsie	i
 8007952:	60bb      	str	r3, [r7, #8]
}
 8007954:	bf00      	nop
 8007956:	e7fe      	b.n	8007956 <vInitPrioGroupValue+0xc2>
				}
			#endif

			/* Shift the priority group value back to its position within the AIRCR
			 * register. */
			ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007958:	4b0f      	ldr	r3, [pc, #60]	; (8007998 <vInitPrioGroupValue+0x104>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	021b      	lsls	r3, r3, #8
 800795e:	4a0e      	ldr	r2, [pc, #56]	; (8007998 <vInitPrioGroupValue+0x104>)
 8007960:	6013      	str	r3, [r2, #0]
			ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007962:	4b0d      	ldr	r3, [pc, #52]	; (8007998 <vInitPrioGroupValue+0x104>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800796a:	4a0b      	ldr	r2, [pc, #44]	; (8007998 <vInitPrioGroupValue+0x104>)
 800796c:	6013      	str	r3, [r2, #0]

			/* Restore the clobbered interrupt priority register to its original
			 * value. */
			*pucFirstUserPriorityRegister = ulOriginalPriority;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	b2da      	uxtb	r2, r3
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	701a      	strb	r2, [r3, #0]
		}
	#endif /* conifgASSERT_DEFINED */
}
 8007976:	bf00      	nop
 8007978:	371c      	adds	r7, #28
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr
 8007982:	bf00      	nop
 8007984:	e000ed00 	.word	0xe000ed00
 8007988:	0410c271 	.word	0x0410c271
 800798c:	0410c270 	.word	0x0410c270
 8007990:	e000e400 	.word	0xe000e400
 8007994:	24000168 	.word	0x24000168
 8007998:	2400016c 	.word	0x2400016c

0800799c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b08a      	sub	sp, #40	; 0x28
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80079a4:	2300      	movs	r3, #0
 80079a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80079a8:	f7ff fa58 	bl	8006e5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80079ac:	4b5b      	ldr	r3, [pc, #364]	; (8007b1c <pvPortMalloc+0x180>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d101      	bne.n	80079b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80079b4:	f000 f91a 	bl	8007bec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80079b8:	4b59      	ldr	r3, [pc, #356]	; (8007b20 <pvPortMalloc+0x184>)
 80079ba:	681a      	ldr	r2, [r3, #0]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	4013      	ands	r3, r2
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	f040 8092 	bne.w	8007aea <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d01f      	beq.n	8007a0c <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 80079cc:	2208      	movs	r2, #8
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	4413      	add	r3, r2
 80079d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f003 0307 	and.w	r3, r3, #7
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d016      	beq.n	8007a0c <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f023 0307 	bic.w	r3, r3, #7
 80079e4:	3308      	adds	r3, #8
 80079e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f003 0307 	and.w	r3, r3, #7
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d00c      	beq.n	8007a0c <pvPortMalloc+0x70>
	__asm volatile
 80079f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079f6:	b672      	cpsid	i
 80079f8:	f383 8811 	msr	BASEPRI, r3
 80079fc:	f3bf 8f6f 	isb	sy
 8007a00:	f3bf 8f4f 	dsb	sy
 8007a04:	b662      	cpsie	i
 8007a06:	617b      	str	r3, [r7, #20]
}
 8007a08:	bf00      	nop
 8007a0a:	e7fe      	b.n	8007a0a <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d06b      	beq.n	8007aea <pvPortMalloc+0x14e>
 8007a12:	4b44      	ldr	r3, [pc, #272]	; (8007b24 <pvPortMalloc+0x188>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d866      	bhi.n	8007aea <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007a1c:	4b42      	ldr	r3, [pc, #264]	; (8007b28 <pvPortMalloc+0x18c>)
 8007a1e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007a20:	4b41      	ldr	r3, [pc, #260]	; (8007b28 <pvPortMalloc+0x18c>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a26:	e004      	b.n	8007a32 <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8007a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a2a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	429a      	cmp	r2, r3
 8007a3a:	d903      	bls.n	8007a44 <pvPortMalloc+0xa8>
 8007a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d1f1      	bne.n	8007a28 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007a44:	4b35      	ldr	r3, [pc, #212]	; (8007b1c <pvPortMalloc+0x180>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d04d      	beq.n	8007aea <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007a4e:	6a3b      	ldr	r3, [r7, #32]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	2208      	movs	r2, #8
 8007a54:	4413      	add	r3, r2
 8007a56:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	6a3b      	ldr	r3, [r7, #32]
 8007a5e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a62:	685a      	ldr	r2, [r3, #4]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	1ad2      	subs	r2, r2, r3
 8007a68:	2308      	movs	r3, #8
 8007a6a:	005b      	lsls	r3, r3, #1
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d921      	bls.n	8007ab4 <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007a70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	4413      	add	r3, r2
 8007a76:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a78:	69bb      	ldr	r3, [r7, #24]
 8007a7a:	f003 0307 	and.w	r3, r3, #7
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d00c      	beq.n	8007a9c <pvPortMalloc+0x100>
	__asm volatile
 8007a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a86:	b672      	cpsid	i
 8007a88:	f383 8811 	msr	BASEPRI, r3
 8007a8c:	f3bf 8f6f 	isb	sy
 8007a90:	f3bf 8f4f 	dsb	sy
 8007a94:	b662      	cpsie	i
 8007a96:	613b      	str	r3, [r7, #16]
}
 8007a98:	bf00      	nop
 8007a9a:	e7fe      	b.n	8007a9a <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a9e:	685a      	ldr	r2, [r3, #4]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	1ad2      	subs	r2, r2, r3
 8007aa4:	69bb      	ldr	r3, [r7, #24]
 8007aa6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aaa:	687a      	ldr	r2, [r7, #4]
 8007aac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007aae:	69b8      	ldr	r0, [r7, #24]
 8007ab0:	f000 f8fe 	bl	8007cb0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007ab4:	4b1b      	ldr	r3, [pc, #108]	; (8007b24 <pvPortMalloc+0x188>)
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	1ad3      	subs	r3, r2, r3
 8007abe:	4a19      	ldr	r2, [pc, #100]	; (8007b24 <pvPortMalloc+0x188>)
 8007ac0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007ac2:	4b18      	ldr	r3, [pc, #96]	; (8007b24 <pvPortMalloc+0x188>)
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	4b19      	ldr	r3, [pc, #100]	; (8007b2c <pvPortMalloc+0x190>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d203      	bcs.n	8007ad6 <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007ace:	4b15      	ldr	r3, [pc, #84]	; (8007b24 <pvPortMalloc+0x188>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a16      	ldr	r2, [pc, #88]	; (8007b2c <pvPortMalloc+0x190>)
 8007ad4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad8:	685a      	ldr	r2, [r3, #4]
 8007ada:	4b11      	ldr	r3, [pc, #68]	; (8007b20 <pvPortMalloc+0x184>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	431a      	orrs	r2, r3
 8007ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007aea:	f7ff f9c5 	bl	8006e78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007aee:	69fb      	ldr	r3, [r7, #28]
 8007af0:	f003 0307 	and.w	r3, r3, #7
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d00c      	beq.n	8007b12 <pvPortMalloc+0x176>
	__asm volatile
 8007af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007afc:	b672      	cpsid	i
 8007afe:	f383 8811 	msr	BASEPRI, r3
 8007b02:	f3bf 8f6f 	isb	sy
 8007b06:	f3bf 8f4f 	dsb	sy
 8007b0a:	b662      	cpsie	i
 8007b0c:	60fb      	str	r3, [r7, #12]
}
 8007b0e:	bf00      	nop
 8007b10:	e7fe      	b.n	8007b10 <pvPortMalloc+0x174>
	return pvReturn;
 8007b12:	69fb      	ldr	r3, [r7, #28]
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3728      	adds	r7, #40	; 0x28
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}
 8007b1c:	24005178 	.word	0x24005178
 8007b20:	24005184 	.word	0x24005184
 8007b24:	2400517c 	.word	0x2400517c
 8007b28:	24005170 	.word	0x24005170
 8007b2c:	24005180 	.word	0x24005180

08007b30 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b086      	sub	sp, #24
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d04c      	beq.n	8007bdc <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007b42:	2308      	movs	r3, #8
 8007b44:	425b      	negs	r3, r3
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	4413      	add	r3, r2
 8007b4a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	685a      	ldr	r2, [r3, #4]
 8007b54:	4b23      	ldr	r3, [pc, #140]	; (8007be4 <vPortFree+0xb4>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4013      	ands	r3, r2
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d10c      	bne.n	8007b78 <vPortFree+0x48>
	__asm volatile
 8007b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b62:	b672      	cpsid	i
 8007b64:	f383 8811 	msr	BASEPRI, r3
 8007b68:	f3bf 8f6f 	isb	sy
 8007b6c:	f3bf 8f4f 	dsb	sy
 8007b70:	b662      	cpsie	i
 8007b72:	60fb      	str	r3, [r7, #12]
}
 8007b74:	bf00      	nop
 8007b76:	e7fe      	b.n	8007b76 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d00c      	beq.n	8007b9a <vPortFree+0x6a>
	__asm volatile
 8007b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b84:	b672      	cpsid	i
 8007b86:	f383 8811 	msr	BASEPRI, r3
 8007b8a:	f3bf 8f6f 	isb	sy
 8007b8e:	f3bf 8f4f 	dsb	sy
 8007b92:	b662      	cpsie	i
 8007b94:	60bb      	str	r3, [r7, #8]
}
 8007b96:	bf00      	nop
 8007b98:	e7fe      	b.n	8007b98 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	685a      	ldr	r2, [r3, #4]
 8007b9e:	4b11      	ldr	r3, [pc, #68]	; (8007be4 <vPortFree+0xb4>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4013      	ands	r3, r2
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d019      	beq.n	8007bdc <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d115      	bne.n	8007bdc <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	685a      	ldr	r2, [r3, #4]
 8007bb4:	4b0b      	ldr	r3, [pc, #44]	; (8007be4 <vPortFree+0xb4>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	43db      	mvns	r3, r3
 8007bba:	401a      	ands	r2, r3
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007bc0:	f7ff f94c 	bl	8006e5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	685a      	ldr	r2, [r3, #4]
 8007bc8:	4b07      	ldr	r3, [pc, #28]	; (8007be8 <vPortFree+0xb8>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4413      	add	r3, r2
 8007bce:	4a06      	ldr	r2, [pc, #24]	; (8007be8 <vPortFree+0xb8>)
 8007bd0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007bd2:	6938      	ldr	r0, [r7, #16]
 8007bd4:	f000 f86c 	bl	8007cb0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007bd8:	f7ff f94e 	bl	8006e78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007bdc:	bf00      	nop
 8007bde:	3718      	adds	r7, #24
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}
 8007be4:	24005184 	.word	0x24005184
 8007be8:	2400517c 	.word	0x2400517c

08007bec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007bec:	b480      	push	{r7}
 8007bee:	b085      	sub	sp, #20
 8007bf0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007bf2:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8007bf6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007bf8:	4b27      	ldr	r3, [pc, #156]	; (8007c98 <prvHeapInit+0xac>)
 8007bfa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f003 0307 	and.w	r3, r3, #7
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00c      	beq.n	8007c20 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	3307      	adds	r3, #7
 8007c0a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f023 0307 	bic.w	r3, r3, #7
 8007c12:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007c14:	68ba      	ldr	r2, [r7, #8]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	1ad3      	subs	r3, r2, r3
 8007c1a:	4a1f      	ldr	r2, [pc, #124]	; (8007c98 <prvHeapInit+0xac>)
 8007c1c:	4413      	add	r3, r2
 8007c1e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007c24:	4a1d      	ldr	r2, [pc, #116]	; (8007c9c <prvHeapInit+0xb0>)
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007c2a:	4b1c      	ldr	r3, [pc, #112]	; (8007c9c <prvHeapInit+0xb0>)
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	68ba      	ldr	r2, [r7, #8]
 8007c34:	4413      	add	r3, r2
 8007c36:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007c38:	2208      	movs	r2, #8
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	1a9b      	subs	r3, r3, r2
 8007c3e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f023 0307 	bic.w	r3, r3, #7
 8007c46:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	4a15      	ldr	r2, [pc, #84]	; (8007ca0 <prvHeapInit+0xb4>)
 8007c4c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007c4e:	4b14      	ldr	r3, [pc, #80]	; (8007ca0 <prvHeapInit+0xb4>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	2200      	movs	r2, #0
 8007c54:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007c56:	4b12      	ldr	r3, [pc, #72]	; (8007ca0 <prvHeapInit+0xb4>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	68fa      	ldr	r2, [r7, #12]
 8007c66:	1ad2      	subs	r2, r2, r3
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007c6c:	4b0c      	ldr	r3, [pc, #48]	; (8007ca0 <prvHeapInit+0xb4>)
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	4a0a      	ldr	r2, [pc, #40]	; (8007ca4 <prvHeapInit+0xb8>)
 8007c7a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	4a09      	ldr	r2, [pc, #36]	; (8007ca8 <prvHeapInit+0xbc>)
 8007c82:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007c84:	4b09      	ldr	r3, [pc, #36]	; (8007cac <prvHeapInit+0xc0>)
 8007c86:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007c8a:	601a      	str	r2, [r3, #0]
}
 8007c8c:	bf00      	nop
 8007c8e:	3714      	adds	r7, #20
 8007c90:	46bd      	mov	sp, r7
 8007c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c96:	4770      	bx	lr
 8007c98:	24000170 	.word	0x24000170
 8007c9c:	24005170 	.word	0x24005170
 8007ca0:	24005178 	.word	0x24005178
 8007ca4:	24005180 	.word	0x24005180
 8007ca8:	2400517c 	.word	0x2400517c
 8007cac:	24005184 	.word	0x24005184

08007cb0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007cb8:	4b28      	ldr	r3, [pc, #160]	; (8007d5c <prvInsertBlockIntoFreeList+0xac>)
 8007cba:	60fb      	str	r3, [r7, #12]
 8007cbc:	e002      	b.n	8007cc4 <prvInsertBlockIntoFreeList+0x14>
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	60fb      	str	r3, [r7, #12]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	429a      	cmp	r2, r3
 8007ccc:	d8f7      	bhi.n	8007cbe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	68ba      	ldr	r2, [r7, #8]
 8007cd8:	4413      	add	r3, r2
 8007cda:	687a      	ldr	r2, [r7, #4]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d108      	bne.n	8007cf2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	685a      	ldr	r2, [r3, #4]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	441a      	add	r2, r3
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	68ba      	ldr	r2, [r7, #8]
 8007cfc:	441a      	add	r2, r3
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d118      	bne.n	8007d38 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	4b15      	ldr	r3, [pc, #84]	; (8007d60 <prvInsertBlockIntoFreeList+0xb0>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d00d      	beq.n	8007d2e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	685a      	ldr	r2, [r3, #4]
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	441a      	add	r2, r3
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	601a      	str	r2, [r3, #0]
 8007d2c:	e008      	b.n	8007d40 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007d2e:	4b0c      	ldr	r3, [pc, #48]	; (8007d60 <prvInsertBlockIntoFreeList+0xb0>)
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	601a      	str	r2, [r3, #0]
 8007d36:	e003      	b.n	8007d40 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681a      	ldr	r2, [r3, #0]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007d40:	68fa      	ldr	r2, [r7, #12]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d002      	beq.n	8007d4e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	687a      	ldr	r2, [r7, #4]
 8007d4c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d4e:	bf00      	nop
 8007d50:	3714      	adds	r7, #20
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	24005170 	.word	0x24005170
 8007d60:	24005178 	.word	0x24005178

08007d64 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8007d64:	b580      	push	{r7, lr}
 8007d66:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8007d68:	4803      	ldr	r0, [pc, #12]	; (8007d78 <_cbSendSystemDesc+0x14>)
 8007d6a:	f001 ff91 	bl	8009c90 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8007d6e:	4803      	ldr	r0, [pc, #12]	; (8007d7c <_cbSendSystemDesc+0x18>)
 8007d70:	f001 ff8e 	bl	8009c90 <SEGGER_SYSVIEW_SendSysDesc>
}
 8007d74:	bf00      	nop
 8007d76:	bd80      	pop	{r7, pc}
 8007d78:	0800a3b0 	.word	0x0800a3b0
 8007d7c:	0800a3ec 	.word	0x0800a3ec

08007d80 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8007d80:	b580      	push	{r7, lr}
 8007d82:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8007d84:	4b06      	ldr	r3, [pc, #24]	; (8007da0 <SEGGER_SYSVIEW_Conf+0x20>)
 8007d86:	6818      	ldr	r0, [r3, #0]
 8007d88:	4b05      	ldr	r3, [pc, #20]	; (8007da0 <SEGGER_SYSVIEW_Conf+0x20>)
 8007d8a:	6819      	ldr	r1, [r3, #0]
 8007d8c:	4b05      	ldr	r3, [pc, #20]	; (8007da4 <SEGGER_SYSVIEW_Conf+0x24>)
 8007d8e:	4a06      	ldr	r2, [pc, #24]	; (8007da8 <SEGGER_SYSVIEW_Conf+0x28>)
 8007d90:	f001 fc02 	bl	8009598 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8007d94:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8007d98:	f001 fc42 	bl	8009620 <SEGGER_SYSVIEW_SetRAMBase>
}
 8007d9c:	bf00      	nop
 8007d9e:	bd80      	pop	{r7, pc}
 8007da0:	24000004 	.word	0x24000004
 8007da4:	08007d65 	.word	0x08007d65
 8007da8:	0800a4ac 	.word	0x0800a4ac

08007dac <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8007dac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007dae:	b085      	sub	sp, #20
 8007db0:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8007db2:	2300      	movs	r3, #0
 8007db4:	607b      	str	r3, [r7, #4]
 8007db6:	e033      	b.n	8007e20 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8007db8:	491e      	ldr	r1, [pc, #120]	; (8007e34 <_cbSendTaskList+0x88>)
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	4613      	mov	r3, r2
 8007dbe:	009b      	lsls	r3, r3, #2
 8007dc0:	4413      	add	r3, r2
 8007dc2:	009b      	lsls	r3, r3, #2
 8007dc4:	440b      	add	r3, r1
 8007dc6:	6818      	ldr	r0, [r3, #0]
 8007dc8:	491a      	ldr	r1, [pc, #104]	; (8007e34 <_cbSendTaskList+0x88>)
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	4613      	mov	r3, r2
 8007dce:	009b      	lsls	r3, r3, #2
 8007dd0:	4413      	add	r3, r2
 8007dd2:	009b      	lsls	r3, r3, #2
 8007dd4:	440b      	add	r3, r1
 8007dd6:	3304      	adds	r3, #4
 8007dd8:	6819      	ldr	r1, [r3, #0]
 8007dda:	4c16      	ldr	r4, [pc, #88]	; (8007e34 <_cbSendTaskList+0x88>)
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	4613      	mov	r3, r2
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	4413      	add	r3, r2
 8007de4:	009b      	lsls	r3, r3, #2
 8007de6:	4423      	add	r3, r4
 8007de8:	3308      	adds	r3, #8
 8007dea:	681c      	ldr	r4, [r3, #0]
 8007dec:	4d11      	ldr	r5, [pc, #68]	; (8007e34 <_cbSendTaskList+0x88>)
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	4613      	mov	r3, r2
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	4413      	add	r3, r2
 8007df6:	009b      	lsls	r3, r3, #2
 8007df8:	442b      	add	r3, r5
 8007dfa:	330c      	adds	r3, #12
 8007dfc:	681d      	ldr	r5, [r3, #0]
 8007dfe:	4e0d      	ldr	r6, [pc, #52]	; (8007e34 <_cbSendTaskList+0x88>)
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	4613      	mov	r3, r2
 8007e04:	009b      	lsls	r3, r3, #2
 8007e06:	4413      	add	r3, r2
 8007e08:	009b      	lsls	r3, r3, #2
 8007e0a:	4433      	add	r3, r6
 8007e0c:	3310      	adds	r3, #16
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	9300      	str	r3, [sp, #0]
 8007e12:	462b      	mov	r3, r5
 8007e14:	4622      	mov	r2, r4
 8007e16:	f000 f8b5 	bl	8007f84 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	3301      	adds	r3, #1
 8007e1e:	607b      	str	r3, [r7, #4]
 8007e20:	4b05      	ldr	r3, [pc, #20]	; (8007e38 <_cbSendTaskList+0x8c>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	687a      	ldr	r2, [r7, #4]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d3c6      	bcc.n	8007db8 <_cbSendTaskList+0xc>
  }
}
 8007e2a:	bf00      	nop
 8007e2c:	bf00      	nop
 8007e2e:	370c      	adds	r7, #12
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e34:	24005188 	.word	0x24005188
 8007e38:	24005228 	.word	0x24005228

08007e3c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8007e3c:	b5b0      	push	{r4, r5, r7, lr}
 8007e3e:	b082      	sub	sp, #8
 8007e40:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8007e42:	f7ff f8bd 	bl	8006fc0 <xTaskGetTickCountFromISR>
 8007e46:	4603      	mov	r3, r0
 8007e48:	461a      	mov	r2, r3
 8007e4a:	f04f 0300 	mov.w	r3, #0
 8007e4e:	e9c7 2300 	strd	r2, r3, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8007e52:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e56:	4602      	mov	r2, r0
 8007e58:	460b      	mov	r3, r1
 8007e5a:	f04f 0400 	mov.w	r4, #0
 8007e5e:	f04f 0500 	mov.w	r5, #0
 8007e62:	015d      	lsls	r5, r3, #5
 8007e64:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8007e68:	0154      	lsls	r4, r2, #5
 8007e6a:	4622      	mov	r2, r4
 8007e6c:	462b      	mov	r3, r5
 8007e6e:	1a12      	subs	r2, r2, r0
 8007e70:	eb63 0301 	sbc.w	r3, r3, r1
 8007e74:	f04f 0400 	mov.w	r4, #0
 8007e78:	f04f 0500 	mov.w	r5, #0
 8007e7c:	009d      	lsls	r5, r3, #2
 8007e7e:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8007e82:	0094      	lsls	r4, r2, #2
 8007e84:	4622      	mov	r2, r4
 8007e86:	462b      	mov	r3, r5
 8007e88:	1812      	adds	r2, r2, r0
 8007e8a:	eb41 0303 	adc.w	r3, r1, r3
 8007e8e:	f04f 0000 	mov.w	r0, #0
 8007e92:	f04f 0100 	mov.w	r1, #0
 8007e96:	00d9      	lsls	r1, r3, #3
 8007e98:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e9c:	00d0      	lsls	r0, r2, #3
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	460b      	mov	r3, r1
 8007ea2:	e9c7 2300 	strd	r2, r3, [r7]
  return Time;
 8007ea6:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8007eaa:	4610      	mov	r0, r2
 8007eac:	4619      	mov	r1, r3
 8007eae:	3708      	adds	r7, #8
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bdb0      	pop	{r4, r5, r7, pc}

08007eb4 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b086      	sub	sp, #24
 8007eb8:	af02      	add	r7, sp, #8
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	607a      	str	r2, [r7, #4]
 8007ec0:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8007ec2:	2205      	movs	r2, #5
 8007ec4:	492b      	ldr	r1, [pc, #172]	; (8007f74 <SYSVIEW_AddTask+0xc0>)
 8007ec6:	68b8      	ldr	r0, [r7, #8]
 8007ec8:	f002 f9b8 	bl	800a23c <memcmp>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d04b      	beq.n	8007f6a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8007ed2:	4b29      	ldr	r3, [pc, #164]	; (8007f78 <SYSVIEW_AddTask+0xc4>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	2b07      	cmp	r3, #7
 8007ed8:	d903      	bls.n	8007ee2 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8007eda:	4828      	ldr	r0, [pc, #160]	; (8007f7c <SYSVIEW_AddTask+0xc8>)
 8007edc:	f002 f900 	bl	800a0e0 <SEGGER_SYSVIEW_Warn>
    return;
 8007ee0:	e044      	b.n	8007f6c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8007ee2:	4b25      	ldr	r3, [pc, #148]	; (8007f78 <SYSVIEW_AddTask+0xc4>)
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	4926      	ldr	r1, [pc, #152]	; (8007f80 <SYSVIEW_AddTask+0xcc>)
 8007ee8:	4613      	mov	r3, r2
 8007eea:	009b      	lsls	r3, r3, #2
 8007eec:	4413      	add	r3, r2
 8007eee:	009b      	lsls	r3, r3, #2
 8007ef0:	440b      	add	r3, r1
 8007ef2:	68fa      	ldr	r2, [r7, #12]
 8007ef4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8007ef6:	4b20      	ldr	r3, [pc, #128]	; (8007f78 <SYSVIEW_AddTask+0xc4>)
 8007ef8:	681a      	ldr	r2, [r3, #0]
 8007efa:	4921      	ldr	r1, [pc, #132]	; (8007f80 <SYSVIEW_AddTask+0xcc>)
 8007efc:	4613      	mov	r3, r2
 8007efe:	009b      	lsls	r3, r3, #2
 8007f00:	4413      	add	r3, r2
 8007f02:	009b      	lsls	r3, r3, #2
 8007f04:	440b      	add	r3, r1
 8007f06:	3304      	adds	r3, #4
 8007f08:	68ba      	ldr	r2, [r7, #8]
 8007f0a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8007f0c:	4b1a      	ldr	r3, [pc, #104]	; (8007f78 <SYSVIEW_AddTask+0xc4>)
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	491b      	ldr	r1, [pc, #108]	; (8007f80 <SYSVIEW_AddTask+0xcc>)
 8007f12:	4613      	mov	r3, r2
 8007f14:	009b      	lsls	r3, r3, #2
 8007f16:	4413      	add	r3, r2
 8007f18:	009b      	lsls	r3, r3, #2
 8007f1a:	440b      	add	r3, r1
 8007f1c:	3308      	adds	r3, #8
 8007f1e:	687a      	ldr	r2, [r7, #4]
 8007f20:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8007f22:	4b15      	ldr	r3, [pc, #84]	; (8007f78 <SYSVIEW_AddTask+0xc4>)
 8007f24:	681a      	ldr	r2, [r3, #0]
 8007f26:	4916      	ldr	r1, [pc, #88]	; (8007f80 <SYSVIEW_AddTask+0xcc>)
 8007f28:	4613      	mov	r3, r2
 8007f2a:	009b      	lsls	r3, r3, #2
 8007f2c:	4413      	add	r3, r2
 8007f2e:	009b      	lsls	r3, r3, #2
 8007f30:	440b      	add	r3, r1
 8007f32:	330c      	adds	r3, #12
 8007f34:	683a      	ldr	r2, [r7, #0]
 8007f36:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8007f38:	4b0f      	ldr	r3, [pc, #60]	; (8007f78 <SYSVIEW_AddTask+0xc4>)
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	4910      	ldr	r1, [pc, #64]	; (8007f80 <SYSVIEW_AddTask+0xcc>)
 8007f3e:	4613      	mov	r3, r2
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	4413      	add	r3, r2
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	440b      	add	r3, r1
 8007f48:	3310      	adds	r3, #16
 8007f4a:	69ba      	ldr	r2, [r7, #24]
 8007f4c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8007f4e:	4b0a      	ldr	r3, [pc, #40]	; (8007f78 <SYSVIEW_AddTask+0xc4>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	3301      	adds	r3, #1
 8007f54:	4a08      	ldr	r2, [pc, #32]	; (8007f78 <SYSVIEW_AddTask+0xc4>)
 8007f56:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8007f58:	69bb      	ldr	r3, [r7, #24]
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	687a      	ldr	r2, [r7, #4]
 8007f60:	68b9      	ldr	r1, [r7, #8]
 8007f62:	68f8      	ldr	r0, [r7, #12]
 8007f64:	f000 f80e 	bl	8007f84 <SYSVIEW_SendTaskInfo>
 8007f68:	e000      	b.n	8007f6c <SYSVIEW_AddTask+0xb8>
    return;
 8007f6a:	bf00      	nop

}
 8007f6c:	3710      	adds	r7, #16
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}
 8007f72:	bf00      	nop
 8007f74:	0800a3fc 	.word	0x0800a3fc
 8007f78:	24005228 	.word	0x24005228
 8007f7c:	0800a404 	.word	0x0800a404
 8007f80:	24005188 	.word	0x24005188

08007f84 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b08a      	sub	sp, #40	; 0x28
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	60f8      	str	r0, [r7, #12]
 8007f8c:	60b9      	str	r1, [r7, #8]
 8007f8e:	607a      	str	r2, [r7, #4]
 8007f90:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8007f92:	f107 0314 	add.w	r3, r7, #20
 8007f96:	2214      	movs	r2, #20
 8007f98:	2100      	movs	r1, #0
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f002 f96a 	bl	800a274 <memset>
  TaskInfo.TaskID     = TaskID;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8007fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fb2:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8007fb4:	f107 0314 	add.w	r3, r7, #20
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f001 fd71 	bl	8009aa0 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8007fbe:	bf00      	nop
 8007fc0:	3728      	adds	r7, #40	; 0x28
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}
	...

08007fc8 <__NVIC_EnableIRQ>:
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b083      	sub	sp, #12
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	4603      	mov	r3, r0
 8007fd0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007fd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	db0b      	blt.n	8007ff2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007fda:	88fb      	ldrh	r3, [r7, #6]
 8007fdc:	f003 021f 	and.w	r2, r3, #31
 8007fe0:	4907      	ldr	r1, [pc, #28]	; (8008000 <__NVIC_EnableIRQ+0x38>)
 8007fe2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007fe6:	095b      	lsrs	r3, r3, #5
 8007fe8:	2001      	movs	r0, #1
 8007fea:	fa00 f202 	lsl.w	r2, r0, r2
 8007fee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007ff2:	bf00      	nop
 8007ff4:	370c      	adds	r7, #12
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr
 8007ffe:	bf00      	nop
 8008000:	e000e100 	.word	0xe000e100

08008004 <__NVIC_SetPriority>:
{
 8008004:	b480      	push	{r7}
 8008006:	b083      	sub	sp, #12
 8008008:	af00      	add	r7, sp, #0
 800800a:	4603      	mov	r3, r0
 800800c:	6039      	str	r1, [r7, #0]
 800800e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008010:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008014:	2b00      	cmp	r3, #0
 8008016:	db0a      	blt.n	800802e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	b2da      	uxtb	r2, r3
 800801c:	490c      	ldr	r1, [pc, #48]	; (8008050 <__NVIC_SetPriority+0x4c>)
 800801e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008022:	0112      	lsls	r2, r2, #4
 8008024:	b2d2      	uxtb	r2, r2
 8008026:	440b      	add	r3, r1
 8008028:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800802c:	e00a      	b.n	8008044 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	b2da      	uxtb	r2, r3
 8008032:	4908      	ldr	r1, [pc, #32]	; (8008054 <__NVIC_SetPriority+0x50>)
 8008034:	88fb      	ldrh	r3, [r7, #6]
 8008036:	f003 030f 	and.w	r3, r3, #15
 800803a:	3b04      	subs	r3, #4
 800803c:	0112      	lsls	r2, r2, #4
 800803e:	b2d2      	uxtb	r2, r2
 8008040:	440b      	add	r3, r1
 8008042:	761a      	strb	r2, [r3, #24]
}
 8008044:	bf00      	nop
 8008046:	370c      	adds	r7, #12
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr
 8008050:	e000e100 	.word	0xe000e100
 8008054:	e000ed00 	.word	0xe000ed00

08008058 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 800805e:	f002 f89b 	bl	800a198 <SEGGER_SYSVIEW_IsStarted>
 8008062:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d101      	bne.n	800806e <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 800806a:	f001 fb9d 	bl	80097a8 <SEGGER_SYSVIEW_Start>
  }
}
 800806e:	bf00      	nop
 8008070:	3708      	adds	r7, #8
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
	...

08008078 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8008078:	b580      	push	{r7, lr}
 800807a:	b082      	sub	sp, #8
 800807c:	af00      	add	r7, sp, #0
 800807e:	4603      	mov	r3, r0
 8008080:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8008082:	4b0c      	ldr	r3, [pc, #48]	; (80080b4 <_cbOnUARTRx+0x3c>)
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	2b03      	cmp	r3, #3
 8008088:	d806      	bhi.n	8008098 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 800808a:	4b0a      	ldr	r3, [pc, #40]	; (80080b4 <_cbOnUARTRx+0x3c>)
 800808c:	781b      	ldrb	r3, [r3, #0]
 800808e:	3301      	adds	r3, #1
 8008090:	b2da      	uxtb	r2, r3
 8008092:	4b08      	ldr	r3, [pc, #32]	; (80080b4 <_cbOnUARTRx+0x3c>)
 8008094:	701a      	strb	r2, [r3, #0]
    goto Done;
 8008096:	e009      	b.n	80080ac <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8008098:	f7ff ffde 	bl	8008058 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 800809c:	4b05      	ldr	r3, [pc, #20]	; (80080b4 <_cbOnUARTRx+0x3c>)
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	4618      	mov	r0, r3
 80080a2:	1dfb      	adds	r3, r7, #7
 80080a4:	2201      	movs	r2, #1
 80080a6:	4619      	mov	r1, r3
 80080a8:	f000 fb9a 	bl	80087e0 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 80080ac:	bf00      	nop
}
 80080ae:	3708      	adds	r7, #8
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}
 80080b4:	24000018 	.word	0x24000018

080080b8 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b084      	sub	sp, #16
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 80080c0:	4b14      	ldr	r3, [pc, #80]	; (8008114 <_cbOnUARTTx+0x5c>)
 80080c2:	785b      	ldrb	r3, [r3, #1]
 80080c4:	2b03      	cmp	r3, #3
 80080c6:	d80f      	bhi.n	80080e8 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 80080c8:	4b12      	ldr	r3, [pc, #72]	; (8008114 <_cbOnUARTTx+0x5c>)
 80080ca:	785b      	ldrb	r3, [r3, #1]
 80080cc:	461a      	mov	r2, r3
 80080ce:	4b12      	ldr	r3, [pc, #72]	; (8008118 <_cbOnUARTTx+0x60>)
 80080d0:	5c9a      	ldrb	r2, [r3, r2]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 80080d6:	4b0f      	ldr	r3, [pc, #60]	; (8008114 <_cbOnUARTTx+0x5c>)
 80080d8:	785b      	ldrb	r3, [r3, #1]
 80080da:	3301      	adds	r3, #1
 80080dc:	b2da      	uxtb	r2, r3
 80080de:	4b0d      	ldr	r3, [pc, #52]	; (8008114 <_cbOnUARTTx+0x5c>)
 80080e0:	705a      	strb	r2, [r3, #1]
    r = 1;
 80080e2:	2301      	movs	r3, #1
 80080e4:	60fb      	str	r3, [r7, #12]
    goto Done;
 80080e6:	e00f      	b.n	8008108 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 80080e8:	4b0a      	ldr	r3, [pc, #40]	; (8008114 <_cbOnUARTTx+0x5c>)
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	2201      	movs	r2, #1
 80080ee:	6879      	ldr	r1, [r7, #4]
 80080f0:	4618      	mov	r0, r3
 80080f2:	f000 fa19 	bl	8008528 <SEGGER_RTT_ReadUpBufferNoLock>
 80080f6:	4603      	mov	r3, r0
 80080f8:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	da02      	bge.n	8008106 <_cbOnUARTTx+0x4e>
    r = 0;
 8008100:	2300      	movs	r3, #0
 8008102:	60fb      	str	r3, [r7, #12]
 8008104:	e000      	b.n	8008108 <_cbOnUARTTx+0x50>
  }
Done:
 8008106:	bf00      	nop
  return r;
 8008108:	68fb      	ldr	r3, [r7, #12]
}
 800810a:	4618      	mov	r0, r3
 800810c:	3710      	adds	r7, #16
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}
 8008112:	bf00      	nop
 8008114:	24000018 	.word	0x24000018
 8008118:	0800a4b4 	.word	0x0800a4b4

0800811c <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b082      	sub	sp, #8
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8008124:	4a04      	ldr	r2, [pc, #16]	; (8008138 <SEGGER_UART_init+0x1c>)
 8008126:	4905      	ldr	r1, [pc, #20]	; (800813c <SEGGER_UART_init+0x20>)
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f000 f863 	bl	80081f4 <HIF_UART_Init>
}
 800812e:	bf00      	nop
 8008130:	3708      	adds	r7, #8
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}
 8008136:	bf00      	nop
 8008138:	08008079 	.word	0x08008079
 800813c:	080080b9 	.word	0x080080b9

08008140 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8008140:	b580      	push	{r7, lr}
 8008142:	b084      	sub	sp, #16
 8008144:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8008146:	4b1e      	ldr	r3, [pc, #120]	; (80081c0 <USART2_IRQHandler+0x80>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f003 0320 	and.w	r3, r3, #32
 8008152:	2b00      	cmp	r3, #0
 8008154:	d011      	beq.n	800817a <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8008156:	4b1b      	ldr	r3, [pc, #108]	; (80081c4 <USART2_IRQHandler+0x84>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	b2db      	uxtb	r3, r3
 800815c:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	f003 030b 	and.w	r3, r3, #11
 8008164:	2b00      	cmp	r3, #0
 8008166:	d108      	bne.n	800817a <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8008168:	4b17      	ldr	r3, [pc, #92]	; (80081c8 <USART2_IRQHandler+0x88>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d004      	beq.n	800817a <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8008170:	4b15      	ldr	r3, [pc, #84]	; (80081c8 <USART2_IRQHandler+0x88>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	79fa      	ldrb	r2, [r7, #7]
 8008176:	4610      	mov	r0, r2
 8008178:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008180:	2b00      	cmp	r3, #0
 8008182:	d01a      	beq.n	80081ba <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8008184:	4b11      	ldr	r3, [pc, #68]	; (80081cc <USART2_IRQHandler+0x8c>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d015      	beq.n	80081b8 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 800818c:	4b0f      	ldr	r3, [pc, #60]	; (80081cc <USART2_IRQHandler+0x8c>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	1dfa      	adds	r2, r7, #7
 8008192:	4610      	mov	r0, r2
 8008194:	4798      	blx	r3
 8008196:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d106      	bne.n	80081ac <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 800819e:	4b0c      	ldr	r3, [pc, #48]	; (80081d0 <USART2_IRQHandler+0x90>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a0b      	ldr	r2, [pc, #44]	; (80081d0 <USART2_IRQHandler+0x90>)
 80081a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80081a8:	6013      	str	r3, [r2, #0]
 80081aa:	e006      	b.n	80081ba <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 80081ac:	4b04      	ldr	r3, [pc, #16]	; (80081c0 <USART2_IRQHandler+0x80>)
 80081ae:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 80081b0:	79fa      	ldrb	r2, [r7, #7]
 80081b2:	4b04      	ldr	r3, [pc, #16]	; (80081c4 <USART2_IRQHandler+0x84>)
 80081b4:	601a      	str	r2, [r3, #0]
 80081b6:	e000      	b.n	80081ba <USART2_IRQHandler+0x7a>
      return;
 80081b8:	bf00      	nop
    }
  }
}
 80081ba:	3710      	adds	r7, #16
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd80      	pop	{r7, pc}
 80081c0:	40004400 	.word	0x40004400
 80081c4:	40004404 	.word	0x40004404
 80081c8:	2400522c 	.word	0x2400522c
 80081cc:	24005230 	.word	0x24005230
 80081d0:	4000440c 	.word	0x4000440c

080081d4 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 80081d4:	b480      	push	{r7}
 80081d6:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 80081d8:	4b05      	ldr	r3, [pc, #20]	; (80081f0 <HIF_UART_EnableTXEInterrupt+0x1c>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a04      	ldr	r2, [pc, #16]	; (80081f0 <HIF_UART_EnableTXEInterrupt+0x1c>)
 80081de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081e2:	6013      	str	r3, [r2, #0]
}
 80081e4:	bf00      	nop
 80081e6:	46bd      	mov	sp, r7
 80081e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ec:	4770      	bx	lr
 80081ee:	bf00      	nop
 80081f0:	4000440c 	.word	0x4000440c

080081f4 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b086      	sub	sp, #24
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	60f8      	str	r0, [r7, #12]
 80081fc:	60b9      	str	r1, [r7, #8]
 80081fe:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8008200:	4b2e      	ldr	r3, [pc, #184]	; (80082bc <HIF_UART_Init+0xc8>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4a2d      	ldr	r2, [pc, #180]	; (80082bc <HIF_UART_Init+0xc8>)
 8008206:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800820a:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 800820c:	4b2c      	ldr	r3, [pc, #176]	; (80082c0 <HIF_UART_Init+0xcc>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a2b      	ldr	r2, [pc, #172]	; (80082c0 <HIF_UART_Init+0xcc>)
 8008212:	f043 0301 	orr.w	r3, r3, #1
 8008216:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8008218:	4b2a      	ldr	r3, [pc, #168]	; (80082c4 <HIF_UART_Init+0xd0>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008224:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 800822c:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 800822e:	4a25      	ldr	r2, [pc, #148]	; (80082c4 <HIF_UART_Init+0xd0>)
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8008234:	4b24      	ldr	r3, [pc, #144]	; (80082c8 <HIF_UART_Init+0xd4>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 800823a:	693b      	ldr	r3, [r7, #16]
 800823c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008240:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8008248:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 800824a:	4a1f      	ldr	r2, [pc, #124]	; (80082c8 <HIF_UART_Init+0xd4>)
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8008250:	4b1e      	ldr	r3, [pc, #120]	; (80082cc <HIF_UART_Init+0xd8>)
 8008252:	f24a 022c 	movw	r2, #41004	; 0xa02c
 8008256:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8008258:	4b1d      	ldr	r3, [pc, #116]	; (80082d0 <HIF_UART_Init+0xdc>)
 800825a:	2200      	movs	r2, #0
 800825c:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 800825e:	4b1d      	ldr	r3, [pc, #116]	; (80082d4 <HIF_UART_Init+0xe0>)
 8008260:	2280      	movs	r2, #128	; 0x80
 8008262:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	00db      	lsls	r3, r3, #3
 8008268:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 800826a:	4a1b      	ldr	r2, [pc, #108]	; (80082d8 <HIF_UART_Init+0xe4>)
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008272:	3301      	adds	r3, #1
 8008274:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	085b      	lsrs	r3, r3, #1
 800827a:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008282:	d302      	bcc.n	800828a <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8008284:	f640 73ff 	movw	r3, #4095	; 0xfff
 8008288:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d004      	beq.n	800829a <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	011b      	lsls	r3, r3, #4
 8008294:	4a11      	ldr	r2, [pc, #68]	; (80082dc <HIF_UART_Init+0xe8>)
 8008296:	b29b      	uxth	r3, r3
 8008298:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 800829a:	4a11      	ldr	r2, [pc, #68]	; (80082e0 <HIF_UART_Init+0xec>)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 80082a0:	4a10      	ldr	r2, [pc, #64]	; (80082e4 <HIF_UART_Init+0xf0>)
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 80082a6:	2106      	movs	r1, #6
 80082a8:	2026      	movs	r0, #38	; 0x26
 80082aa:	f7ff feab 	bl	8008004 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 80082ae:	2026      	movs	r0, #38	; 0x26
 80082b0:	f7ff fe8a 	bl	8007fc8 <__NVIC_EnableIRQ>
}
 80082b4:	bf00      	nop
 80082b6:	3718      	adds	r7, #24
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}
 80082bc:	580244e8 	.word	0x580244e8
 80082c0:	580244d8 	.word	0x580244d8
 80082c4:	58020020 	.word	0x58020020
 80082c8:	58020000 	.word	0x58020000
 80082cc:	4000440c 	.word	0x4000440c
 80082d0:	40004410 	.word	0x40004410
 80082d4:	40004414 	.word	0x40004414
 80082d8:	007a1200 	.word	0x007a1200
 80082dc:	40004408 	.word	0x40004408
 80082e0:	2400522c 	.word	0x2400522c
 80082e4:	24005230 	.word	0x24005230

080082e8 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80082e8:	b480      	push	{r7}
 80082ea:	b083      	sub	sp, #12
 80082ec:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80082ee:	4b24      	ldr	r3, [pc, #144]	; (8008380 <_DoInit+0x98>)
 80082f0:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2203      	movs	r2, #3
 80082f6:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2203      	movs	r2, #3
 80082fc:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	4a20      	ldr	r2, [pc, #128]	; (8008384 <_DoInit+0x9c>)
 8008302:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	4a20      	ldr	r2, [pc, #128]	; (8008388 <_DoInit+0xa0>)
 8008308:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008310:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2200      	movs	r2, #0
 800831c:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	4a17      	ldr	r2, [pc, #92]	; (8008384 <_DoInit+0x9c>)
 8008328:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	4a17      	ldr	r2, [pc, #92]	; (800838c <_DoInit+0xa4>)
 800832e:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2210      	movs	r2, #16
 8008334:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2200      	movs	r2, #0
 800833a:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2200      	movs	r2, #0
 8008340:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2200      	movs	r2, #0
 8008346:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	3307      	adds	r3, #7
 800834c:	4a10      	ldr	r2, [pc, #64]	; (8008390 <_DoInit+0xa8>)
 800834e:	6810      	ldr	r0, [r2, #0]
 8008350:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8008352:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	4a0e      	ldr	r2, [pc, #56]	; (8008394 <_DoInit+0xac>)
 800835a:	6810      	ldr	r0, [r2, #0]
 800835c:	6018      	str	r0, [r3, #0]
 800835e:	8891      	ldrh	r1, [r2, #4]
 8008360:	7992      	ldrb	r2, [r2, #6]
 8008362:	8099      	strh	r1, [r3, #4]
 8008364:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8008366:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2220      	movs	r2, #32
 800836e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8008370:	f3bf 8f5f 	dmb	sy
}
 8008374:	bf00      	nop
 8008376:	370c      	adds	r7, #12
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr
 8008380:	24006be4 	.word	0x24006be4
 8008384:	0800a454 	.word	0x0800a454
 8008388:	24005234 	.word	0x24005234
 800838c:	24005634 	.word	0x24005634
 8008390:	0800a460 	.word	0x0800a460
 8008394:	0800a464 	.word	0x0800a464

08008398 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8008398:	b580      	push	{r7, lr}
 800839a:	b08a      	sub	sp, #40	; 0x28
 800839c:	af00      	add	r7, sp, #0
 800839e:	60f8      	str	r0, [r7, #12]
 80083a0:	60b9      	str	r1, [r7, #8]
 80083a2:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80083a4:	2300      	movs	r3, #0
 80083a6:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	68db      	ldr	r3, [r3, #12]
 80083ac:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	691b      	ldr	r3, [r3, #16]
 80083b2:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 80083b4:	69ba      	ldr	r2, [r7, #24]
 80083b6:	69fb      	ldr	r3, [r7, #28]
 80083b8:	429a      	cmp	r2, r3
 80083ba:	d905      	bls.n	80083c8 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 80083bc:	69ba      	ldr	r2, [r7, #24]
 80083be:	69fb      	ldr	r3, [r7, #28]
 80083c0:	1ad3      	subs	r3, r2, r3
 80083c2:	3b01      	subs	r3, #1
 80083c4:	627b      	str	r3, [r7, #36]	; 0x24
 80083c6:	e007      	b.n	80083d8 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	689a      	ldr	r2, [r3, #8]
 80083cc:	69b9      	ldr	r1, [r7, #24]
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	1acb      	subs	r3, r1, r3
 80083d2:	4413      	add	r3, r2
 80083d4:	3b01      	subs	r3, #1
 80083d6:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	689a      	ldr	r2, [r3, #8]
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	1ad3      	subs	r3, r2, r3
 80083e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083e2:	4293      	cmp	r3, r2
 80083e4:	bf28      	it	cs
 80083e6:	4613      	movcs	r3, r2
 80083e8:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80083ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	4293      	cmp	r3, r2
 80083f0:	bf28      	it	cs
 80083f2:	4613      	movcs	r3, r2
 80083f4:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	685a      	ldr	r2, [r3, #4]
 80083fa:	69fb      	ldr	r3, [r7, #28]
 80083fc:	4413      	add	r3, r2
 80083fe:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8008400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008402:	68b9      	ldr	r1, [r7, #8]
 8008404:	6978      	ldr	r0, [r7, #20]
 8008406:	f001 ff27 	bl	800a258 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800840a:	6a3a      	ldr	r2, [r7, #32]
 800840c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800840e:	4413      	add	r3, r2
 8008410:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8008412:	68ba      	ldr	r2, [r7, #8]
 8008414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008416:	4413      	add	r3, r2
 8008418:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800841a:	687a      	ldr	r2, [r7, #4]
 800841c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800841e:	1ad3      	subs	r3, r2, r3
 8008420:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8008422:	69fa      	ldr	r2, [r7, #28]
 8008424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008426:	4413      	add	r3, r2
 8008428:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	69fa      	ldr	r2, [r7, #28]
 8008430:	429a      	cmp	r2, r3
 8008432:	d101      	bne.n	8008438 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8008434:	2300      	movs	r3, #0
 8008436:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8008438:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	69fa      	ldr	r2, [r7, #28]
 8008440:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d1b2      	bne.n	80083ae <_WriteBlocking+0x16>
  return NumBytesWritten;
 8008448:	6a3b      	ldr	r3, [r7, #32]
}
 800844a:	4618      	mov	r0, r3
 800844c:	3728      	adds	r7, #40	; 0x28
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}

08008452 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8008452:	b580      	push	{r7, lr}
 8008454:	b088      	sub	sp, #32
 8008456:	af00      	add	r7, sp, #0
 8008458:	60f8      	str	r0, [r7, #12]
 800845a:	60b9      	str	r1, [r7, #8]
 800845c:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	689a      	ldr	r2, [r3, #8]
 8008468:	69fb      	ldr	r3, [r7, #28]
 800846a:	1ad3      	subs	r3, r2, r3
 800846c:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800846e:	69ba      	ldr	r2, [r7, #24]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	429a      	cmp	r2, r3
 8008474:	d911      	bls.n	800849a <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	685a      	ldr	r2, [r3, #4]
 800847a:	69fb      	ldr	r3, [r7, #28]
 800847c:	4413      	add	r3, r2
 800847e:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	68b9      	ldr	r1, [r7, #8]
 8008484:	6938      	ldr	r0, [r7, #16]
 8008486:	f001 fee7 	bl	800a258 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800848a:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800848e:	69fa      	ldr	r2, [r7, #28]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	441a      	add	r2, r3
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8008498:	e01f      	b.n	80084da <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	685a      	ldr	r2, [r3, #4]
 80084a2:	69fb      	ldr	r3, [r7, #28]
 80084a4:	4413      	add	r3, r2
 80084a6:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 80084a8:	697a      	ldr	r2, [r7, #20]
 80084aa:	68b9      	ldr	r1, [r7, #8]
 80084ac:	6938      	ldr	r0, [r7, #16]
 80084ae:	f001 fed3 	bl	800a258 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	1ad3      	subs	r3, r2, r3
 80084b8:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 80084c0:	68ba      	ldr	r2, [r7, #8]
 80084c2:	69bb      	ldr	r3, [r7, #24]
 80084c4:	4413      	add	r3, r2
 80084c6:	697a      	ldr	r2, [r7, #20]
 80084c8:	4619      	mov	r1, r3
 80084ca:	6938      	ldr	r0, [r7, #16]
 80084cc:	f001 fec4 	bl	800a258 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80084d0:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	697a      	ldr	r2, [r7, #20]
 80084d8:	60da      	str	r2, [r3, #12]
}
 80084da:	bf00      	nop
 80084dc:	3720      	adds	r7, #32
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}

080084e2 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80084e2:	b480      	push	{r7}
 80084e4:	b087      	sub	sp, #28
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	68db      	ldr	r3, [r3, #12]
 80084f4:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80084f6:	693a      	ldr	r2, [r7, #16]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	429a      	cmp	r2, r3
 80084fc:	d808      	bhi.n	8008510 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	689a      	ldr	r2, [r3, #8]
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	1ad2      	subs	r2, r2, r3
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	4413      	add	r3, r2
 800850a:	3b01      	subs	r3, #1
 800850c:	617b      	str	r3, [r7, #20]
 800850e:	e004      	b.n	800851a <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8008510:	693a      	ldr	r2, [r7, #16]
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	1ad3      	subs	r3, r2, r3
 8008516:	3b01      	subs	r3, #1
 8008518:	617b      	str	r3, [r7, #20]
  }
  return r;
 800851a:	697b      	ldr	r3, [r7, #20]
}
 800851c:	4618      	mov	r0, r3
 800851e:	371c      	adds	r7, #28
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8008528:	b580      	push	{r7, lr}
 800852a:	b08c      	sub	sp, #48	; 0x30
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8008534:	4b3e      	ldr	r3, [pc, #248]	; (8008630 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8008536:	623b      	str	r3, [r7, #32]
 8008538:	6a3b      	ldr	r3, [r7, #32]
 800853a:	781b      	ldrb	r3, [r3, #0]
 800853c:	b2db      	uxtb	r3, r3
 800853e:	2b00      	cmp	r3, #0
 8008540:	d101      	bne.n	8008546 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8008542:	f7ff fed1 	bl	80082e8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	1c5a      	adds	r2, r3, #1
 800854a:	4613      	mov	r3, r2
 800854c:	005b      	lsls	r3, r3, #1
 800854e:	4413      	add	r3, r2
 8008550:	00db      	lsls	r3, r3, #3
 8008552:	4a37      	ldr	r2, [pc, #220]	; (8008630 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8008554:	4413      	add	r3, r2
 8008556:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 800855c:	69fb      	ldr	r3, [r7, #28]
 800855e:	691b      	ldr	r3, [r3, #16]
 8008560:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8008562:	69fb      	ldr	r3, [r7, #28]
 8008564:	68db      	ldr	r3, [r3, #12]
 8008566:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8008568:	2300      	movs	r3, #0
 800856a:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800856c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	429a      	cmp	r2, r3
 8008572:	d92b      	bls.n	80085cc <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8008574:	69fb      	ldr	r3, [r7, #28]
 8008576:	689a      	ldr	r2, [r3, #8]
 8008578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800857a:	1ad3      	subs	r3, r2, r3
 800857c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800857e:	697a      	ldr	r2, [r7, #20]
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	4293      	cmp	r3, r2
 8008584:	bf28      	it	cs
 8008586:	4613      	movcs	r3, r2
 8008588:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800858a:	69fb      	ldr	r3, [r7, #28]
 800858c:	685a      	ldr	r2, [r3, #4]
 800858e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008590:	4413      	add	r3, r2
 8008592:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8008594:	697a      	ldr	r2, [r7, #20]
 8008596:	6939      	ldr	r1, [r7, #16]
 8008598:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800859a:	f001 fe5d 	bl	800a258 <memcpy>
    NumBytesRead += NumBytesRem;
 800859e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	4413      	add	r3, r2
 80085a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80085a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	4413      	add	r3, r2
 80085ac:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80085b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	4413      	add	r3, r2
 80085bc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d101      	bne.n	80085cc <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 80085c8:	2300      	movs	r3, #0
 80085ca:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80085cc:	69ba      	ldr	r2, [r7, #24]
 80085ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085d0:	1ad3      	subs	r3, r2, r3
 80085d2:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80085d4:	697a      	ldr	r2, [r7, #20]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	4293      	cmp	r3, r2
 80085da:	bf28      	it	cs
 80085dc:	4613      	movcs	r3, r2
 80085de:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d019      	beq.n	800861a <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	685a      	ldr	r2, [r3, #4]
 80085ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ec:	4413      	add	r3, r2
 80085ee:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80085f0:	697a      	ldr	r2, [r7, #20]
 80085f2:	6939      	ldr	r1, [r7, #16]
 80085f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80085f6:	f001 fe2f 	bl	800a258 <memcpy>
    NumBytesRead += NumBytesRem;
 80085fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	4413      	add	r3, r2
 8008600:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8008602:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	4413      	add	r3, r2
 8008608:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800860a:	687a      	ldr	r2, [r7, #4]
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	1ad3      	subs	r3, r2, r3
 8008610:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8008612:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	4413      	add	r3, r2
 8008618:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 800861a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800861c:	2b00      	cmp	r3, #0
 800861e:	d002      	beq.n	8008626 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8008620:	69fb      	ldr	r3, [r7, #28]
 8008622:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008624:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8008626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8008628:	4618      	mov	r0, r3
 800862a:	3730      	adds	r7, #48	; 0x30
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}
 8008630:	24006be4 	.word	0x24006be4

08008634 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8008634:	b580      	push	{r7, lr}
 8008636:	b08c      	sub	sp, #48	; 0x30
 8008638:	af00      	add	r7, sp, #0
 800863a:	60f8      	str	r0, [r7, #12]
 800863c:	60b9      	str	r1, [r7, #8]
 800863e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8008640:	4b3e      	ldr	r3, [pc, #248]	; (800873c <SEGGER_RTT_ReadNoLock+0x108>)
 8008642:	623b      	str	r3, [r7, #32]
 8008644:	6a3b      	ldr	r3, [r7, #32]
 8008646:	781b      	ldrb	r3, [r3, #0]
 8008648:	b2db      	uxtb	r3, r3
 800864a:	2b00      	cmp	r3, #0
 800864c:	d101      	bne.n	8008652 <SEGGER_RTT_ReadNoLock+0x1e>
 800864e:	f7ff fe4b 	bl	80082e8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8008652:	68fa      	ldr	r2, [r7, #12]
 8008654:	4613      	mov	r3, r2
 8008656:	005b      	lsls	r3, r3, #1
 8008658:	4413      	add	r3, r2
 800865a:	00db      	lsls	r3, r3, #3
 800865c:	3360      	adds	r3, #96	; 0x60
 800865e:	4a37      	ldr	r2, [pc, #220]	; (800873c <SEGGER_RTT_ReadNoLock+0x108>)
 8008660:	4413      	add	r3, r2
 8008662:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8008668:	69fb      	ldr	r3, [r7, #28]
 800866a:	691b      	ldr	r3, [r3, #16]
 800866c:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800866e:	69fb      	ldr	r3, [r7, #28]
 8008670:	68db      	ldr	r3, [r3, #12]
 8008672:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8008674:	2300      	movs	r3, #0
 8008676:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8008678:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800867a:	69bb      	ldr	r3, [r7, #24]
 800867c:	429a      	cmp	r2, r3
 800867e:	d92b      	bls.n	80086d8 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8008680:	69fb      	ldr	r3, [r7, #28]
 8008682:	689a      	ldr	r2, [r3, #8]
 8008684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008686:	1ad3      	subs	r3, r2, r3
 8008688:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800868a:	697a      	ldr	r2, [r7, #20]
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	4293      	cmp	r3, r2
 8008690:	bf28      	it	cs
 8008692:	4613      	movcs	r3, r2
 8008694:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8008696:	69fb      	ldr	r3, [r7, #28]
 8008698:	685a      	ldr	r2, [r3, #4]
 800869a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800869c:	4413      	add	r3, r2
 800869e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80086a0:	697a      	ldr	r2, [r7, #20]
 80086a2:	6939      	ldr	r1, [r7, #16]
 80086a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80086a6:	f001 fdd7 	bl	800a258 <memcpy>
    NumBytesRead += NumBytesRem;
 80086aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	4413      	add	r3, r2
 80086b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80086b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	4413      	add	r3, r2
 80086b8:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	1ad3      	subs	r3, r2, r3
 80086c0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80086c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	4413      	add	r3, r2
 80086c8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80086ca:	69fb      	ldr	r3, [r7, #28]
 80086cc:	689b      	ldr	r3, [r3, #8]
 80086ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d101      	bne.n	80086d8 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 80086d4:	2300      	movs	r3, #0
 80086d6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80086d8:	69ba      	ldr	r2, [r7, #24]
 80086da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086dc:	1ad3      	subs	r3, r2, r3
 80086de:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80086e0:	697a      	ldr	r2, [r7, #20]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	4293      	cmp	r3, r2
 80086e6:	bf28      	it	cs
 80086e8:	4613      	movcs	r3, r2
 80086ea:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d019      	beq.n	8008726 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80086f2:	69fb      	ldr	r3, [r7, #28]
 80086f4:	685a      	ldr	r2, [r3, #4]
 80086f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f8:	4413      	add	r3, r2
 80086fa:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80086fc:	697a      	ldr	r2, [r7, #20]
 80086fe:	6939      	ldr	r1, [r7, #16]
 8008700:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008702:	f001 fda9 	bl	800a258 <memcpy>
    NumBytesRead += NumBytesRem;
 8008706:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	4413      	add	r3, r2
 800870c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800870e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	4413      	add	r3, r2
 8008714:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8008716:	687a      	ldr	r2, [r7, #4]
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	1ad3      	subs	r3, r2, r3
 800871c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800871e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	4413      	add	r3, r2
 8008724:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8008726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008728:	2b00      	cmp	r3, #0
 800872a:	d002      	beq.n	8008732 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008730:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8008732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8008734:	4618      	mov	r0, r3
 8008736:	3730      	adds	r7, #48	; 0x30
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}
 800873c:	24006be4 	.word	0x24006be4

08008740 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8008740:	b580      	push	{r7, lr}
 8008742:	b088      	sub	sp, #32
 8008744:	af00      	add	r7, sp, #0
 8008746:	60f8      	str	r0, [r7, #12]
 8008748:	60b9      	str	r1, [r7, #8]
 800874a:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8008750:	68fa      	ldr	r2, [r7, #12]
 8008752:	4613      	mov	r3, r2
 8008754:	005b      	lsls	r3, r3, #1
 8008756:	4413      	add	r3, r2
 8008758:	00db      	lsls	r3, r3, #3
 800875a:	3360      	adds	r3, #96	; 0x60
 800875c:	4a1f      	ldr	r2, [pc, #124]	; (80087dc <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 800875e:	4413      	add	r3, r2
 8008760:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	695b      	ldr	r3, [r3, #20]
 8008766:	2b02      	cmp	r3, #2
 8008768:	d029      	beq.n	80087be <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 800876a:	2b02      	cmp	r3, #2
 800876c:	d82e      	bhi.n	80087cc <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 800876e:	2b00      	cmp	r3, #0
 8008770:	d002      	beq.n	8008778 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8008772:	2b01      	cmp	r3, #1
 8008774:	d013      	beq.n	800879e <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8008776:	e029      	b.n	80087cc <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8008778:	6978      	ldr	r0, [r7, #20]
 800877a:	f7ff feb2 	bl	80084e2 <_GetAvailWriteSpace>
 800877e:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8008780:	693a      	ldr	r2, [r7, #16]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	429a      	cmp	r2, r3
 8008786:	d202      	bcs.n	800878e <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8008788:	2300      	movs	r3, #0
 800878a:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 800878c:	e021      	b.n	80087d2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8008792:	687a      	ldr	r2, [r7, #4]
 8008794:	69b9      	ldr	r1, [r7, #24]
 8008796:	6978      	ldr	r0, [r7, #20]
 8008798:	f7ff fe5b 	bl	8008452 <_WriteNoCheck>
    break;
 800879c:	e019      	b.n	80087d2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800879e:	6978      	ldr	r0, [r7, #20]
 80087a0:	f7ff fe9f 	bl	80084e2 <_GetAvailWriteSpace>
 80087a4:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	4293      	cmp	r3, r2
 80087ac:	bf28      	it	cs
 80087ae:	4613      	movcs	r3, r2
 80087b0:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80087b2:	69fa      	ldr	r2, [r7, #28]
 80087b4:	69b9      	ldr	r1, [r7, #24]
 80087b6:	6978      	ldr	r0, [r7, #20]
 80087b8:	f7ff fe4b 	bl	8008452 <_WriteNoCheck>
    break;
 80087bc:	e009      	b.n	80087d2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	69b9      	ldr	r1, [r7, #24]
 80087c2:	6978      	ldr	r0, [r7, #20]
 80087c4:	f7ff fde8 	bl	8008398 <_WriteBlocking>
 80087c8:	61f8      	str	r0, [r7, #28]
    break;
 80087ca:	e002      	b.n	80087d2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 80087cc:	2300      	movs	r3, #0
 80087ce:	61fb      	str	r3, [r7, #28]
    break;
 80087d0:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 80087d2:	69fb      	ldr	r3, [r7, #28]
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	3720      	adds	r7, #32
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}
 80087dc:	24006be4 	.word	0x24006be4

080087e0 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b088      	sub	sp, #32
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	60f8      	str	r0, [r7, #12]
 80087e8:	60b9      	str	r1, [r7, #8]
 80087ea:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80087ec:	4b0e      	ldr	r3, [pc, #56]	; (8008828 <SEGGER_RTT_WriteDownBuffer+0x48>)
 80087ee:	61fb      	str	r3, [r7, #28]
 80087f0:	69fb      	ldr	r3, [r7, #28]
 80087f2:	781b      	ldrb	r3, [r3, #0]
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d101      	bne.n	80087fe <SEGGER_RTT_WriteDownBuffer+0x1e>
 80087fa:	f7ff fd75 	bl	80082e8 <_DoInit>
  SEGGER_RTT_LOCK();
 80087fe:	f3ef 8311 	mrs	r3, BASEPRI
 8008802:	f04f 0120 	mov.w	r1, #32
 8008806:	f381 8811 	msr	BASEPRI, r1
 800880a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800880c:	687a      	ldr	r2, [r7, #4]
 800880e:	68b9      	ldr	r1, [r7, #8]
 8008810:	68f8      	ldr	r0, [r7, #12]
 8008812:	f7ff ff95 	bl	8008740 <SEGGER_RTT_WriteDownBufferNoLock>
 8008816:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8008818:	69bb      	ldr	r3, [r7, #24]
 800881a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800881e:	697b      	ldr	r3, [r7, #20]
}
 8008820:	4618      	mov	r0, r3
 8008822:	3720      	adds	r7, #32
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}
 8008828:	24006be4 	.word	0x24006be4

0800882c <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800882c:	b580      	push	{r7, lr}
 800882e:	b088      	sub	sp, #32
 8008830:	af00      	add	r7, sp, #0
 8008832:	60f8      	str	r0, [r7, #12]
 8008834:	60b9      	str	r1, [r7, #8]
 8008836:	607a      	str	r2, [r7, #4]
 8008838:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800883a:	4b3d      	ldr	r3, [pc, #244]	; (8008930 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800883c:	61bb      	str	r3, [r7, #24]
 800883e:	69bb      	ldr	r3, [r7, #24]
 8008840:	781b      	ldrb	r3, [r3, #0]
 8008842:	b2db      	uxtb	r3, r3
 8008844:	2b00      	cmp	r3, #0
 8008846:	d101      	bne.n	800884c <SEGGER_RTT_AllocUpBuffer+0x20>
 8008848:	f7ff fd4e 	bl	80082e8 <_DoInit>
  SEGGER_RTT_LOCK();
 800884c:	f3ef 8311 	mrs	r3, BASEPRI
 8008850:	f04f 0120 	mov.w	r1, #32
 8008854:	f381 8811 	msr	BASEPRI, r1
 8008858:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800885a:	4b35      	ldr	r3, [pc, #212]	; (8008930 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800885c:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800885e:	2300      	movs	r3, #0
 8008860:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8008862:	6939      	ldr	r1, [r7, #16]
 8008864:	69fb      	ldr	r3, [r7, #28]
 8008866:	1c5a      	adds	r2, r3, #1
 8008868:	4613      	mov	r3, r2
 800886a:	005b      	lsls	r3, r3, #1
 800886c:	4413      	add	r3, r2
 800886e:	00db      	lsls	r3, r3, #3
 8008870:	440b      	add	r3, r1
 8008872:	3304      	adds	r3, #4
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d008      	beq.n	800888c <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800887a:	69fb      	ldr	r3, [r7, #28]
 800887c:	3301      	adds	r3, #1
 800887e:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	691b      	ldr	r3, [r3, #16]
 8008884:	69fa      	ldr	r2, [r7, #28]
 8008886:	429a      	cmp	r2, r3
 8008888:	dbeb      	blt.n	8008862 <SEGGER_RTT_AllocUpBuffer+0x36>
 800888a:	e000      	b.n	800888e <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800888c:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	691b      	ldr	r3, [r3, #16]
 8008892:	69fa      	ldr	r2, [r7, #28]
 8008894:	429a      	cmp	r2, r3
 8008896:	da3f      	bge.n	8008918 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8008898:	6939      	ldr	r1, [r7, #16]
 800889a:	69fb      	ldr	r3, [r7, #28]
 800889c:	1c5a      	adds	r2, r3, #1
 800889e:	4613      	mov	r3, r2
 80088a0:	005b      	lsls	r3, r3, #1
 80088a2:	4413      	add	r3, r2
 80088a4:	00db      	lsls	r3, r3, #3
 80088a6:	440b      	add	r3, r1
 80088a8:	68fa      	ldr	r2, [r7, #12]
 80088aa:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80088ac:	6939      	ldr	r1, [r7, #16]
 80088ae:	69fb      	ldr	r3, [r7, #28]
 80088b0:	1c5a      	adds	r2, r3, #1
 80088b2:	4613      	mov	r3, r2
 80088b4:	005b      	lsls	r3, r3, #1
 80088b6:	4413      	add	r3, r2
 80088b8:	00db      	lsls	r3, r3, #3
 80088ba:	440b      	add	r3, r1
 80088bc:	3304      	adds	r3, #4
 80088be:	68ba      	ldr	r2, [r7, #8]
 80088c0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80088c2:	6939      	ldr	r1, [r7, #16]
 80088c4:	69fa      	ldr	r2, [r7, #28]
 80088c6:	4613      	mov	r3, r2
 80088c8:	005b      	lsls	r3, r3, #1
 80088ca:	4413      	add	r3, r2
 80088cc:	00db      	lsls	r3, r3, #3
 80088ce:	440b      	add	r3, r1
 80088d0:	3320      	adds	r3, #32
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 80088d6:	6939      	ldr	r1, [r7, #16]
 80088d8:	69fa      	ldr	r2, [r7, #28]
 80088da:	4613      	mov	r3, r2
 80088dc:	005b      	lsls	r3, r3, #1
 80088de:	4413      	add	r3, r2
 80088e0:	00db      	lsls	r3, r3, #3
 80088e2:	440b      	add	r3, r1
 80088e4:	3328      	adds	r3, #40	; 0x28
 80088e6:	2200      	movs	r2, #0
 80088e8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 80088ea:	6939      	ldr	r1, [r7, #16]
 80088ec:	69fa      	ldr	r2, [r7, #28]
 80088ee:	4613      	mov	r3, r2
 80088f0:	005b      	lsls	r3, r3, #1
 80088f2:	4413      	add	r3, r2
 80088f4:	00db      	lsls	r3, r3, #3
 80088f6:	440b      	add	r3, r1
 80088f8:	3324      	adds	r3, #36	; 0x24
 80088fa:	2200      	movs	r2, #0
 80088fc:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 80088fe:	6939      	ldr	r1, [r7, #16]
 8008900:	69fa      	ldr	r2, [r7, #28]
 8008902:	4613      	mov	r3, r2
 8008904:	005b      	lsls	r3, r3, #1
 8008906:	4413      	add	r3, r2
 8008908:	00db      	lsls	r3, r3, #3
 800890a:	440b      	add	r3, r1
 800890c:	332c      	adds	r3, #44	; 0x2c
 800890e:	683a      	ldr	r2, [r7, #0]
 8008910:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8008912:	f3bf 8f5f 	dmb	sy
 8008916:	e002      	b.n	800891e <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8008918:	f04f 33ff 	mov.w	r3, #4294967295
 800891c:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8008924:	69fb      	ldr	r3, [r7, #28]
}
 8008926:	4618      	mov	r0, r3
 8008928:	3720      	adds	r7, #32
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}
 800892e:	bf00      	nop
 8008930:	24006be4 	.word	0x24006be4

08008934 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8008934:	b580      	push	{r7, lr}
 8008936:	b088      	sub	sp, #32
 8008938:	af00      	add	r7, sp, #0
 800893a:	60f8      	str	r0, [r7, #12]
 800893c:	60b9      	str	r1, [r7, #8]
 800893e:	607a      	str	r2, [r7, #4]
 8008940:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8008942:	4b33      	ldr	r3, [pc, #204]	; (8008a10 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8008944:	61bb      	str	r3, [r7, #24]
 8008946:	69bb      	ldr	r3, [r7, #24]
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	b2db      	uxtb	r3, r3
 800894c:	2b00      	cmp	r3, #0
 800894e:	d101      	bne.n	8008954 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8008950:	f7ff fcca 	bl	80082e8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8008954:	4b2e      	ldr	r3, [pc, #184]	; (8008a10 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8008956:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	695b      	ldr	r3, [r3, #20]
 800895c:	461a      	mov	r2, r3
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	4293      	cmp	r3, r2
 8008962:	d24d      	bcs.n	8008a00 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8008964:	f3ef 8311 	mrs	r3, BASEPRI
 8008968:	f04f 0120 	mov.w	r1, #32
 800896c:	f381 8811 	msr	BASEPRI, r1
 8008970:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d031      	beq.n	80089dc <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8008978:	6979      	ldr	r1, [r7, #20]
 800897a:	68fa      	ldr	r2, [r7, #12]
 800897c:	4613      	mov	r3, r2
 800897e:	005b      	lsls	r3, r3, #1
 8008980:	4413      	add	r3, r2
 8008982:	00db      	lsls	r3, r3, #3
 8008984:	440b      	add	r3, r1
 8008986:	3360      	adds	r3, #96	; 0x60
 8008988:	68ba      	ldr	r2, [r7, #8]
 800898a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 800898c:	6979      	ldr	r1, [r7, #20]
 800898e:	68fa      	ldr	r2, [r7, #12]
 8008990:	4613      	mov	r3, r2
 8008992:	005b      	lsls	r3, r3, #1
 8008994:	4413      	add	r3, r2
 8008996:	00db      	lsls	r3, r3, #3
 8008998:	440b      	add	r3, r1
 800899a:	3364      	adds	r3, #100	; 0x64
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 80089a0:	6979      	ldr	r1, [r7, #20]
 80089a2:	68fa      	ldr	r2, [r7, #12]
 80089a4:	4613      	mov	r3, r2
 80089a6:	005b      	lsls	r3, r3, #1
 80089a8:	4413      	add	r3, r2
 80089aa:	00db      	lsls	r3, r3, #3
 80089ac:	440b      	add	r3, r1
 80089ae:	3368      	adds	r3, #104	; 0x68
 80089b0:	683a      	ldr	r2, [r7, #0]
 80089b2:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 80089b4:	6979      	ldr	r1, [r7, #20]
 80089b6:	68fa      	ldr	r2, [r7, #12]
 80089b8:	4613      	mov	r3, r2
 80089ba:	005b      	lsls	r3, r3, #1
 80089bc:	4413      	add	r3, r2
 80089be:	00db      	lsls	r3, r3, #3
 80089c0:	440b      	add	r3, r1
 80089c2:	3370      	adds	r3, #112	; 0x70
 80089c4:	2200      	movs	r2, #0
 80089c6:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 80089c8:	6979      	ldr	r1, [r7, #20]
 80089ca:	68fa      	ldr	r2, [r7, #12]
 80089cc:	4613      	mov	r3, r2
 80089ce:	005b      	lsls	r3, r3, #1
 80089d0:	4413      	add	r3, r2
 80089d2:	00db      	lsls	r3, r3, #3
 80089d4:	440b      	add	r3, r1
 80089d6:	336c      	adds	r3, #108	; 0x6c
 80089d8:	2200      	movs	r2, #0
 80089da:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 80089dc:	6979      	ldr	r1, [r7, #20]
 80089de:	68fa      	ldr	r2, [r7, #12]
 80089e0:	4613      	mov	r3, r2
 80089e2:	005b      	lsls	r3, r3, #1
 80089e4:	4413      	add	r3, r2
 80089e6:	00db      	lsls	r3, r3, #3
 80089e8:	440b      	add	r3, r1
 80089ea:	3374      	adds	r3, #116	; 0x74
 80089ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80089ee:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80089f0:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80089f4:	693b      	ldr	r3, [r7, #16]
 80089f6:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80089fa:	2300      	movs	r3, #0
 80089fc:	61fb      	str	r3, [r7, #28]
 80089fe:	e002      	b.n	8008a06 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8008a00:	f04f 33ff 	mov.w	r3, #4294967295
 8008a04:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8008a06:	69fb      	ldr	r3, [r7, #28]
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3720      	adds	r7, #32
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}
 8008a10:	24006be4 	.word	0x24006be4

08008a14 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8008a14:	b480      	push	{r7}
 8008a16:	b087      	sub	sp, #28
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	60f8      	str	r0, [r7, #12]
 8008a1c:	60b9      	str	r1, [r7, #8]
 8008a1e:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8008a20:	2300      	movs	r3, #0
 8008a22:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8008a24:	e002      	b.n	8008a2c <_EncodeStr+0x18>
    Len++;
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8008a2c:	68ba      	ldr	r2, [r7, #8]
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	4413      	add	r3, r2
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d1f6      	bne.n	8008a26 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8008a38:	693a      	ldr	r2, [r7, #16]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d901      	bls.n	8008a44 <_EncodeStr+0x30>
    Len = Limit;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	2bfe      	cmp	r3, #254	; 0xfe
 8008a48:	d806      	bhi.n	8008a58 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	1c5a      	adds	r2, r3, #1
 8008a4e:	60fa      	str	r2, [r7, #12]
 8008a50:	693a      	ldr	r2, [r7, #16]
 8008a52:	b2d2      	uxtb	r2, r2
 8008a54:	701a      	strb	r2, [r3, #0]
 8008a56:	e011      	b.n	8008a7c <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	1c5a      	adds	r2, r3, #1
 8008a5c:	60fa      	str	r2, [r7, #12]
 8008a5e:	22ff      	movs	r2, #255	; 0xff
 8008a60:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	1c5a      	adds	r2, r3, #1
 8008a66:	60fa      	str	r2, [r7, #12]
 8008a68:	693a      	ldr	r2, [r7, #16]
 8008a6a:	b2d2      	uxtb	r2, r2
 8008a6c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	0a19      	lsrs	r1, r3, #8
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	1c5a      	adds	r2, r3, #1
 8008a76:	60fa      	str	r2, [r7, #12]
 8008a78:	b2ca      	uxtb	r2, r1
 8008a7a:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8008a80:	e00a      	b.n	8008a98 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8008a82:	68ba      	ldr	r2, [r7, #8]
 8008a84:	1c53      	adds	r3, r2, #1
 8008a86:	60bb      	str	r3, [r7, #8]
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	1c59      	adds	r1, r3, #1
 8008a8c:	60f9      	str	r1, [r7, #12]
 8008a8e:	7812      	ldrb	r2, [r2, #0]
 8008a90:	701a      	strb	r2, [r3, #0]
    n++;
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	3301      	adds	r3, #1
 8008a96:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8008a98:	697a      	ldr	r2, [r7, #20]
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	d3f0      	bcc.n	8008a82 <_EncodeStr+0x6e>
  }
  return pPayload;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	371c      	adds	r7, #28
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aac:	4770      	bx	lr

08008aae <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8008aae:	b480      	push	{r7}
 8008ab0:	b083      	sub	sp, #12
 8008ab2:	af00      	add	r7, sp, #0
 8008ab4:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	3304      	adds	r3, #4
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	370c      	adds	r7, #12
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac4:	4770      	bx	lr
	...

08008ac8 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b082      	sub	sp, #8
 8008acc:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8008ace:	4b36      	ldr	r3, [pc, #216]	; (8008ba8 <_HandleIncomingPacket+0xe0>)
 8008ad0:	7e1b      	ldrb	r3, [r3, #24]
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	1cfb      	adds	r3, r7, #3
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	4619      	mov	r1, r3
 8008ada:	f7ff fdab 	bl	8008634 <SEGGER_RTT_ReadNoLock>
 8008ade:	4603      	mov	r3, r0
 8008ae0:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	dd54      	ble.n	8008b92 <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 8008ae8:	78fb      	ldrb	r3, [r7, #3]
 8008aea:	2b80      	cmp	r3, #128	; 0x80
 8008aec:	d032      	beq.n	8008b54 <_HandleIncomingPacket+0x8c>
 8008aee:	2b80      	cmp	r3, #128	; 0x80
 8008af0:	dc42      	bgt.n	8008b78 <_HandleIncomingPacket+0xb0>
 8008af2:	2b07      	cmp	r3, #7
 8008af4:	dc16      	bgt.n	8008b24 <_HandleIncomingPacket+0x5c>
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	dd3e      	ble.n	8008b78 <_HandleIncomingPacket+0xb0>
 8008afa:	3b01      	subs	r3, #1
 8008afc:	2b06      	cmp	r3, #6
 8008afe:	d83b      	bhi.n	8008b78 <_HandleIncomingPacket+0xb0>
 8008b00:	a201      	add	r2, pc, #4	; (adr r2, 8008b08 <_HandleIncomingPacket+0x40>)
 8008b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b06:	bf00      	nop
 8008b08:	08008b2b 	.word	0x08008b2b
 8008b0c:	08008b31 	.word	0x08008b31
 8008b10:	08008b37 	.word	0x08008b37
 8008b14:	08008b3d 	.word	0x08008b3d
 8008b18:	08008b43 	.word	0x08008b43
 8008b1c:	08008b49 	.word	0x08008b49
 8008b20:	08008b4f 	.word	0x08008b4f
 8008b24:	2b7f      	cmp	r3, #127	; 0x7f
 8008b26:	d036      	beq.n	8008b96 <_HandleIncomingPacket+0xce>
 8008b28:	e026      	b.n	8008b78 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8008b2a:	f000 fe3d 	bl	80097a8 <SEGGER_SYSVIEW_Start>
      break;
 8008b2e:	e037      	b.n	8008ba0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8008b30:	f000 fef6 	bl	8009920 <SEGGER_SYSVIEW_Stop>
      break;
 8008b34:	e034      	b.n	8008ba0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8008b36:	f001 f8cf 	bl	8009cd8 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8008b3a:	e031      	b.n	8008ba0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8008b3c:	f001 f894 	bl	8009c68 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8008b40:	e02e      	b.n	8008ba0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8008b42:	f000 ff13 	bl	800996c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8008b46:	e02b      	b.n	8008ba0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8008b48:	f001 fa78 	bl	800a03c <SEGGER_SYSVIEW_SendNumModules>
      break;
 8008b4c:	e028      	b.n	8008ba0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8008b4e:	f001 fa57 	bl	800a000 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8008b52:	e025      	b.n	8008ba0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8008b54:	4b14      	ldr	r3, [pc, #80]	; (8008ba8 <_HandleIncomingPacket+0xe0>)
 8008b56:	7e1b      	ldrb	r3, [r3, #24]
 8008b58:	4618      	mov	r0, r3
 8008b5a:	1cfb      	adds	r3, r7, #3
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	4619      	mov	r1, r3
 8008b60:	f7ff fd68 	bl	8008634 <SEGGER_RTT_ReadNoLock>
 8008b64:	4603      	mov	r3, r0
 8008b66:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	dd15      	ble.n	8008b9a <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8008b6e:	78fb      	ldrb	r3, [r7, #3]
 8008b70:	4618      	mov	r0, r3
 8008b72:	f001 f9c5 	bl	8009f00 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8008b76:	e010      	b.n	8008b9a <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8008b78:	78fb      	ldrb	r3, [r7, #3]
 8008b7a:	b25b      	sxtb	r3, r3
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	da0e      	bge.n	8008b9e <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8008b80:	4b09      	ldr	r3, [pc, #36]	; (8008ba8 <_HandleIncomingPacket+0xe0>)
 8008b82:	7e1b      	ldrb	r3, [r3, #24]
 8008b84:	4618      	mov	r0, r3
 8008b86:	1cfb      	adds	r3, r7, #3
 8008b88:	2201      	movs	r2, #1
 8008b8a:	4619      	mov	r1, r3
 8008b8c:	f7ff fd52 	bl	8008634 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8008b90:	e005      	b.n	8008b9e <_HandleIncomingPacket+0xd6>
    }
  }
 8008b92:	bf00      	nop
 8008b94:	e004      	b.n	8008ba0 <_HandleIncomingPacket+0xd8>
      break;
 8008b96:	bf00      	nop
 8008b98:	e002      	b.n	8008ba0 <_HandleIncomingPacket+0xd8>
      break;
 8008b9a:	bf00      	nop
 8008b9c:	e000      	b.n	8008ba0 <_HandleIncomingPacket+0xd8>
      break;
 8008b9e:	bf00      	nop
}
 8008ba0:	bf00      	nop
 8008ba2:	3708      	adds	r7, #8
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}
 8008ba8:	2400664c 	.word	0x2400664c

08008bac <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b08c      	sub	sp, #48	; 0x30
 8008bb0:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8008bb6:	1d3b      	adds	r3, r7, #4
 8008bb8:	3301      	adds	r3, #1
 8008bba:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8008bbc:	69fb      	ldr	r3, [r7, #28]
 8008bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008bc0:	4b32      	ldr	r3, [pc, #200]	; (8008c8c <_TrySendOverflowPacket+0xe0>)
 8008bc2:	695b      	ldr	r3, [r3, #20]
 8008bc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8008bc6:	e00b      	b.n	8008be0 <_TrySendOverflowPacket+0x34>
 8008bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bca:	b2da      	uxtb	r2, r3
 8008bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bce:	1c59      	adds	r1, r3, #1
 8008bd0:	62f9      	str	r1, [r7, #44]	; 0x2c
 8008bd2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008bd6:	b2d2      	uxtb	r2, r2
 8008bd8:	701a      	strb	r2, [r3, #0]
 8008bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bdc:	09db      	lsrs	r3, r3, #7
 8008bde:	62bb      	str	r3, [r7, #40]	; 0x28
 8008be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008be2:	2b7f      	cmp	r3, #127	; 0x7f
 8008be4:	d8f0      	bhi.n	8008bc8 <_TrySendOverflowPacket+0x1c>
 8008be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008be8:	1c5a      	adds	r2, r3, #1
 8008bea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008bec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008bee:	b2d2      	uxtb	r2, r2
 8008bf0:	701a      	strb	r2, [r3, #0]
 8008bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bf4:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8008bf6:	4b26      	ldr	r3, [pc, #152]	; (8008c90 <_TrySendOverflowPacket+0xe4>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8008bfc:	4b23      	ldr	r3, [pc, #140]	; (8008c8c <_TrySendOverflowPacket+0xe0>)
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	69ba      	ldr	r2, [r7, #24]
 8008c02:	1ad3      	subs	r3, r2, r3
 8008c04:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8008c06:	69fb      	ldr	r3, [r7, #28]
 8008c08:	627b      	str	r3, [r7, #36]	; 0x24
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	623b      	str	r3, [r7, #32]
 8008c0e:	e00b      	b.n	8008c28 <_TrySendOverflowPacket+0x7c>
 8008c10:	6a3b      	ldr	r3, [r7, #32]
 8008c12:	b2da      	uxtb	r2, r3
 8008c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c16:	1c59      	adds	r1, r3, #1
 8008c18:	6279      	str	r1, [r7, #36]	; 0x24
 8008c1a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008c1e:	b2d2      	uxtb	r2, r2
 8008c20:	701a      	strb	r2, [r3, #0]
 8008c22:	6a3b      	ldr	r3, [r7, #32]
 8008c24:	09db      	lsrs	r3, r3, #7
 8008c26:	623b      	str	r3, [r7, #32]
 8008c28:	6a3b      	ldr	r3, [r7, #32]
 8008c2a:	2b7f      	cmp	r3, #127	; 0x7f
 8008c2c:	d8f0      	bhi.n	8008c10 <_TrySendOverflowPacket+0x64>
 8008c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c30:	1c5a      	adds	r2, r3, #1
 8008c32:	627a      	str	r2, [r7, #36]	; 0x24
 8008c34:	6a3a      	ldr	r2, [r7, #32]
 8008c36:	b2d2      	uxtb	r2, r2
 8008c38:	701a      	strb	r2, [r3, #0]
 8008c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c3c:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8008c3e:	4b13      	ldr	r3, [pc, #76]	; (8008c8c <_TrySendOverflowPacket+0xe0>)
 8008c40:	785b      	ldrb	r3, [r3, #1]
 8008c42:	4618      	mov	r0, r3
 8008c44:	1d3b      	adds	r3, r7, #4
 8008c46:	69fa      	ldr	r2, [r7, #28]
 8008c48:	1ad3      	subs	r3, r2, r3
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	1d3b      	adds	r3, r7, #4
 8008c4e:	4619      	mov	r1, r3
 8008c50:	f7f7 fb46 	bl	80002e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8008c54:	4603      	mov	r3, r0
 8008c56:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8008c58:	f7ff fabc 	bl	80081d4 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d009      	beq.n	8008c76 <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8008c62:	4a0a      	ldr	r2, [pc, #40]	; (8008c8c <_TrySendOverflowPacket+0xe0>)
 8008c64:	69bb      	ldr	r3, [r7, #24]
 8008c66:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8008c68:	4b08      	ldr	r3, [pc, #32]	; (8008c8c <_TrySendOverflowPacket+0xe0>)
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	3b01      	subs	r3, #1
 8008c6e:	b2da      	uxtb	r2, r3
 8008c70:	4b06      	ldr	r3, [pc, #24]	; (8008c8c <_TrySendOverflowPacket+0xe0>)
 8008c72:	701a      	strb	r2, [r3, #0]
 8008c74:	e004      	b.n	8008c80 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8008c76:	4b05      	ldr	r3, [pc, #20]	; (8008c8c <_TrySendOverflowPacket+0xe0>)
 8008c78:	695b      	ldr	r3, [r3, #20]
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	4a03      	ldr	r2, [pc, #12]	; (8008c8c <_TrySendOverflowPacket+0xe0>)
 8008c7e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8008c80:	693b      	ldr	r3, [r7, #16]
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3730      	adds	r7, #48	; 0x30
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
 8008c8a:	bf00      	nop
 8008c8c:	2400664c 	.word	0x2400664c
 8008c90:	e0001004 	.word	0xe0001004

08008c94 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b08a      	sub	sp, #40	; 0x28
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	60f8      	str	r0, [r7, #12]
 8008c9c:	60b9      	str	r1, [r7, #8]
 8008c9e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8008ca0:	4b6d      	ldr	r3, [pc, #436]	; (8008e58 <_SendPacket+0x1c4>)
 8008ca2:	781b      	ldrb	r3, [r3, #0]
 8008ca4:	2b01      	cmp	r3, #1
 8008ca6:	d010      	beq.n	8008cca <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8008ca8:	4b6b      	ldr	r3, [pc, #428]	; (8008e58 <_SendPacket+0x1c4>)
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	f000 80a5 	beq.w	8008dfc <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8008cb2:	4b69      	ldr	r3, [pc, #420]	; (8008e58 <_SendPacket+0x1c4>)
 8008cb4:	781b      	ldrb	r3, [r3, #0]
 8008cb6:	2b02      	cmp	r3, #2
 8008cb8:	d109      	bne.n	8008cce <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8008cba:	f7ff ff77 	bl	8008bac <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8008cbe:	4b66      	ldr	r3, [pc, #408]	; (8008e58 <_SendPacket+0x1c4>)
 8008cc0:	781b      	ldrb	r3, [r3, #0]
 8008cc2:	2b01      	cmp	r3, #1
 8008cc4:	f040 809c 	bne.w	8008e00 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8008cc8:	e001      	b.n	8008cce <_SendPacket+0x3a>
    goto Send;
 8008cca:	bf00      	nop
 8008ccc:	e000      	b.n	8008cd0 <_SendPacket+0x3c>
Send:
 8008cce:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2b1f      	cmp	r3, #31
 8008cd4:	d809      	bhi.n	8008cea <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8008cd6:	4b60      	ldr	r3, [pc, #384]	; (8008e58 <_SendPacket+0x1c4>)
 8008cd8:	69da      	ldr	r2, [r3, #28]
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	fa22 f303 	lsr.w	r3, r2, r3
 8008ce0:	f003 0301 	and.w	r3, r3, #1
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	f040 808d 	bne.w	8008e04 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2b17      	cmp	r3, #23
 8008cee:	d807      	bhi.n	8008d00 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	3b01      	subs	r3, #1
 8008cf4:	60fb      	str	r3, [r7, #12]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	b2da      	uxtb	r2, r3
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	701a      	strb	r2, [r3, #0]
 8008cfe:	e03d      	b.n	8008d7c <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8008d00:	68ba      	ldr	r2, [r7, #8]
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	1ad3      	subs	r3, r2, r3
 8008d06:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8008d08:	69fb      	ldr	r3, [r7, #28]
 8008d0a:	2b7f      	cmp	r3, #127	; 0x7f
 8008d0c:	d912      	bls.n	8008d34 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8008d0e:	69fb      	ldr	r3, [r7, #28]
 8008d10:	09da      	lsrs	r2, r3, #7
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	3b01      	subs	r3, #1
 8008d16:	60fb      	str	r3, [r7, #12]
 8008d18:	b2d2      	uxtb	r2, r2
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8008d1e:	69fb      	ldr	r3, [r7, #28]
 8008d20:	b2db      	uxtb	r3, r3
 8008d22:	68fa      	ldr	r2, [r7, #12]
 8008d24:	3a01      	subs	r2, #1
 8008d26:	60fa      	str	r2, [r7, #12]
 8008d28:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008d2c:	b2da      	uxtb	r2, r3
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	701a      	strb	r2, [r3, #0]
 8008d32:	e006      	b.n	8008d42 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	3b01      	subs	r3, #1
 8008d38:	60fb      	str	r3, [r7, #12]
 8008d3a:	69fb      	ldr	r3, [r7, #28]
 8008d3c:	b2da      	uxtb	r2, r3
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2b7f      	cmp	r3, #127	; 0x7f
 8008d46:	d912      	bls.n	8008d6e <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	09da      	lsrs	r2, r3, #7
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	3b01      	subs	r3, #1
 8008d50:	60fb      	str	r3, [r7, #12]
 8008d52:	b2d2      	uxtb	r2, r2
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	68fa      	ldr	r2, [r7, #12]
 8008d5e:	3a01      	subs	r2, #1
 8008d60:	60fa      	str	r2, [r7, #12]
 8008d62:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008d66:	b2da      	uxtb	r2, r3
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	701a      	strb	r2, [r3, #0]
 8008d6c:	e006      	b.n	8008d7c <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	3b01      	subs	r3, #1
 8008d72:	60fb      	str	r3, [r7, #12]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	b2da      	uxtb	r2, r3
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8008d7c:	4b37      	ldr	r3, [pc, #220]	; (8008e5c <_SendPacket+0x1c8>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8008d82:	4b35      	ldr	r3, [pc, #212]	; (8008e58 <_SendPacket+0x1c4>)
 8008d84:	68db      	ldr	r3, [r3, #12]
 8008d86:	69ba      	ldr	r2, [r7, #24]
 8008d88:	1ad3      	subs	r3, r2, r3
 8008d8a:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	627b      	str	r3, [r7, #36]	; 0x24
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	623b      	str	r3, [r7, #32]
 8008d94:	e00b      	b.n	8008dae <_SendPacket+0x11a>
 8008d96:	6a3b      	ldr	r3, [r7, #32]
 8008d98:	b2da      	uxtb	r2, r3
 8008d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d9c:	1c59      	adds	r1, r3, #1
 8008d9e:	6279      	str	r1, [r7, #36]	; 0x24
 8008da0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008da4:	b2d2      	uxtb	r2, r2
 8008da6:	701a      	strb	r2, [r3, #0]
 8008da8:	6a3b      	ldr	r3, [r7, #32]
 8008daa:	09db      	lsrs	r3, r3, #7
 8008dac:	623b      	str	r3, [r7, #32]
 8008dae:	6a3b      	ldr	r3, [r7, #32]
 8008db0:	2b7f      	cmp	r3, #127	; 0x7f
 8008db2:	d8f0      	bhi.n	8008d96 <_SendPacket+0x102>
 8008db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db6:	1c5a      	adds	r2, r3, #1
 8008db8:	627a      	str	r2, [r7, #36]	; 0x24
 8008dba:	6a3a      	ldr	r2, [r7, #32]
 8008dbc:	b2d2      	uxtb	r2, r2
 8008dbe:	701a      	strb	r2, [r3, #0]
 8008dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc2:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8008dc4:	4b24      	ldr	r3, [pc, #144]	; (8008e58 <_SendPacket+0x1c4>)
 8008dc6:	785b      	ldrb	r3, [r3, #1]
 8008dc8:	4618      	mov	r0, r3
 8008dca:	68ba      	ldr	r2, [r7, #8]
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	1ad3      	subs	r3, r2, r3
 8008dd0:	461a      	mov	r2, r3
 8008dd2:	68f9      	ldr	r1, [r7, #12]
 8008dd4:	f7f7 fa84 	bl	80002e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8008dd8:	4603      	mov	r3, r0
 8008dda:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8008ddc:	f7ff f9fa 	bl	80081d4 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d003      	beq.n	8008dee <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8008de6:	4a1c      	ldr	r2, [pc, #112]	; (8008e58 <_SendPacket+0x1c4>)
 8008de8:	69bb      	ldr	r3, [r7, #24]
 8008dea:	60d3      	str	r3, [r2, #12]
 8008dec:	e00b      	b.n	8008e06 <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8008dee:	4b1a      	ldr	r3, [pc, #104]	; (8008e58 <_SendPacket+0x1c4>)
 8008df0:	781b      	ldrb	r3, [r3, #0]
 8008df2:	3301      	adds	r3, #1
 8008df4:	b2da      	uxtb	r2, r3
 8008df6:	4b18      	ldr	r3, [pc, #96]	; (8008e58 <_SendPacket+0x1c4>)
 8008df8:	701a      	strb	r2, [r3, #0]
 8008dfa:	e004      	b.n	8008e06 <_SendPacket+0x172>
    goto SendDone;
 8008dfc:	bf00      	nop
 8008dfe:	e002      	b.n	8008e06 <_SendPacket+0x172>
      goto SendDone;
 8008e00:	bf00      	nop
 8008e02:	e000      	b.n	8008e06 <_SendPacket+0x172>
      goto SendDone;
 8008e04:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8008e06:	4b14      	ldr	r3, [pc, #80]	; (8008e58 <_SendPacket+0x1c4>)
 8008e08:	7e1b      	ldrb	r3, [r3, #24]
 8008e0a:	4619      	mov	r1, r3
 8008e0c:	4a14      	ldr	r2, [pc, #80]	; (8008e60 <_SendPacket+0x1cc>)
 8008e0e:	460b      	mov	r3, r1
 8008e10:	005b      	lsls	r3, r3, #1
 8008e12:	440b      	add	r3, r1
 8008e14:	00db      	lsls	r3, r3, #3
 8008e16:	4413      	add	r3, r2
 8008e18:	336c      	adds	r3, #108	; 0x6c
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	4b0e      	ldr	r3, [pc, #56]	; (8008e58 <_SendPacket+0x1c4>)
 8008e1e:	7e1b      	ldrb	r3, [r3, #24]
 8008e20:	4618      	mov	r0, r3
 8008e22:	490f      	ldr	r1, [pc, #60]	; (8008e60 <_SendPacket+0x1cc>)
 8008e24:	4603      	mov	r3, r0
 8008e26:	005b      	lsls	r3, r3, #1
 8008e28:	4403      	add	r3, r0
 8008e2a:	00db      	lsls	r3, r3, #3
 8008e2c:	440b      	add	r3, r1
 8008e2e:	3370      	adds	r3, #112	; 0x70
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	429a      	cmp	r2, r3
 8008e34:	d00b      	beq.n	8008e4e <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8008e36:	4b08      	ldr	r3, [pc, #32]	; (8008e58 <_SendPacket+0x1c4>)
 8008e38:	789b      	ldrb	r3, [r3, #2]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d107      	bne.n	8008e4e <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8008e3e:	4b06      	ldr	r3, [pc, #24]	; (8008e58 <_SendPacket+0x1c4>)
 8008e40:	2201      	movs	r2, #1
 8008e42:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8008e44:	f7ff fe40 	bl	8008ac8 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8008e48:	4b03      	ldr	r3, [pc, #12]	; (8008e58 <_SendPacket+0x1c4>)
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8008e4e:	bf00      	nop
 8008e50:	3728      	adds	r7, #40	; 0x28
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
 8008e56:	bf00      	nop
 8008e58:	2400664c 	.word	0x2400664c
 8008e5c:	e0001004 	.word	0xe0001004
 8008e60:	24006be4 	.word	0x24006be4

08008e64 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b08a      	sub	sp, #40	; 0x28
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	691b      	ldr	r3, [r3, #16]
 8008e74:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	3301      	adds	r3, #1
 8008e7a:	2b80      	cmp	r3, #128	; 0x80
 8008e7c:	d80a      	bhi.n	8008e94 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	1c59      	adds	r1, r3, #1
 8008e84:	687a      	ldr	r2, [r7, #4]
 8008e86:	6051      	str	r1, [r2, #4]
 8008e88:	78fa      	ldrb	r2, [r7, #3]
 8008e8a:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	1c5a      	adds	r2, r3, #1
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	691b      	ldr	r3, [r3, #16]
 8008e98:	2b80      	cmp	r3, #128	; 0x80
 8008e9a:	d15a      	bne.n	8008f52 <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	691a      	ldr	r2, [r3, #16]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	b2d2      	uxtb	r2, r2
 8008ea6:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	685b      	ldr	r3, [r3, #4]
 8008eac:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	68db      	ldr	r3, [r3, #12]
 8008eb2:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	627b      	str	r3, [r7, #36]	; 0x24
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	623b      	str	r3, [r7, #32]
 8008ebc:	e00b      	b.n	8008ed6 <_StoreChar+0x72>
 8008ebe:	6a3b      	ldr	r3, [r7, #32]
 8008ec0:	b2da      	uxtb	r2, r3
 8008ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec4:	1c59      	adds	r1, r3, #1
 8008ec6:	6279      	str	r1, [r7, #36]	; 0x24
 8008ec8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008ecc:	b2d2      	uxtb	r2, r2
 8008ece:	701a      	strb	r2, [r3, #0]
 8008ed0:	6a3b      	ldr	r3, [r7, #32]
 8008ed2:	09db      	lsrs	r3, r3, #7
 8008ed4:	623b      	str	r3, [r7, #32]
 8008ed6:	6a3b      	ldr	r3, [r7, #32]
 8008ed8:	2b7f      	cmp	r3, #127	; 0x7f
 8008eda:	d8f0      	bhi.n	8008ebe <_StoreChar+0x5a>
 8008edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ede:	1c5a      	adds	r2, r3, #1
 8008ee0:	627a      	str	r2, [r7, #36]	; 0x24
 8008ee2:	6a3a      	ldr	r2, [r7, #32]
 8008ee4:	b2d2      	uxtb	r2, r2
 8008ee6:	701a      	strb	r2, [r3, #0]
 8008ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eea:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8008eec:	693b      	ldr	r3, [r7, #16]
 8008eee:	61fb      	str	r3, [r7, #28]
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	61bb      	str	r3, [r7, #24]
 8008ef4:	e00b      	b.n	8008f0e <_StoreChar+0xaa>
 8008ef6:	69bb      	ldr	r3, [r7, #24]
 8008ef8:	b2da      	uxtb	r2, r3
 8008efa:	69fb      	ldr	r3, [r7, #28]
 8008efc:	1c59      	adds	r1, r3, #1
 8008efe:	61f9      	str	r1, [r7, #28]
 8008f00:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008f04:	b2d2      	uxtb	r2, r2
 8008f06:	701a      	strb	r2, [r3, #0]
 8008f08:	69bb      	ldr	r3, [r7, #24]
 8008f0a:	09db      	lsrs	r3, r3, #7
 8008f0c:	61bb      	str	r3, [r7, #24]
 8008f0e:	69bb      	ldr	r3, [r7, #24]
 8008f10:	2b7f      	cmp	r3, #127	; 0x7f
 8008f12:	d8f0      	bhi.n	8008ef6 <_StoreChar+0x92>
 8008f14:	69fb      	ldr	r3, [r7, #28]
 8008f16:	1c5a      	adds	r2, r3, #1
 8008f18:	61fa      	str	r2, [r7, #28]
 8008f1a:	69ba      	ldr	r2, [r7, #24]
 8008f1c:	b2d2      	uxtb	r2, r2
 8008f1e:	701a      	strb	r2, [r3, #0]
 8008f20:	69fb      	ldr	r3, [r7, #28]
 8008f22:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	689b      	ldr	r3, [r3, #8]
 8008f28:	221a      	movs	r2, #26
 8008f2a:	6939      	ldr	r1, [r7, #16]
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f7ff feb1 	bl	8008c94 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7ff fdb9 	bl	8008aae <_PreparePacket>
 8008f3c:	4602      	mov	r2, r0
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	689b      	ldr	r3, [r3, #8]
 8008f46:	1c5a      	adds	r2, r3, #1
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	611a      	str	r2, [r3, #16]
  }
}
 8008f52:	bf00      	nop
 8008f54:	3728      	adds	r7, #40	; 0x28
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
	...

08008f5c <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b08a      	sub	sp, #40	; 0x28
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	60f8      	str	r0, [r7, #12]
 8008f64:	60b9      	str	r1, [r7, #8]
 8008f66:	607a      	str	r2, [r7, #4]
 8008f68:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8008f72:	2301      	movs	r3, #1
 8008f74:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8008f76:	e007      	b.n	8008f88 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8008f78:	6a3a      	ldr	r2, [r7, #32]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f80:	623b      	str	r3, [r7, #32]
    Width++;
 8008f82:	69fb      	ldr	r3, [r7, #28]
 8008f84:	3301      	adds	r3, #1
 8008f86:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8008f88:	6a3a      	ldr	r2, [r7, #32]
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d2f3      	bcs.n	8008f78 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8008f90:	683a      	ldr	r2, [r7, #0]
 8008f92:	69fb      	ldr	r3, [r7, #28]
 8008f94:	429a      	cmp	r2, r3
 8008f96:	d901      	bls.n	8008f9c <_PrintUnsigned+0x40>
    Width = NumDigits;
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8008f9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f9e:	f003 0301 	and.w	r3, r3, #1
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d11f      	bne.n	8008fe6 <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 8008fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d01c      	beq.n	8008fe6 <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8008fac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fae:	f003 0302 	and.w	r3, r3, #2
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d005      	beq.n	8008fc2 <_PrintUnsigned+0x66>
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d102      	bne.n	8008fc2 <_PrintUnsigned+0x66>
        c = '0';
 8008fbc:	2330      	movs	r3, #48	; 0x30
 8008fbe:	76fb      	strb	r3, [r7, #27]
 8008fc0:	e001      	b.n	8008fc6 <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8008fc2:	2320      	movs	r3, #32
 8008fc4:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8008fc6:	e007      	b.n	8008fd8 <_PrintUnsigned+0x7c>
        FieldWidth--;
 8008fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fca:	3b01      	subs	r3, #1
 8008fcc:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 8008fce:	7efb      	ldrb	r3, [r7, #27]
 8008fd0:	4619      	mov	r1, r3
 8008fd2:	68f8      	ldr	r0, [r7, #12]
 8008fd4:	f7ff ff46 	bl	8008e64 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8008fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d003      	beq.n	8008fe6 <_PrintUnsigned+0x8a>
 8008fde:	69fa      	ldr	r2, [r7, #28]
 8008fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fe2:	429a      	cmp	r2, r3
 8008fe4:	d3f0      	bcc.n	8008fc8 <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d903      	bls.n	8008ff4 <_PrintUnsigned+0x98>
      NumDigits--;
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	3b01      	subs	r3, #1
 8008ff0:	603b      	str	r3, [r7, #0]
 8008ff2:	e009      	b.n	8009008 <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 8008ff4:	68ba      	ldr	r2, [r7, #8]
 8008ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ffc:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8008ffe:	697a      	ldr	r2, [r7, #20]
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	429a      	cmp	r2, r3
 8009004:	d200      	bcs.n	8009008 <_PrintUnsigned+0xac>
        break;
 8009006:	e005      	b.n	8009014 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 8009008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800900a:	687a      	ldr	r2, [r7, #4]
 800900c:	fb02 f303 	mul.w	r3, r2, r3
 8009010:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8009012:	e7e8      	b.n	8008fe6 <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8009014:	68ba      	ldr	r2, [r7, #8]
 8009016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009018:	fbb2 f3f3 	udiv	r3, r2, r3
 800901c:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009022:	fb02 f303 	mul.w	r3, r2, r3
 8009026:	68ba      	ldr	r2, [r7, #8]
 8009028:	1ad3      	subs	r3, r2, r3
 800902a:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 800902c:	4a15      	ldr	r2, [pc, #84]	; (8009084 <_PrintUnsigned+0x128>)
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	4413      	add	r3, r2
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	4619      	mov	r1, r3
 8009036:	68f8      	ldr	r0, [r7, #12]
 8009038:	f7ff ff14 	bl	8008e64 <_StoreChar>
    Digit /= Base;
 800903c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	fbb2 f3f3 	udiv	r3, r2, r3
 8009044:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 8009046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009048:	2b00      	cmp	r3, #0
 800904a:	d1e3      	bne.n	8009014 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 800904c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800904e:	f003 0301 	and.w	r3, r3, #1
 8009052:	2b00      	cmp	r3, #0
 8009054:	d011      	beq.n	800907a <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 8009056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009058:	2b00      	cmp	r3, #0
 800905a:	d00e      	beq.n	800907a <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800905c:	e006      	b.n	800906c <_PrintUnsigned+0x110>
        FieldWidth--;
 800905e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009060:	3b01      	subs	r3, #1
 8009062:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 8009064:	2120      	movs	r1, #32
 8009066:	68f8      	ldr	r0, [r7, #12]
 8009068:	f7ff fefc 	bl	8008e64 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800906c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800906e:	2b00      	cmp	r3, #0
 8009070:	d003      	beq.n	800907a <_PrintUnsigned+0x11e>
 8009072:	69fa      	ldr	r2, [r7, #28]
 8009074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009076:	429a      	cmp	r2, r3
 8009078:	d3f1      	bcc.n	800905e <_PrintUnsigned+0x102>
      }
    }
  }
}
 800907a:	bf00      	nop
 800907c:	3728      	adds	r7, #40	; 0x28
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}
 8009082:	bf00      	nop
 8009084:	0800a4c4 	.word	0x0800a4c4

08009088 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8009088:	b580      	push	{r7, lr}
 800908a:	b088      	sub	sp, #32
 800908c:	af02      	add	r7, sp, #8
 800908e:	60f8      	str	r0, [r7, #12]
 8009090:	60b9      	str	r1, [r7, #8]
 8009092:	607a      	str	r2, [r7, #4]
 8009094:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	2b00      	cmp	r3, #0
 800909a:	bfb8      	it	lt
 800909c:	425b      	neglt	r3, r3
 800909e:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 80090a0:	2301      	movs	r3, #1
 80090a2:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80090a4:	e007      	b.n	80090b6 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	693a      	ldr	r2, [r7, #16]
 80090aa:	fb92 f3f3 	sdiv	r3, r2, r3
 80090ae:	613b      	str	r3, [r7, #16]
    Width++;
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	3301      	adds	r3, #1
 80090b4:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	693a      	ldr	r2, [r7, #16]
 80090ba:	429a      	cmp	r2, r3
 80090bc:	daf3      	bge.n	80090a6 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 80090be:	683a      	ldr	r2, [r7, #0]
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	429a      	cmp	r2, r3
 80090c4:	d901      	bls.n	80090ca <_PrintInt+0x42>
    Width = NumDigits;
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 80090ca:	6a3b      	ldr	r3, [r7, #32]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d00a      	beq.n	80090e6 <_PrintInt+0x5e>
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	db04      	blt.n	80090e0 <_PrintInt+0x58>
 80090d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d8:	f003 0304 	and.w	r3, r3, #4
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d002      	beq.n	80090e6 <_PrintInt+0x5e>
    FieldWidth--;
 80090e0:	6a3b      	ldr	r3, [r7, #32]
 80090e2:	3b01      	subs	r3, #1
 80090e4:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80090e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090e8:	f003 0302 	and.w	r3, r3, #2
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d002      	beq.n	80090f6 <_PrintInt+0x6e>
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d016      	beq.n	8009124 <_PrintInt+0x9c>
 80090f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090f8:	f003 0301 	and.w	r3, r3, #1
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d111      	bne.n	8009124 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8009100:	6a3b      	ldr	r3, [r7, #32]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d00e      	beq.n	8009124 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009106:	e006      	b.n	8009116 <_PrintInt+0x8e>
        FieldWidth--;
 8009108:	6a3b      	ldr	r3, [r7, #32]
 800910a:	3b01      	subs	r3, #1
 800910c:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 800910e:	2120      	movs	r1, #32
 8009110:	68f8      	ldr	r0, [r7, #12]
 8009112:	f7ff fea7 	bl	8008e64 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009116:	6a3b      	ldr	r3, [r7, #32]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d003      	beq.n	8009124 <_PrintInt+0x9c>
 800911c:	697a      	ldr	r2, [r7, #20]
 800911e:	6a3b      	ldr	r3, [r7, #32]
 8009120:	429a      	cmp	r2, r3
 8009122:	d3f1      	bcc.n	8009108 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	2b00      	cmp	r3, #0
 8009128:	da07      	bge.n	800913a <_PrintInt+0xb2>
    v = -v;
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	425b      	negs	r3, r3
 800912e:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8009130:	212d      	movs	r1, #45	; 0x2d
 8009132:	68f8      	ldr	r0, [r7, #12]
 8009134:	f7ff fe96 	bl	8008e64 <_StoreChar>
 8009138:	e008      	b.n	800914c <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800913a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800913c:	f003 0304 	and.w	r3, r3, #4
 8009140:	2b00      	cmp	r3, #0
 8009142:	d003      	beq.n	800914c <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8009144:	212b      	movs	r1, #43	; 0x2b
 8009146:	68f8      	ldr	r0, [r7, #12]
 8009148:	f7ff fe8c 	bl	8008e64 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 800914c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800914e:	f003 0302 	and.w	r3, r3, #2
 8009152:	2b00      	cmp	r3, #0
 8009154:	d019      	beq.n	800918a <_PrintInt+0x102>
 8009156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009158:	f003 0301 	and.w	r3, r3, #1
 800915c:	2b00      	cmp	r3, #0
 800915e:	d114      	bne.n	800918a <_PrintInt+0x102>
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d111      	bne.n	800918a <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8009166:	6a3b      	ldr	r3, [r7, #32]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d00e      	beq.n	800918a <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800916c:	e006      	b.n	800917c <_PrintInt+0xf4>
        FieldWidth--;
 800916e:	6a3b      	ldr	r3, [r7, #32]
 8009170:	3b01      	subs	r3, #1
 8009172:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8009174:	2130      	movs	r1, #48	; 0x30
 8009176:	68f8      	ldr	r0, [r7, #12]
 8009178:	f7ff fe74 	bl	8008e64 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800917c:	6a3b      	ldr	r3, [r7, #32]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d003      	beq.n	800918a <_PrintInt+0x102>
 8009182:	697a      	ldr	r2, [r7, #20]
 8009184:	6a3b      	ldr	r3, [r7, #32]
 8009186:	429a      	cmp	r2, r3
 8009188:	d3f1      	bcc.n	800916e <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 800918a:	68b9      	ldr	r1, [r7, #8]
 800918c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800918e:	9301      	str	r3, [sp, #4]
 8009190:	6a3b      	ldr	r3, [r7, #32]
 8009192:	9300      	str	r3, [sp, #0]
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	687a      	ldr	r2, [r7, #4]
 8009198:	68f8      	ldr	r0, [r7, #12]
 800919a:	f7ff fedf 	bl	8008f5c <_PrintUnsigned>
}
 800919e:	bf00      	nop
 80091a0:	3718      	adds	r7, #24
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}
	...

080091a8 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b098      	sub	sp, #96	; 0x60
 80091ac:	af02      	add	r7, sp, #8
 80091ae:	60f8      	str	r0, [r7, #12]
 80091b0:	60b9      	str	r1, [r7, #8]
 80091b2:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80091b4:	f3ef 8311 	mrs	r3, BASEPRI
 80091b8:	f04f 0120 	mov.w	r1, #32
 80091bc:	f381 8811 	msr	BASEPRI, r1
 80091c0:	633b      	str	r3, [r7, #48]	; 0x30
 80091c2:	48b7      	ldr	r0, [pc, #732]	; (80094a0 <_VPrintTarget+0x2f8>)
 80091c4:	f7ff fc73 	bl	8008aae <_PreparePacket>
 80091c8:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 80091ca:	4bb5      	ldr	r3, [pc, #724]	; (80094a0 <_VPrintTarget+0x2f8>)
 80091cc:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 80091ce:	2300      	movs	r3, #0
 80091d0:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 80091d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091d4:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 80091d6:	69fb      	ldr	r3, [r7, #28]
 80091d8:	3301      	adds	r3, #1
 80091da:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	781b      	ldrb	r3, [r3, #0]
 80091e4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	3301      	adds	r3, #1
 80091ec:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 80091ee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	f000 8183 	beq.w	80094fe <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 80091f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80091fc:	2b25      	cmp	r3, #37	; 0x25
 80091fe:	f040 8170 	bne.w	80094e2 <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8009202:	2300      	movs	r3, #0
 8009204:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 8009206:	2301      	movs	r3, #1
 8009208:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	781b      	ldrb	r3, [r3, #0]
 800920e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 8009212:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009216:	3b23      	subs	r3, #35	; 0x23
 8009218:	2b0d      	cmp	r3, #13
 800921a:	d83f      	bhi.n	800929c <_VPrintTarget+0xf4>
 800921c:	a201      	add	r2, pc, #4	; (adr r2, 8009224 <_VPrintTarget+0x7c>)
 800921e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009222:	bf00      	nop
 8009224:	0800928d 	.word	0x0800928d
 8009228:	0800929d 	.word	0x0800929d
 800922c:	0800929d 	.word	0x0800929d
 8009230:	0800929d 	.word	0x0800929d
 8009234:	0800929d 	.word	0x0800929d
 8009238:	0800929d 	.word	0x0800929d
 800923c:	0800929d 	.word	0x0800929d
 8009240:	0800929d 	.word	0x0800929d
 8009244:	0800927d 	.word	0x0800927d
 8009248:	0800929d 	.word	0x0800929d
 800924c:	0800925d 	.word	0x0800925d
 8009250:	0800929d 	.word	0x0800929d
 8009254:	0800929d 	.word	0x0800929d
 8009258:	0800926d 	.word	0x0800926d
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 800925c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800925e:	f043 0301 	orr.w	r3, r3, #1
 8009262:	64bb      	str	r3, [r7, #72]	; 0x48
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	3301      	adds	r3, #1
 8009268:	60fb      	str	r3, [r7, #12]
 800926a:	e01a      	b.n	80092a2 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 800926c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800926e:	f043 0302 	orr.w	r3, r3, #2
 8009272:	64bb      	str	r3, [r7, #72]	; 0x48
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	3301      	adds	r3, #1
 8009278:	60fb      	str	r3, [r7, #12]
 800927a:	e012      	b.n	80092a2 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 800927c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800927e:	f043 0304 	orr.w	r3, r3, #4
 8009282:	64bb      	str	r3, [r7, #72]	; 0x48
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	3301      	adds	r3, #1
 8009288:	60fb      	str	r3, [r7, #12]
 800928a:	e00a      	b.n	80092a2 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 800928c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800928e:	f043 0308 	orr.w	r3, r3, #8
 8009292:	64bb      	str	r3, [r7, #72]	; 0x48
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	3301      	adds	r3, #1
 8009298:	60fb      	str	r3, [r7, #12]
 800929a:	e002      	b.n	80092a2 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 800929c:	2300      	movs	r3, #0
 800929e:	653b      	str	r3, [r7, #80]	; 0x50
 80092a0:	bf00      	nop
        }
      } while (v);
 80092a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d1b0      	bne.n	800920a <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 80092a8:	2300      	movs	r3, #0
 80092aa:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	781b      	ldrb	r3, [r3, #0]
 80092b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 80092b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80092b8:	2b2f      	cmp	r3, #47	; 0x2f
 80092ba:	d912      	bls.n	80092e2 <_VPrintTarget+0x13a>
 80092bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80092c0:	2b39      	cmp	r3, #57	; 0x39
 80092c2:	d80e      	bhi.n	80092e2 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	3301      	adds	r3, #1
 80092c8:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 80092ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80092cc:	4613      	mov	r3, r2
 80092ce:	009b      	lsls	r3, r3, #2
 80092d0:	4413      	add	r3, r2
 80092d2:	005b      	lsls	r3, r3, #1
 80092d4:	461a      	mov	r2, r3
 80092d6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80092da:	4413      	add	r3, r2
 80092dc:	3b30      	subs	r3, #48	; 0x30
 80092de:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 80092e0:	e7e4      	b.n	80092ac <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 80092e2:	2300      	movs	r3, #0
 80092e4:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 80092ee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80092f2:	2b2e      	cmp	r3, #46	; 0x2e
 80092f4:	d11d      	bne.n	8009332 <_VPrintTarget+0x18a>
        sFormat++;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	3301      	adds	r3, #1
 80092fa:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	781b      	ldrb	r3, [r3, #0]
 8009300:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 8009304:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009308:	2b2f      	cmp	r3, #47	; 0x2f
 800930a:	d912      	bls.n	8009332 <_VPrintTarget+0x18a>
 800930c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009310:	2b39      	cmp	r3, #57	; 0x39
 8009312:	d80e      	bhi.n	8009332 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	3301      	adds	r3, #1
 8009318:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 800931a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800931c:	4613      	mov	r3, r2
 800931e:	009b      	lsls	r3, r3, #2
 8009320:	4413      	add	r3, r2
 8009322:	005b      	lsls	r3, r3, #1
 8009324:	461a      	mov	r2, r3
 8009326:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800932a:	4413      	add	r3, r2
 800932c:	3b30      	subs	r3, #48	; 0x30
 800932e:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8009330:	e7e4      	b.n	80092fc <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	781b      	ldrb	r3, [r3, #0]
 8009336:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 800933a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800933e:	2b6c      	cmp	r3, #108	; 0x6c
 8009340:	d003      	beq.n	800934a <_VPrintTarget+0x1a2>
 8009342:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009346:	2b68      	cmp	r3, #104	; 0x68
 8009348:	d107      	bne.n	800935a <_VPrintTarget+0x1b2>
          c = *sFormat;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	781b      	ldrb	r3, [r3, #0]
 800934e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	3301      	adds	r3, #1
 8009356:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8009358:	e7ef      	b.n	800933a <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800935a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800935e:	2b25      	cmp	r3, #37	; 0x25
 8009360:	f000 80b3 	beq.w	80094ca <_VPrintTarget+0x322>
 8009364:	2b25      	cmp	r3, #37	; 0x25
 8009366:	f2c0 80b7 	blt.w	80094d8 <_VPrintTarget+0x330>
 800936a:	2b78      	cmp	r3, #120	; 0x78
 800936c:	f300 80b4 	bgt.w	80094d8 <_VPrintTarget+0x330>
 8009370:	2b58      	cmp	r3, #88	; 0x58
 8009372:	f2c0 80b1 	blt.w	80094d8 <_VPrintTarget+0x330>
 8009376:	3b58      	subs	r3, #88	; 0x58
 8009378:	2b20      	cmp	r3, #32
 800937a:	f200 80ad 	bhi.w	80094d8 <_VPrintTarget+0x330>
 800937e:	a201      	add	r2, pc, #4	; (adr r2, 8009384 <_VPrintTarget+0x1dc>)
 8009380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009384:	0800947b 	.word	0x0800947b
 8009388:	080094d9 	.word	0x080094d9
 800938c:	080094d9 	.word	0x080094d9
 8009390:	080094d9 	.word	0x080094d9
 8009394:	080094d9 	.word	0x080094d9
 8009398:	080094d9 	.word	0x080094d9
 800939c:	080094d9 	.word	0x080094d9
 80093a0:	080094d9 	.word	0x080094d9
 80093a4:	080094d9 	.word	0x080094d9
 80093a8:	080094d9 	.word	0x080094d9
 80093ac:	080094d9 	.word	0x080094d9
 80093b0:	08009409 	.word	0x08009409
 80093b4:	0800942f 	.word	0x0800942f
 80093b8:	080094d9 	.word	0x080094d9
 80093bc:	080094d9 	.word	0x080094d9
 80093c0:	080094d9 	.word	0x080094d9
 80093c4:	080094d9 	.word	0x080094d9
 80093c8:	080094d9 	.word	0x080094d9
 80093cc:	080094d9 	.word	0x080094d9
 80093d0:	080094d9 	.word	0x080094d9
 80093d4:	080094d9 	.word	0x080094d9
 80093d8:	080094d9 	.word	0x080094d9
 80093dc:	080094d9 	.word	0x080094d9
 80093e0:	080094d9 	.word	0x080094d9
 80093e4:	080094a5 	.word	0x080094a5
 80093e8:	080094d9 	.word	0x080094d9
 80093ec:	080094d9 	.word	0x080094d9
 80093f0:	080094d9 	.word	0x080094d9
 80093f4:	080094d9 	.word	0x080094d9
 80093f8:	08009455 	.word	0x08009455
 80093fc:	080094d9 	.word	0x080094d9
 8009400:	080094d9 	.word	0x080094d9
 8009404:	0800947b 	.word	0x0800947b
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	1d19      	adds	r1, r3, #4
 800940e:	687a      	ldr	r2, [r7, #4]
 8009410:	6011      	str	r1, [r2, #0]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 8009416:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009418:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 800941c:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8009420:	f107 0314 	add.w	r3, r7, #20
 8009424:	4611      	mov	r1, r2
 8009426:	4618      	mov	r0, r3
 8009428:	f7ff fd1c 	bl	8008e64 <_StoreChar>
        break;
 800942c:	e055      	b.n	80094da <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	1d19      	adds	r1, r3, #4
 8009434:	687a      	ldr	r2, [r7, #4]
 8009436:	6011      	str	r1, [r2, #0]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 800943c:	f107 0014 	add.w	r0, r7, #20
 8009440:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009442:	9301      	str	r3, [sp, #4]
 8009444:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009446:	9300      	str	r3, [sp, #0]
 8009448:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800944a:	220a      	movs	r2, #10
 800944c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800944e:	f7ff fe1b 	bl	8009088 <_PrintInt>
        break;
 8009452:	e042      	b.n	80094da <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	1d19      	adds	r1, r3, #4
 800945a:	687a      	ldr	r2, [r7, #4]
 800945c:	6011      	str	r1, [r2, #0]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8009462:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009464:	f107 0014 	add.w	r0, r7, #20
 8009468:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800946a:	9301      	str	r3, [sp, #4]
 800946c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800946e:	9300      	str	r3, [sp, #0]
 8009470:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009472:	220a      	movs	r2, #10
 8009474:	f7ff fd72 	bl	8008f5c <_PrintUnsigned>
        break;
 8009478:	e02f      	b.n	80094da <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	1d19      	adds	r1, r3, #4
 8009480:	687a      	ldr	r2, [r7, #4]
 8009482:	6011      	str	r1, [r2, #0]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8009488:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800948a:	f107 0014 	add.w	r0, r7, #20
 800948e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009490:	9301      	str	r3, [sp, #4]
 8009492:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009494:	9300      	str	r3, [sp, #0]
 8009496:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009498:	2210      	movs	r2, #16
 800949a:	f7ff fd5f 	bl	8008f5c <_PrintUnsigned>
        break;
 800949e:	e01c      	b.n	80094da <_VPrintTarget+0x332>
 80094a0:	2400667c 	.word	0x2400667c
      case 'p':
        v = va_arg(*pParamList, int);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	1d19      	adds	r1, r3, #4
 80094aa:	687a      	ldr	r2, [r7, #4]
 80094ac:	6011      	str	r1, [r2, #0]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 80094b2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80094b4:	f107 0014 	add.w	r0, r7, #20
 80094b8:	2300      	movs	r3, #0
 80094ba:	9301      	str	r3, [sp, #4]
 80094bc:	2308      	movs	r3, #8
 80094be:	9300      	str	r3, [sp, #0]
 80094c0:	2308      	movs	r3, #8
 80094c2:	2210      	movs	r2, #16
 80094c4:	f7ff fd4a 	bl	8008f5c <_PrintUnsigned>
        break;
 80094c8:	e007      	b.n	80094da <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 80094ca:	f107 0314 	add.w	r3, r7, #20
 80094ce:	2125      	movs	r1, #37	; 0x25
 80094d0:	4618      	mov	r0, r3
 80094d2:	f7ff fcc7 	bl	8008e64 <_StoreChar>
        break;
 80094d6:	e000      	b.n	80094da <_VPrintTarget+0x332>
      default:
        break;
 80094d8:	bf00      	nop
      }
      sFormat++;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	3301      	adds	r3, #1
 80094de:	60fb      	str	r3, [r7, #12]
 80094e0:	e007      	b.n	80094f2 <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 80094e2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80094e6:	f107 0314 	add.w	r3, r7, #20
 80094ea:	4611      	mov	r1, r2
 80094ec:	4618      	mov	r0, r3
 80094ee:	f7ff fcb9 	bl	8008e64 <_StoreChar>
    }
  } while (*sFormat);
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	f47f ae72 	bne.w	80091e0 <_VPrintTarget+0x38>
 80094fc:	e000      	b.n	8009500 <_VPrintTarget+0x358>
      break;
 80094fe:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8009500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009502:	2b00      	cmp	r3, #0
 8009504:	d041      	beq.n	800958a <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8009506:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009508:	69fb      	ldr	r3, [r7, #28]
 800950a:	b2d2      	uxtb	r2, r2
 800950c:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 800950e:	69bb      	ldr	r3, [r7, #24]
 8009510:	643b      	str	r3, [r7, #64]	; 0x40
 8009512:	6a3b      	ldr	r3, [r7, #32]
 8009514:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009516:	e00b      	b.n	8009530 <_VPrintTarget+0x388>
 8009518:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800951a:	b2da      	uxtb	r2, r3
 800951c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800951e:	1c59      	adds	r1, r3, #1
 8009520:	6439      	str	r1, [r7, #64]	; 0x40
 8009522:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009526:	b2d2      	uxtb	r2, r2
 8009528:	701a      	strb	r2, [r3, #0]
 800952a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800952c:	09db      	lsrs	r3, r3, #7
 800952e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009530:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009532:	2b7f      	cmp	r3, #127	; 0x7f
 8009534:	d8f0      	bhi.n	8009518 <_VPrintTarget+0x370>
 8009536:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009538:	1c5a      	adds	r2, r3, #1
 800953a:	643a      	str	r2, [r7, #64]	; 0x40
 800953c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800953e:	b2d2      	uxtb	r2, r2
 8009540:	701a      	strb	r2, [r3, #0]
 8009542:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009544:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8009546:	69bb      	ldr	r3, [r7, #24]
 8009548:	63bb      	str	r3, [r7, #56]	; 0x38
 800954a:	2300      	movs	r3, #0
 800954c:	637b      	str	r3, [r7, #52]	; 0x34
 800954e:	e00b      	b.n	8009568 <_VPrintTarget+0x3c0>
 8009550:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009552:	b2da      	uxtb	r2, r3
 8009554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009556:	1c59      	adds	r1, r3, #1
 8009558:	63b9      	str	r1, [r7, #56]	; 0x38
 800955a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800955e:	b2d2      	uxtb	r2, r2
 8009560:	701a      	strb	r2, [r3, #0]
 8009562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009564:	09db      	lsrs	r3, r3, #7
 8009566:	637b      	str	r3, [r7, #52]	; 0x34
 8009568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800956a:	2b7f      	cmp	r3, #127	; 0x7f
 800956c:	d8f0      	bhi.n	8009550 <_VPrintTarget+0x3a8>
 800956e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009570:	1c5a      	adds	r2, r3, #1
 8009572:	63ba      	str	r2, [r7, #56]	; 0x38
 8009574:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009576:	b2d2      	uxtb	r2, r2
 8009578:	701a      	strb	r2, [r3, #0]
 800957a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800957c:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800957e:	69fb      	ldr	r3, [r7, #28]
 8009580:	69b9      	ldr	r1, [r7, #24]
 8009582:	221a      	movs	r2, #26
 8009584:	4618      	mov	r0, r3
 8009586:	f7ff fb85 	bl	8008c94 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 800958a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800958c:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8009590:	bf00      	nop
 8009592:	3758      	adds	r7, #88	; 0x58
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}

08009598 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8009598:	b580      	push	{r7, lr}
 800959a:	b086      	sub	sp, #24
 800959c:	af02      	add	r7, sp, #8
 800959e:	60f8      	str	r0, [r7, #12]
 80095a0:	60b9      	str	r1, [r7, #8]
 80095a2:	607a      	str	r2, [r7, #4]
 80095a4:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80095a6:	2300      	movs	r3, #0
 80095a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80095ac:	4917      	ldr	r1, [pc, #92]	; (800960c <SEGGER_SYSVIEW_Init+0x74>)
 80095ae:	4818      	ldr	r0, [pc, #96]	; (8009610 <SEGGER_SYSVIEW_Init+0x78>)
 80095b0:	f7ff f93c 	bl	800882c <SEGGER_RTT_AllocUpBuffer>
 80095b4:	4603      	mov	r3, r0
 80095b6:	b2da      	uxtb	r2, r3
 80095b8:	4b16      	ldr	r3, [pc, #88]	; (8009614 <SEGGER_SYSVIEW_Init+0x7c>)
 80095ba:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 80095bc:	4b15      	ldr	r3, [pc, #84]	; (8009614 <SEGGER_SYSVIEW_Init+0x7c>)
 80095be:	785a      	ldrb	r2, [r3, #1]
 80095c0:	4b14      	ldr	r3, [pc, #80]	; (8009614 <SEGGER_SYSVIEW_Init+0x7c>)
 80095c2:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80095c4:	4b13      	ldr	r3, [pc, #76]	; (8009614 <SEGGER_SYSVIEW_Init+0x7c>)
 80095c6:	7e1b      	ldrb	r3, [r3, #24]
 80095c8:	4618      	mov	r0, r3
 80095ca:	2300      	movs	r3, #0
 80095cc:	9300      	str	r3, [sp, #0]
 80095ce:	2308      	movs	r3, #8
 80095d0:	4a11      	ldr	r2, [pc, #68]	; (8009618 <SEGGER_SYSVIEW_Init+0x80>)
 80095d2:	490f      	ldr	r1, [pc, #60]	; (8009610 <SEGGER_SYSVIEW_Init+0x78>)
 80095d4:	f7ff f9ae 	bl	8008934 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80095d8:	4b0e      	ldr	r3, [pc, #56]	; (8009614 <SEGGER_SYSVIEW_Init+0x7c>)
 80095da:	2200      	movs	r2, #0
 80095dc:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80095de:	4b0f      	ldr	r3, [pc, #60]	; (800961c <SEGGER_SYSVIEW_Init+0x84>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4a0c      	ldr	r2, [pc, #48]	; (8009614 <SEGGER_SYSVIEW_Init+0x7c>)
 80095e4:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80095e6:	4a0b      	ldr	r2, [pc, #44]	; (8009614 <SEGGER_SYSVIEW_Init+0x7c>)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80095ec:	4a09      	ldr	r2, [pc, #36]	; (8009614 <SEGGER_SYSVIEW_Init+0x7c>)
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80095f2:	4a08      	ldr	r2, [pc, #32]	; (8009614 <SEGGER_SYSVIEW_Init+0x7c>)
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80095f8:	4a06      	ldr	r2, [pc, #24]	; (8009614 <SEGGER_SYSVIEW_Init+0x7c>)
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80095fe:	4b05      	ldr	r3, [pc, #20]	; (8009614 <SEGGER_SYSVIEW_Init+0x7c>)
 8009600:	2200      	movs	r2, #0
 8009602:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8009604:	bf00      	nop
 8009606:	3710      	adds	r7, #16
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}
 800960c:	24005644 	.word	0x24005644
 8009610:	0800a46c 	.word	0x0800a46c
 8009614:	2400664c 	.word	0x2400664c
 8009618:	24006644 	.word	0x24006644
 800961c:	e0001004 	.word	0xe0001004

08009620 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8009620:	b480      	push	{r7}
 8009622:	b083      	sub	sp, #12
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8009628:	4a04      	ldr	r2, [pc, #16]	; (800963c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6113      	str	r3, [r2, #16]
}
 800962e:	bf00      	nop
 8009630:	370c      	adds	r7, #12
 8009632:	46bd      	mov	sp, r7
 8009634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009638:	4770      	bx	lr
 800963a:	bf00      	nop
 800963c:	2400664c 	.word	0x2400664c

08009640 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8009648:	f3ef 8311 	mrs	r3, BASEPRI
 800964c:	f04f 0120 	mov.w	r1, #32
 8009650:	f381 8811 	msr	BASEPRI, r1
 8009654:	60fb      	str	r3, [r7, #12]
 8009656:	4808      	ldr	r0, [pc, #32]	; (8009678 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8009658:	f7ff fa29 	bl	8008aae <_PreparePacket>
 800965c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800965e:	687a      	ldr	r2, [r7, #4]
 8009660:	68b9      	ldr	r1, [r7, #8]
 8009662:	68b8      	ldr	r0, [r7, #8]
 8009664:	f7ff fb16 	bl	8008c94 <_SendPacket>
  RECORD_END();
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	f383 8811 	msr	BASEPRI, r3
}
 800966e:	bf00      	nop
 8009670:	3710      	adds	r7, #16
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	2400667c 	.word	0x2400667c

0800967c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800967c:	b580      	push	{r7, lr}
 800967e:	b088      	sub	sp, #32
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
 8009684:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8009686:	f3ef 8311 	mrs	r3, BASEPRI
 800968a:	f04f 0120 	mov.w	r1, #32
 800968e:	f381 8811 	msr	BASEPRI, r1
 8009692:	617b      	str	r3, [r7, #20]
 8009694:	4816      	ldr	r0, [pc, #88]	; (80096f0 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8009696:	f7ff fa0a 	bl	8008aae <_PreparePacket>
 800969a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	61fb      	str	r3, [r7, #28]
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	61bb      	str	r3, [r7, #24]
 80096a8:	e00b      	b.n	80096c2 <SEGGER_SYSVIEW_RecordU32+0x46>
 80096aa:	69bb      	ldr	r3, [r7, #24]
 80096ac:	b2da      	uxtb	r2, r3
 80096ae:	69fb      	ldr	r3, [r7, #28]
 80096b0:	1c59      	adds	r1, r3, #1
 80096b2:	61f9      	str	r1, [r7, #28]
 80096b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80096b8:	b2d2      	uxtb	r2, r2
 80096ba:	701a      	strb	r2, [r3, #0]
 80096bc:	69bb      	ldr	r3, [r7, #24]
 80096be:	09db      	lsrs	r3, r3, #7
 80096c0:	61bb      	str	r3, [r7, #24]
 80096c2:	69bb      	ldr	r3, [r7, #24]
 80096c4:	2b7f      	cmp	r3, #127	; 0x7f
 80096c6:	d8f0      	bhi.n	80096aa <SEGGER_SYSVIEW_RecordU32+0x2e>
 80096c8:	69fb      	ldr	r3, [r7, #28]
 80096ca:	1c5a      	adds	r2, r3, #1
 80096cc:	61fa      	str	r2, [r7, #28]
 80096ce:	69ba      	ldr	r2, [r7, #24]
 80096d0:	b2d2      	uxtb	r2, r2
 80096d2:	701a      	strb	r2, [r3, #0]
 80096d4:	69fb      	ldr	r3, [r7, #28]
 80096d6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80096d8:	687a      	ldr	r2, [r7, #4]
 80096da:	68f9      	ldr	r1, [r7, #12]
 80096dc:	6938      	ldr	r0, [r7, #16]
 80096de:	f7ff fad9 	bl	8008c94 <_SendPacket>
  RECORD_END();
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	f383 8811 	msr	BASEPRI, r3
}
 80096e8:	bf00      	nop
 80096ea:	3720      	adds	r7, #32
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}
 80096f0:	2400667c 	.word	0x2400667c

080096f4 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b08c      	sub	sp, #48	; 0x30
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	60b9      	str	r1, [r7, #8]
 80096fe:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8009700:	f3ef 8311 	mrs	r3, BASEPRI
 8009704:	f04f 0120 	mov.w	r1, #32
 8009708:	f381 8811 	msr	BASEPRI, r1
 800970c:	61fb      	str	r3, [r7, #28]
 800970e:	4825      	ldr	r0, [pc, #148]	; (80097a4 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8009710:	f7ff f9cd 	bl	8008aae <_PreparePacket>
 8009714:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8009716:	69bb      	ldr	r3, [r7, #24]
 8009718:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800971a:	697b      	ldr	r3, [r7, #20]
 800971c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	62bb      	str	r3, [r7, #40]	; 0x28
 8009722:	e00b      	b.n	800973c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8009724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009726:	b2da      	uxtb	r2, r3
 8009728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800972a:	1c59      	adds	r1, r3, #1
 800972c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800972e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009732:	b2d2      	uxtb	r2, r2
 8009734:	701a      	strb	r2, [r3, #0]
 8009736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009738:	09db      	lsrs	r3, r3, #7
 800973a:	62bb      	str	r3, [r7, #40]	; 0x28
 800973c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800973e:	2b7f      	cmp	r3, #127	; 0x7f
 8009740:	d8f0      	bhi.n	8009724 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8009742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009744:	1c5a      	adds	r2, r3, #1
 8009746:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009748:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800974a:	b2d2      	uxtb	r2, r2
 800974c:	701a      	strb	r2, [r3, #0]
 800974e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009750:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	627b      	str	r3, [r7, #36]	; 0x24
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	623b      	str	r3, [r7, #32]
 800975a:	e00b      	b.n	8009774 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800975c:	6a3b      	ldr	r3, [r7, #32]
 800975e:	b2da      	uxtb	r2, r3
 8009760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009762:	1c59      	adds	r1, r3, #1
 8009764:	6279      	str	r1, [r7, #36]	; 0x24
 8009766:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800976a:	b2d2      	uxtb	r2, r2
 800976c:	701a      	strb	r2, [r3, #0]
 800976e:	6a3b      	ldr	r3, [r7, #32]
 8009770:	09db      	lsrs	r3, r3, #7
 8009772:	623b      	str	r3, [r7, #32]
 8009774:	6a3b      	ldr	r3, [r7, #32]
 8009776:	2b7f      	cmp	r3, #127	; 0x7f
 8009778:	d8f0      	bhi.n	800975c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800977a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800977c:	1c5a      	adds	r2, r3, #1
 800977e:	627a      	str	r2, [r7, #36]	; 0x24
 8009780:	6a3a      	ldr	r2, [r7, #32]
 8009782:	b2d2      	uxtb	r2, r2
 8009784:	701a      	strb	r2, [r3, #0]
 8009786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009788:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800978a:	68fa      	ldr	r2, [r7, #12]
 800978c:	6979      	ldr	r1, [r7, #20]
 800978e:	69b8      	ldr	r0, [r7, #24]
 8009790:	f7ff fa80 	bl	8008c94 <_SendPacket>
  RECORD_END();
 8009794:	69fb      	ldr	r3, [r7, #28]
 8009796:	f383 8811 	msr	BASEPRI, r3
}
 800979a:	bf00      	nop
 800979c:	3730      	adds	r7, #48	; 0x30
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}
 80097a2:	bf00      	nop
 80097a4:	2400667c 	.word	0x2400667c

080097a8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b08c      	sub	sp, #48	; 0x30
 80097ac:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80097ae:	4b59      	ldr	r3, [pc, #356]	; (8009914 <SEGGER_SYSVIEW_Start+0x16c>)
 80097b0:	2201      	movs	r2, #1
 80097b2:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80097b4:	f3ef 8311 	mrs	r3, BASEPRI
 80097b8:	f04f 0120 	mov.w	r1, #32
 80097bc:	f381 8811 	msr	BASEPRI, r1
 80097c0:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80097c2:	4b54      	ldr	r3, [pc, #336]	; (8009914 <SEGGER_SYSVIEW_Start+0x16c>)
 80097c4:	785b      	ldrb	r3, [r3, #1]
 80097c6:	220a      	movs	r2, #10
 80097c8:	4953      	ldr	r1, [pc, #332]	; (8009918 <SEGGER_SYSVIEW_Start+0x170>)
 80097ca:	4618      	mov	r0, r3
 80097cc:	f7f6 fd88 	bl	80002e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 80097d6:	f7fe fcfd 	bl	80081d4 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80097da:	200a      	movs	r0, #10
 80097dc:	f7ff ff30 	bl	8009640 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80097e0:	f3ef 8311 	mrs	r3, BASEPRI
 80097e4:	f04f 0120 	mov.w	r1, #32
 80097e8:	f381 8811 	msr	BASEPRI, r1
 80097ec:	60bb      	str	r3, [r7, #8]
 80097ee:	484b      	ldr	r0, [pc, #300]	; (800991c <SEGGER_SYSVIEW_Start+0x174>)
 80097f0:	f7ff f95d 	bl	8008aae <_PreparePacket>
 80097f4:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80097fe:	4b45      	ldr	r3, [pc, #276]	; (8009914 <SEGGER_SYSVIEW_Start+0x16c>)
 8009800:	685b      	ldr	r3, [r3, #4]
 8009802:	62bb      	str	r3, [r7, #40]	; 0x28
 8009804:	e00b      	b.n	800981e <SEGGER_SYSVIEW_Start+0x76>
 8009806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009808:	b2da      	uxtb	r2, r3
 800980a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800980c:	1c59      	adds	r1, r3, #1
 800980e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8009810:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009814:	b2d2      	uxtb	r2, r2
 8009816:	701a      	strb	r2, [r3, #0]
 8009818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800981a:	09db      	lsrs	r3, r3, #7
 800981c:	62bb      	str	r3, [r7, #40]	; 0x28
 800981e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009820:	2b7f      	cmp	r3, #127	; 0x7f
 8009822:	d8f0      	bhi.n	8009806 <SEGGER_SYSVIEW_Start+0x5e>
 8009824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009826:	1c5a      	adds	r2, r3, #1
 8009828:	62fa      	str	r2, [r7, #44]	; 0x2c
 800982a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800982c:	b2d2      	uxtb	r2, r2
 800982e:	701a      	strb	r2, [r3, #0]
 8009830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009832:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	627b      	str	r3, [r7, #36]	; 0x24
 8009838:	4b36      	ldr	r3, [pc, #216]	; (8009914 <SEGGER_SYSVIEW_Start+0x16c>)
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	623b      	str	r3, [r7, #32]
 800983e:	e00b      	b.n	8009858 <SEGGER_SYSVIEW_Start+0xb0>
 8009840:	6a3b      	ldr	r3, [r7, #32]
 8009842:	b2da      	uxtb	r2, r3
 8009844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009846:	1c59      	adds	r1, r3, #1
 8009848:	6279      	str	r1, [r7, #36]	; 0x24
 800984a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800984e:	b2d2      	uxtb	r2, r2
 8009850:	701a      	strb	r2, [r3, #0]
 8009852:	6a3b      	ldr	r3, [r7, #32]
 8009854:	09db      	lsrs	r3, r3, #7
 8009856:	623b      	str	r3, [r7, #32]
 8009858:	6a3b      	ldr	r3, [r7, #32]
 800985a:	2b7f      	cmp	r3, #127	; 0x7f
 800985c:	d8f0      	bhi.n	8009840 <SEGGER_SYSVIEW_Start+0x98>
 800985e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009860:	1c5a      	adds	r2, r3, #1
 8009862:	627a      	str	r2, [r7, #36]	; 0x24
 8009864:	6a3a      	ldr	r2, [r7, #32]
 8009866:	b2d2      	uxtb	r2, r2
 8009868:	701a      	strb	r2, [r3, #0]
 800986a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800986c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	61fb      	str	r3, [r7, #28]
 8009872:	4b28      	ldr	r3, [pc, #160]	; (8009914 <SEGGER_SYSVIEW_Start+0x16c>)
 8009874:	691b      	ldr	r3, [r3, #16]
 8009876:	61bb      	str	r3, [r7, #24]
 8009878:	e00b      	b.n	8009892 <SEGGER_SYSVIEW_Start+0xea>
 800987a:	69bb      	ldr	r3, [r7, #24]
 800987c:	b2da      	uxtb	r2, r3
 800987e:	69fb      	ldr	r3, [r7, #28]
 8009880:	1c59      	adds	r1, r3, #1
 8009882:	61f9      	str	r1, [r7, #28]
 8009884:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009888:	b2d2      	uxtb	r2, r2
 800988a:	701a      	strb	r2, [r3, #0]
 800988c:	69bb      	ldr	r3, [r7, #24]
 800988e:	09db      	lsrs	r3, r3, #7
 8009890:	61bb      	str	r3, [r7, #24]
 8009892:	69bb      	ldr	r3, [r7, #24]
 8009894:	2b7f      	cmp	r3, #127	; 0x7f
 8009896:	d8f0      	bhi.n	800987a <SEGGER_SYSVIEW_Start+0xd2>
 8009898:	69fb      	ldr	r3, [r7, #28]
 800989a:	1c5a      	adds	r2, r3, #1
 800989c:	61fa      	str	r2, [r7, #28]
 800989e:	69ba      	ldr	r2, [r7, #24]
 80098a0:	b2d2      	uxtb	r2, r2
 80098a2:	701a      	strb	r2, [r3, #0]
 80098a4:	69fb      	ldr	r3, [r7, #28]
 80098a6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	617b      	str	r3, [r7, #20]
 80098ac:	2300      	movs	r3, #0
 80098ae:	613b      	str	r3, [r7, #16]
 80098b0:	e00b      	b.n	80098ca <SEGGER_SYSVIEW_Start+0x122>
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	b2da      	uxtb	r2, r3
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	1c59      	adds	r1, r3, #1
 80098ba:	6179      	str	r1, [r7, #20]
 80098bc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80098c0:	b2d2      	uxtb	r2, r2
 80098c2:	701a      	strb	r2, [r3, #0]
 80098c4:	693b      	ldr	r3, [r7, #16]
 80098c6:	09db      	lsrs	r3, r3, #7
 80098c8:	613b      	str	r3, [r7, #16]
 80098ca:	693b      	ldr	r3, [r7, #16]
 80098cc:	2b7f      	cmp	r3, #127	; 0x7f
 80098ce:	d8f0      	bhi.n	80098b2 <SEGGER_SYSVIEW_Start+0x10a>
 80098d0:	697b      	ldr	r3, [r7, #20]
 80098d2:	1c5a      	adds	r2, r3, #1
 80098d4:	617a      	str	r2, [r7, #20]
 80098d6:	693a      	ldr	r2, [r7, #16]
 80098d8:	b2d2      	uxtb	r2, r2
 80098da:	701a      	strb	r2, [r3, #0]
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80098e0:	2218      	movs	r2, #24
 80098e2:	6839      	ldr	r1, [r7, #0]
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f7ff f9d5 	bl	8008c94 <_SendPacket>
      RECORD_END();
 80098ea:	68bb      	ldr	r3, [r7, #8]
 80098ec:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80098f0:	4b08      	ldr	r3, [pc, #32]	; (8009914 <SEGGER_SYSVIEW_Start+0x16c>)
 80098f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d002      	beq.n	80098fe <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 80098f8:	4b06      	ldr	r3, [pc, #24]	; (8009914 <SEGGER_SYSVIEW_Start+0x16c>)
 80098fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098fc:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80098fe:	f000 f9eb 	bl	8009cd8 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8009902:	f000 f9b1 	bl	8009c68 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8009906:	f000 fb99 	bl	800a03c <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800990a:	bf00      	nop
 800990c:	3730      	adds	r7, #48	; 0x30
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}
 8009912:	bf00      	nop
 8009914:	2400664c 	.word	0x2400664c
 8009918:	0800a4b8 	.word	0x0800a4b8
 800991c:	2400667c 	.word	0x2400667c

08009920 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8009920:	b580      	push	{r7, lr}
 8009922:	b082      	sub	sp, #8
 8009924:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8009926:	f3ef 8311 	mrs	r3, BASEPRI
 800992a:	f04f 0120 	mov.w	r1, #32
 800992e:	f381 8811 	msr	BASEPRI, r1
 8009932:	607b      	str	r3, [r7, #4]
 8009934:	480b      	ldr	r0, [pc, #44]	; (8009964 <SEGGER_SYSVIEW_Stop+0x44>)
 8009936:	f7ff f8ba 	bl	8008aae <_PreparePacket>
 800993a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800993c:	4b0a      	ldr	r3, [pc, #40]	; (8009968 <SEGGER_SYSVIEW_Stop+0x48>)
 800993e:	781b      	ldrb	r3, [r3, #0]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d007      	beq.n	8009954 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8009944:	220b      	movs	r2, #11
 8009946:	6839      	ldr	r1, [r7, #0]
 8009948:	6838      	ldr	r0, [r7, #0]
 800994a:	f7ff f9a3 	bl	8008c94 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800994e:	4b06      	ldr	r3, [pc, #24]	; (8009968 <SEGGER_SYSVIEW_Stop+0x48>)
 8009950:	2200      	movs	r2, #0
 8009952:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f383 8811 	msr	BASEPRI, r3
}
 800995a:	bf00      	nop
 800995c:	3708      	adds	r7, #8
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}
 8009962:	bf00      	nop
 8009964:	2400667c 	.word	0x2400667c
 8009968:	2400664c 	.word	0x2400664c

0800996c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800996c:	b580      	push	{r7, lr}
 800996e:	b08c      	sub	sp, #48	; 0x30
 8009970:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8009972:	f3ef 8311 	mrs	r3, BASEPRI
 8009976:	f04f 0120 	mov.w	r1, #32
 800997a:	f381 8811 	msr	BASEPRI, r1
 800997e:	60fb      	str	r3, [r7, #12]
 8009980:	4845      	ldr	r0, [pc, #276]	; (8009a98 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8009982:	f7ff f894 	bl	8008aae <_PreparePacket>
 8009986:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009990:	4b42      	ldr	r3, [pc, #264]	; (8009a9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8009992:	685b      	ldr	r3, [r3, #4]
 8009994:	62bb      	str	r3, [r7, #40]	; 0x28
 8009996:	e00b      	b.n	80099b0 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8009998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800999a:	b2da      	uxtb	r2, r3
 800999c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800999e:	1c59      	adds	r1, r3, #1
 80099a0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80099a2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80099a6:	b2d2      	uxtb	r2, r2
 80099a8:	701a      	strb	r2, [r3, #0]
 80099aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099ac:	09db      	lsrs	r3, r3, #7
 80099ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80099b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099b2:	2b7f      	cmp	r3, #127	; 0x7f
 80099b4:	d8f0      	bhi.n	8009998 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80099b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099b8:	1c5a      	adds	r2, r3, #1
 80099ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80099bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80099be:	b2d2      	uxtb	r2, r2
 80099c0:	701a      	strb	r2, [r3, #0]
 80099c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099c4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	627b      	str	r3, [r7, #36]	; 0x24
 80099ca:	4b34      	ldr	r3, [pc, #208]	; (8009a9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80099cc:	689b      	ldr	r3, [r3, #8]
 80099ce:	623b      	str	r3, [r7, #32]
 80099d0:	e00b      	b.n	80099ea <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80099d2:	6a3b      	ldr	r3, [r7, #32]
 80099d4:	b2da      	uxtb	r2, r3
 80099d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099d8:	1c59      	adds	r1, r3, #1
 80099da:	6279      	str	r1, [r7, #36]	; 0x24
 80099dc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80099e0:	b2d2      	uxtb	r2, r2
 80099e2:	701a      	strb	r2, [r3, #0]
 80099e4:	6a3b      	ldr	r3, [r7, #32]
 80099e6:	09db      	lsrs	r3, r3, #7
 80099e8:	623b      	str	r3, [r7, #32]
 80099ea:	6a3b      	ldr	r3, [r7, #32]
 80099ec:	2b7f      	cmp	r3, #127	; 0x7f
 80099ee:	d8f0      	bhi.n	80099d2 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80099f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f2:	1c5a      	adds	r2, r3, #1
 80099f4:	627a      	str	r2, [r7, #36]	; 0x24
 80099f6:	6a3a      	ldr	r2, [r7, #32]
 80099f8:	b2d2      	uxtb	r2, r2
 80099fa:	701a      	strb	r2, [r3, #0]
 80099fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099fe:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	61fb      	str	r3, [r7, #28]
 8009a04:	4b25      	ldr	r3, [pc, #148]	; (8009a9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8009a06:	691b      	ldr	r3, [r3, #16]
 8009a08:	61bb      	str	r3, [r7, #24]
 8009a0a:	e00b      	b.n	8009a24 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8009a0c:	69bb      	ldr	r3, [r7, #24]
 8009a0e:	b2da      	uxtb	r2, r3
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	1c59      	adds	r1, r3, #1
 8009a14:	61f9      	str	r1, [r7, #28]
 8009a16:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009a1a:	b2d2      	uxtb	r2, r2
 8009a1c:	701a      	strb	r2, [r3, #0]
 8009a1e:	69bb      	ldr	r3, [r7, #24]
 8009a20:	09db      	lsrs	r3, r3, #7
 8009a22:	61bb      	str	r3, [r7, #24]
 8009a24:	69bb      	ldr	r3, [r7, #24]
 8009a26:	2b7f      	cmp	r3, #127	; 0x7f
 8009a28:	d8f0      	bhi.n	8009a0c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8009a2a:	69fb      	ldr	r3, [r7, #28]
 8009a2c:	1c5a      	adds	r2, r3, #1
 8009a2e:	61fa      	str	r2, [r7, #28]
 8009a30:	69ba      	ldr	r2, [r7, #24]
 8009a32:	b2d2      	uxtb	r2, r2
 8009a34:	701a      	strb	r2, [r3, #0]
 8009a36:	69fb      	ldr	r3, [r7, #28]
 8009a38:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	617b      	str	r3, [r7, #20]
 8009a3e:	2300      	movs	r3, #0
 8009a40:	613b      	str	r3, [r7, #16]
 8009a42:	e00b      	b.n	8009a5c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	b2da      	uxtb	r2, r3
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	1c59      	adds	r1, r3, #1
 8009a4c:	6179      	str	r1, [r7, #20]
 8009a4e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009a52:	b2d2      	uxtb	r2, r2
 8009a54:	701a      	strb	r2, [r3, #0]
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	09db      	lsrs	r3, r3, #7
 8009a5a:	613b      	str	r3, [r7, #16]
 8009a5c:	693b      	ldr	r3, [r7, #16]
 8009a5e:	2b7f      	cmp	r3, #127	; 0x7f
 8009a60:	d8f0      	bhi.n	8009a44 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8009a62:	697b      	ldr	r3, [r7, #20]
 8009a64:	1c5a      	adds	r2, r3, #1
 8009a66:	617a      	str	r2, [r7, #20]
 8009a68:	693a      	ldr	r2, [r7, #16]
 8009a6a:	b2d2      	uxtb	r2, r2
 8009a6c:	701a      	strb	r2, [r3, #0]
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8009a72:	2218      	movs	r2, #24
 8009a74:	6879      	ldr	r1, [r7, #4]
 8009a76:	68b8      	ldr	r0, [r7, #8]
 8009a78:	f7ff f90c 	bl	8008c94 <_SendPacket>
  RECORD_END();
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8009a82:	4b06      	ldr	r3, [pc, #24]	; (8009a9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8009a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d002      	beq.n	8009a90 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8009a8a:	4b04      	ldr	r3, [pc, #16]	; (8009a9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8009a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a8e:	4798      	blx	r3
  }
}
 8009a90:	bf00      	nop
 8009a92:	3730      	adds	r7, #48	; 0x30
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bd80      	pop	{r7, pc}
 8009a98:	2400667c 	.word	0x2400667c
 8009a9c:	2400664c 	.word	0x2400664c

08009aa0 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b092      	sub	sp, #72	; 0x48
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8009aa8:	f3ef 8311 	mrs	r3, BASEPRI
 8009aac:	f04f 0120 	mov.w	r1, #32
 8009ab0:	f381 8811 	msr	BASEPRI, r1
 8009ab4:	617b      	str	r3, [r7, #20]
 8009ab6:	486a      	ldr	r0, [pc, #424]	; (8009c60 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8009ab8:	f7fe fff9 	bl	8008aae <_PreparePacket>
 8009abc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	647b      	str	r3, [r7, #68]	; 0x44
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681a      	ldr	r2, [r3, #0]
 8009aca:	4b66      	ldr	r3, [pc, #408]	; (8009c64 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8009acc:	691b      	ldr	r3, [r3, #16]
 8009ace:	1ad3      	subs	r3, r2, r3
 8009ad0:	643b      	str	r3, [r7, #64]	; 0x40
 8009ad2:	e00b      	b.n	8009aec <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8009ad4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ad6:	b2da      	uxtb	r2, r3
 8009ad8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ada:	1c59      	adds	r1, r3, #1
 8009adc:	6479      	str	r1, [r7, #68]	; 0x44
 8009ade:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009ae2:	b2d2      	uxtb	r2, r2
 8009ae4:	701a      	strb	r2, [r3, #0]
 8009ae6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ae8:	09db      	lsrs	r3, r3, #7
 8009aea:	643b      	str	r3, [r7, #64]	; 0x40
 8009aec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009aee:	2b7f      	cmp	r3, #127	; 0x7f
 8009af0:	d8f0      	bhi.n	8009ad4 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8009af2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009af4:	1c5a      	adds	r2, r3, #1
 8009af6:	647a      	str	r2, [r7, #68]	; 0x44
 8009af8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009afa:	b2d2      	uxtb	r2, r2
 8009afc:	701a      	strb	r2, [r3, #0]
 8009afe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b00:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	689b      	ldr	r3, [r3, #8]
 8009b0a:	63bb      	str	r3, [r7, #56]	; 0x38
 8009b0c:	e00b      	b.n	8009b26 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8009b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b10:	b2da      	uxtb	r2, r3
 8009b12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b14:	1c59      	adds	r1, r3, #1
 8009b16:	63f9      	str	r1, [r7, #60]	; 0x3c
 8009b18:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009b1c:	b2d2      	uxtb	r2, r2
 8009b1e:	701a      	strb	r2, [r3, #0]
 8009b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b22:	09db      	lsrs	r3, r3, #7
 8009b24:	63bb      	str	r3, [r7, #56]	; 0x38
 8009b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b28:	2b7f      	cmp	r3, #127	; 0x7f
 8009b2a:	d8f0      	bhi.n	8009b0e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8009b2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b2e:	1c5a      	adds	r2, r3, #1
 8009b30:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009b32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009b34:	b2d2      	uxtb	r2, r2
 8009b36:	701a      	strb	r2, [r3, #0]
 8009b38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b3a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	685b      	ldr	r3, [r3, #4]
 8009b40:	2220      	movs	r2, #32
 8009b42:	4619      	mov	r1, r3
 8009b44:	68f8      	ldr	r0, [r7, #12]
 8009b46:	f7fe ff65 	bl	8008a14 <_EncodeStr>
 8009b4a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8009b4c:	2209      	movs	r2, #9
 8009b4e:	68f9      	ldr	r1, [r7, #12]
 8009b50:	6938      	ldr	r0, [r7, #16]
 8009b52:	f7ff f89f 	bl	8008c94 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8009b56:	693b      	ldr	r3, [r7, #16]
 8009b58:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	637b      	str	r3, [r7, #52]	; 0x34
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681a      	ldr	r2, [r3, #0]
 8009b62:	4b40      	ldr	r3, [pc, #256]	; (8009c64 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8009b64:	691b      	ldr	r3, [r3, #16]
 8009b66:	1ad3      	subs	r3, r2, r3
 8009b68:	633b      	str	r3, [r7, #48]	; 0x30
 8009b6a:	e00b      	b.n	8009b84 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8009b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b6e:	b2da      	uxtb	r2, r3
 8009b70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b72:	1c59      	adds	r1, r3, #1
 8009b74:	6379      	str	r1, [r7, #52]	; 0x34
 8009b76:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009b7a:	b2d2      	uxtb	r2, r2
 8009b7c:	701a      	strb	r2, [r3, #0]
 8009b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b80:	09db      	lsrs	r3, r3, #7
 8009b82:	633b      	str	r3, [r7, #48]	; 0x30
 8009b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b86:	2b7f      	cmp	r3, #127	; 0x7f
 8009b88:	d8f0      	bhi.n	8009b6c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8009b8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b8c:	1c5a      	adds	r2, r3, #1
 8009b8e:	637a      	str	r2, [r7, #52]	; 0x34
 8009b90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b92:	b2d2      	uxtb	r2, r2
 8009b94:	701a      	strb	r2, [r3, #0]
 8009b96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b98:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	68db      	ldr	r3, [r3, #12]
 8009ba2:	62bb      	str	r3, [r7, #40]	; 0x28
 8009ba4:	e00b      	b.n	8009bbe <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8009ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ba8:	b2da      	uxtb	r2, r3
 8009baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bac:	1c59      	adds	r1, r3, #1
 8009bae:	62f9      	str	r1, [r7, #44]	; 0x2c
 8009bb0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009bb4:	b2d2      	uxtb	r2, r2
 8009bb6:	701a      	strb	r2, [r3, #0]
 8009bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bba:	09db      	lsrs	r3, r3, #7
 8009bbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8009bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bc0:	2b7f      	cmp	r3, #127	; 0x7f
 8009bc2:	d8f0      	bhi.n	8009ba6 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8009bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bc6:	1c5a      	adds	r2, r3, #1
 8009bc8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009bca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009bcc:	b2d2      	uxtb	r2, r2
 8009bce:	701a      	strb	r2, [r3, #0]
 8009bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bd2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	627b      	str	r3, [r7, #36]	; 0x24
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	691b      	ldr	r3, [r3, #16]
 8009bdc:	623b      	str	r3, [r7, #32]
 8009bde:	e00b      	b.n	8009bf8 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8009be0:	6a3b      	ldr	r3, [r7, #32]
 8009be2:	b2da      	uxtb	r2, r3
 8009be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009be6:	1c59      	adds	r1, r3, #1
 8009be8:	6279      	str	r1, [r7, #36]	; 0x24
 8009bea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009bee:	b2d2      	uxtb	r2, r2
 8009bf0:	701a      	strb	r2, [r3, #0]
 8009bf2:	6a3b      	ldr	r3, [r7, #32]
 8009bf4:	09db      	lsrs	r3, r3, #7
 8009bf6:	623b      	str	r3, [r7, #32]
 8009bf8:	6a3b      	ldr	r3, [r7, #32]
 8009bfa:	2b7f      	cmp	r3, #127	; 0x7f
 8009bfc:	d8f0      	bhi.n	8009be0 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8009bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c00:	1c5a      	adds	r2, r3, #1
 8009c02:	627a      	str	r2, [r7, #36]	; 0x24
 8009c04:	6a3a      	ldr	r2, [r7, #32]
 8009c06:	b2d2      	uxtb	r2, r2
 8009c08:	701a      	strb	r2, [r3, #0]
 8009c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c0c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	61fb      	str	r3, [r7, #28]
 8009c12:	2300      	movs	r3, #0
 8009c14:	61bb      	str	r3, [r7, #24]
 8009c16:	e00b      	b.n	8009c30 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8009c18:	69bb      	ldr	r3, [r7, #24]
 8009c1a:	b2da      	uxtb	r2, r3
 8009c1c:	69fb      	ldr	r3, [r7, #28]
 8009c1e:	1c59      	adds	r1, r3, #1
 8009c20:	61f9      	str	r1, [r7, #28]
 8009c22:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009c26:	b2d2      	uxtb	r2, r2
 8009c28:	701a      	strb	r2, [r3, #0]
 8009c2a:	69bb      	ldr	r3, [r7, #24]
 8009c2c:	09db      	lsrs	r3, r3, #7
 8009c2e:	61bb      	str	r3, [r7, #24]
 8009c30:	69bb      	ldr	r3, [r7, #24]
 8009c32:	2b7f      	cmp	r3, #127	; 0x7f
 8009c34:	d8f0      	bhi.n	8009c18 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8009c36:	69fb      	ldr	r3, [r7, #28]
 8009c38:	1c5a      	adds	r2, r3, #1
 8009c3a:	61fa      	str	r2, [r7, #28]
 8009c3c:	69ba      	ldr	r2, [r7, #24]
 8009c3e:	b2d2      	uxtb	r2, r2
 8009c40:	701a      	strb	r2, [r3, #0]
 8009c42:	69fb      	ldr	r3, [r7, #28]
 8009c44:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8009c46:	2215      	movs	r2, #21
 8009c48:	68f9      	ldr	r1, [r7, #12]
 8009c4a:	6938      	ldr	r0, [r7, #16]
 8009c4c:	f7ff f822 	bl	8008c94 <_SendPacket>
  RECORD_END();
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	f383 8811 	msr	BASEPRI, r3
}
 8009c56:	bf00      	nop
 8009c58:	3748      	adds	r7, #72	; 0x48
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}
 8009c5e:	bf00      	nop
 8009c60:	2400667c 	.word	0x2400667c
 8009c64:	2400664c 	.word	0x2400664c

08009c68 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8009c6c:	4b07      	ldr	r3, [pc, #28]	; (8009c8c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8009c6e:	6a1b      	ldr	r3, [r3, #32]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d008      	beq.n	8009c86 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8009c74:	4b05      	ldr	r3, [pc, #20]	; (8009c8c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8009c76:	6a1b      	ldr	r3, [r3, #32]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d003      	beq.n	8009c86 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8009c7e:	4b03      	ldr	r3, [pc, #12]	; (8009c8c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8009c80:	6a1b      	ldr	r3, [r3, #32]
 8009c82:	685b      	ldr	r3, [r3, #4]
 8009c84:	4798      	blx	r3
  }
}
 8009c86:	bf00      	nop
 8009c88:	bd80      	pop	{r7, pc}
 8009c8a:	bf00      	nop
 8009c8c:	2400664c 	.word	0x2400664c

08009c90 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b086      	sub	sp, #24
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8009c98:	f3ef 8311 	mrs	r3, BASEPRI
 8009c9c:	f04f 0120 	mov.w	r1, #32
 8009ca0:	f381 8811 	msr	BASEPRI, r1
 8009ca4:	617b      	str	r3, [r7, #20]
 8009ca6:	480b      	ldr	r0, [pc, #44]	; (8009cd4 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8009ca8:	f7fe ff01 	bl	8008aae <_PreparePacket>
 8009cac:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8009cae:	2280      	movs	r2, #128	; 0x80
 8009cb0:	6879      	ldr	r1, [r7, #4]
 8009cb2:	6938      	ldr	r0, [r7, #16]
 8009cb4:	f7fe feae 	bl	8008a14 <_EncodeStr>
 8009cb8:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8009cba:	220e      	movs	r2, #14
 8009cbc:	68f9      	ldr	r1, [r7, #12]
 8009cbe:	6938      	ldr	r0, [r7, #16]
 8009cc0:	f7fe ffe8 	bl	8008c94 <_SendPacket>
  RECORD_END();
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	f383 8811 	msr	BASEPRI, r3
}
 8009cca:	bf00      	nop
 8009ccc:	3718      	adds	r7, #24
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}
 8009cd2:	bf00      	nop
 8009cd4:	2400667c 	.word	0x2400667c

08009cd8 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8009cd8:	b590      	push	{r4, r7, lr}
 8009cda:	b083      	sub	sp, #12
 8009cdc:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8009cde:	4b15      	ldr	r3, [pc, #84]	; (8009d34 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8009ce0:	6a1b      	ldr	r3, [r3, #32]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d01a      	beq.n	8009d1c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8009ce6:	4b13      	ldr	r3, [pc, #76]	; (8009d34 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8009ce8:	6a1b      	ldr	r3, [r3, #32]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d015      	beq.n	8009d1c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8009cf0:	4b10      	ldr	r3, [pc, #64]	; (8009d34 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8009cf2:	6a1b      	ldr	r3, [r3, #32]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	4798      	blx	r3
 8009cf8:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8009cfc:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8009cfe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d02:	f04f 0200 	mov.w	r2, #0
 8009d06:	f04f 0300 	mov.w	r3, #0
 8009d0a:	000a      	movs	r2, r1
 8009d0c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8009d0e:	4613      	mov	r3, r2
 8009d10:	461a      	mov	r2, r3
 8009d12:	4621      	mov	r1, r4
 8009d14:	200d      	movs	r0, #13
 8009d16:	f7ff fced 	bl	80096f4 <SEGGER_SYSVIEW_RecordU32x2>
 8009d1a:	e006      	b.n	8009d2a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8009d1c:	4b06      	ldr	r3, [pc, #24]	; (8009d38 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4619      	mov	r1, r3
 8009d22:	200c      	movs	r0, #12
 8009d24:	f7ff fcaa 	bl	800967c <SEGGER_SYSVIEW_RecordU32>
  }
}
 8009d28:	bf00      	nop
 8009d2a:	bf00      	nop
 8009d2c:	370c      	adds	r7, #12
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd90      	pop	{r4, r7, pc}
 8009d32:	bf00      	nop
 8009d34:	2400664c 	.word	0x2400664c
 8009d38:	e0001004 	.word	0xe0001004

08009d3c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b082      	sub	sp, #8
 8009d40:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8009d42:	f3ef 8311 	mrs	r3, BASEPRI
 8009d46:	f04f 0120 	mov.w	r1, #32
 8009d4a:	f381 8811 	msr	BASEPRI, r1
 8009d4e:	607b      	str	r3, [r7, #4]
 8009d50:	4807      	ldr	r0, [pc, #28]	; (8009d70 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8009d52:	f7fe feac 	bl	8008aae <_PreparePacket>
 8009d56:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8009d58:	2211      	movs	r2, #17
 8009d5a:	6839      	ldr	r1, [r7, #0]
 8009d5c:	6838      	ldr	r0, [r7, #0]
 8009d5e:	f7fe ff99 	bl	8008c94 <_SendPacket>
  RECORD_END();
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	f383 8811 	msr	BASEPRI, r3
}
 8009d68:	bf00      	nop
 8009d6a:	3708      	adds	r7, #8
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bd80      	pop	{r7, pc}
 8009d70:	2400667c 	.word	0x2400667c

08009d74 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b088      	sub	sp, #32
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8009d7c:	f3ef 8311 	mrs	r3, BASEPRI
 8009d80:	f04f 0120 	mov.w	r1, #32
 8009d84:	f381 8811 	msr	BASEPRI, r1
 8009d88:	617b      	str	r3, [r7, #20]
 8009d8a:	4819      	ldr	r0, [pc, #100]	; (8009df0 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8009d8c:	f7fe fe8f 	bl	8008aae <_PreparePacket>
 8009d90:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8009d96:	4b17      	ldr	r3, [pc, #92]	; (8009df4 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8009d98:	691b      	ldr	r3, [r3, #16]
 8009d9a:	687a      	ldr	r2, [r7, #4]
 8009d9c:	1ad3      	subs	r3, r2, r3
 8009d9e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	61fb      	str	r3, [r7, #28]
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	61bb      	str	r3, [r7, #24]
 8009da8:	e00b      	b.n	8009dc2 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8009daa:	69bb      	ldr	r3, [r7, #24]
 8009dac:	b2da      	uxtb	r2, r3
 8009dae:	69fb      	ldr	r3, [r7, #28]
 8009db0:	1c59      	adds	r1, r3, #1
 8009db2:	61f9      	str	r1, [r7, #28]
 8009db4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009db8:	b2d2      	uxtb	r2, r2
 8009dba:	701a      	strb	r2, [r3, #0]
 8009dbc:	69bb      	ldr	r3, [r7, #24]
 8009dbe:	09db      	lsrs	r3, r3, #7
 8009dc0:	61bb      	str	r3, [r7, #24]
 8009dc2:	69bb      	ldr	r3, [r7, #24]
 8009dc4:	2b7f      	cmp	r3, #127	; 0x7f
 8009dc6:	d8f0      	bhi.n	8009daa <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8009dc8:	69fb      	ldr	r3, [r7, #28]
 8009dca:	1c5a      	adds	r2, r3, #1
 8009dcc:	61fa      	str	r2, [r7, #28]
 8009dce:	69ba      	ldr	r2, [r7, #24]
 8009dd0:	b2d2      	uxtb	r2, r2
 8009dd2:	701a      	strb	r2, [r3, #0]
 8009dd4:	69fb      	ldr	r3, [r7, #28]
 8009dd6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8009dd8:	2208      	movs	r2, #8
 8009dda:	68f9      	ldr	r1, [r7, #12]
 8009ddc:	6938      	ldr	r0, [r7, #16]
 8009dde:	f7fe ff59 	bl	8008c94 <_SendPacket>
  RECORD_END();
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	f383 8811 	msr	BASEPRI, r3
}
 8009de8:	bf00      	nop
 8009dea:	3720      	adds	r7, #32
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}
 8009df0:	2400667c 	.word	0x2400667c
 8009df4:	2400664c 	.word	0x2400664c

08009df8 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b088      	sub	sp, #32
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8009e00:	f3ef 8311 	mrs	r3, BASEPRI
 8009e04:	f04f 0120 	mov.w	r1, #32
 8009e08:	f381 8811 	msr	BASEPRI, r1
 8009e0c:	617b      	str	r3, [r7, #20]
 8009e0e:	4819      	ldr	r0, [pc, #100]	; (8009e74 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8009e10:	f7fe fe4d 	bl	8008aae <_PreparePacket>
 8009e14:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8009e1a:	4b17      	ldr	r3, [pc, #92]	; (8009e78 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8009e1c:	691b      	ldr	r3, [r3, #16]
 8009e1e:	687a      	ldr	r2, [r7, #4]
 8009e20:	1ad3      	subs	r3, r2, r3
 8009e22:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	61fb      	str	r3, [r7, #28]
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	61bb      	str	r3, [r7, #24]
 8009e2c:	e00b      	b.n	8009e46 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8009e2e:	69bb      	ldr	r3, [r7, #24]
 8009e30:	b2da      	uxtb	r2, r3
 8009e32:	69fb      	ldr	r3, [r7, #28]
 8009e34:	1c59      	adds	r1, r3, #1
 8009e36:	61f9      	str	r1, [r7, #28]
 8009e38:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009e3c:	b2d2      	uxtb	r2, r2
 8009e3e:	701a      	strb	r2, [r3, #0]
 8009e40:	69bb      	ldr	r3, [r7, #24]
 8009e42:	09db      	lsrs	r3, r3, #7
 8009e44:	61bb      	str	r3, [r7, #24]
 8009e46:	69bb      	ldr	r3, [r7, #24]
 8009e48:	2b7f      	cmp	r3, #127	; 0x7f
 8009e4a:	d8f0      	bhi.n	8009e2e <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8009e4c:	69fb      	ldr	r3, [r7, #28]
 8009e4e:	1c5a      	adds	r2, r3, #1
 8009e50:	61fa      	str	r2, [r7, #28]
 8009e52:	69ba      	ldr	r2, [r7, #24]
 8009e54:	b2d2      	uxtb	r2, r2
 8009e56:	701a      	strb	r2, [r3, #0]
 8009e58:	69fb      	ldr	r3, [r7, #28]
 8009e5a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8009e5c:	2204      	movs	r2, #4
 8009e5e:	68f9      	ldr	r1, [r7, #12]
 8009e60:	6938      	ldr	r0, [r7, #16]
 8009e62:	f7fe ff17 	bl	8008c94 <_SendPacket>
  RECORD_END();
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	f383 8811 	msr	BASEPRI, r3
}
 8009e6c:	bf00      	nop
 8009e6e:	3720      	adds	r7, #32
 8009e70:	46bd      	mov	sp, r7
 8009e72:	bd80      	pop	{r7, pc}
 8009e74:	2400667c 	.word	0x2400667c
 8009e78:	2400664c 	.word	0x2400664c

08009e7c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b088      	sub	sp, #32
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8009e84:	f3ef 8311 	mrs	r3, BASEPRI
 8009e88:	f04f 0120 	mov.w	r1, #32
 8009e8c:	f381 8811 	msr	BASEPRI, r1
 8009e90:	617b      	str	r3, [r7, #20]
 8009e92:	4819      	ldr	r0, [pc, #100]	; (8009ef8 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8009e94:	f7fe fe0b 	bl	8008aae <_PreparePacket>
 8009e98:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8009e9e:	4b17      	ldr	r3, [pc, #92]	; (8009efc <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8009ea0:	691b      	ldr	r3, [r3, #16]
 8009ea2:	687a      	ldr	r2, [r7, #4]
 8009ea4:	1ad3      	subs	r3, r2, r3
 8009ea6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	61fb      	str	r3, [r7, #28]
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	61bb      	str	r3, [r7, #24]
 8009eb0:	e00b      	b.n	8009eca <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8009eb2:	69bb      	ldr	r3, [r7, #24]
 8009eb4:	b2da      	uxtb	r2, r3
 8009eb6:	69fb      	ldr	r3, [r7, #28]
 8009eb8:	1c59      	adds	r1, r3, #1
 8009eba:	61f9      	str	r1, [r7, #28]
 8009ebc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009ec0:	b2d2      	uxtb	r2, r2
 8009ec2:	701a      	strb	r2, [r3, #0]
 8009ec4:	69bb      	ldr	r3, [r7, #24]
 8009ec6:	09db      	lsrs	r3, r3, #7
 8009ec8:	61bb      	str	r3, [r7, #24]
 8009eca:	69bb      	ldr	r3, [r7, #24]
 8009ecc:	2b7f      	cmp	r3, #127	; 0x7f
 8009ece:	d8f0      	bhi.n	8009eb2 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8009ed0:	69fb      	ldr	r3, [r7, #28]
 8009ed2:	1c5a      	adds	r2, r3, #1
 8009ed4:	61fa      	str	r2, [r7, #28]
 8009ed6:	69ba      	ldr	r2, [r7, #24]
 8009ed8:	b2d2      	uxtb	r2, r2
 8009eda:	701a      	strb	r2, [r3, #0]
 8009edc:	69fb      	ldr	r3, [r7, #28]
 8009ede:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8009ee0:	2206      	movs	r2, #6
 8009ee2:	68f9      	ldr	r1, [r7, #12]
 8009ee4:	6938      	ldr	r0, [r7, #16]
 8009ee6:	f7fe fed5 	bl	8008c94 <_SendPacket>
  RECORD_END();
 8009eea:	697b      	ldr	r3, [r7, #20]
 8009eec:	f383 8811 	msr	BASEPRI, r3
}
 8009ef0:	bf00      	nop
 8009ef2:	3720      	adds	r7, #32
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}
 8009ef8:	2400667c 	.word	0x2400667c
 8009efc:	2400664c 	.word	0x2400664c

08009f00 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b08c      	sub	sp, #48	; 0x30
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	4603      	mov	r3, r0
 8009f08:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8009f0a:	4b3b      	ldr	r3, [pc, #236]	; (8009ff8 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d06d      	beq.n	8009fee <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8009f12:	4b39      	ldr	r3, [pc, #228]	; (8009ff8 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8009f18:	2300      	movs	r3, #0
 8009f1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8009f1c:	e008      	b.n	8009f30 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8009f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f20:	691b      	ldr	r3, [r3, #16]
 8009f22:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8009f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d007      	beq.n	8009f3a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8009f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f2c:	3301      	adds	r3, #1
 8009f2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009f30:	79fb      	ldrb	r3, [r7, #7]
 8009f32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f34:	429a      	cmp	r2, r3
 8009f36:	d3f2      	bcc.n	8009f1e <SEGGER_SYSVIEW_SendModule+0x1e>
 8009f38:	e000      	b.n	8009f3c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8009f3a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8009f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d055      	beq.n	8009fee <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8009f42:	f3ef 8311 	mrs	r3, BASEPRI
 8009f46:	f04f 0120 	mov.w	r1, #32
 8009f4a:	f381 8811 	msr	BASEPRI, r1
 8009f4e:	617b      	str	r3, [r7, #20]
 8009f50:	482a      	ldr	r0, [pc, #168]	; (8009ffc <SEGGER_SYSVIEW_SendModule+0xfc>)
 8009f52:	f7fe fdac 	bl	8008aae <_PreparePacket>
 8009f56:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8009f58:	693b      	ldr	r3, [r7, #16]
 8009f5a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	627b      	str	r3, [r7, #36]	; 0x24
 8009f60:	79fb      	ldrb	r3, [r7, #7]
 8009f62:	623b      	str	r3, [r7, #32]
 8009f64:	e00b      	b.n	8009f7e <SEGGER_SYSVIEW_SendModule+0x7e>
 8009f66:	6a3b      	ldr	r3, [r7, #32]
 8009f68:	b2da      	uxtb	r2, r3
 8009f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f6c:	1c59      	adds	r1, r3, #1
 8009f6e:	6279      	str	r1, [r7, #36]	; 0x24
 8009f70:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009f74:	b2d2      	uxtb	r2, r2
 8009f76:	701a      	strb	r2, [r3, #0]
 8009f78:	6a3b      	ldr	r3, [r7, #32]
 8009f7a:	09db      	lsrs	r3, r3, #7
 8009f7c:	623b      	str	r3, [r7, #32]
 8009f7e:	6a3b      	ldr	r3, [r7, #32]
 8009f80:	2b7f      	cmp	r3, #127	; 0x7f
 8009f82:	d8f0      	bhi.n	8009f66 <SEGGER_SYSVIEW_SendModule+0x66>
 8009f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f86:	1c5a      	adds	r2, r3, #1
 8009f88:	627a      	str	r2, [r7, #36]	; 0x24
 8009f8a:	6a3a      	ldr	r2, [r7, #32]
 8009f8c:	b2d2      	uxtb	r2, r2
 8009f8e:	701a      	strb	r2, [r3, #0]
 8009f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f92:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	61fb      	str	r3, [r7, #28]
 8009f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f9a:	689b      	ldr	r3, [r3, #8]
 8009f9c:	61bb      	str	r3, [r7, #24]
 8009f9e:	e00b      	b.n	8009fb8 <SEGGER_SYSVIEW_SendModule+0xb8>
 8009fa0:	69bb      	ldr	r3, [r7, #24]
 8009fa2:	b2da      	uxtb	r2, r3
 8009fa4:	69fb      	ldr	r3, [r7, #28]
 8009fa6:	1c59      	adds	r1, r3, #1
 8009fa8:	61f9      	str	r1, [r7, #28]
 8009faa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009fae:	b2d2      	uxtb	r2, r2
 8009fb0:	701a      	strb	r2, [r3, #0]
 8009fb2:	69bb      	ldr	r3, [r7, #24]
 8009fb4:	09db      	lsrs	r3, r3, #7
 8009fb6:	61bb      	str	r3, [r7, #24]
 8009fb8:	69bb      	ldr	r3, [r7, #24]
 8009fba:	2b7f      	cmp	r3, #127	; 0x7f
 8009fbc:	d8f0      	bhi.n	8009fa0 <SEGGER_SYSVIEW_SendModule+0xa0>
 8009fbe:	69fb      	ldr	r3, [r7, #28]
 8009fc0:	1c5a      	adds	r2, r3, #1
 8009fc2:	61fa      	str	r2, [r7, #28]
 8009fc4:	69ba      	ldr	r2, [r7, #24]
 8009fc6:	b2d2      	uxtb	r2, r2
 8009fc8:	701a      	strb	r2, [r3, #0]
 8009fca:	69fb      	ldr	r3, [r7, #28]
 8009fcc:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8009fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	2280      	movs	r2, #128	; 0x80
 8009fd4:	4619      	mov	r1, r3
 8009fd6:	68f8      	ldr	r0, [r7, #12]
 8009fd8:	f7fe fd1c 	bl	8008a14 <_EncodeStr>
 8009fdc:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8009fde:	2216      	movs	r2, #22
 8009fe0:	68f9      	ldr	r1, [r7, #12]
 8009fe2:	6938      	ldr	r0, [r7, #16]
 8009fe4:	f7fe fe56 	bl	8008c94 <_SendPacket>
      RECORD_END();
 8009fe8:	697b      	ldr	r3, [r7, #20]
 8009fea:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8009fee:	bf00      	nop
 8009ff0:	3730      	adds	r7, #48	; 0x30
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	24006674 	.word	0x24006674
 8009ffc:	2400667c 	.word	0x2400667c

0800a000 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800a000:	b580      	push	{r7, lr}
 800a002:	b082      	sub	sp, #8
 800a004:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800a006:	4b0c      	ldr	r3, [pc, #48]	; (800a038 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d00f      	beq.n	800a02e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800a00e:	4b0a      	ldr	r3, [pc, #40]	; (800a038 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	68db      	ldr	r3, [r3, #12]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d002      	beq.n	800a022 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	68db      	ldr	r3, [r3, #12]
 800a020:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	691b      	ldr	r3, [r3, #16]
 800a026:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d1f2      	bne.n	800a014 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800a02e:	bf00      	nop
 800a030:	3708      	adds	r7, #8
 800a032:	46bd      	mov	sp, r7
 800a034:	bd80      	pop	{r7, pc}
 800a036:	bf00      	nop
 800a038:	24006674 	.word	0x24006674

0800a03c <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b086      	sub	sp, #24
 800a040:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800a042:	f3ef 8311 	mrs	r3, BASEPRI
 800a046:	f04f 0120 	mov.w	r1, #32
 800a04a:	f381 8811 	msr	BASEPRI, r1
 800a04e:	60fb      	str	r3, [r7, #12]
 800a050:	4817      	ldr	r0, [pc, #92]	; (800a0b0 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800a052:	f7fe fd2c 	bl	8008aae <_PreparePacket>
 800a056:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	617b      	str	r3, [r7, #20]
 800a060:	4b14      	ldr	r3, [pc, #80]	; (800a0b4 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800a062:	781b      	ldrb	r3, [r3, #0]
 800a064:	613b      	str	r3, [r7, #16]
 800a066:	e00b      	b.n	800a080 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	b2da      	uxtb	r2, r3
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	1c59      	adds	r1, r3, #1
 800a070:	6179      	str	r1, [r7, #20]
 800a072:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a076:	b2d2      	uxtb	r2, r2
 800a078:	701a      	strb	r2, [r3, #0]
 800a07a:	693b      	ldr	r3, [r7, #16]
 800a07c:	09db      	lsrs	r3, r3, #7
 800a07e:	613b      	str	r3, [r7, #16]
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	2b7f      	cmp	r3, #127	; 0x7f
 800a084:	d8f0      	bhi.n	800a068 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	1c5a      	adds	r2, r3, #1
 800a08a:	617a      	str	r2, [r7, #20]
 800a08c:	693a      	ldr	r2, [r7, #16]
 800a08e:	b2d2      	uxtb	r2, r2
 800a090:	701a      	strb	r2, [r3, #0]
 800a092:	697b      	ldr	r3, [r7, #20]
 800a094:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800a096:	221b      	movs	r2, #27
 800a098:	6879      	ldr	r1, [r7, #4]
 800a09a:	68b8      	ldr	r0, [r7, #8]
 800a09c:	f7fe fdfa 	bl	8008c94 <_SendPacket>
  RECORD_END();
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	f383 8811 	msr	BASEPRI, r3
}
 800a0a6:	bf00      	nop
 800a0a8:	3718      	adds	r7, #24
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}
 800a0ae:	bf00      	nop
 800a0b0:	2400667c 	.word	0x2400667c
 800a0b4:	24006678 	.word	0x24006678

0800a0b8 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 800a0b8:	b40f      	push	{r0, r1, r2, r3}
 800a0ba:	b580      	push	{r7, lr}
 800a0bc:	b082      	sub	sp, #8
 800a0be:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 800a0c0:	f107 0314 	add.w	r3, r7, #20
 800a0c4:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800a0c6:	1d3b      	adds	r3, r7, #4
 800a0c8:	461a      	mov	r2, r3
 800a0ca:	2100      	movs	r1, #0
 800a0cc:	6938      	ldr	r0, [r7, #16]
 800a0ce:	f7ff f86b 	bl	80091a8 <_VPrintTarget>
  va_end(ParamList);
}
 800a0d2:	bf00      	nop
 800a0d4:	3708      	adds	r7, #8
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a0dc:	b004      	add	sp, #16
 800a0de:	4770      	bx	lr

0800a0e0 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b08a      	sub	sp, #40	; 0x28
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a0e8:	f3ef 8311 	mrs	r3, BASEPRI
 800a0ec:	f04f 0120 	mov.w	r1, #32
 800a0f0:	f381 8811 	msr	BASEPRI, r1
 800a0f4:	617b      	str	r3, [r7, #20]
 800a0f6:	4827      	ldr	r0, [pc, #156]	; (800a194 <SEGGER_SYSVIEW_Warn+0xb4>)
 800a0f8:	f7fe fcd9 	bl	8008aae <_PreparePacket>
 800a0fc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a0fe:	2280      	movs	r2, #128	; 0x80
 800a100:	6879      	ldr	r1, [r7, #4]
 800a102:	6938      	ldr	r0, [r7, #16]
 800a104:	f7fe fc86 	bl	8008a14 <_EncodeStr>
 800a108:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	627b      	str	r3, [r7, #36]	; 0x24
 800a10e:	2301      	movs	r3, #1
 800a110:	623b      	str	r3, [r7, #32]
 800a112:	e00b      	b.n	800a12c <SEGGER_SYSVIEW_Warn+0x4c>
 800a114:	6a3b      	ldr	r3, [r7, #32]
 800a116:	b2da      	uxtb	r2, r3
 800a118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a11a:	1c59      	adds	r1, r3, #1
 800a11c:	6279      	str	r1, [r7, #36]	; 0x24
 800a11e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a122:	b2d2      	uxtb	r2, r2
 800a124:	701a      	strb	r2, [r3, #0]
 800a126:	6a3b      	ldr	r3, [r7, #32]
 800a128:	09db      	lsrs	r3, r3, #7
 800a12a:	623b      	str	r3, [r7, #32]
 800a12c:	6a3b      	ldr	r3, [r7, #32]
 800a12e:	2b7f      	cmp	r3, #127	; 0x7f
 800a130:	d8f0      	bhi.n	800a114 <SEGGER_SYSVIEW_Warn+0x34>
 800a132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a134:	1c5a      	adds	r2, r3, #1
 800a136:	627a      	str	r2, [r7, #36]	; 0x24
 800a138:	6a3a      	ldr	r2, [r7, #32]
 800a13a:	b2d2      	uxtb	r2, r2
 800a13c:	701a      	strb	r2, [r3, #0]
 800a13e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a140:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	61fb      	str	r3, [r7, #28]
 800a146:	2300      	movs	r3, #0
 800a148:	61bb      	str	r3, [r7, #24]
 800a14a:	e00b      	b.n	800a164 <SEGGER_SYSVIEW_Warn+0x84>
 800a14c:	69bb      	ldr	r3, [r7, #24]
 800a14e:	b2da      	uxtb	r2, r3
 800a150:	69fb      	ldr	r3, [r7, #28]
 800a152:	1c59      	adds	r1, r3, #1
 800a154:	61f9      	str	r1, [r7, #28]
 800a156:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a15a:	b2d2      	uxtb	r2, r2
 800a15c:	701a      	strb	r2, [r3, #0]
 800a15e:	69bb      	ldr	r3, [r7, #24]
 800a160:	09db      	lsrs	r3, r3, #7
 800a162:	61bb      	str	r3, [r7, #24]
 800a164:	69bb      	ldr	r3, [r7, #24]
 800a166:	2b7f      	cmp	r3, #127	; 0x7f
 800a168:	d8f0      	bhi.n	800a14c <SEGGER_SYSVIEW_Warn+0x6c>
 800a16a:	69fb      	ldr	r3, [r7, #28]
 800a16c:	1c5a      	adds	r2, r3, #1
 800a16e:	61fa      	str	r2, [r7, #28]
 800a170:	69ba      	ldr	r2, [r7, #24]
 800a172:	b2d2      	uxtb	r2, r2
 800a174:	701a      	strb	r2, [r3, #0]
 800a176:	69fb      	ldr	r3, [r7, #28]
 800a178:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800a17a:	221a      	movs	r2, #26
 800a17c:	68f9      	ldr	r1, [r7, #12]
 800a17e:	6938      	ldr	r0, [r7, #16]
 800a180:	f7fe fd88 	bl	8008c94 <_SendPacket>
  RECORD_END();
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	f383 8811 	msr	BASEPRI, r3
}
 800a18a:	bf00      	nop
 800a18c:	3728      	adds	r7, #40	; 0x28
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
 800a192:	bf00      	nop
 800a194:	2400667c 	.word	0x2400667c

0800a198 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 800a198:	b580      	push	{r7, lr}
 800a19a:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800a19c:	4b13      	ldr	r3, [pc, #76]	; (800a1ec <SEGGER_SYSVIEW_IsStarted+0x54>)
 800a19e:	7e1b      	ldrb	r3, [r3, #24]
 800a1a0:	4619      	mov	r1, r3
 800a1a2:	4a13      	ldr	r2, [pc, #76]	; (800a1f0 <SEGGER_SYSVIEW_IsStarted+0x58>)
 800a1a4:	460b      	mov	r3, r1
 800a1a6:	005b      	lsls	r3, r3, #1
 800a1a8:	440b      	add	r3, r1
 800a1aa:	00db      	lsls	r3, r3, #3
 800a1ac:	4413      	add	r3, r2
 800a1ae:	336c      	adds	r3, #108	; 0x6c
 800a1b0:	681a      	ldr	r2, [r3, #0]
 800a1b2:	4b0e      	ldr	r3, [pc, #56]	; (800a1ec <SEGGER_SYSVIEW_IsStarted+0x54>)
 800a1b4:	7e1b      	ldrb	r3, [r3, #24]
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	490d      	ldr	r1, [pc, #52]	; (800a1f0 <SEGGER_SYSVIEW_IsStarted+0x58>)
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	005b      	lsls	r3, r3, #1
 800a1be:	4403      	add	r3, r0
 800a1c0:	00db      	lsls	r3, r3, #3
 800a1c2:	440b      	add	r3, r1
 800a1c4:	3370      	adds	r3, #112	; 0x70
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d00b      	beq.n	800a1e4 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800a1cc:	4b07      	ldr	r3, [pc, #28]	; (800a1ec <SEGGER_SYSVIEW_IsStarted+0x54>)
 800a1ce:	789b      	ldrb	r3, [r3, #2]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d107      	bne.n	800a1e4 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800a1d4:	4b05      	ldr	r3, [pc, #20]	; (800a1ec <SEGGER_SYSVIEW_IsStarted+0x54>)
 800a1d6:	2201      	movs	r2, #1
 800a1d8:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800a1da:	f7fe fc75 	bl	8008ac8 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800a1de:	4b03      	ldr	r3, [pc, #12]	; (800a1ec <SEGGER_SYSVIEW_IsStarted+0x54>)
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 800a1e4:	4b01      	ldr	r3, [pc, #4]	; (800a1ec <SEGGER_SYSVIEW_IsStarted+0x54>)
 800a1e6:	781b      	ldrb	r3, [r3, #0]
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	bd80      	pop	{r7, pc}
 800a1ec:	2400664c 	.word	0x2400664c
 800a1f0:	24006be4 	.word	0x24006be4

0800a1f4 <__libc_init_array>:
 800a1f4:	b570      	push	{r4, r5, r6, lr}
 800a1f6:	4d0d      	ldr	r5, [pc, #52]	; (800a22c <__libc_init_array+0x38>)
 800a1f8:	4c0d      	ldr	r4, [pc, #52]	; (800a230 <__libc_init_array+0x3c>)
 800a1fa:	1b64      	subs	r4, r4, r5
 800a1fc:	10a4      	asrs	r4, r4, #2
 800a1fe:	2600      	movs	r6, #0
 800a200:	42a6      	cmp	r6, r4
 800a202:	d109      	bne.n	800a218 <__libc_init_array+0x24>
 800a204:	4d0b      	ldr	r5, [pc, #44]	; (800a234 <__libc_init_array+0x40>)
 800a206:	4c0c      	ldr	r4, [pc, #48]	; (800a238 <__libc_init_array+0x44>)
 800a208:	f000 f83c 	bl	800a284 <_init>
 800a20c:	1b64      	subs	r4, r4, r5
 800a20e:	10a4      	asrs	r4, r4, #2
 800a210:	2600      	movs	r6, #0
 800a212:	42a6      	cmp	r6, r4
 800a214:	d105      	bne.n	800a222 <__libc_init_array+0x2e>
 800a216:	bd70      	pop	{r4, r5, r6, pc}
 800a218:	f855 3b04 	ldr.w	r3, [r5], #4
 800a21c:	4798      	blx	r3
 800a21e:	3601      	adds	r6, #1
 800a220:	e7ee      	b.n	800a200 <__libc_init_array+0xc>
 800a222:	f855 3b04 	ldr.w	r3, [r5], #4
 800a226:	4798      	blx	r3
 800a228:	3601      	adds	r6, #1
 800a22a:	e7f2      	b.n	800a212 <__libc_init_array+0x1e>
 800a22c:	0800a4dc 	.word	0x0800a4dc
 800a230:	0800a4dc 	.word	0x0800a4dc
 800a234:	0800a4dc 	.word	0x0800a4dc
 800a238:	0800a4e0 	.word	0x0800a4e0

0800a23c <memcmp>:
 800a23c:	b530      	push	{r4, r5, lr}
 800a23e:	3901      	subs	r1, #1
 800a240:	2400      	movs	r4, #0
 800a242:	42a2      	cmp	r2, r4
 800a244:	d101      	bne.n	800a24a <memcmp+0xe>
 800a246:	2000      	movs	r0, #0
 800a248:	e005      	b.n	800a256 <memcmp+0x1a>
 800a24a:	5d03      	ldrb	r3, [r0, r4]
 800a24c:	3401      	adds	r4, #1
 800a24e:	5d0d      	ldrb	r5, [r1, r4]
 800a250:	42ab      	cmp	r3, r5
 800a252:	d0f6      	beq.n	800a242 <memcmp+0x6>
 800a254:	1b58      	subs	r0, r3, r5
 800a256:	bd30      	pop	{r4, r5, pc}

0800a258 <memcpy>:
 800a258:	440a      	add	r2, r1
 800a25a:	4291      	cmp	r1, r2
 800a25c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a260:	d100      	bne.n	800a264 <memcpy+0xc>
 800a262:	4770      	bx	lr
 800a264:	b510      	push	{r4, lr}
 800a266:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a26a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a26e:	4291      	cmp	r1, r2
 800a270:	d1f9      	bne.n	800a266 <memcpy+0xe>
 800a272:	bd10      	pop	{r4, pc}

0800a274 <memset>:
 800a274:	4402      	add	r2, r0
 800a276:	4603      	mov	r3, r0
 800a278:	4293      	cmp	r3, r2
 800a27a:	d100      	bne.n	800a27e <memset+0xa>
 800a27c:	4770      	bx	lr
 800a27e:	f803 1b01 	strb.w	r1, [r3], #1
 800a282:	e7f9      	b.n	800a278 <memset+0x4>

0800a284 <_init>:
 800a284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a286:	bf00      	nop
 800a288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a28a:	bc08      	pop	{r3}
 800a28c:	469e      	mov	lr, r3
 800a28e:	4770      	bx	lr

0800a290 <_fini>:
 800a290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a292:	bf00      	nop
 800a294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a296:	bc08      	pop	{r3}
 800a298:	469e      	mov	lr, r3
 800a29a:	4770      	bx	lr
