<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>template: DAC_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">template
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public 属性</a> &#124;
<a href="struct_d_a_c___type_def-members.html">所有成员列表</a>  </div>
  <div class="headertitle"><div class="title">DAC_TypeDef结构体 参考</div></div>
</div><!--header-->
<div class="contents">

<p>Digital to analog converter register  
 <a href="struct_d_a_c___type_def.html#details">更多...</a></p>

<p><code>#include &lt;<a class="el" href="reg__dac_8h_source.html">reg_dac.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public 属性</h2></td></tr>
<tr class="memitem:aac010860679bd3c5665fa5489e657ece"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#aac010860679bd3c5665fa5489e657ece">CR</a></td></tr>
<tr class="memdesc:aac010860679bd3c5665fa5489e657ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC control register, offset: 0x00  <a href="struct_d_a_c___type_def.html#aac010860679bd3c5665fa5489e657ece">更多...</a><br /></td></tr>
<tr class="separator:aac010860679bd3c5665fa5489e657ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eccd447f58c493f911c5aca6b4cbc51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a6eccd447f58c493f911c5aca6b4cbc51">SWTRIGR</a></td></tr>
<tr class="memdesc:a6eccd447f58c493f911c5aca6b4cbc51"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC software trigger register, offset: 0x04  <a href="struct_d_a_c___type_def.html#a6eccd447f58c493f911c5aca6b4cbc51">更多...</a><br /></td></tr>
<tr class="separator:a6eccd447f58c493f911c5aca6b4cbc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58bb296fb0ad683c229ad5f523518160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a58bb296fb0ad683c229ad5f523518160">DHR12R1</a></td></tr>
<tr class="memdesc:a58bb296fb0ad683c229ad5f523518160"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 12-bit right align data register, offset: 0x08  <a href="struct_d_a_c___type_def.html#a58bb296fb0ad683c229ad5f523518160">更多...</a><br /></td></tr>
<tr class="separator:a58bb296fb0ad683c229ad5f523518160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a057047f2476020075fbc2e15df3a9783"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a057047f2476020075fbc2e15df3a9783">DHR12L1</a></td></tr>
<tr class="memdesc:a057047f2476020075fbc2e15df3a9783"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 12-bit left align data register, offset: 0x0C  <a href="struct_d_a_c___type_def.html#a057047f2476020075fbc2e15df3a9783">更多...</a><br /></td></tr>
<tr class="separator:a057047f2476020075fbc2e15df3a9783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76683744875b11e7644f72e7ca29476a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a76683744875b11e7644f72e7ca29476a">DHR8R1</a></td></tr>
<tr class="memdesc:a76683744875b11e7644f72e7ca29476a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 8-bit right align data register, offset: 0x10  <a href="struct_d_a_c___type_def.html#a76683744875b11e7644f72e7ca29476a">更多...</a><br /></td></tr>
<tr class="separator:a76683744875b11e7644f72e7ca29476a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae940ddd59d2199713f18730e4c12e83d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#ae940ddd59d2199713f18730e4c12e83d">DHR12R2</a></td></tr>
<tr class="memdesc:ae940ddd59d2199713f18730e4c12e83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 12-bit right align data register, offset: 0x14  <a href="struct_d_a_c___type_def.html#ae940ddd59d2199713f18730e4c12e83d">更多...</a><br /></td></tr>
<tr class="separator:ae940ddd59d2199713f18730e4c12e83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adccdd1fbc45178e509a604c1b4cf127d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#adccdd1fbc45178e509a604c1b4cf127d">DHR12L2</a></td></tr>
<tr class="memdesc:adccdd1fbc45178e509a604c1b4cf127d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 12-bit left align data register, offset: 0x18  <a href="struct_d_a_c___type_def.html#adccdd1fbc45178e509a604c1b4cf127d">更多...</a><br /></td></tr>
<tr class="separator:adccdd1fbc45178e509a604c1b4cf127d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae43a8c455ebbdfecbcc2fcf57c3cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a2ae43a8c455ebbdfecbcc2fcf57c3cf5">DHR8R2</a></td></tr>
<tr class="memdesc:a2ae43a8c455ebbdfecbcc2fcf57c3cf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 8-bit right align data register, offset: 0x1C  <a href="struct_d_a_c___type_def.html#a2ae43a8c455ebbdfecbcc2fcf57c3cf5">更多...</a><br /></td></tr>
<tr class="separator:a2ae43a8c455ebbdfecbcc2fcf57c3cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e13dc7f1ca687d727cd987a135cbeb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a7e13dc7f1ca687d727cd987a135cbeb6">DHR12RD</a></td></tr>
<tr class="memdesc:a7e13dc7f1ca687d727cd987a135cbeb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual channel 12-bit right align data register,offset: 0x20  <a href="struct_d_a_c___type_def.html#a7e13dc7f1ca687d727cd987a135cbeb6">更多...</a><br /></td></tr>
<tr class="separator:a7e13dc7f1ca687d727cd987a135cbeb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfef5e58237f1aa916c2f913622337df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#acfef5e58237f1aa916c2f913622337df">DHR12LD</a></td></tr>
<tr class="memdesc:acfef5e58237f1aa916c2f913622337df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual channel 12-bit left align data register, offset: 0x24  <a href="struct_d_a_c___type_def.html#acfef5e58237f1aa916c2f913622337df">更多...</a><br /></td></tr>
<tr class="separator:acfef5e58237f1aa916c2f913622337df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad93e2c6d3e7a0b34faca2ee5e4927432"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#ad93e2c6d3e7a0b34faca2ee5e4927432">DHR8RD</a></td></tr>
<tr class="memdesc:ad93e2c6d3e7a0b34faca2ee5e4927432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual channel 8-bit right align data register, offset: 0x28  <a href="struct_d_a_c___type_def.html#ad93e2c6d3e7a0b34faca2ee5e4927432">更多...</a><br /></td></tr>
<tr class="separator:ad93e2c6d3e7a0b34faca2ee5e4927432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43466a2e43f978de412b197ed5029098"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a43466a2e43f978de412b197ed5029098">DOR1</a></td></tr>
<tr class="memdesc:a43466a2e43f978de412b197ed5029098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 output register, offset: 0x2C  <a href="struct_d_a_c___type_def.html#a43466a2e43f978de412b197ed5029098">更多...</a><br /></td></tr>
<tr class="separator:a43466a2e43f978de412b197ed5029098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93b78bcb32586e36551add3cc652515"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#af93b78bcb32586e36551add3cc652515">DOR2</a></td></tr>
<tr class="memdesc:af93b78bcb32586e36551add3cc652515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 output register, offset: 0x30  <a href="struct_d_a_c___type_def.html#af93b78bcb32586e36551add3cc652515">更多...</a><br /></td></tr>
<tr class="separator:af93b78bcb32586e36551add3cc652515"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<div class="textblock"><p >Digital to analog converter register </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00054">54</a> 行定义.</p>
</div><h2 class="groupheader">类成员变量说明</h2>
<a id="aac010860679bd3c5665fa5489e657ece" name="aac010860679bd3c5665fa5489e657ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac010860679bd3c5665fa5489e657ece">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DAC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC control register, offset: 0x00 </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00055">55</a> 行定义.</p>

</div>
</div>
<a id="a057047f2476020075fbc2e15df3a9783" name="a057047f2476020075fbc2e15df3a9783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a057047f2476020075fbc2e15df3a9783">&#9670;&#160;</a></span>DHR12L1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DAC_TypeDef::DHR12L1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 12-bit left align data register, offset: 0x0C </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00058">58</a> 行定义.</p>

</div>
</div>
<a id="adccdd1fbc45178e509a604c1b4cf127d" name="adccdd1fbc45178e509a604c1b4cf127d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adccdd1fbc45178e509a604c1b4cf127d">&#9670;&#160;</a></span>DHR12L2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DAC_TypeDef::DHR12L2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 12-bit left align data register, offset: 0x18 </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00061">61</a> 行定义.</p>

</div>
</div>
<a id="acfef5e58237f1aa916c2f913622337df" name="acfef5e58237f1aa916c2f913622337df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfef5e58237f1aa916c2f913622337df">&#9670;&#160;</a></span>DHR12LD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DAC_TypeDef::DHR12LD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dual channel 12-bit left align data register, offset: 0x24 </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00064">64</a> 行定义.</p>

</div>
</div>
<a id="a58bb296fb0ad683c229ad5f523518160" name="a58bb296fb0ad683c229ad5f523518160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58bb296fb0ad683c229ad5f523518160">&#9670;&#160;</a></span>DHR12R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DAC_TypeDef::DHR12R1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 12-bit right align data register, offset: 0x08 </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00057">57</a> 行定义.</p>

</div>
</div>
<a id="ae940ddd59d2199713f18730e4c12e83d" name="ae940ddd59d2199713f18730e4c12e83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae940ddd59d2199713f18730e4c12e83d">&#9670;&#160;</a></span>DHR12R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DAC_TypeDef::DHR12R2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 12-bit right align data register, offset: 0x14 </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00060">60</a> 行定义.</p>

</div>
</div>
<a id="a7e13dc7f1ca687d727cd987a135cbeb6" name="a7e13dc7f1ca687d727cd987a135cbeb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e13dc7f1ca687d727cd987a135cbeb6">&#9670;&#160;</a></span>DHR12RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DAC_TypeDef::DHR12RD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dual channel 12-bit right align data register,offset: 0x20 </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00063">63</a> 行定义.</p>

</div>
</div>
<a id="a76683744875b11e7644f72e7ca29476a" name="a76683744875b11e7644f72e7ca29476a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76683744875b11e7644f72e7ca29476a">&#9670;&#160;</a></span>DHR8R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DAC_TypeDef::DHR8R1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 8-bit right align data register, offset: 0x10 </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00059">59</a> 行定义.</p>

</div>
</div>
<a id="a2ae43a8c455ebbdfecbcc2fcf57c3cf5" name="a2ae43a8c455ebbdfecbcc2fcf57c3cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ae43a8c455ebbdfecbcc2fcf57c3cf5">&#9670;&#160;</a></span>DHR8R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DAC_TypeDef::DHR8R2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 8-bit right align data register, offset: 0x1C </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00062">62</a> 行定义.</p>

</div>
</div>
<a id="ad93e2c6d3e7a0b34faca2ee5e4927432" name="ad93e2c6d3e7a0b34faca2ee5e4927432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad93e2c6d3e7a0b34faca2ee5e4927432">&#9670;&#160;</a></span>DHR8RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DAC_TypeDef::DHR8RD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dual channel 8-bit right align data register, offset: 0x28 </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00065">65</a> 行定义.</p>

</div>
</div>
<a id="a43466a2e43f978de412b197ed5029098" name="a43466a2e43f978de412b197ed5029098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43466a2e43f978de412b197ed5029098">&#9670;&#160;</a></span>DOR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DAC_TypeDef::DOR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 output register, offset: 0x2C </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00066">66</a> 行定义.</p>

</div>
</div>
<a id="af93b78bcb32586e36551add3cc652515" name="af93b78bcb32586e36551add3cc652515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93b78bcb32586e36551add3cc652515">&#9670;&#160;</a></span>DOR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DAC_TypeDef::DOR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 output register, offset: 0x30 </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00067">67</a> 行定义.</p>

</div>
</div>
<a id="a6eccd447f58c493f911c5aca6b4cbc51" name="a6eccd447f58c493f911c5aca6b4cbc51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eccd447f58c493f911c5aca6b4cbc51">&#9670;&#160;</a></span>SWTRIGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DAC_TypeDef::SWTRIGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC software trigger register, offset: 0x04 </p>

<p class="definition">在文件 <a class="el" href="reg__dac_8h_source.html">reg_dac.h</a> 第 <a class="el" href="reg__dac_8h_source.html#l00056">56</a> 行定义.</p>

</div>
</div>
<hr/>该结构体的文档由以下文件生成:<ul>
<li>C:/Users/XerolySkinner/Desktop/MM_Device/MM32F327x/Include/<a class="el" href="reg__dac_8h_source.html">reg_dac.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
