HloModule xla_computation_vecadd_jit, entry_computation_layout={(f32[3]{0}, f32[3]{0})->(f32[3]{0})}

vecadd_jit.3 {
  Arg_0.4 = f32[3]{0} parameter(0)
  Arg_1.5 = f32[3]{0} parameter(1)
  ROOT add.6 = f32[3]{0} add(Arg_0.4, Arg_1.5)
}

ENTRY main.9 {
  Arg_0.1 = f32[3]{0} parameter(0)
  Arg_1.2 = f32[3]{0} parameter(1)
  call.7 = f32[3]{0} call(Arg_0.1, Arg_1.2), to_apply=vecadd_jit.3
  ROOT tuple.8 = (f32[3]{0}) tuple(call.7)
}
