-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bnn_sign_and_quantize_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read19 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read20 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read21 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read22 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read23 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read26 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read27 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read28 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read29 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read30 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read31 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read32 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read33 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read34 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read35 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read36 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read37 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read38 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read39 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read40 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read41 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read42 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read43 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read44 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read45 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read46 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read47 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read48 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read49 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read50 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read51 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read52 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read53 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read54 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read55 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read56 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read57 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read58 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read59 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read60 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read61 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read62 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read63 : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of bnn_sign_and_quantize_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_w1_phi_fu_613_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal w1_reg_610 : STD_LOGIC_VECTOR (0 downto 0);
    signal w1_reg_610_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w1_reg_610_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outw_2_fu_667_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_2_reg_1645 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln79_2_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1651 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_3_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_3_reg_1656 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_4_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_4_reg_1661 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_5_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_5_reg_1666 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_6_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_6_reg_1671 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_7_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_7_reg_1676 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_8_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_8_reg_1681 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_9_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_9_reg_1686 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_10_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_10_reg_1691 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_11_fu_809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_11_reg_1696 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_12_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_12_reg_1701 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_12_reg_1701_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_13_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_13_reg_1706 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_13_reg_1706_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_14_fu_851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_14_reg_1711 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_14_reg_1711_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_15_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_15_reg_1716 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_15_reg_1716_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_16_fu_879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_16_reg_1721 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_16_reg_1721_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_17_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_17_reg_1726 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_17_reg_1726_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_18_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_18_reg_1731 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_18_reg_1731_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_19_fu_921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_19_reg_1736 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_19_reg_1736_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_20_fu_935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_20_reg_1741 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_20_reg_1741_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_21_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_21_reg_1746 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_21_reg_1746_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_22_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_22_reg_1751 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_22_reg_1751_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_22_reg_1751_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_23_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_23_reg_1756 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_23_reg_1756_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_23_reg_1756_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_24_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_24_reg_1761 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_24_reg_1761_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_24_reg_1761_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_25_fu_1005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_25_reg_1766 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_25_reg_1766_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_25_reg_1766_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_26_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_26_reg_1771 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_26_reg_1771_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_26_reg_1771_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_27_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_27_reg_1776 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_27_reg_1776_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_27_reg_1776_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_28_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_28_reg_1781 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_28_reg_1781_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_28_reg_1781_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_29_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_29_reg_1786 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_29_reg_1786_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_29_reg_1786_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_30_fu_1075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_30_reg_1791 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_30_reg_1791_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_30_reg_1791_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_31_fu_1089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_31_reg_1796 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_31_reg_1796_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_31_reg_1796_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal w_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_reg_1801 : STD_LOGIC_VECTOR (0 downto 0);
    signal outw_22_fu_1262_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_22_reg_1806 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_42_fu_1430_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_42_reg_1812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal output_1_fu_218 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal outw_62_fu_1598_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_output_1_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal output_fu_222 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln79_fu_621_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln79_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln79_2_fu_643_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outw_fu_635_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln79_1_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outw_1_fu_657_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln79_3_fu_675_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_4_fu_689_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_5_fu_703_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_6_fu_717_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_7_fu_731_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_8_fu_745_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_9_fu_759_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_10_fu_773_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_11_fu_787_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_12_fu_801_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_13_fu_815_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_14_fu_829_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_15_fu_843_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_16_fu_857_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_17_fu_871_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_18_fu_885_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_19_fu_899_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_20_fu_913_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_21_fu_927_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_22_fu_941_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_23_fu_955_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_24_fu_969_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_25_fu_983_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_26_fu_997_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_27_fu_1011_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_28_fu_1025_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_29_fu_1039_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_30_fu_1053_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_31_fu_1067_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln79_32_fu_1081_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outw_3_fu_1101_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_4_fu_1110_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_5_fu_1116_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_6_fu_1126_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_7_fu_1133_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_8_fu_1143_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_9_fu_1150_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_10_fu_1160_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_11_fu_1167_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_12_fu_1177_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_13_fu_1184_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_14_fu_1194_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_15_fu_1201_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_16_fu_1211_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_17_fu_1218_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_18_fu_1228_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_19_fu_1235_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_20_fu_1245_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_21_fu_1252_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_23_fu_1269_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_24_fu_1278_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_25_fu_1284_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_26_fu_1294_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_27_fu_1301_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_28_fu_1311_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_29_fu_1318_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_30_fu_1328_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_31_fu_1335_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_32_fu_1345_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_33_fu_1352_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_34_fu_1362_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_35_fu_1369_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_36_fu_1379_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_37_fu_1386_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_38_fu_1396_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_39_fu_1403_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_40_fu_1413_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_41_fu_1420_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_43_fu_1437_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_44_fu_1446_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_45_fu_1452_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_46_fu_1462_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_47_fu_1469_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_48_fu_1479_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_49_fu_1486_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_50_fu_1496_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_51_fu_1503_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_52_fu_1513_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_53_fu_1520_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_54_fu_1530_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_55_fu_1537_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_56_fu_1547_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_57_fu_1554_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_58_fu_1564_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_59_fu_1571_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_60_fu_1581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_61_fu_1588_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_1018 : BOOLEAN;
    signal ap_condition_1023 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component bnn_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_U : component bnn_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_return_0_preg <= output_fu_222;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_return_1_preg <= ap_sig_allocacmp_output_1_load;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    w1_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                if ((ap_const_boolean_1 = ap_condition_1023)) then 
                    w1_reg_610 <= w_reg_1801;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1))) then 
                    w1_reg_610 <= ap_const_lv1_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln79_10_reg_1691 <= icmp_ln79_10_fu_795_p2;
                icmp_ln79_11_reg_1696 <= icmp_ln79_11_fu_809_p2;
                icmp_ln79_12_reg_1701 <= icmp_ln79_12_fu_823_p2;
                icmp_ln79_12_reg_1701_pp0_iter1_reg <= icmp_ln79_12_reg_1701;
                icmp_ln79_13_reg_1706 <= icmp_ln79_13_fu_837_p2;
                icmp_ln79_13_reg_1706_pp0_iter1_reg <= icmp_ln79_13_reg_1706;
                icmp_ln79_14_reg_1711 <= icmp_ln79_14_fu_851_p2;
                icmp_ln79_14_reg_1711_pp0_iter1_reg <= icmp_ln79_14_reg_1711;
                icmp_ln79_15_reg_1716 <= icmp_ln79_15_fu_865_p2;
                icmp_ln79_15_reg_1716_pp0_iter1_reg <= icmp_ln79_15_reg_1716;
                icmp_ln79_16_reg_1721 <= icmp_ln79_16_fu_879_p2;
                icmp_ln79_16_reg_1721_pp0_iter1_reg <= icmp_ln79_16_reg_1721;
                icmp_ln79_17_reg_1726 <= icmp_ln79_17_fu_893_p2;
                icmp_ln79_17_reg_1726_pp0_iter1_reg <= icmp_ln79_17_reg_1726;
                icmp_ln79_18_reg_1731 <= icmp_ln79_18_fu_907_p2;
                icmp_ln79_18_reg_1731_pp0_iter1_reg <= icmp_ln79_18_reg_1731;
                icmp_ln79_19_reg_1736 <= icmp_ln79_19_fu_921_p2;
                icmp_ln79_19_reg_1736_pp0_iter1_reg <= icmp_ln79_19_reg_1736;
                icmp_ln79_20_reg_1741 <= icmp_ln79_20_fu_935_p2;
                icmp_ln79_20_reg_1741_pp0_iter1_reg <= icmp_ln79_20_reg_1741;
                icmp_ln79_21_reg_1746 <= icmp_ln79_21_fu_949_p2;
                icmp_ln79_21_reg_1746_pp0_iter1_reg <= icmp_ln79_21_reg_1746;
                icmp_ln79_22_reg_1751 <= icmp_ln79_22_fu_963_p2;
                icmp_ln79_22_reg_1751_pp0_iter1_reg <= icmp_ln79_22_reg_1751;
                icmp_ln79_23_reg_1756 <= icmp_ln79_23_fu_977_p2;
                icmp_ln79_23_reg_1756_pp0_iter1_reg <= icmp_ln79_23_reg_1756;
                icmp_ln79_24_reg_1761 <= icmp_ln79_24_fu_991_p2;
                icmp_ln79_24_reg_1761_pp0_iter1_reg <= icmp_ln79_24_reg_1761;
                icmp_ln79_25_reg_1766 <= icmp_ln79_25_fu_1005_p2;
                icmp_ln79_25_reg_1766_pp0_iter1_reg <= icmp_ln79_25_reg_1766;
                icmp_ln79_26_reg_1771 <= icmp_ln79_26_fu_1019_p2;
                icmp_ln79_26_reg_1771_pp0_iter1_reg <= icmp_ln79_26_reg_1771;
                icmp_ln79_27_reg_1776 <= icmp_ln79_27_fu_1033_p2;
                icmp_ln79_27_reg_1776_pp0_iter1_reg <= icmp_ln79_27_reg_1776;
                icmp_ln79_28_reg_1781 <= icmp_ln79_28_fu_1047_p2;
                icmp_ln79_28_reg_1781_pp0_iter1_reg <= icmp_ln79_28_reg_1781;
                icmp_ln79_29_reg_1786 <= icmp_ln79_29_fu_1061_p2;
                icmp_ln79_29_reg_1786_pp0_iter1_reg <= icmp_ln79_29_reg_1786;
                icmp_ln79_2_reg_1651 <= icmp_ln79_2_fu_683_p2;
                icmp_ln79_30_reg_1791 <= icmp_ln79_30_fu_1075_p2;
                icmp_ln79_30_reg_1791_pp0_iter1_reg <= icmp_ln79_30_reg_1791;
                icmp_ln79_31_reg_1796 <= icmp_ln79_31_fu_1089_p2;
                icmp_ln79_31_reg_1796_pp0_iter1_reg <= icmp_ln79_31_reg_1796;
                icmp_ln79_3_reg_1656 <= icmp_ln79_3_fu_697_p2;
                icmp_ln79_4_reg_1661 <= icmp_ln79_4_fu_711_p2;
                icmp_ln79_5_reg_1666 <= icmp_ln79_5_fu_725_p2;
                icmp_ln79_6_reg_1671 <= icmp_ln79_6_fu_739_p2;
                icmp_ln79_7_reg_1676 <= icmp_ln79_7_fu_753_p2;
                icmp_ln79_8_reg_1681 <= icmp_ln79_8_fu_767_p2;
                icmp_ln79_9_reg_1686 <= icmp_ln79_9_fu_781_p2;
                outw_22_reg_1806 <= outw_22_fu_1262_p3;
                outw_2_reg_1645 <= outw_2_fu_667_p3;
                w1_reg_610_pp0_iter1_reg <= w1_reg_610;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln79_22_reg_1751_pp0_iter2_reg <= icmp_ln79_22_reg_1751_pp0_iter1_reg;
                icmp_ln79_23_reg_1756_pp0_iter2_reg <= icmp_ln79_23_reg_1756_pp0_iter1_reg;
                icmp_ln79_24_reg_1761_pp0_iter2_reg <= icmp_ln79_24_reg_1761_pp0_iter1_reg;
                icmp_ln79_25_reg_1766_pp0_iter2_reg <= icmp_ln79_25_reg_1766_pp0_iter1_reg;
                icmp_ln79_26_reg_1771_pp0_iter2_reg <= icmp_ln79_26_reg_1771_pp0_iter1_reg;
                icmp_ln79_27_reg_1776_pp0_iter2_reg <= icmp_ln79_27_reg_1776_pp0_iter1_reg;
                icmp_ln79_28_reg_1781_pp0_iter2_reg <= icmp_ln79_28_reg_1781_pp0_iter1_reg;
                icmp_ln79_29_reg_1786_pp0_iter2_reg <= icmp_ln79_29_reg_1786_pp0_iter1_reg;
                icmp_ln79_30_reg_1791_pp0_iter2_reg <= icmp_ln79_30_reg_1791_pp0_iter1_reg;
                icmp_ln79_31_reg_1796_pp0_iter2_reg <= icmp_ln79_31_reg_1796_pp0_iter1_reg;
                outw_42_reg_1812 <= outw_42_fu_1430_p3;
                w1_reg_610_pp0_iter2_reg <= w1_reg_610_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (w1_reg_610_pp0_iter2_reg = ap_const_lv1_1))) then
                output_1_fu_218 <= outw_62_fu_1598_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (w1_reg_610_pp0_iter2_reg = ap_const_lv1_0))) then
                output_fu_222 <= outw_62_fu_1598_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                w_reg_1801 <= w_fu_1095_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_1018_assign_proc : process(ap_enable_reg_pp0_iter1, w1_reg_610, ap_block_pp0_stage0)
    begin
                ap_condition_1018 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (w1_reg_610 = ap_const_lv1_0));
    end process;


    ap_condition_1023_assign_proc : process(ap_enable_reg_pp0_iter1, w1_reg_610, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1023 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (w1_reg_610 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_phi_mux_w1_phi_fu_613_p4, ap_start_int)
    begin
        if (((ap_phi_mux_w1_phi_fu_613_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_w1_phi_fu_613_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, w1_reg_610, w_reg_1801, ap_loop_init, ap_condition_1018)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_1018)) then 
                ap_phi_mux_w1_phi_fu_613_p4 <= w_reg_1801;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_w1_phi_fu_613_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_w1_phi_fu_613_p4 <= w1_reg_610;
            end if;
        else 
            ap_phi_mux_w1_phi_fu_613_p4 <= w1_reg_610;
        end if; 
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter3_reg, output_fu_222, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_return_0 <= output_fu_222;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_block_pp0_stage0_11001, ap_sig_allocacmp_output_1_load, ap_loop_exit_ready_pp0_iter3_reg, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_return_1 <= ap_sig_allocacmp_output_1_load;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_sig_allocacmp_output_1_load_assign_proc : process(ap_enable_reg_pp0_iter3, w1_reg_610_pp0_iter2_reg, ap_block_pp0_stage0, output_1_fu_218, outw_62_fu_1598_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (w1_reg_610_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_sig_allocacmp_output_1_load <= outw_62_fu_1598_p3;
        else 
            ap_sig_allocacmp_output_1_load <= output_1_fu_218;
        end if; 
    end process;

    icmp_ln79_10_fu_795_p2 <= "1" when (signed(select_ln79_11_fu_787_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_11_fu_809_p2 <= "1" when (signed(select_ln79_12_fu_801_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_12_fu_823_p2 <= "1" when (signed(select_ln79_13_fu_815_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_13_fu_837_p2 <= "1" when (signed(select_ln79_14_fu_829_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_14_fu_851_p2 <= "1" when (signed(select_ln79_15_fu_843_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_15_fu_865_p2 <= "1" when (signed(select_ln79_16_fu_857_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_16_fu_879_p2 <= "1" when (signed(select_ln79_17_fu_871_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_17_fu_893_p2 <= "1" when (signed(select_ln79_18_fu_885_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_18_fu_907_p2 <= "1" when (signed(select_ln79_19_fu_899_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_19_fu_921_p2 <= "1" when (signed(select_ln79_20_fu_913_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_1_fu_651_p2 <= "1" when (signed(select_ln79_2_fu_643_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_20_fu_935_p2 <= "1" when (signed(select_ln79_21_fu_927_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_21_fu_949_p2 <= "1" when (signed(select_ln79_22_fu_941_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_22_fu_963_p2 <= "1" when (signed(select_ln79_23_fu_955_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_23_fu_977_p2 <= "1" when (signed(select_ln79_24_fu_969_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_24_fu_991_p2 <= "1" when (signed(select_ln79_25_fu_983_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_25_fu_1005_p2 <= "1" when (signed(select_ln79_26_fu_997_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_26_fu_1019_p2 <= "1" when (signed(select_ln79_27_fu_1011_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_27_fu_1033_p2 <= "1" when (signed(select_ln79_28_fu_1025_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_28_fu_1047_p2 <= "1" when (signed(select_ln79_29_fu_1039_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_29_fu_1061_p2 <= "1" when (signed(select_ln79_30_fu_1053_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_2_fu_683_p2 <= "1" when (signed(select_ln79_3_fu_675_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_30_fu_1075_p2 <= "1" when (signed(select_ln79_31_fu_1067_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_31_fu_1089_p2 <= "1" when (signed(select_ln79_32_fu_1081_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_3_fu_697_p2 <= "1" when (signed(select_ln79_4_fu_689_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_4_fu_711_p2 <= "1" when (signed(select_ln79_5_fu_703_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_5_fu_725_p2 <= "1" when (signed(select_ln79_6_fu_717_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_6_fu_739_p2 <= "1" when (signed(select_ln79_7_fu_731_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_7_fu_753_p2 <= "1" when (signed(select_ln79_8_fu_745_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_8_fu_767_p2 <= "1" when (signed(select_ln79_9_fu_759_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_9_fu_781_p2 <= "1" when (signed(select_ln79_10_fu_773_p3) < signed(ap_const_lv10_1)) else "0";
    icmp_ln79_fu_629_p2 <= "1" when (signed(select_ln79_fu_621_p3) < signed(ap_const_lv10_1)) else "0";
    outw_10_fu_1160_p3 <= 
        outw_9_fu_1150_p4 when (icmp_ln79_5_reg_1666(0) = '1') else 
        outw_8_fu_1143_p3;
    
    outw_11_fu_1167_p4_proc : process(outw_10_fu_1160_p3)
    begin
        outw_11_fu_1167_p4 <= outw_10_fu_1160_p3;
        outw_11_fu_1167_p4(25) <= ap_const_lv1_1(0);
    end process;

    outw_12_fu_1177_p3 <= 
        outw_11_fu_1167_p4 when (icmp_ln79_6_reg_1671(0) = '1') else 
        outw_10_fu_1160_p3;
    
    outw_13_fu_1184_p4_proc : process(outw_12_fu_1177_p3)
    begin
        outw_13_fu_1184_p4 <= outw_12_fu_1177_p3;
        outw_13_fu_1184_p4(24) <= ap_const_lv1_1(0);
    end process;

    outw_14_fu_1194_p3 <= 
        outw_13_fu_1184_p4 when (icmp_ln79_7_reg_1676(0) = '1') else 
        outw_12_fu_1177_p3;
    
    outw_15_fu_1201_p4_proc : process(outw_14_fu_1194_p3)
    begin
        outw_15_fu_1201_p4 <= outw_14_fu_1194_p3;
        outw_15_fu_1201_p4(23) <= ap_const_lv1_1(0);
    end process;

    outw_16_fu_1211_p3 <= 
        outw_15_fu_1201_p4 when (icmp_ln79_8_reg_1681(0) = '1') else 
        outw_14_fu_1194_p3;
    
    outw_17_fu_1218_p4_proc : process(outw_16_fu_1211_p3)
    begin
        outw_17_fu_1218_p4 <= outw_16_fu_1211_p3;
        outw_17_fu_1218_p4(22) <= ap_const_lv1_1(0);
    end process;

    outw_18_fu_1228_p3 <= 
        outw_17_fu_1218_p4 when (icmp_ln79_9_reg_1686(0) = '1') else 
        outw_16_fu_1211_p3;
    
    outw_19_fu_1235_p4_proc : process(outw_18_fu_1228_p3)
    begin
        outw_19_fu_1235_p4 <= outw_18_fu_1228_p3;
        outw_19_fu_1235_p4(21) <= ap_const_lv1_1(0);
    end process;

    
    outw_1_fu_657_p4_proc : process(outw_fu_635_p3)
    begin
        outw_1_fu_657_p4 <= outw_fu_635_p3;
        outw_1_fu_657_p4(30) <= ap_const_lv1_1(0);
    end process;

    outw_20_fu_1245_p3 <= 
        outw_19_fu_1235_p4 when (icmp_ln79_10_reg_1691(0) = '1') else 
        outw_18_fu_1228_p3;
    
    outw_21_fu_1252_p4_proc : process(outw_20_fu_1245_p3)
    begin
        outw_21_fu_1252_p4 <= outw_20_fu_1245_p3;
        outw_21_fu_1252_p4(20) <= ap_const_lv1_1(0);
    end process;

    outw_22_fu_1262_p3 <= 
        outw_21_fu_1252_p4 when (icmp_ln79_11_reg_1696(0) = '1') else 
        outw_20_fu_1245_p3;
    
    outw_23_fu_1269_p4_proc : process(outw_22_reg_1806)
    begin
        outw_23_fu_1269_p4 <= outw_22_reg_1806;
        outw_23_fu_1269_p4(19) <= ap_const_lv1_1(0);
    end process;

    outw_24_fu_1278_p3 <= 
        outw_23_fu_1269_p4 when (icmp_ln79_12_reg_1701_pp0_iter1_reg(0) = '1') else 
        outw_22_reg_1806;
    
    outw_25_fu_1284_p4_proc : process(outw_24_fu_1278_p3)
    begin
        outw_25_fu_1284_p4 <= outw_24_fu_1278_p3;
        outw_25_fu_1284_p4(18) <= ap_const_lv1_1(0);
    end process;

    outw_26_fu_1294_p3 <= 
        outw_25_fu_1284_p4 when (icmp_ln79_13_reg_1706_pp0_iter1_reg(0) = '1') else 
        outw_24_fu_1278_p3;
    
    outw_27_fu_1301_p4_proc : process(outw_26_fu_1294_p3)
    begin
        outw_27_fu_1301_p4 <= outw_26_fu_1294_p3;
        outw_27_fu_1301_p4(17) <= ap_const_lv1_1(0);
    end process;

    outw_28_fu_1311_p3 <= 
        outw_27_fu_1301_p4 when (icmp_ln79_14_reg_1711_pp0_iter1_reg(0) = '1') else 
        outw_26_fu_1294_p3;
    
    outw_29_fu_1318_p4_proc : process(outw_28_fu_1311_p3)
    begin
        outw_29_fu_1318_p4 <= outw_28_fu_1311_p3;
        outw_29_fu_1318_p4(16) <= ap_const_lv1_1(0);
    end process;

    outw_2_fu_667_p3 <= 
        outw_1_fu_657_p4 when (icmp_ln79_1_fu_651_p2(0) = '1') else 
        outw_fu_635_p3;
    outw_30_fu_1328_p3 <= 
        outw_29_fu_1318_p4 when (icmp_ln79_15_reg_1716_pp0_iter1_reg(0) = '1') else 
        outw_28_fu_1311_p3;
    
    outw_31_fu_1335_p4_proc : process(outw_30_fu_1328_p3)
    begin
        outw_31_fu_1335_p4 <= outw_30_fu_1328_p3;
        outw_31_fu_1335_p4(15) <= ap_const_lv1_1(0);
    end process;

    outw_32_fu_1345_p3 <= 
        outw_31_fu_1335_p4 when (icmp_ln79_16_reg_1721_pp0_iter1_reg(0) = '1') else 
        outw_30_fu_1328_p3;
    
    outw_33_fu_1352_p4_proc : process(outw_32_fu_1345_p3)
    begin
        outw_33_fu_1352_p4 <= outw_32_fu_1345_p3;
        outw_33_fu_1352_p4(14) <= ap_const_lv1_1(0);
    end process;

    outw_34_fu_1362_p3 <= 
        outw_33_fu_1352_p4 when (icmp_ln79_17_reg_1726_pp0_iter1_reg(0) = '1') else 
        outw_32_fu_1345_p3;
    
    outw_35_fu_1369_p4_proc : process(outw_34_fu_1362_p3)
    begin
        outw_35_fu_1369_p4 <= outw_34_fu_1362_p3;
        outw_35_fu_1369_p4(13) <= ap_const_lv1_1(0);
    end process;

    outw_36_fu_1379_p3 <= 
        outw_35_fu_1369_p4 when (icmp_ln79_18_reg_1731_pp0_iter1_reg(0) = '1') else 
        outw_34_fu_1362_p3;
    
    outw_37_fu_1386_p4_proc : process(outw_36_fu_1379_p3)
    begin
        outw_37_fu_1386_p4 <= outw_36_fu_1379_p3;
        outw_37_fu_1386_p4(12) <= ap_const_lv1_1(0);
    end process;

    outw_38_fu_1396_p3 <= 
        outw_37_fu_1386_p4 when (icmp_ln79_19_reg_1736_pp0_iter1_reg(0) = '1') else 
        outw_36_fu_1379_p3;
    
    outw_39_fu_1403_p4_proc : process(outw_38_fu_1396_p3)
    begin
        outw_39_fu_1403_p4 <= outw_38_fu_1396_p3;
        outw_39_fu_1403_p4(11) <= ap_const_lv1_1(0);
    end process;

    
    outw_3_fu_1101_p4_proc : process(outw_2_reg_1645)
    begin
        outw_3_fu_1101_p4 <= outw_2_reg_1645;
        outw_3_fu_1101_p4(29) <= ap_const_lv1_1(0);
    end process;

    outw_40_fu_1413_p3 <= 
        outw_39_fu_1403_p4 when (icmp_ln79_20_reg_1741_pp0_iter1_reg(0) = '1') else 
        outw_38_fu_1396_p3;
    
    outw_41_fu_1420_p4_proc : process(outw_40_fu_1413_p3)
    begin
        outw_41_fu_1420_p4 <= outw_40_fu_1413_p3;
        outw_41_fu_1420_p4(10) <= ap_const_lv1_1(0);
    end process;

    outw_42_fu_1430_p3 <= 
        outw_41_fu_1420_p4 when (icmp_ln79_21_reg_1746_pp0_iter1_reg(0) = '1') else 
        outw_40_fu_1413_p3;
    
    outw_43_fu_1437_p4_proc : process(outw_42_reg_1812)
    begin
        outw_43_fu_1437_p4 <= outw_42_reg_1812;
        outw_43_fu_1437_p4(9) <= ap_const_lv1_1(0);
    end process;

    outw_44_fu_1446_p3 <= 
        outw_43_fu_1437_p4 when (icmp_ln79_22_reg_1751_pp0_iter2_reg(0) = '1') else 
        outw_42_reg_1812;
    
    outw_45_fu_1452_p4_proc : process(outw_44_fu_1446_p3)
    begin
        outw_45_fu_1452_p4 <= outw_44_fu_1446_p3;
        outw_45_fu_1452_p4(8) <= ap_const_lv1_1(0);
    end process;

    outw_46_fu_1462_p3 <= 
        outw_45_fu_1452_p4 when (icmp_ln79_23_reg_1756_pp0_iter2_reg(0) = '1') else 
        outw_44_fu_1446_p3;
    
    outw_47_fu_1469_p4_proc : process(outw_46_fu_1462_p3)
    begin
        outw_47_fu_1469_p4 <= outw_46_fu_1462_p3;
        outw_47_fu_1469_p4(7) <= ap_const_lv1_1(0);
    end process;

    outw_48_fu_1479_p3 <= 
        outw_47_fu_1469_p4 when (icmp_ln79_24_reg_1761_pp0_iter2_reg(0) = '1') else 
        outw_46_fu_1462_p3;
    
    outw_49_fu_1486_p4_proc : process(outw_48_fu_1479_p3)
    begin
        outw_49_fu_1486_p4 <= outw_48_fu_1479_p3;
        outw_49_fu_1486_p4(6) <= ap_const_lv1_1(0);
    end process;

    outw_4_fu_1110_p3 <= 
        outw_3_fu_1101_p4 when (icmp_ln79_2_reg_1651(0) = '1') else 
        outw_2_reg_1645;
    outw_50_fu_1496_p3 <= 
        outw_49_fu_1486_p4 when (icmp_ln79_25_reg_1766_pp0_iter2_reg(0) = '1') else 
        outw_48_fu_1479_p3;
    
    outw_51_fu_1503_p4_proc : process(outw_50_fu_1496_p3)
    begin
        outw_51_fu_1503_p4 <= outw_50_fu_1496_p3;
        outw_51_fu_1503_p4(5) <= ap_const_lv1_1(0);
    end process;

    outw_52_fu_1513_p3 <= 
        outw_51_fu_1503_p4 when (icmp_ln79_26_reg_1771_pp0_iter2_reg(0) = '1') else 
        outw_50_fu_1496_p3;
    
    outw_53_fu_1520_p4_proc : process(outw_52_fu_1513_p3)
    begin
        outw_53_fu_1520_p4 <= outw_52_fu_1513_p3;
        outw_53_fu_1520_p4(4) <= ap_const_lv1_1(0);
    end process;

    outw_54_fu_1530_p3 <= 
        outw_53_fu_1520_p4 when (icmp_ln79_27_reg_1776_pp0_iter2_reg(0) = '1') else 
        outw_52_fu_1513_p3;
    
    outw_55_fu_1537_p4_proc : process(outw_54_fu_1530_p3)
    begin
        outw_55_fu_1537_p4 <= outw_54_fu_1530_p3;
        outw_55_fu_1537_p4(3) <= ap_const_lv1_1(0);
    end process;

    outw_56_fu_1547_p3 <= 
        outw_55_fu_1537_p4 when (icmp_ln79_28_reg_1781_pp0_iter2_reg(0) = '1') else 
        outw_54_fu_1530_p3;
    
    outw_57_fu_1554_p4_proc : process(outw_56_fu_1547_p3)
    begin
        outw_57_fu_1554_p4 <= outw_56_fu_1547_p3;
        outw_57_fu_1554_p4(2) <= ap_const_lv1_1(0);
    end process;

    outw_58_fu_1564_p3 <= 
        outw_57_fu_1554_p4 when (icmp_ln79_29_reg_1786_pp0_iter2_reg(0) = '1') else 
        outw_56_fu_1547_p3;
    
    outw_59_fu_1571_p4_proc : process(outw_58_fu_1564_p3)
    begin
        outw_59_fu_1571_p4 <= outw_58_fu_1564_p3;
        outw_59_fu_1571_p4(1) <= ap_const_lv1_1(0);
    end process;

    
    outw_5_fu_1116_p4_proc : process(outw_4_fu_1110_p3)
    begin
        outw_5_fu_1116_p4 <= outw_4_fu_1110_p3;
        outw_5_fu_1116_p4(28) <= ap_const_lv1_1(0);
    end process;

    outw_60_fu_1581_p3 <= 
        outw_59_fu_1571_p4 when (icmp_ln79_30_reg_1791_pp0_iter2_reg(0) = '1') else 
        outw_58_fu_1564_p3;
    
    outw_61_fu_1588_p4_proc : process(outw_60_fu_1581_p3)
    begin
        outw_61_fu_1588_p4 <= outw_60_fu_1581_p3;
        outw_61_fu_1588_p4(0) <= ap_const_lv1_1(0);
    end process;

    outw_62_fu_1598_p3 <= 
        outw_61_fu_1588_p4 when (icmp_ln79_31_reg_1796_pp0_iter2_reg(0) = '1') else 
        outw_60_fu_1581_p3;
    outw_6_fu_1126_p3 <= 
        outw_5_fu_1116_p4 when (icmp_ln79_3_reg_1656(0) = '1') else 
        outw_4_fu_1110_p3;
    
    outw_7_fu_1133_p4_proc : process(outw_6_fu_1126_p3)
    begin
        outw_7_fu_1133_p4 <= outw_6_fu_1126_p3;
        outw_7_fu_1133_p4(27) <= ap_const_lv1_1(0);
    end process;

    outw_8_fu_1143_p3 <= 
        outw_7_fu_1133_p4 when (icmp_ln79_4_reg_1661(0) = '1') else 
        outw_6_fu_1126_p3;
    
    outw_9_fu_1150_p4_proc : process(outw_8_fu_1143_p3)
    begin
        outw_9_fu_1150_p4 <= outw_8_fu_1143_p3;
        outw_9_fu_1150_p4(26) <= ap_const_lv1_1(0);
    end process;

    outw_fu_635_p3 <= 
        ap_const_lv32_80000000 when (icmp_ln79_fu_629_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln79_10_fu_773_p3 <= 
        p_read41 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read9;
    select_ln79_11_fu_787_p3 <= 
        p_read42 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read10;
    select_ln79_12_fu_801_p3 <= 
        p_read43 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read11;
    select_ln79_13_fu_815_p3 <= 
        p_read44 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read12;
    select_ln79_14_fu_829_p3 <= 
        p_read45 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read13;
    select_ln79_15_fu_843_p3 <= 
        p_read46 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read14;
    select_ln79_16_fu_857_p3 <= 
        p_read47 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read15;
    select_ln79_17_fu_871_p3 <= 
        p_read48 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read16;
    select_ln79_18_fu_885_p3 <= 
        p_read49 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read17;
    select_ln79_19_fu_899_p3 <= 
        p_read50 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read18;
    select_ln79_20_fu_913_p3 <= 
        p_read51 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read19;
    select_ln79_21_fu_927_p3 <= 
        p_read52 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read20;
    select_ln79_22_fu_941_p3 <= 
        p_read53 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read21;
    select_ln79_23_fu_955_p3 <= 
        p_read54 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read22;
    select_ln79_24_fu_969_p3 <= 
        p_read55 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read23;
    select_ln79_25_fu_983_p3 <= 
        p_read56 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read24;
    select_ln79_26_fu_997_p3 <= 
        p_read57 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read25;
    select_ln79_27_fu_1011_p3 <= 
        p_read58 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read26;
    select_ln79_28_fu_1025_p3 <= 
        p_read59 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read27;
    select_ln79_29_fu_1039_p3 <= 
        p_read60 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read28;
    select_ln79_2_fu_643_p3 <= 
        p_read33 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read1;
    select_ln79_30_fu_1053_p3 <= 
        p_read61 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read29;
    select_ln79_31_fu_1067_p3 <= 
        p_read62 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read30;
    select_ln79_32_fu_1081_p3 <= 
        p_read63 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read31;
    select_ln79_3_fu_675_p3 <= 
        p_read34 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read2;
    select_ln79_4_fu_689_p3 <= 
        p_read35 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read3;
    select_ln79_5_fu_703_p3 <= 
        p_read36 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read4;
    select_ln79_6_fu_717_p3 <= 
        p_read37 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read5;
    select_ln79_7_fu_731_p3 <= 
        p_read38 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read6;
    select_ln79_8_fu_745_p3 <= 
        p_read39 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read7;
    select_ln79_9_fu_759_p3 <= 
        p_read40 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read8;
    select_ln79_fu_621_p3 <= 
        p_read32 when (ap_phi_mux_w1_phi_fu_613_p4(0) = '1') else 
        p_read;
    w_fu_1095_p2 <= (ap_phi_mux_w1_phi_fu_613_p4 xor ap_const_lv1_1);
end behav;
