<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc
top_module: 
files: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v</a>
time_elapsed: 0.077s
</pre>
<pre class="log">
user_time: 0.054820999999999995
system_time: 0.021682
ram_usage: 11736

%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v.html#l-4" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v:4</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    ,input  [width_p-1:0] data_i
            ^
                    ... Use &#34;/* verilator lint_off LITENDIAN */&#34; and lint_on around source to disable this message.
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v.html#l-5" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v:5</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    ,output [width_p-1:0] data_o
            ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v.html#l-8" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v:8</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   reg [width_p-1:0] data_r;
       ^
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v.html#l-15" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v:15</a>: Size-changing cast to zero or negative size
                                                                                                        : ... In instance bsg_dff_reset
          data_r &lt;= width_p&#39;(reset_val_p);
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v.html#l-15" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v:15</a>: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                                                : ... In instance bsg_dff_reset
          data_r &lt;= width_p&#39;(reset_val_p);
                 ^~
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/travis/miniconda/envs/sv-test-env/bin/verilator_bin -Wno-fatal --cc -I/home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_dff_reset.v</a>

</pre>
</body>