
<html><head><title>Port Bindings</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668901" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Port Bindings" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="Analog Primitives,Analog Primitives," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668901" />
<meta name="NextFile" content="Guidelines_for_Binding_Ports_by_Name_or_Order.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Analog_Primitives_and_Subcircuits.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Port Bindings" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Analog_Primitives_and_Subcircuits.html" title="Analog_Primitives_and_Subcircuits">Analog_Primitives_and_Subcircu ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Guidelines_for_Binding_Ports_by_Name_or_Order.html" title="Guidelines_for_Binding_Ports_by_Name_or_Order">Guidelines_for_Binding_Ports_b ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Port Bindings</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>You can connect an instance of an analog primitive by linking the formal port name of the Spectre or SPICE master with the actual name declared in the instantiating module. For example, in the following instantiations<code><span>&#160;</span>1<span>&#160;</span></code>and<code><span>&#160;</span>2<span>&#160;</span></code>are the formal port names for the Spectre built-in primitive<span>&#160;</span><code>resistor</code>&#160;and<span>&#160;</span><code>p</code>&#160;and<span>&#160;</span><code>n</code>&#160;are formal port names for the Spectre subcircuit&#160;<code>my_subckt_cap.</code></p>

<p><code>resistor #(.r(100)) R1 (.1(src), .2(out));<br />my_subckt_cap #(.c(50n)) C1 (.p(out), .n(gnd));</code></p>

<p>The formal names of the ports for Spectre built-in primitives can be found in the &quot;Component Statements&quot; chapter of<span style=""><span>&#160;</span>Spectre Circuit Simulator Reference<span>&#160;</span></span>manual.</p>

<p>The following capabilities apply to the port expressions of the instantiations of analog primitives when you are binding ports by name.</p>
<ul><li>Formal port names can appear in arbitrary order.<br /><code>module top;<br />&#160;&#160;electrical n1,n2,n3;<br />&#160;&#160;mysub sub1(.p3(n1), .p1(n2), .p2(n3)); // Arbitrary order<br />endmodule<br /></code><code>subckt mysub(p1 p2 p3)<br />&#160;&#160;...<br />ends mysub</code></li></ul><ul><li>Master ports can be left unconnected. The unconnected ports are handled as unbound ports and are left as floating nodes.<br /><code>module top;<br />&#160;&#160;electrical n1,n2,n3;<br />&#160;&#160;mysub sub1(.p2(n3)); // p1 and p3 are unconnectedend<br />module<span>&#160;</span></code><code>subckt mysub(p1 p2 p3)<br />&#160;&#160;...<br />ends mysub</code></li></ul><ul><li>Port lists can be used for documentation only, if desired.<br /><code>module top;<br />&#160;&#160;electrical n1,n2,n3;<br />&#160;&#160;mysub sub1(.p1(), .p2(), .p3()); // Used for documentation<br />endmodule<br /></code><code>subckt mysub(p1 p2 p3)<br />&#160;&#160;...<br />ends mysub</code></li></ul><ul><li>The formal name of a node is not allowed to appear more than once in an instantiation. If a formal name appears more than once, an error occurs during elaboration.<br /><code>// Contains illegal code<br />module top;<br />&#160;&#160;electrical n1,n2,n3;<br />&#160;&#160;mysub sub1(.p1(n1), .p2(n2), .p2()); // This is an error<br />endmodule<br /></code><code>subckt mysub(p1 p2 p3)<br />&#160;&#160;...<br />ends mysub</code></li></ul><h3 id="PortBindings-BindingPortsbyOrder">Binding Ports by Order</h3>

<p>You can also connect an instance of an analog primitive by implicitly linking the formal port name of the Spectre or SPICE master with the actual name declared in the instantiating module. For example, the following instantiations omit the formal port names for the Spectre built-in primitive<span>&#160;</span><code>resistor</code>&#160;and for the Spectre subcircuit<span>&#160;</span><code>my_subckt_cap</code>&#160;but use the known ordering of those names to establish connections with the actual names used in the instantiating module.</p>

<p><code>resistor #(.r(100)) R1 (src, out);<br />my_subckt_cap #(.c(50n)) C1 (out, gnd);</code></p>
<h5 id="PortBindings-RelatedTopics">Related Topics</h5><ul><li><a href="Guidelines_for_Binding_Ports_by_Name_or_Order.html">Guidelines for Binding Ports by Name or Order</a></li><li><a href="Analog_Primitives_and_Subcircuits.html">Analog Primitives and Subcircuits</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Analog_Primitives_and_Subcircuits.html" id="prev" title="Analog_Primitives_and_Subcircuits">Analog_Primitives_and_Subcircu ...</a></em></b><b><em><a href="Guidelines_for_Binding_Ports_by_Name_or_Order.html" id="nex" title="Guidelines_for_Binding_Ports_by_Name_or_Order">Guidelines_for_Binding_Ports_b ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>