<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>cols</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_r_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_r_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_r_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_r_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_r_d0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_r_d1</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_r_q0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_r_q1</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_r_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_r_we1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputComponents_0_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputComponents_0_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputComponents_0_d0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputComponents_0_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputComponents_1_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputComponents_1_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputComponents_1_d0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputComponents_1_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputComponents_2_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputComponents_2_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputComponents_2_d0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputComponents_2_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputExplainedVariance_0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputExplainedVariance_0_ap_vld</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputExplainedVariance_1</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputExplainedVariance_1_ap_vld</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputExplainedVariance_2</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputExplainedVariance_2_ap_vld</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputLoadings_0_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputLoadings_0_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputLoadings_0_d0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputLoadings_0_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputLoadings_1_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputLoadings_1_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputLoadings_1_d0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputLoadings_1_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputLoadings_2_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputLoadings_2_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputLoadings_2_d0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outputLoadings_2_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>rows</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>3.333</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>undef</latency>
    <II>undef</II>
  </modelParameters>
</AdditionalInfo>
