designs:
# Some designs in the OOC directory have too many I/Os to be placed
# Also VHDL designs do not compile right due to missing packages
  - byu/alu 
  - byu/buttoncount 
  - byu/calc 
  - byu/counter 
  - byu/counters 
  - byu/debouncer 
  - byu/lightWave 
  - byu/mux8to1 
  - byu/oneshot 
  - byu/regfile 
  - byu/riscvSimpleDatapath 
  - byu/riscv_final 
  - byu/rx 
  - byu/seven_segment 
  - byu/shiftReg 
  - byu/Sout_reg 
  - byu/stopwatch 
  - byu/tx 
  - byu/uart 
  - byu/uart_debouncer 
  - byu/uart_rx 
  - byu/uart_ssc 
  - byu/uart_tx 
  - byu/UpDownButtonCount 
  - ooc/aes128
  - ooc/EX_stage 
  - ooc/ID_stage 
  - ooc/IF_stage 
  - ooc/MEM_stage 
  - ooc/WB_stage 
  - ooc/a25_coprocessor 
  - ooc/a25_decode 
  - ooc/a25_write_back 
  - ooc/a25_wishbone 
  - ooc/basicrsa  
  - ooc/bcd_adder  
  - ooc/bubblesort 
  - ooc/control_unit 
  - ooc/cpu8080 
  - ooc/data_path 
  - ooc/hight 
  - ooc/median 
  - ooc/mips_16 
  - ooc/natalius_processor 
  - ooc/pci_mini 
  - ooc/pic 
  - ooc/pid 
  - ooc/quadratic_func 
  - ooc/random_pulse_generator 
  - ooc/simon_core 
  - ooc/tiny_encryption_algorithm 
  - ooc/uart2spi 
  - ooc/wb_lcd 
  - vtr_benchmarks/mkPktMerge 
  - vtr_benchmarks/mkSMAdapter4B 
  - vtr_benchmarks/raygentop
  - vtr_benchmarks/sha
  - vtr_benchmarks/stereovision1
  - vtr_benchmarks/stereovision2
  - vtr_benchmarks/stereovision3

flow: vivado_phys_netlist_cmp
