<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>convex_hull_accel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.413</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_85_9>
                <Slack>7.30</Slack>
                <TripCount>
                    <range>
                        <min>2</min>
                        <max>64</max>
                    </range>
                </TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_90_10>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>5</min>
                            <max>6</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_90_10>
            </VITIS_LOOP_85_9>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>./accel.cpp:34</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_85_9>
                    <Name>VITIS_LOOP_85_9</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./accel.cpp:85</SourceLocation>
                    <VITIS_LOOP_90_10>
                        <Name>VITIS_LOOP_90_10</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>./accel.cpp:85</SourceLocation>
                    </VITIS_LOOP_90_10>
                </VITIS_LOOP_85_9>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>7</DSP>
            <FF>20643</FF>
            <LUT>39137</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>convex_hull_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>convex_hull_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>convex_hull_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>convex_hull_accel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621</InstName>
                    <ModuleName>convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>621</ID>
                    <BindInstances>add_ln34_fu_100_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630</InstName>
                    <ModuleName>convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>630</ID>
                    <BindInstances>add_ln47_fu_262_p2 add_ln47_1_fu_302_p2 count_3_fu_379_p2 c_1_fu_390_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646</InstName>
                    <ModuleName>convex_hull_accel_Pipeline_VITIS_LOOP_104_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>646</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_cross_r_fu_7320</InstName>
                            <ModuleName>cross_r</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>7320</ID>
                            <BindInstances>sub_ln8_fu_58_p2 sub_ln8_1_fu_64_p2 mul_32s_32s_32_2_0_U17 sub_ln8_2_fu_70_p2 sub_ln8_3_fu_76_p2 mul_32s_32s_32_2_0_U18 sub_ln8_4_fu_82_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln104_2_fu_9487_p2 add_ln104_fu_9505_p2 add_ln104_1_fu_9511_p2 k_127_fu_9517_p2 k_126_fu_9523_p2 k_125_fu_9529_p2 k_124_fu_9535_p2 k_123_fu_9541_p2 k_122_fu_9547_p2 k_121_fu_9553_p2 k_120_fu_9559_p2 k_119_fu_9565_p2 k_118_fu_9571_p2 k_117_fu_9577_p2 k_116_fu_9583_p2 k_115_fu_9589_p2 k_114_fu_9595_p2 k_113_fu_9601_p2 k_112_fu_9607_p2 k_111_fu_9613_p2 k_110_fu_9619_p2 k_109_fu_9625_p2 k_108_fu_9631_p2 k_107_fu_9637_p2 k_106_fu_9643_p2 k_105_fu_9649_p2 k_104_fu_9655_p2 k_103_fu_9661_p2 k_102_fu_9667_p2 k_101_fu_9673_p2 k_100_fu_9679_p2 k_99_fu_9685_p2 k_98_fu_9691_p2 k_97_fu_9697_p2 k_96_fu_9703_p2 k_95_fu_9709_p2 k_94_fu_9715_p2 k_93_fu_9721_p2 k_92_fu_9727_p2 k_91_fu_9733_p2 k_90_fu_9739_p2 k_89_fu_9745_p2 k_88_fu_9751_p2 k_87_fu_9757_p2 k_86_fu_9763_p2 k_85_fu_9769_p2 k_84_fu_9775_p2 k_83_fu_9781_p2 k_82_fu_9787_p2 k_81_fu_9793_p2 k_80_fu_9799_p2 k_79_fu_9805_p2 k_78_fu_9811_p2 k_77_fu_9817_p2 k_76_fu_9823_p2 k_75_fu_9829_p2 k_74_fu_9835_p2 k_73_fu_9841_p2 k_72_fu_9847_p2 k_71_fu_9853_p2 k_70_fu_9859_p2 k_69_fu_9865_p2 k_68_fu_9871_p2 k_67_fu_9877_p2 k_66_fu_9883_p2 k_65_fu_9889_p2 k_128_fu_12643_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668</InstName>
                    <ModuleName>convex_hull_accel_Pipeline_VITIS_LOOP_118_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>668</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_cross_r_fu_7270</InstName>
                            <ModuleName>cross_r</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>7270</ID>
                            <BindInstances>sub_ln8_fu_58_p2 sub_ln8_1_fu_64_p2 mul_32s_32s_32_2_0_U17 sub_ln8_2_fu_70_p2 sub_ln8_3_fu_76_p2 mul_32s_32s_32_2_0_U18 sub_ln8_4_fu_82_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln118_fu_9456_p2 add_ln118_1_fu_9462_p2 k_63_fu_9468_p2 k_62_fu_9474_p2 k_61_fu_9480_p2 k_60_fu_9486_p2 k_59_fu_9492_p2 k_58_fu_9498_p2 k_57_fu_9504_p2 k_56_fu_9510_p2 k_55_fu_9516_p2 k_54_fu_9522_p2 k_53_fu_9528_p2 k_52_fu_9534_p2 k_51_fu_9540_p2 k_50_fu_9546_p2 k_49_fu_9552_p2 k_48_fu_9558_p2 k_47_fu_9564_p2 k_46_fu_9570_p2 k_45_fu_9576_p2 k_44_fu_9582_p2 k_43_fu_9588_p2 k_42_fu_9594_p2 k_41_fu_9600_p2 k_40_fu_9606_p2 k_39_fu_9612_p2 k_38_fu_9618_p2 k_37_fu_9624_p2 k_36_fu_9630_p2 k_35_fu_9636_p2 k_34_fu_9642_p2 k_33_fu_9648_p2 k_32_fu_9654_p2 k_31_fu_9660_p2 k_30_fu_9666_p2 k_29_fu_9672_p2 k_28_fu_9678_p2 k_27_fu_9684_p2 k_26_fu_9690_p2 k_25_fu_9696_p2 k_24_fu_9702_p2 k_23_fu_9708_p2 k_22_fu_9714_p2 k_21_fu_9720_p2 k_20_fu_9726_p2 k_19_fu_9732_p2 k_18_fu_9738_p2 k_17_fu_9744_p2 k_16_fu_9750_p2 k_15_fu_9756_p2 k_14_fu_9762_p2 k_13_fu_9768_p2 k_12_fu_9774_p2 k_11_fu_9780_p2 k_10_fu_9786_p2 k_9_fu_9792_p2 k_8_fu_9798_p2 k_7_fu_9804_p2 k_6_fu_9810_p2 k_5_fu_9816_p2 k_4_fu_9822_p2 k_3_fu_9828_p2 k_2_fu_9834_p2 k_1_fu_9840_p2 k_64_fu_11890_p2 add_ln118_65_fu_11961_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692</InstName>
                    <ModuleName>convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>692</ID>
                    <BindInstances>add_ln134_fu_72_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698</InstName>
                    <ModuleName>convex_hull_accel_Pipeline_VITIS_LOOP_143_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>698</ID>
                    <BindInstances>add_ln143_fu_238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714</InstName>
                    <ModuleName>convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>714</ID>
                    <BindInstances>add_ln154_fu_104_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723</InstName>
                    <ModuleName>convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>723</ID>
                    <BindInstances>add_ln63_fu_72_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729</InstName>
                    <ModuleName>convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>729</ID>
                    <BindInstances>add_ln73_fu_104_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>in_img_data_fifo_U out_img_data_fifo_U pts_x_U pts_x_1_U pts_x_2_U pts_x_3_U pts_y_U pts_y_1_U pts_y_2_U pts_y_3_U hull_x_U hull_x_1_U hull_x_2_U hull_x_3_U hull_y_U hull_y_1_U hull_y_2_U hull_y_3_U mul_15s_15s_15_1_1_U96 mul_8ns_8ns_16_1_1_U97 add_ln85_fu_838_p2 add_ln85_2_fu_876_p2 add_ln89_fu_1015_p2 grp_cross_r_fu_1481 grp_cross_r_fu_1481 grp_cross_r_fu_1481 add_ln93_fu_1054_p2 add_ln95_fu_1064_p2 grp_cross_r_fu_1481 add_ln85_1_fu_1092_p2 t_fu_1111_p2 add_ln118_fu_1118_p2 hs_fu_1127_p2 control_s_axi_U control_r_s_axi_U gmem0_m_axi_U gmem1_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2</Name>
            <Loops>
                <VITIS_LOOP_34_1_VITIS_LOOP_36_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 16387</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_1_VITIS_LOOP_36_2>
                        <Name>VITIS_LOOP_34_1_VITIS_LOOP_36_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16384</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 16385</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_34_1_VITIS_LOOP_36_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./accel.cpp:34</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_34_1_VITIS_LOOP_36_2>
                            <Name>VITIS_LOOP_34_1_VITIS_LOOP_36_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./accel.cpp:34</SourceLocation>
                        </VITIS_LOOP_34_1_VITIS_LOOP_36_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>104</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_100_p2" SOURCE="./accel.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4</Name>
            <Loops>
                <VITIS_LOOP_47_3_VITIS_LOOP_49_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.666</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>4100</Average-caseLatency>
                    <Worst-caseLatency>16388</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 16388</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_3_VITIS_LOOP_49_4>
                        <Name>VITIS_LOOP_47_3_VITIS_LOOP_49_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16384</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 16386</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_3_VITIS_LOOP_49_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./accel.cpp:49</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_47_3_VITIS_LOOP_49_4>
                            <Name>VITIS_LOOP_47_3_VITIS_LOOP_49_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./accel.cpp:47</SourceLocation>
                        </VITIS_LOOP_47_3_VITIS_LOOP_49_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>73</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>276</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_262_p2" SOURCE="./accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_302_p2" SOURCE="./accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="add" PRAGMA="" RTLNAME="count_3_fu_379_p2" SOURCE="./accel.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="count_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="add" PRAGMA="" RTLNAME="c_1_fu_390_p2" SOURCE="./accel.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="c_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cross_r</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>4</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./accel.cpp:8</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>747</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>309</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln8_fu_58_p2" SOURCE="./accel.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln8_1_fu_64_p2" SOURCE="./accel.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_0_U17" SOURCE="./accel.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln8_2_fu_70_p2" SOURCE="./accel.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln8_3_fu_76_p2" SOURCE="./accel.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_0_U18" SOURCE="./accel.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln8_4_fu_82_p2" SOURCE="./accel.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln8_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convex_hull_accel_Pipeline_VITIS_LOOP_104_11</Name>
            <Loops>
                <VITIS_LOOP_104_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.413</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>10881</Average-caseLatency>
                    <Worst-caseLatency>28929</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.289 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13 ~ 28929</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_104_11>
                        <Name>VITIS_LOOP_104_11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>3</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>12 ~ 28928</Latency>
                        <AbsoluteTimeLatency>0.120 us ~ 0.289 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>452</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 452</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_cross_r_fu_7320</Instance>
                        </InstanceList>
                    </VITIS_LOOP_104_11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./accel.cpp:104</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_104_11>
                            <Name>VITIS_LOOP_104_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./accel.cpp:104</SourceLocation>
                        </VITIS_LOOP_104_11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8019</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>16248</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_2_fu_9487_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_9505_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_1_fu_9511_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_127_fu_9517_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_126_fu_9523_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_125_fu_9529_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_124_fu_9535_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_123_fu_9541_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_122_fu_9547_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_121_fu_9553_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_120_fu_9559_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_119_fu_9565_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_118_fu_9571_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_117_fu_9577_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_116_fu_9583_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_115_fu_9589_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_114_fu_9595_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_113_fu_9601_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_112_fu_9607_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_111_fu_9613_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_110_fu_9619_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_109_fu_9625_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_108_fu_9631_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_107_fu_9637_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_106_fu_9643_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_105_fu_9649_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_104_fu_9655_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_103_fu_9661_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_102_fu_9667_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_101_fu_9673_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_100_fu_9679_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_99_fu_9685_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_98_fu_9691_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_97_fu_9697_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_96_fu_9703_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_95_fu_9709_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_94_fu_9715_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_93_fu_9721_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_92_fu_9727_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_91_fu_9733_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_90_fu_9739_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_89_fu_9745_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_88_fu_9751_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_87_fu_9757_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_86_fu_9763_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_85_fu_9769_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_84_fu_9775_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_83_fu_9781_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_82_fu_9787_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_81_fu_9793_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_80_fu_9799_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_79_fu_9805_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_78_fu_9811_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_77_fu_9817_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_76_fu_9823_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_75_fu_9829_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_74_fu_9835_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_73_fu_9841_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_72_fu_9847_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_71_fu_9853_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_70_fu_9859_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_69_fu_9865_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_68_fu_9871_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_67_fu_9877_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_66_fu_9883_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_65_fu_9889_p2" SOURCE="./accel.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="k_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_11" OPTYPE="add" PRAGMA="" RTLNAME="k_128_fu_12643_p2" SOURCE="./accel.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="k_128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convex_hull_accel_Pipeline_VITIS_LOOP_118_13</Name>
            <Loops>
                <VITIS_LOOP_118_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.413</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>10881</Average-caseLatency>
                    <Worst-caseLatency>28929</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.289 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 28929</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_13>
                        <Name>VITIS_LOOP_118_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 28928</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ 0.289 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>452</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 452</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_cross_r_fu_7270</Instance>
                        </InstanceList>
                    </VITIS_LOOP_118_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./accel.cpp:118</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_118_13>
                            <Name>VITIS_LOOP_118_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./accel.cpp:118</SourceLocation>
                        </VITIS_LOOP_118_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8021</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>16299</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_9456_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_1_fu_9462_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_63_fu_9468_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_62_fu_9474_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_61_fu_9480_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_60_fu_9486_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_59_fu_9492_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_58_fu_9498_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_57_fu_9504_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_56_fu_9510_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_55_fu_9516_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_54_fu_9522_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_53_fu_9528_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_52_fu_9534_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_51_fu_9540_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_50_fu_9546_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_49_fu_9552_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_48_fu_9558_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_47_fu_9564_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_46_fu_9570_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_45_fu_9576_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_44_fu_9582_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_43_fu_9588_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_42_fu_9594_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_41_fu_9600_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_40_fu_9606_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_39_fu_9612_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_38_fu_9618_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_37_fu_9624_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_36_fu_9630_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_35_fu_9636_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_34_fu_9642_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_33_fu_9648_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_32_fu_9654_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_31_fu_9660_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_30_fu_9666_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_29_fu_9672_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_28_fu_9678_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_27_fu_9684_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_26_fu_9690_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_25_fu_9696_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_24_fu_9702_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_23_fu_9708_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_22_fu_9714_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_21_fu_9720_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_20_fu_9726_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_19_fu_9732_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_18_fu_9738_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_17_fu_9744_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_16_fu_9750_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_15_fu_9756_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_14_fu_9762_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_13_fu_9768_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_12_fu_9774_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_11_fu_9780_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_10_fu_9786_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_9_fu_9792_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_8_fu_9798_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_7_fu_9804_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_6_fu_9810_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_5_fu_9816_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_4_fu_9822_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_3_fu_9828_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_2_fu_9834_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_1_fu_9840_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="k_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="k_64_fu_11890_p2" SOURCE="./accel.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="k_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_65_fu_11961_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118_65"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16</Name>
            <Loops>
                <VITIS_LOOP_134_15_VITIS_LOOP_136_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.253</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 16386</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_134_15_VITIS_LOOP_136_16>
                        <Name>VITIS_LOOP_134_15_VITIS_LOOP_136_16</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16384</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 16384</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_134_15_VITIS_LOOP_136_16>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./accel.cpp:134</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_134_15_VITIS_LOOP_136_16>
                            <Name>VITIS_LOOP_134_15_VITIS_LOOP_136_16</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./accel.cpp:134</SourceLocation>
                        </VITIS_LOOP_134_15_VITIS_LOOP_136_16>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_134_15_VITIS_LOOP_136_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_72_p2" SOURCE="./accel.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convex_hull_accel_Pipeline_VITIS_LOOP_143_17</Name>
            <Loops>
                <VITIS_LOOP_143_17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.701</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_143_17>
                        <Name>VITIS_LOOP_143_17</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 66</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_143_17>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./accel.cpp:143</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_143_17>
                            <Name>VITIS_LOOP_143_17</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./accel.cpp:143</SourceLocation>
                        </VITIS_LOOP_143_17>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>107</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>284</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_238_p2" SOURCE="./accel.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19</Name>
            <Loops>
                <VITIS_LOOP_154_18_VITIS_LOOP_156_19/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 16387</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_154_18_VITIS_LOOP_156_19>
                        <Name>VITIS_LOOP_154_18_VITIS_LOOP_156_19</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16384</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 16385</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_154_18_VITIS_LOOP_156_19>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./accel.cpp:154</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_154_18_VITIS_LOOP_156_19>
                            <Name>VITIS_LOOP_154_18_VITIS_LOOP_156_19</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./accel.cpp:154</SourceLocation>
                        </VITIS_LOOP_154_18_VITIS_LOOP_156_19>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>106</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_18_VITIS_LOOP_156_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_104_p2" SOURCE="./accel.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6</Name>
            <Loops>
                <VITIS_LOOP_63_5_VITIS_LOOP_65_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.253</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 16386</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_5_VITIS_LOOP_65_6>
                        <Name>VITIS_LOOP_63_5_VITIS_LOOP_65_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16384</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 16384</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_63_5_VITIS_LOOP_65_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./accel.cpp:63</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_63_5_VITIS_LOOP_65_6>
                            <Name>VITIS_LOOP_63_5_VITIS_LOOP_65_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./accel.cpp:63</SourceLocation>
                        </VITIS_LOOP_63_5_VITIS_LOOP_65_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_5_VITIS_LOOP_65_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_72_p2" SOURCE="./accel.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8</Name>
            <Loops>
                <VITIS_LOOP_73_7_VITIS_LOOP_75_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 16387</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_73_7_VITIS_LOOP_75_8>
                        <Name>VITIS_LOOP_73_7_VITIS_LOOP_75_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16384</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 16385</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_73_7_VITIS_LOOP_75_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./accel.cpp:73</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_73_7_VITIS_LOOP_75_8>
                            <Name>VITIS_LOOP_73_7_VITIS_LOOP_75_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./accel.cpp:73</SourceLocation>
                        </VITIS_LOOP_73_7_VITIS_LOOP_75_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>106</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_7_VITIS_LOOP_75_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_104_p2" SOURCE="./accel.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convex_hull_accel</Name>
            <Loops>
                <VITIS_LOOP_85_9>
                    <VITIS_LOOP_90_10/>
                </VITIS_LOOP_85_9>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.413</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_85_9>
                        <Name>VITIS_LOOP_85_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>2</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_90_10>
                            <Name>VITIS_LOOP_90_10</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>5</min>
                                    <max>6</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>5 ~ 6</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_90_10>
                    </VITIS_LOOP_85_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./accel.cpp:34</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_85_9>
                            <Name>VITIS_LOOP_85_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./accel.cpp:85</SourceLocation>
                            <VITIS_LOOP_90_10>
                                <Name>VITIS_LOOP_90_10</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>./accel.cpp:85</SourceLocation>
                            </VITIS_LOOP_90_10>
                        </VITIS_LOOP_85_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>20643</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>19</UTIL_FF>
                    <LUT>39137</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>73</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_img_data_fifo_U" SOURCE="./accel.cpp:29" STORAGESIZE="8 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="in_img_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_img_data_fifo_U" SOURCE="./accel.cpp:30" STORAGESIZE="8 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="out_img_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pts_x_U" SOURCE="./accel.cpp:44" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="pts_x"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pts_x_1_U" SOURCE="./accel.cpp:44" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="pts_x_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pts_x_2_U" SOURCE="./accel.cpp:44" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="pts_x_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pts_x_3_U" SOURCE="./accel.cpp:44" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="pts_x_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pts_y_U" SOURCE="./accel.cpp:44" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="pts_y"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pts_y_1_U" SOURCE="./accel.cpp:44" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="pts_y_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pts_y_2_U" SOURCE="./accel.cpp:44" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="pts_y_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pts_y_3_U" SOURCE="./accel.cpp:44" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="pts_y_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="hull_x_U" SOURCE="./accel.cpp:99" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="hull_x"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="hull_x_1_U" SOURCE="./accel.cpp:99" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="hull_x_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="hull_x_2_U" SOURCE="./accel.cpp:99" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="hull_x_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="hull_x_3_U" SOURCE="./accel.cpp:99" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="hull_x_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="hull_y_U" SOURCE="./accel.cpp:99" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="hull_y"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="hull_y_1_U" SOURCE="./accel.cpp:99" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="hull_y_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="hull_y_2_U" SOURCE="./accel.cpp:99" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="hull_y_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="hull_y_3_U" SOURCE="./accel.cpp:99" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="hull_y_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15s_15s_15_1_1_U96" SOURCE="./accel.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U97" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_838_p2" SOURCE="./accel.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_2_fu_876_p2" SOURCE="./accel.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_1015_p2" SOURCE="./accel.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_1wnr" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_90_10" OPTYPE="ram_1wnr" PRAGMA="" RTLNAME="grp_cross_r_fu_1481" SOURCE="./accel.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="pts_y_1_load_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_1wnr" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_90_10" OPTYPE="ram_1wnr" PRAGMA="" RTLNAME="grp_cross_r_fu_1481" SOURCE="./accel.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="pts_y_load_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_1wnr" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_90_10" OPTYPE="ram_1wnr" PRAGMA="" RTLNAME="grp_cross_r_fu_1481" SOURCE="./accel.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="pts_x_3_addr_3_write_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_1054_p2" SOURCE="./accel.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_1064_p2" SOURCE="./accel.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_1wnr" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_85_9" OPTYPE="ram_1wnr" PRAGMA="" RTLNAME="grp_cross_r_fu_1481" SOURCE="./accel.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="pts_x_2_addr_2_write_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_1092_p2" SOURCE="./accel.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t_fu_1111_p2" SOURCE="./accel.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="t"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_1118_p2" SOURCE="./accel.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="hs_fu_1127_p2" SOURCE="./accel.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="hs"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control_r" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_r_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in_data" index="0" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="in_data_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="in_data_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_data" index="1" direction="out" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control_r" name="out_data_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="out_data_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rows" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cols" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="cols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="hull_size" index="4" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="hull_size" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="hull_size_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="rows" access="W" description="Data signal of rows" range="32">
                    <fields>
                        <field offset="0" width="32" name="rows" access="W" description="Bit 31 to 0 of rows"/>
                    </fields>
                </register>
                <register offset="0x18" name="cols" access="W" description="Data signal of cols" range="32">
                    <fields>
                        <field offset="0" width="32" name="cols" access="W" description="Bit 31 to 0 of cols"/>
                    </fields>
                </register>
                <register offset="0x20" name="hull_size" access="R" description="Data signal of hull_size" range="32">
                    <fields>
                        <field offset="0" width="32" name="hull_size" access="R" description="Bit 31 to 0 of hull_size"/>
                    </fields>
                </register>
                <register offset="0x24" name="hull_size_ctrl" access="R" description="Control signal of hull_size" range="32">
                    <fields>
                        <field offset="0" width="1" name="hull_size_ap_vld" access="R" description="Control signal hull_size_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="rows"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="cols"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="hull_size"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="in_data_1" access="W" description="Data signal of in_data" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_data" access="W" description="Bit 31 to 0 of in_data"/>
                    </fields>
                </register>
                <register offset="0x14" name="in_data_2" access="W" description="Data signal of in_data" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_data" access="W" description="Bit 63 to 32 of in_data"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out_data_1" access="W" description="Data signal of out_data" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_data" access="W" description="Bit 31 to 0 of out_data"/>
                    </fields>
                </register>
                <register offset="0x20" name="out_data_2" access="W" description="Data signal of out_data" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_data" access="W" description="Bit 63 to 32 of out_data"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in_data"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_control_r:m_axi_gmem0:m_axi_gmem1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in_data"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out_data"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="out_data"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem1">8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                    <column name="s_axi_control_r">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">rows, 0x10, 32, W, Data signal of rows, </column>
                    <column name="s_axi_control">cols, 0x18, 32, W, Data signal of cols, </column>
                    <column name="s_axi_control">hull_size, 0x20, 32, R, Data signal of hull_size, </column>
                    <column name="s_axi_control">hull_size_ctrl, 0x24, 32, R, Control signal of hull_size, 0=hull_size_ap_vld</column>
                    <column name="s_axi_control_r">in_data_1, 0x10, 32, W, Data signal of in_data, </column>
                    <column name="s_axi_control_r">in_data_2, 0x14, 32, W, Data signal of in_data, </column>
                    <column name="s_axi_control_r">out_data_1, 0x1c, 32, W, Data signal of out_data, </column>
                    <column name="s_axi_control_r">out_data_2, 0x20, 32, W, Data signal of out_data, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_data">in, unsigned char*</column>
                    <column name="out_data">out, unsigned char*</column>
                    <column name="rows">in, int</column>
                    <column name="cols">in, int</column>
                    <column name="hull_size">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in_data">m_axi_gmem0, interface, , </column>
                    <column name="in_data">s_axi_control_r, register, offset, name=in_data_1 offset=0x10 range=32</column>
                    <column name="in_data">s_axi_control_r, register, offset, name=in_data_2 offset=0x14 range=32</column>
                    <column name="out_data">m_axi_gmem1, interface, , </column>
                    <column name="out_data">s_axi_control_r, register, offset, name=out_data_1 offset=0x1c range=32</column>
                    <column name="out_data">s_axi_control_r, register, offset, name=out_data_2 offset=0x20 range=32</column>
                    <column name="rows">s_axi_control, register, , name=rows offset=0x10 range=32</column>
                    <column name="cols">s_axi_control, register, , name=cols offset=0x18 range=32</column>
                    <column name="hull_size">s_axi_control, register, , name=hull_size offset=0x20 range=32</column>
                    <column name="hull_size">s_axi_control, register, , name=hull_size_ctrl offset=0x24 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, variable, 8, VITIS_LOOP_34_1, accel.cpp:34:22</column>
                    <column name="m_axi_gmem1">write, variable, 8, VITIS_LOOP_73_7, accel.cpp:73:26</column>
                    <column name="m_axi_gmem1">write, variable, 8, VITIS_LOOP_154_18, accel.cpp:154:24</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">in_data, accel.cpp:39:29, read, Widen Fail, , VITIS_LOOP_36_2, accel.cpp:36:19, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">in_data, accel.cpp:39:29, read, Inferred, variable, VITIS_LOOP_34_1, accel.cpp:34:22, , </column>
                    <column name="m_axi_gmem1">out_data, accel.cpp:78:25, write, Widen Fail, , VITIS_LOOP_75_8, accel.cpp:75:19, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">out_data, accel.cpp:78:25, write, Inferred, variable, VITIS_LOOP_73_7, accel.cpp:73:26, , </column>
                    <column name="m_axi_gmem1">out_data, accel.cpp:159:25, write, Widen Fail, , VITIS_LOOP_156_19, accel.cpp:156:21, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">out_data, accel.cpp:159:25, write, Inferred, variable, VITIS_LOOP_154_18, accel.cpp:154:24, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:245" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:246" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:252" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:253" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:260" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:261" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:269" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:270" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:279" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:280" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:305" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:309" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:318" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:323" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:333" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:338" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:348" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:353" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:363" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:368" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:378" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:383" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:393" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:398" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:408" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:413" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:423" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:428" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:584" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:592" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:599" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:607" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:663" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:672" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:681" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:708" status="valid" parentFunction="copyto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:742" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949" status="valid" parentFunction="addrbound" variable="mul_rows_cols" isDirective="0" options="variable=mul_rows_cols op=mul impl=dsp latency=2"/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:984" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:985" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:998" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:999" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1019" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1023" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=COLS_ADDRBOUND"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1056" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1057" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1100" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1101" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1113" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1126" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1141" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1164" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1176" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1199" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1273" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1274" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1303" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1308" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=COLS_BOUND_PER_NPC"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1309" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1351" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1364" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1381" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1382" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1396" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1397" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1411" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1438" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1469" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1499" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:35" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:40" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:53" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:59" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:60" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:81" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:87" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:88" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:114" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:120" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:121" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:148" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:154" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:155" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:176" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:182" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:183" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:200" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:206" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:207" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:223" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:229" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:230" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:252" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:264" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:266" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:321" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:327" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:339" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:348" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:371" status="valid" parentFunction="xfextractdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:391" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:399" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=6 max=6"/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:400" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:470" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BH max=IN_BH"/>
        <Pragma type="loop_flatten" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:471" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:475" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:476" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BW max=IN_BW"/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:501" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:502" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:543" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:544" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:625" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:626" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:637" status="valid" parentFunction="axistrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:693" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:694" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:739" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:740" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:790" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:791" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:803" status="valid" parentFunction="xfmat2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:46" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:47" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:48" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:112" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:124" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:128" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:156" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:168" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:172" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:200" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:212" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:216" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:244" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:256" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:260" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:287" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:320" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:332" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:359" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:392" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:425" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:437" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:464" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:497" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:530" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:542" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:579" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:592" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:605" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:618" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:631" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:644" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:657" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:670" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:683" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:700" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:701" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:702" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="bind_storage" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:711" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:716" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=URAM"/>
        <Pragma type="bind_storage" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:721" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:726" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:731" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:736" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:741" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:746" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=URAM"/>
        <Pragma type="array_partition" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:755" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val complete dim=1"/>
        <Pragma type="array_reshape" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:759" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val factor=RESHAPE_FACTOR dim=1">
            <Msg msg_id="207-5539" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_reshape' is ignored"/>
        </Pragma>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:813" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:826" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:856" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:869" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:898" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:931" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:964" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:970" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:981" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:992" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1004" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1016" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1028" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1040" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="./accel.cpp:21" status="valid" parentFunction="convex_hull_accel" variable="in_data" isDirective="0" options="m_axi port=in_data offset=slave bundle=gmem0 depth=16384"/>
        <Pragma type="interface" location="./accel.cpp:22" status="valid" parentFunction="convex_hull_accel" variable="out_data" isDirective="0" options="m_axi port=out_data offset=slave bundle=gmem1 depth=16384"/>
        <Pragma type="interface" location="./accel.cpp:23" status="valid" parentFunction="convex_hull_accel" variable="rows" isDirective="0" options="s_axilite port=rows bundle=control"/>
        <Pragma type="interface" location="./accel.cpp:24" status="valid" parentFunction="convex_hull_accel" variable="cols" isDirective="0" options="s_axilite port=cols bundle=control"/>
        <Pragma type="interface" location="./accel.cpp:25" status="valid" parentFunction="convex_hull_accel" variable="hull_size" isDirective="0" options="s_axilite port=hull_size bundle=control"/>
        <Pragma type="interface" location="./accel.cpp:26" status="valid" parentFunction="convex_hull_accel" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:35" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=128"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:37" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=128"/>
        <Pragma type="pipeline" location="./accel.cpp:38" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="./accel.cpp:45" status="valid" parentFunction="convex_hull_accel" variable="pts" isDirective="0" options="variable=pts cyclic factor=4"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:48" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=128"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:50" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=128"/>
        <Pragma type="pipeline" location="./accel.cpp:51" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:64" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=128"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:66" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=128"/>
        <Pragma type="pipeline" location="./accel.cpp:67" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:74" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=128"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:76" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=128"/>
        <Pragma type="pipeline" location="./accel.cpp:77" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="./accel.cpp:86" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:87" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=64"/>
        <Pragma type="unroll" location="./accel.cpp:91" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="array_partition" location="./accel.cpp:100" status="valid" parentFunction="convex_hull_accel" variable="hull" isDirective="0" options="variable=hull cyclic factor=4"/>
        <Pragma type="pipeline" location="./accel.cpp:105" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:106" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=64"/>
        <Pragma type="pipeline" location="./accel.cpp:119" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:120" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=64"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:135" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=128"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:137" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=128"/>
        <Pragma type="pipeline" location="./accel.cpp:138" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="./accel.cpp:144" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:145" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=64"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:155" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=128"/>
        <Pragma type="loop_tripcount" location="./accel.cpp:157" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="min=1 max=128"/>
        <Pragma type="pipeline" location="./accel.cpp:158" status="valid" parentFunction="convex_hull_accel" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

