Info: Starting: Create testbench Platform Designer system
Info: D:/fpga-projects/07/testbench/testbench/unsaved.ipx
Info: qsys-generate D:\fpga-projects\07\unsaved.qsys --testbench=STANDARD --output-directory=D:\fpga-projects\07 --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading 07/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: unsaved.rs232_0: rs232_0.external_interface must be exported, or connected to a matching conduit.
Warning: unsaved.rs232_0: Interrupt sender rs232_0.interrupt is not connected to an interrupt receiver
Warning: unsaved.rs232_0: rs232_0.avalon_rs232_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching D:/programs/intelfpga_lite/19.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index D:\programs\intelfpga_lite\19.1\quartus\sopc_builder\bin\root_components.ipx
Info: D:\programs\intelfpga_lite\19.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index D:\programs\intelfpga_lite\19.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: D:\programs\intelfpga_lite\19.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,01 seconds
Info: D:/programs/intelfpga_lite/19.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,01 seconds
Info: D:/fpga-projects/07/testbench/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index D:\fpga-projects\07\testbench\testbench\unsaved.ipx
Progress: Loading 07/unsaved.qsys
Info: D:/fpga-projects/07/* matched 9 files in 0,02 seconds
Info: D:/fpga-projects/07/ip/**/* matched 0 files in 0,00 seconds
Info: D:/fpga-projects/07/*/* matched 19 files in 0,00 seconds
Info: D:\fpga-projects\07\testbench\testbench\unsaved.ipx described 0 plugins, 3 paths, in 0,04 seconds
Info: D:/fpga-projects/07/testbench/testbench/* matched 4 files in 0,04 seconds
Info: D:/fpga-projects/07/testbench/testbench/*/* matched 0 files in 0,00 seconds
Info: C:/Users/Nikita/.altera.quartus/ip/19.1/**/* matched 0 files in 0,00 seconds
Info: D:/programs/intelfpga_lite/19.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0,00 seconds
Info: D:/programs/intelfpga_lite/19.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0,00 seconds
Info: D:/programs/intelfpga_lite/19.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0,00 seconds
Info: Reading index D:\programs\intelfpga_lite\19.1\ip\altera\altera_components.ipx
Info: D:\programs\intelfpga_lite\19.1\ip\altera\altera_components.ipx described 1973 plugins, 0 paths, in 0,25 seconds
Info: D:/programs/intelfpga_lite/19.1/ip/**/* matched 108 files in 0,25 seconds
Info: D:/programs/intelfpga_lite/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index D:\programs\intelfpga_lite\19.1\quartus\sopc_builder\builtin.ipx
Info: D:\programs\intelfpga_lite\19.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0,03 seconds
Info: D:/programs/intelfpga_lite/19.1/quartus/sopc_builder/**/* matched 8 files in 0,03 seconds
Info: D:/programs/intelfpga_lite/19.1/quartus/common/librarian/factories/**/* matched 0 files in 0,00 seconds
Info: D:/programs/intelfpga_lite/19.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: D:\programs\intelfpga_lite\19.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0,33 seconds
Info: D:/programs/intelfpga_lite/19.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,33 seconds
Progress: 
Progress: 
Progress: 
Info: Running script D:/programs/intelfpga_lite/19.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: unsaved
Info: TB_Gen: System design is: unsaved
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : unsaved_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : unsaved_tb with all standard BFMs
Info: create_system unsaved_tb
Info: add_instance unsaved_inst unsaved 
Info: set_use_testbench_naming_pattern true unsaved
Info: get_instance_interfaces unsaved_inst
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: add_instance unsaved_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property unsaved_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value unsaved_inst clk clockRate
Info: set_instance_parameter_value unsaved_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value unsaved_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property unsaved_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: get_instance_interfaces unsaved_inst_clk_bfm
Info: get_instance_interface_property unsaved_inst_clk_bfm clk CLASS_NAME
Info: add_connection unsaved_inst_clk_bfm.clk unsaved_inst.clk
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: add_instance unsaved_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property unsaved_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports unsaved_inst reset
Info: get_instance_interface_port_property unsaved_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property unsaved_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value unsaved_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value unsaved_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property unsaved_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces unsaved_inst_reset_bfm
Info: get_instance_interface_property unsaved_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property unsaved_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property unsaved_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value unsaved_inst reset associatedClock
Info: get_instance_interfaces unsaved_inst_clk_bfm
Info: get_instance_interface_property unsaved_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: unsaved_inst_reset_bfm is not associated to any clock; connecting unsaved_inst_reset_bfm to 'unsaved_inst_clk_bfm.clk'
Warning: TB_Gen: unsaved_inst_reset_bfm is not associated to any clock; connecting unsaved_inst_reset_bfm to 'unsaved_inst_clk_bfm.clk'
Info: add_connection unsaved_inst_clk_bfm.clk unsaved_inst_reset_bfm.clk
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: get_instance_interfaces unsaved_inst_reset_bfm
Info: get_instance_interface_property unsaved_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property unsaved_inst_reset_bfm reset CLASS_NAME
Info: add_connection unsaved_inst_reset_bfm.reset unsaved_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: unsaved_tb.qsys
Info: TB_Gen: Saving testbench system: unsaved_tb.qsys
Info: save_system unsaved_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/fpga-projects/07/testbench/testbench/unsaved_tb.qsys
Info: Done
Info: qsys-generate D:\fpga-projects\07\unsaved.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=D:\fpga-projects\07\testbench\testbench\unsaved_tb\simulation --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading testbench/unsaved_tb.qsys
Progress: Reading input file
Progress: Adding unsaved_inst [unsaved 1.0]
Progress: Parameterizing module unsaved_inst
Progress: Adding unsaved_inst_clk_bfm [altera_avalon_clock_source 19.1]
Progress: Parameterizing module unsaved_inst_clk_bfm
Progress: Adding unsaved_inst_reset_bfm [altera_avalon_reset_source 19.1]
Progress: Parameterizing module unsaved_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: unsaved_tb.unsaved_inst.rs232_0: rs232_0.external_interface must be exported, or connected to a matching conduit.
Warning: unsaved_tb.unsaved_inst.rs232_0: Interrupt sender rs232_0.interrupt is not connected to an interrupt receiver
Warning: unsaved_tb.unsaved_inst.rs232_0: rs232_0.avalon_rs232_slave must be connected to an Avalon-MM master
Info: unsaved_tb.unsaved_inst_clk_bfm: Elaborate: altera_clock_source
Info: unsaved_tb.unsaved_inst_clk_bfm:            $Revision: #1 $
Info: unsaved_tb.unsaved_inst_clk_bfm:            $Date: 2018/11/07 $
Info: unsaved_tb.unsaved_inst_reset_bfm: Elaborate: altera_reset_source
Info: unsaved_tb.unsaved_inst_reset_bfm:            $Revision: #1 $
Info: unsaved_tb.unsaved_inst_reset_bfm:            $Date: 2018/11/07 $
Info: unsaved_tb.unsaved_inst_reset_bfm: Reset is negatively asserted.
Info: unsaved_tb: Generating unsaved_tb "unsaved_tb" for SIM_VERILOG
Info: unsaved_inst: "unsaved_tb" instantiated unsaved "unsaved_inst"
Info: unsaved_inst_clk_bfm: "unsaved_tb" instantiated altera_avalon_clock_source "unsaved_inst_clk_bfm"
Info: unsaved_inst_reset_bfm: "unsaved_tb" instantiated altera_avalon_reset_source "unsaved_inst_reset_bfm"
Info: Reusing file D:/fpga-projects/07/testbench/testbench/unsaved_tb/simulation/submodules/verbosity_pkg.sv
Info: rs232_0: Starting Generation of RS232 UART
Info: rs232_0: "unsaved_inst" instantiated altera_up_avalon_rs232 "rs232_0"
Info: rst_controller: "unsaved_inst" instantiated altera_reset_controller "rst_controller"
Info: unsaved_tb: Done "unsaved_tb" with 6 modules, 13 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=D:\fpga-projects\07\unsaved_tb.spd --output-directory=D:/fpga-projects/07/testbench/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\fpga-projects\07\unsaved_tb.spd --output-directory=D:/fpga-projects/07/testbench/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/fpga-projects/07/testbench/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/fpga-projects/07/testbench/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/fpga-projects/07/testbench/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/fpga-projects/07/testbench/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	6 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/fpga-projects/07/testbench/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/fpga-projects/07/testbench/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
