<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square'" level="0">
<item name = "Date">Thu May  9 15:27:00 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D1</item>
<item name = "Solution">comb_17 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">52, 52, 0.520 us, 0.520 us, 53, 53, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3, 5, 5, 50.000 ns, 50.000 ns, 5, 5, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4026, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 168, 1794, 2542, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 562, -</column>
<column name="Register">-, -, 3018, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 6, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 0, 0, 331, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 0, 0, 34, 127, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3, 0, 8, 423, 505, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_32ns_32ns_63_1_1_U56">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U57">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U58">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U59">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U60">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U61">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U62">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U63">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U64">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U65">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U66">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U67">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U68">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U69">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U70">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U71">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U72">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U73">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U74">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U75">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U76">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U77">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U78">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U79">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U80">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U81">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U82">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U83">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U84">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U85">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U86">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U87">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U88">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U89">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U90">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U91">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U92">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U93">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_6ns_32_1_1_U95">mul_32s_6ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U94">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U96">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_39ns_6ns_44_1_1_U97">mul_39ns_6ns_44_1_1, 0, 2, 0, 27, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln100_fu_1327_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln102_10_fu_913_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln102_11_fu_908_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln102_12_fu_964_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln102_13_fu_1027_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_14_fu_1033_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln102_15_fu_1089_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_16_fu_1331_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln102_17_fu_1371_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_18_fu_1421_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln102_19_fu_1461_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln102_1_fu_1039_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_20_fu_1499_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln102_21_fu_1537_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln102_2_fu_1095_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_3_fu_1337_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_4_fu_1377_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_5_fu_1427_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_6_fu_1465_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_7_fu_1503_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_8_fu_1541_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_9_fu_902_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln102_fu_970_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln103_1_fu_1261_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln103_2_fu_1267_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln103_fu_1636_p2">+, 0, 0, 51, 44, 44</column>
<column name="add_ln104_1_fu_1285_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln104_2_fu_1273_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln104_3_fu_1279_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln104_fu_1669_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln105_fu_1291_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln106_fu_1557_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln107_fu_1568_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln108_fu_1579_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln60_1_fu_1241_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln60_2_fu_1247_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln60_fu_1235_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln71_1_fu_1183_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln71_2_fu_1189_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln71_fu_1177_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_1_fu_1163_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_2_fu_1396_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln72_3_fu_1407_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln72_fu_1157_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln73_1_fu_1147_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln73_fu_1141_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln77_1_fu_1209_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln77_2_fu_1215_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln77_3_fu_1221_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln77_fu_1203_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln80_1_fu_1059_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln80_fu_1065_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_1_fu_990_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_fu_996_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln89_1_fu_654_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln89_fu_940_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln90_fu_949_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln92_fu_636_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln95_1_fu_890_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln95_fu_885_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln99_1_fu_1111_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln99_2_fu_1117_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln99_fu_1319_p2">+, 0, 0, 64, 64, 64</column>
<column name="arr_22_fu_896_p2">+, 0, 0, 64, 64, 64</column>
<column name="arr_25_fu_1523_p2">+, 0, 0, 64, 64, 64</column>
<column name="arr_26_fu_1447_p2">+, 0, 0, 64, 64, 64</column>
<column name="arr_27_fu_1485_p2">+, 0, 0, 64, 64, 64</column>
<column name="out1_w_1_fu_1660_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_2_fu_1690_p2">+, 0, 0, 34, 27, 27</column>
<column name="out1_w_3_fu_1297_p2">+, 0, 0, 25, 25, 25</column>
<column name="out1_w_4_fu_1562_p2">+, 0, 0, 26, 26, 26</column>
<column name="out1_w_5_fu_1574_p2">+, 0, 0, 25, 25, 25</column>
<column name="out1_w_6_fu_1585_p2">+, 0, 0, 26, 26, 26</column>
<column name="out1_w_7_fu_1591_p2">+, 0, 0, 25, 25, 25</column>
<column name="out1_w_8_fu_1597_p2">+, 0, 0, 26, 26, 26</column>
<column name="out1_w_9_fu_1603_p2">+, 0, 0, 25, 25, 25</column>
<column name="out1_w_fu_1627_p2">+, 0, 0, 33, 26, 26</column>
<column name="tmp32_fu_578_p2">+, 0, 0, 70, 63, 63</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">125, 25, 1, 25</column>
<column name="grp_fu_248_p0">14, 3, 32, 96</column>
<column name="grp_fu_248_p1">14, 3, 32, 96</column>
<column name="grp_fu_252_p0">14, 3, 32, 96</column>
<column name="grp_fu_252_p1">14, 3, 32, 96</column>
<column name="grp_fu_256_p0">14, 3, 32, 96</column>
<column name="grp_fu_256_p1">14, 3, 32, 96</column>
<column name="grp_fu_260_p0">14, 3, 32, 96</column>
<column name="grp_fu_260_p1">14, 3, 32, 96</column>
<column name="grp_fu_268_p0">20, 4, 32, 128</column>
<column name="grp_fu_268_p1">20, 4, 32, 128</column>
<column name="grp_fu_272_p0">20, 4, 32, 128</column>
<column name="grp_fu_272_p1">20, 4, 32, 128</column>
<column name="grp_fu_276_p0">20, 4, 32, 128</column>
<column name="grp_fu_276_p1">20, 4, 32, 128</column>
<column name="grp_fu_280_p0">14, 3, 32, 96</column>
<column name="grp_fu_280_p1">14, 3, 32, 96</column>
<column name="grp_fu_400_p0">20, 4, 32, 128</column>
<column name="grp_fu_400_p1">14, 3, 7, 21</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln102_10_reg_2024">26, 0, 26, 0</column>
<column name="add_ln103_2_reg_2150">25, 0, 25, 0</column>
<column name="add_ln104_1_reg_2156">26, 0, 26, 0</column>
<column name="add_ln60_2_reg_2135">64, 0, 64, 0</column>
<column name="add_ln60_reg_2130">64, 0, 64, 0</column>
<column name="add_ln71_2_reg_2095">64, 0, 64, 0</column>
<column name="add_ln71_reg_2090">64, 0, 64, 0</column>
<column name="add_ln72_1_reg_2075">64, 0, 64, 0</column>
<column name="add_ln72_reg_2070">64, 0, 64, 0</column>
<column name="add_ln73_1_reg_2060">64, 0, 64, 0</column>
<column name="add_ln77_1_reg_2110">64, 0, 64, 0</column>
<column name="add_ln77_3_reg_2115">64, 0, 64, 0</column>
<column name="add_ln89_1_reg_2004">64, 0, 64, 0</column>
<column name="add_ln92_reg_1984">64, 0, 64, 0</column>
<column name="add_ln99_1_reg_2035">64, 0, 64, 0</column>
<column name="add_ln99_2_reg_2040">64, 0, 64, 0</column>
<column name="ap_CS_fsm">24, 0, 24, 0</column>
<column name="arr_15_reg_1837">64, 0, 64, 0</column>
<column name="arr_16_reg_1850">64, 0, 64, 0</column>
<column name="arr_17_reg_1866">64, 0, 64, 0</column>
<column name="arr_4_reg_1895">63, 0, 64, 1</column>
<column name="arr_6_reg_1905">63, 0, 64, 1</column>
<column name="arr_8_reg_1910">63, 0, 64, 1</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln102_3_reg_2030">39, 0, 39, 0</column>
<column name="mul_ln42_reg_1871">32, 0, 32, 0</column>
<column name="mul_ln83_reg_1920">32, 0, 32, 0</column>
<column name="mul_ln86_reg_1964">63, 0, 63, 0</column>
<column name="mul_ln88_reg_1969">63, 0, 63, 0</column>
<column name="mul_ln92_reg_1974">63, 0, 63, 0</column>
<column name="mul_ln93_reg_1926">32, 0, 32, 0</column>
<column name="mul_ln95_reg_1979">63, 0, 63, 0</column>
<column name="out1_w_1_reg_2211">25, 0, 25, 0</column>
<column name="out1_w_2_reg_2216">27, 0, 27, 0</column>
<column name="out1_w_3_reg_2161">25, 0, 25, 0</column>
<column name="out1_w_4_reg_2171">26, 0, 26, 0</column>
<column name="out1_w_5_reg_2176">25, 0, 25, 0</column>
<column name="out1_w_6_reg_2181">26, 0, 26, 0</column>
<column name="out1_w_7_reg_2186">25, 0, 25, 0</column>
<column name="out1_w_8_reg_2191">26, 0, 26, 0</column>
<column name="out1_w_9_reg_2196">25, 0, 25, 0</column>
<column name="out1_w_reg_2206">26, 0, 26, 0</column>
<column name="reg_421">32, 0, 32, 0</column>
<column name="shl_ln60_3_reg_1915">31, 0, 32, 1</column>
<column name="tmp32_reg_1931">63, 0, 63, 0</column>
<column name="trunc_ln102_4_reg_2055">26, 0, 26, 0</column>
<column name="trunc_ln102_s_reg_2166">39, 0, 39, 0</column>
<column name="trunc_ln115_1_reg_1799">62, 0, 62, 0</column>
<column name="trunc_ln22_1_reg_1793">62, 0, 62, 0</column>
<column name="trunc_ln60_1_reg_2145">25, 0, 25, 0</column>
<column name="trunc_ln60_reg_2140">25, 0, 25, 0</column>
<column name="trunc_ln71_1_reg_2105">25, 0, 25, 0</column>
<column name="trunc_ln71_reg_2100">25, 0, 25, 0</column>
<column name="trunc_ln72_1_reg_2085">26, 0, 26, 0</column>
<column name="trunc_ln72_2_reg_1936">25, 0, 25, 0</column>
<column name="trunc_ln72_reg_2080">26, 0, 26, 0</column>
<column name="trunc_ln73_1_reg_2065">25, 0, 25, 0</column>
<column name="trunc_ln77_1_reg_2125">26, 0, 26, 0</column>
<column name="trunc_ln77_reg_2120">26, 0, 26, 0</column>
<column name="trunc_ln85_reg_2019">25, 0, 25, 0</column>
<column name="trunc_ln89_1_reg_2014">25, 0, 25, 0</column>
<column name="trunc_ln89_reg_2009">24, 0, 24, 0</column>
<column name="trunc_ln93_1_reg_1994">26, 0, 26, 0</column>
<column name="trunc_ln93_reg_1989">25, 0, 25, 0</column>
<column name="trunc_ln94_reg_1999">25, 0, 25, 0</column>
<column name="trunc_ln99_1_reg_2050">26, 0, 26, 0</column>
<column name="trunc_ln99_reg_2045">26, 0, 26, 0</column>
<column name="zext_ln27_reg_1825">32, 0, 64, 32</column>
<column name="zext_ln37_10_reg_1900">32, 0, 63, 31</column>
<column name="zext_ln37_2_reg_1842">32, 0, 64, 32</column>
<column name="zext_ln37_4_reg_1855">32, 0, 64, 32</column>
<column name="zext_ln37_9_reg_1889">32, 0, 63, 31</column>
<column name="zext_ln37_reg_1831">32, 0, 64, 32</column>
<column name="zext_ln41_1_reg_1941">32, 0, 64, 32</column>
<column name="zext_ln79_reg_1953">32, 0, 64, 32</column>
<column name="zext_ln85_reg_1959">31, 0, 64, 33</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
