[
    {
        "age": null,
        "album": "",
        "author": "/u/aspie-micro132",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-29T16:29:46.617762+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-29T15:27:21+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I would like to ask how does a Risc-V computer boot.</p> <p>Should i be able for cross compiling an OS which is x86 native, how should i get it to boot into a Risc-V? Can still Grub be used as bootloader? Can Coreboot / OpenFirmware be made to understand menu.lst file?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/aspie-micro132\"> /u/aspie-micro132 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ntl1nq/booting_a_riscv_computer/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ntl1nq/booting_a_riscv_computer/\">[comments]</a></span>",
        "id": 3691472,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ntl1nq/booting_a_riscv_computer",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Booting a Risc-V computer",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/superkoning",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-29T15:08:50.765641+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-29T14:44:58+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><ul> <li>KVM <ul> <li>Enabled ring-based dirty memory tracking</li> <li>Improved perf kvm stat to report interrupt events</li> <li>Delegate illegal instruction trap to VS-mode</li> <li>MMU-related improvements for KVM RISC-V for upcoming nested virtualization</li> </ul></li> <li>Defconfig <ul> <li>Spacemit \u2013 Enable sdhci and pwm drivers for the k1 soc in defconfig, the former as a builtin and the latter a module.</li> <li>Starfive \u2013 Remove a no-longer-required config for the Starfive sound driver.</li> </ul></li> <li>AMD \u2013 Add 64-bit Microblaze V CPU compatible.</li> <li>Andes Technologies \u2013 <a href=\"https://www.cnx-software.com/2024/11/06/andes-qilai-quad-core-ax45mp-risc-v-soc-with-nx27v-vector-processor-powers-micro-atx-voyager-development-platform/\">QiLai</a> quad-core <a href=\"https://www.cnx-software.com/2023/09/10/andes-ax45mpv-risc-v-cpu-core-vector-extension-1-0/\">AX45MP</a> SoC found in Voyager Micro-ATX board.</li> <li>Sophgo <ul> <li>CV18xx <",
        "id": 3690811,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ntjx9f/riscv_updates_in_linux_617_from_cnxsoftware",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V updates in Linux 6.17 (from cnx-software)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Any-Caterpillar-8967",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-29T15:08:50.862472+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-29T14:43:32+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I wanted to share something I\u2019ve been working on recently \u2014 I built a <strong>Single-Cycle RISC-V processor</strong> completely from scratch in Verilog.</p> <p>This was my first proper CPU design project, and along the way I learned a lot about:</p> <ul> <li>--How the instruction types (R, I, B, U, J) map into hardware</li> <li>--Designing the ALU and control signals for execution</li> <li>--Handling registers and memory interactions</li> <li>--Ran a C code on the core and checking the outputs through simulation</li> </ul> <p>The most satisfying moment was when I got the expected result in one of my registers after running compiled C code \u2014 it felt like the design had come alive.</p> <p>I put together a short video summarizing the journey if anyone\u2019s curious: <a href=\"https://youtu.be/XugLR6ylYKY\">https://youtu.be/XugLR6ylYKY</a></p> <p>Would love to hear from others who have built CPUs, worked with RISC-V, or are exploring digital design. Any feedbac",
        "id": 3690812,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ntjvxc/just_finished_building_my_first_singlecycle_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Just finished building my first Single-Cycle RISC-V CPU in Verilog \ud83d\ude80",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/LivingLinux",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-29T15:08:50.667999+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-29T12:13:11+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1ntgc7t/spacemit_x100_and_x200_promo_video/\"> <img src=\"https://external-preview.redd.it/QQJE9zEKXUF3xb1KsBRXCC4umtKBia0PBnVdo8scIwI.jpeg?width=320&amp;crop=smart&amp;auto=webp&amp;s=0571b048ed505ec913be6139b0868ba8726eb862\" alt=\"SpacemiT X100 and X200 Promo Video\" title=\"SpacemiT X100 and X200 Promo Video\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>In the video they say that by August 2025, more than 120,000 K1 chips have been sold. 1:14</p> <p>The X100 core should give similar performance as the Arm A76 core. 1:40</p> <p>The X200 core should give similar performance as the Arm N2 core. 1:50</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/LivingLinux\"> /u/LivingLinux </a> <br/> <span><a href=\"https://youtu.be/MpHikqPE2Vg\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ntgc7t/spacemit_x100_and_x200_promo_video/\">[comments]</a></span> </td><",
        "id": 3690810,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ntgc7t/spacemit_x100_and_x200_promo_video",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/QQJE9zEKXUF3xb1KsBRXCC4umtKBia0PBnVdo8scIwI.jpeg?width=320&crop=smart&auto=webp&s=0571b048ed505ec913be6139b0868ba8726eb862",
        "title": "SpacemiT X100 and X200 Promo Video",
        "vote": 0
    }
]