
{{DEVELOPMENT}} --------(((DEBUGINFO)))--------{{DEVELOPMENT}} 

 DRIVER SYMBOLS (alphabet order)
-------------------------------
CallbacksCfgNum=0
ClockManUserCallbackStructureType=clock_manager_callback_user_config_t
ClockManUserConfigStructureType=clock_manager_user_config_t
ClockManagerCallbackArrName=g_clockManCallbacksArr
ClockManagerCallbackCntName=FSL_CLOCK_MANAGER_CALLBACK_CNT
ClockManagerConfigArrName=g_clockManConfigsArr
ClockManagerConfigCntName=FSL_CLOCK_MANAGER_CONFIG_CNT
DirPath=platform/system/inc
DirRel_Code_rep=Generated_Code/
DriverAuthor=D2C
DriverDate=25.07.2014
DriverVersion=01.00
EndOfInterface=
InpStringCopy=w
IsFileInManifest=
MCG_C1_val=58
MCG_C2_mask=191
MCG_C2_val=32
MCG_C4_mask=224
MCG_C4_val=0
MCG_C5_val=19
MCG_C6_val=88
MCG_C7_val=0
MCG_ERCLKSelect=yes
MCG_SC_val=0
McgConfigStructName=mcg_config_struct
McgConfigStructType=mcg_config_t
OSCUserConfigStructureType=osc_user_config_t
OSC_CR_RegName=OSC_CR
OSC_CR_val=128
OSC_DIV_val=0
OscerConfigStructName=oscer_config_struct
OscerConfigStructType=oscer_config_t
PE_SetReg_ObjName_RTC_CR=SYSTEM_RTC_CR_VALUE
SIM_CLKDIV1_val=19136512
SIM_CLKDIV2_val=9
SIM_SOPT1_val=524288
SIM_SOPT2_val=65536
SIM_SOPT7_val=0
SMC_PMCTRL_val=0
SimConfigStructName=sim_config_struct
SimConfigStructType=sim_config_t
SystemOSC_Property=SystemOSC
_Dst=SDK\platform\system\inc\fsl_clock_manager.h
_Src=C:\Freescale\KSDK_1.3.0\platform\system\inc\fsl_clock_manager.h
_compiler=gcc
_fileMask=C:/Freescale/KSDK_1.3.0/platform/system/inc/fsl_clock_*.h
arg_DirPath_rep=platform/system/inc
clockConfigIdx=0
clockConfigurationSuffix=SpeedMode0
clockGeneratorMode=PEE
clockSourceSettingsIdx=0
core=cm4
fileMask=C:/Freescale/KSDK_1.3.0/platform/system/inc/fsl_clock_*.h
instanceSymbol=FSL_CLOCKMAN1
isSdkComponent=
loc_tmpChar=w
maxFLLREFCLK=0.0390625
maxPLLCLK=96
maxPLLREFCLK=4
minFLLREFCLK=0.03125
minPLLCLK=48
minPLLREFCLK=2
minPLLVDIV=24
numFiles=1
sdk_FullSrcDir=C:/Freescale/KSDK_1.3.0/platform/system/inc
sdk_FullSrcDir_tmp=C:\Freescale\KSDK_1.3.0\platform/system/inc
sdk_RelLibPath=\platform\system\inc\fsl_clock_manager.h
sdk_briefStart=/*! @brief
sdk_commentEnd=*/
sdk_commentStart=/*!
targetMCGMode=PEE
variantloc=
FLL_mult_32kHz=[732|1464|2197|2929]
FLL_mult_default=[640|1280|1920|2560]

 LOCAL SYMBOLS (alphabet order)
-------------------------------
AutoInitItemMaxItem=0
AutoInitItemNumItems=1
AutoInitialization=yes
AutoInitializationType=Clock_man
AutoLink0=false
BeanVersion=1.3.0
BusClockSpeedMode0=60
CLKModeDescSpeedMode0=Default  part configuration
CLKModeNameSpeedMode0=clockMan1_InitConfig0
CLKModeReadonlyConfiguration0=true
CLOCK_SYS_BootToBlpe=CLOCK_SYS_BootToBlpe
CLOCK_SYS_BootToBlpe_FSL_MCGLITE_COUNT=
CLOCK_SYS_BootToBlpe_Hint=mcg_mode_error_t CLOCK_SYS_BootToBlpe(const mcg_config_t * config);
CLOCK_SYS_BootToBlpe_HintHint=Sets MCG to BLPE mode during startup.
CLOCK_SYS_BootToBlpe_HintHintLong=Sets MCG to BLPE mode during startup.
CLOCK_SYS_BootToBlpi=CLOCK_SYS_BootToBlpi
CLOCK_SYS_BootToBlpi_FSL_MCGLITE_COUNT=
CLOCK_SYS_BootToBlpi_Hint=mcg_mode_error_t CLOCK_SYS_BootToBlpi(const mcg_config_t * config);
CLOCK_SYS_BootToBlpi_HintHint=Sets MCG to BLPI mode during startup.
CLOCK_SYS_BootToBlpi_HintHintLong=Sets MCG to BLPI mode during startup.
CLOCK_SYS_BootToFee=CLOCK_SYS_BootToFee
CLOCK_SYS_BootToFee_FSL_MCGLITE_COUNT=
CLOCK_SYS_BootToFee_Hint=mcg_mode_error_t CLOCK_SYS_BootToFee(const mcg_config_t * config);
CLOCK_SYS_BootToFee_HintHint=Sets MCG to FEE mode during startup.
CLOCK_SYS_BootToFee_HintHintLong=Sets MCG to FEE mode during startup.
CLOCK_SYS_BootToFei=CLOCK_SYS_BootToFei
CLOCK_SYS_BootToFei_FSL_MCGLITE_COUNT=
CLOCK_SYS_BootToFei_Hint=mcg_mode_error_t CLOCK_SYS_BootToFei(const mcg_config_t * config);
CLOCK_SYS_BootToFei_HintHint=Sets MCG to FEI mode during startup.
CLOCK_SYS_BootToFei_HintHintLong=Sets MCG to FEI mode during startup.
CLOCK_SYS_BootToPee=CLOCK_SYS_BootToPee
CLOCK_SYS_BootToPee_FSL_HAS_PLL=
CLOCK_SYS_BootToPee_FSL_MCGLITE_COUNT=
CLOCK_SYS_BootToPee_Hint=mcg_mode_error_t CLOCK_SYS_BootToPee(const mcg_config_t * config);
CLOCK_SYS_BootToPee_HintHint=Sets MCG to PEE mode during startup.
CLOCK_SYS_BootToPee_HintHintLong=Sets MCG to PEE mode during startup.
CLOCK_SYS_BootToPei_FSL_HAS_PLL=
CLOCK_SYS_BootToPei_FSL_MCGLITE_COUNT=
CLOCK_SYS_DisableAdcClock=CLOCK_SYS_DisableAdcClock
CLOCK_SYS_DisableAdcClock_Hint=void CLOCK_SYS_DisableAdcClock(uint32_t instance);
CLOCK_SYS_DisableAdcClock_HintHint=Disable the clock for ADC module.
CLOCK_SYS_DisableAdcClock_HintHintLong=Disable the clock for ADC module.
CLOCK_SYS_DisableCmpClock=CLOCK_SYS_DisableCmpClock
CLOCK_SYS_DisableCmpClock_Hint=static inline void CLOCK_SYS_DisableCmpClock(uint32_t instance);
CLOCK_SYS_DisableCmpClock_HintHint=Disable the clock for CMP module.
CLOCK_SYS_DisableCmpClock_HintHintLong=Disable the clock for CMP module.
CLOCK_SYS_DisableCmtClock=CLOCK_SYS_DisableCmtClock
CLOCK_SYS_DisableCmtClock_Hint=static inline void CLOCK_SYS_DisableCmtClock(uint32_t instance);
CLOCK_SYS_DisableCmtClock_HintHint=Disable the clock for CMT module.
CLOCK_SYS_DisableCmtClock_HintHintLong=Disable the clock for CMT module.
CLOCK_SYS_DisableCrcClock=CLOCK_SYS_DisableCrcClock
CLOCK_SYS_DisableCrcClock_Hint=static inline void CLOCK_SYS_DisableCrcClock(uint32_t instance);
CLOCK_SYS_DisableCrcClock_HintHint=Disable the clock for CRC module.
CLOCK_SYS_DisableCrcClock_HintHintLong=Disable the clock for CRC module.
CLOCK_SYS_DisableDacClock=CLOCK_SYS_DisableDacClock
CLOCK_SYS_DisableDacClock_Hint=void CLOCK_SYS_DisableDacClock(uint32_t instance);
CLOCK_SYS_DisableDacClock_HintHint=Disable the clock for DAC module.
CLOCK_SYS_DisableDacClock_HintHintLong=Disable the clock for DAC module.
CLOCK_SYS_DisableDmaClock=CLOCK_SYS_DisableDmaClock
CLOCK_SYS_DisableDmaClock_Hint=static inline void CLOCK_SYS_DisableDmaClock(uint32_t instance);
CLOCK_SYS_DisableDmaClock_HintHint=Disable the clock for DMA module.
CLOCK_SYS_DisableDmaClock_HintHintLong=Disable the clock for DMA module.
CLOCK_SYS_DisableDmamuxClock=CLOCK_SYS_DisableDmamuxClock
CLOCK_SYS_DisableDmamuxClock_Hint=static inline void CLOCK_SYS_DisableDmamuxClock(uint32_t instance);
CLOCK_SYS_DisableDmamuxClock_HintHint=Disable the clock for DMAMUX module.
CLOCK_SYS_DisableDmamuxClock_HintHintLong=Disable the clock for DMAMUX module.
CLOCK_SYS_DisableEnetClock=CLOCK_SYS_DisableEnetClock
CLOCK_SYS_DisableEnetClock_Hint=static inline void CLOCK_SYS_DisableEnetClock(uint32_t instance);
CLOCK_SYS_DisableEnetClock_HintHint=Disable the clock for ENET module.
CLOCK_SYS_DisableEnetClock_HintHintLong=Disable the clock for ENET module.
CLOCK_SYS_DisableEwmClock=CLOCK_SYS_DisableEwmClock
CLOCK_SYS_DisableEwmClock_Hint=static inline void CLOCK_SYS_DisableEwmClock(uint32_t instance);
CLOCK_SYS_DisableEwmClock_HintHint=Disable the clock for EWM module.
CLOCK_SYS_DisableEwmClock_HintHintLong=Disable the clock for EWM module.
CLOCK_SYS_DisableFlexbusClock=CLOCK_SYS_DisableFlexbusClock
CLOCK_SYS_DisableFlexbusClock_Hint=static inline void CLOCK_SYS_DisableFlexbusClock(uint32_t instance);
CLOCK_SYS_DisableFlexbusClock_HintHint=Disable the clock for FLEXBUS module.
CLOCK_SYS_DisableFlexbusClock_HintHintLong=Disable the clock for FLEXBUS module.
CLOCK_SYS_DisableFlexcanClock=CLOCK_SYS_DisableFlexcanClock
CLOCK_SYS_DisableFlexcanClock_Hint=static inline void CLOCK_SYS_DisableFlexcanClock(uint32_t instance);
CLOCK_SYS_DisableFlexcanClock_HintHint=Disable the clock for FLEXCAN module.
CLOCK_SYS_DisableFlexcanClock_HintHintLong=Disable the clock for FLEXCAN module.
CLOCK_SYS_DisableFtfClock=CLOCK_SYS_DisableFtfClock
CLOCK_SYS_DisableFtfClock_Hint=static inline void CLOCK_SYS_DisableFtfClock(uint32_t instance);
CLOCK_SYS_DisableFtfClock_HintHint=Disable the clock for FTF module.
CLOCK_SYS_DisableFtfClock_HintHintLong=Disable the clock for FTF module.
CLOCK_SYS_DisableFtmClock=CLOCK_SYS_DisableFtmClock
CLOCK_SYS_DisableFtmClock_Hint=void CLOCK_SYS_DisableFtmClock(uint32_t instance);
CLOCK_SYS_DisableFtmClock_HintHint=Disable the clock for FTM module.
CLOCK_SYS_DisableFtmClock_HintHintLong=Disable the clock for FTM module.
CLOCK_SYS_DisableI2cClock=CLOCK_SYS_DisableI2cClock
CLOCK_SYS_DisableI2cClock_Hint=void CLOCK_SYS_DisableI2cClock(uint32_t instance);
CLOCK_SYS_DisableI2cClock_HintHint=Disable the clock for I2C module.
CLOCK_SYS_DisableI2cClock_HintHintLong=Disable the clock for I2C module.
CLOCK_SYS_DisableLptmrClock=CLOCK_SYS_DisableLptmrClock
CLOCK_SYS_DisableLptmrClock_Hint=static inline void CLOCK_SYS_DisableLptmrClock(uint32_t instance);
CLOCK_SYS_DisableLptmrClock_HintHint=Disable the clock for LPTIMER module.
CLOCK_SYS_DisableLptmrClock_HintHintLong=Disable the clock for LPTIMER module.
CLOCK_SYS_DisableMpuClock=CLOCK_SYS_DisableMpuClock
CLOCK_SYS_DisableMpuClock_Hint=static inline void CLOCK_SYS_DisableMpuClock(uint32_t instance);
CLOCK_SYS_DisableMpuClock_HintHint=Disable the clock for MPU module.
CLOCK_SYS_DisableMpuClock_HintHintLong=Disable the clock for MPU module.
CLOCK_SYS_DisablePdbClock=CLOCK_SYS_DisablePdbClock
CLOCK_SYS_DisablePdbClock_Hint=static inline void CLOCK_SYS_DisablePdbClock(uint32_t instance);
CLOCK_SYS_DisablePdbClock_HintHint=Disable the clock for PDB module.
CLOCK_SYS_DisablePdbClock_HintHintLong=Disable the clock for PDB module.
CLOCK_SYS_DisablePitClock=CLOCK_SYS_DisablePitClock
CLOCK_SYS_DisablePitClock_Hint=static inline void CLOCK_SYS_DisablePitClock(uint32_t instance);
CLOCK_SYS_DisablePitClock_HintHint=Disable the clock for PIT module.
CLOCK_SYS_DisablePitClock_HintHintLong=Disable the clock for PIT module.
CLOCK_SYS_DisablePortClock=CLOCK_SYS_DisablePortClock
CLOCK_SYS_DisablePortClock_Hint=void CLOCK_SYS_DisablePortClock(uint32_t instance);
CLOCK_SYS_DisablePortClock_HintHint=Disable the clock for PORT module.
CLOCK_SYS_DisablePortClock_HintHintLong=Disable the clock for PORT module.
CLOCK_SYS_DisableRngaClock=CLOCK_SYS_DisableRngaClock
CLOCK_SYS_DisableRngaClock_Hint=static inline void CLOCK_SYS_DisableRngaClock(uint32_t instance);
CLOCK_SYS_DisableRngaClock_HintHint=Disable the clock for RNGA module.
CLOCK_SYS_DisableRngaClock_HintHintLong=Disable the clock for RNGA module.
CLOCK_SYS_DisableRtcClock=CLOCK_SYS_DisableRtcClock
CLOCK_SYS_DisableRtcClock_Hint=static inline void CLOCK_SYS_DisableRtcClock(uint32_t instance);
CLOCK_SYS_DisableRtcClock_HintHint=Disable the clock for RTC module.
CLOCK_SYS_DisableRtcClock_HintHintLong=Disable the clock for RTC module.
CLOCK_SYS_DisableSaiClock=CLOCK_SYS_DisableSaiClock
CLOCK_SYS_DisableSaiClock_Hint=static inline void CLOCK_SYS_DisableSaiClock(uint32_t instance);
CLOCK_SYS_DisableSaiClock_HintHint=Disable the clock for SAI module.
CLOCK_SYS_DisableSaiClock_HintHintLong=Disable the clock for SAI module.
CLOCK_SYS_DisableSdhcClock=CLOCK_SYS_DisableSdhcClock
CLOCK_SYS_DisableSdhcClock_Hint=static inline void CLOCK_SYS_DisableSdhcClock(uint32_t instance);
CLOCK_SYS_DisableSdhcClock_HintHint=Disable the clock for SDHC module.
CLOCK_SYS_DisableSdhcClock_HintHintLong=Disable the clock for SDHC module.
CLOCK_SYS_DisableSpiClock=CLOCK_SYS_DisableSpiClock
CLOCK_SYS_DisableSpiClock_Hint=void CLOCK_SYS_DisableSpiClock(uint32_t instance);
CLOCK_SYS_DisableSpiClock_HintHint=Disable the clock for SPI module.
CLOCK_SYS_DisableSpiClock_HintHintLong=Disable the clock for SPI module.
CLOCK_SYS_DisableUartClock=CLOCK_SYS_DisableUartClock
CLOCK_SYS_DisableUartClock_Hint=void CLOCK_SYS_DisableUartClock(uint32_t instance);
CLOCK_SYS_DisableUartClock_HintHint=Disable the clock for UART module.
CLOCK_SYS_DisableUartClock_HintHintLong=Disable the clock for UART module.
CLOCK_SYS_DisableUsbdcdClock=CLOCK_SYS_DisableUsbdcdClock
CLOCK_SYS_DisableUsbdcdClock_Hint=static inline void CLOCK_SYS_DisableUsbdcdClock(uint32_t instance);
CLOCK_SYS_DisableUsbdcdClock_HintHint=Disable the clock for USBDCD module.
CLOCK_SYS_DisableUsbdcdClock_HintHintLong=Disable the clock for USBDCD module.
CLOCK_SYS_DisableUsbfsClock=CLOCK_SYS_DisableUsbfsClock
CLOCK_SYS_DisableUsbfsClock_Hint=static inline void CLOCK_SYS_DisableUsbfsClock(uint32_t instance);
CLOCK_SYS_DisableUsbfsClock_HintHint=Disable the clock for USBFS module.
CLOCK_SYS_DisableUsbfsClock_HintHintLong=Disable the clock for USBFS module.
CLOCK_SYS_DisableVrefClock=CLOCK_SYS_DisableVrefClock
CLOCK_SYS_DisableVrefClock_Hint=static inline void CLOCK_SYS_DisableVrefClock(uint32_t instance);
CLOCK_SYS_DisableVrefClock_HintHint=Disable the clock for VREF module.
CLOCK_SYS_DisableVrefClock_HintHintLong=Disable the clock for VREF module.
CLOCK_SYS_EnableAdcClock=CLOCK_SYS_EnableAdcClock
CLOCK_SYS_EnableAdcClock_Hint=void CLOCK_SYS_EnableAdcClock(uint32_t instance);
CLOCK_SYS_EnableAdcClock_HintHint=Enable the clock for ADC module.
CLOCK_SYS_EnableAdcClock_HintHintLong=Enable the clock for ADC module.
CLOCK_SYS_EnableCmpClock=CLOCK_SYS_EnableCmpClock
CLOCK_SYS_EnableCmpClock_Hint=static inline void CLOCK_SYS_EnableCmpClock(uint32_t instance);
CLOCK_SYS_EnableCmpClock_HintHint=Enable the clock for CMP module.
CLOCK_SYS_EnableCmpClock_HintHintLong=Enable the clock for CMP module.
CLOCK_SYS_EnableCmtClock=CLOCK_SYS_EnableCmtClock
CLOCK_SYS_EnableCmtClock_Hint=static inline void CLOCK_SYS_EnableCmtClock(uint32_t instance);
CLOCK_SYS_EnableCmtClock_HintHint=Enable the clock for CMT module.
CLOCK_SYS_EnableCmtClock_HintHintLong=Enable the clock for CMT module.
CLOCK_SYS_EnableCrcClock=CLOCK_SYS_EnableCrcClock
CLOCK_SYS_EnableCrcClock_Hint=static inline void CLOCK_SYS_EnableCrcClock(uint32_t instance);
CLOCK_SYS_EnableCrcClock_HintHint=Enable the clock for CRC module.
CLOCK_SYS_EnableCrcClock_HintHintLong=Enable the clock for CRC module.
CLOCK_SYS_EnableDacClock=CLOCK_SYS_EnableDacClock
CLOCK_SYS_EnableDacClock_Hint=void CLOCK_SYS_EnableDacClock(uint32_t instance);
CLOCK_SYS_EnableDacClock_HintHint=Enable the clock for DAC module.
CLOCK_SYS_EnableDacClock_HintHintLong=Enable the clock for DAC module.
CLOCK_SYS_EnableDmaClock=CLOCK_SYS_EnableDmaClock
CLOCK_SYS_EnableDmaClock_Hint=static inline void CLOCK_SYS_EnableDmaClock(uint32_t instance);
CLOCK_SYS_EnableDmaClock_HintHint=Enable the clock for DMA module.
CLOCK_SYS_EnableDmaClock_HintHintLong=Enable the clock for DMA module.
CLOCK_SYS_EnableDmamuxClock=CLOCK_SYS_EnableDmamuxClock
CLOCK_SYS_EnableDmamuxClock_Hint=static inline void CLOCK_SYS_EnableDmamuxClock(uint32_t instance);
CLOCK_SYS_EnableDmamuxClock_HintHint=Enable the clock for DMAMUX module.
CLOCK_SYS_EnableDmamuxClock_HintHintLong=Enable the clock for DMAMUX module.
CLOCK_SYS_EnableEnetClock=CLOCK_SYS_EnableEnetClock
CLOCK_SYS_EnableEnetClock_Hint=static inline void CLOCK_SYS_EnableEnetClock(uint32_t instance);
CLOCK_SYS_EnableEnetClock_HintHint=Enable the clock for ENET module.
CLOCK_SYS_EnableEnetClock_HintHintLong=Enable the clock for ENET module.
CLOCK_SYS_EnableEwmClock=CLOCK_SYS_EnableEwmClock
CLOCK_SYS_EnableEwmClock_Hint=static inline void CLOCK_SYS_EnableEwmClock(uint32_t instance);
CLOCK_SYS_EnableEwmClock_HintHint=Enable the clock for EWM module.
CLOCK_SYS_EnableEwmClock_HintHintLong=Enable the clock for EWM module.
CLOCK_SYS_EnableFlexbusClock=CLOCK_SYS_EnableFlexbusClock
CLOCK_SYS_EnableFlexbusClock_Hint=static inline void CLOCK_SYS_EnableFlexbusClock(uint32_t instance);
CLOCK_SYS_EnableFlexbusClock_HintHint=Enable the clock for FLEXBUS module.
CLOCK_SYS_EnableFlexbusClock_HintHintLong=Enable the clock for FLEXBUS module.
CLOCK_SYS_EnableFlexcanClock=CLOCK_SYS_EnableFlexcanClock
CLOCK_SYS_EnableFlexcanClock_Hint=static inline void CLOCK_SYS_EnableFlexcanClock(uint32_t instance);
CLOCK_SYS_EnableFlexcanClock_HintHint=Enable the clock for FLEXCAN module.
CLOCK_SYS_EnableFlexcanClock_HintHintLong=Enable the clock for FLEXCAN module.
CLOCK_SYS_EnableFtfClock=CLOCK_SYS_EnableFtfClock
CLOCK_SYS_EnableFtfClock_Hint=static inline void CLOCK_SYS_EnableFtfClock(uint32_t instance);
CLOCK_SYS_EnableFtfClock_HintHint=Enable the clock for FTF module.
CLOCK_SYS_EnableFtfClock_HintHintLong=Enable the clock for FTF module.
CLOCK_SYS_EnableFtmClock=CLOCK_SYS_EnableFtmClock
CLOCK_SYS_EnableFtmClock_Hint=void CLOCK_SYS_EnableFtmClock(uint32_t instance);
CLOCK_SYS_EnableFtmClock_HintHint=Enable the clock for FTM module.
CLOCK_SYS_EnableFtmClock_HintHintLong=Enable the clock for FTM module.
CLOCK_SYS_EnableI2cClock=CLOCK_SYS_EnableI2cClock
CLOCK_SYS_EnableI2cClock_Hint=void CLOCK_SYS_EnableI2cClock(uint32_t instance);
CLOCK_SYS_EnableI2cClock_HintHint=Enable the clock for I2C module.
CLOCK_SYS_EnableI2cClock_HintHintLong=Enable the clock for I2C module.
CLOCK_SYS_EnableLptmrClock=CLOCK_SYS_EnableLptmrClock
CLOCK_SYS_EnableLptmrClock_Hint=static inline void CLOCK_SYS_EnableLptmrClock(uint32_t instance);
CLOCK_SYS_EnableLptmrClock_HintHint=Enable the clock for LPTIMER module.
CLOCK_SYS_EnableLptmrClock_HintHintLong=Enable the clock for LPTIMER module.
CLOCK_SYS_EnableMpuClock=CLOCK_SYS_EnableMpuClock
CLOCK_SYS_EnableMpuClock_Hint=static inline void CLOCK_SYS_EnableMpuClock(uint32_t instance);
CLOCK_SYS_EnableMpuClock_HintHint=Enable the clock for MPU module.
CLOCK_SYS_EnableMpuClock_HintHintLong=Enable the clock for MPU module.
CLOCK_SYS_EnablePdbClock=CLOCK_SYS_EnablePdbClock
CLOCK_SYS_EnablePdbClock_Hint=static inline void CLOCK_SYS_EnablePdbClock(uint32_t instance);
CLOCK_SYS_EnablePdbClock_HintHint=Enable the clock for PDB module.
CLOCK_SYS_EnablePdbClock_HintHintLong=Enable the clock for PDB module.
CLOCK_SYS_EnablePitClock=CLOCK_SYS_EnablePitClock
CLOCK_SYS_EnablePitClock_Hint=static inline void CLOCK_SYS_EnablePitClock(uint32_t instance);
CLOCK_SYS_EnablePitClock_HintHint=Enable the clock for PIT module.
CLOCK_SYS_EnablePitClock_HintHintLong=Enable the clock for PIT module.
CLOCK_SYS_EnablePortClock=CLOCK_SYS_EnablePortClock
CLOCK_SYS_EnablePortClock_Hint=void CLOCK_SYS_EnablePortClock(uint32_t instance);
CLOCK_SYS_EnablePortClock_HintHint=Enable the clock for PORT module.
CLOCK_SYS_EnablePortClock_HintHintLong=Enable the clock for PORT module.
CLOCK_SYS_EnableRngaClock=CLOCK_SYS_EnableRngaClock
CLOCK_SYS_EnableRngaClock_Hint=static inline void CLOCK_SYS_EnableRngaClock(uint32_t instance);
CLOCK_SYS_EnableRngaClock_HintHint=Enable the clock for RNGA module.
CLOCK_SYS_EnableRngaClock_HintHintLong=Enable the clock for RNGA module.
CLOCK_SYS_EnableRtcClock=CLOCK_SYS_EnableRtcClock
CLOCK_SYS_EnableRtcClock_Hint=static inline void CLOCK_SYS_EnableRtcClock(uint32_t instance);
CLOCK_SYS_EnableRtcClock_HintHint=Enable the clock for RTC module.
CLOCK_SYS_EnableRtcClock_HintHintLong=Enable the clock for RTC module.
CLOCK_SYS_EnableSaiClock=CLOCK_SYS_EnableSaiClock
CLOCK_SYS_EnableSaiClock_Hint=static inline void CLOCK_SYS_EnableSaiClock(uint32_t instance);
CLOCK_SYS_EnableSaiClock_HintHint=Enable the clock for SAI module.
CLOCK_SYS_EnableSaiClock_HintHintLong=Enable the clock for SAI module.
CLOCK_SYS_EnableSdhcClock=CLOCK_SYS_EnableSdhcClock
CLOCK_SYS_EnableSdhcClock_Hint=static inline void CLOCK_SYS_EnableSdhcClock(uint32_t instance);
CLOCK_SYS_EnableSdhcClock_HintHint=Enable the clock for SDHC module.
CLOCK_SYS_EnableSdhcClock_HintHintLong=Enable the clock for SDHC module.
CLOCK_SYS_EnableSpiClock=CLOCK_SYS_EnableSpiClock
CLOCK_SYS_EnableSpiClock_Hint=void CLOCK_SYS_EnableSpiClock(uint32_t instance);
CLOCK_SYS_EnableSpiClock_HintHint=Enable the clock for SPI module.
CLOCK_SYS_EnableSpiClock_HintHintLong=Enable the clock for SPI module.
CLOCK_SYS_EnableUartClock=CLOCK_SYS_EnableUartClock
CLOCK_SYS_EnableUartClock_Hint=void CLOCK_SYS_EnableUartClock(uint32_t instance);
CLOCK_SYS_EnableUartClock_HintHint=Enable the clock for UART module.
CLOCK_SYS_EnableUartClock_HintHintLong=Enable the clock for UART module.
CLOCK_SYS_EnableUsbdcdClock=CLOCK_SYS_EnableUsbdcdClock
CLOCK_SYS_EnableUsbdcdClock_Hint=static inline void CLOCK_SYS_EnableUsbdcdClock(uint32_t instance);
CLOCK_SYS_EnableUsbdcdClock_HintHint=Enable the clock for USBDCD module.
CLOCK_SYS_EnableUsbdcdClock_HintHintLong=Enable the clock for USBDCD module.
CLOCK_SYS_EnableUsbfsClock=CLOCK_SYS_EnableUsbfsClock
CLOCK_SYS_EnableUsbfsClock_Hint=static inline void CLOCK_SYS_EnableUsbfsClock(uint32_t instance);
CLOCK_SYS_EnableUsbfsClock_HintHint=Enable the clock for USBFS module.
CLOCK_SYS_EnableUsbfsClock_HintHintLong=Enable the clock for USBFS module.
CLOCK_SYS_EnableVrefClock=CLOCK_SYS_EnableVrefClock
CLOCK_SYS_EnableVrefClock_Hint=static inline void CLOCK_SYS_EnableVrefClock(uint32_t instance);
CLOCK_SYS_EnableVrefClock_HintHint=Enable the clock for VREF module.
CLOCK_SYS_EnableVrefClock_HintHintLong=Enable the clock for VREF module.
CLOCK_SYS_GetAdcAltFreq=CLOCK_SYS_GetAdcAltFreq
CLOCK_SYS_GetAdcAltFreq_Hint=static inline uint32_t CLOCK_SYS_GetAdcAltFreq(uint32_t instance);
CLOCK_SYS_GetAdcAltFreq_HintHint=Gets ADC alternate clock frequency.
CLOCK_SYS_GetAdcAltFreq_HintHintLong=Gets ADC alternate clock frequency.
CLOCK_SYS_GetAdcGateCmd=CLOCK_SYS_GetAdcGateCmd
CLOCK_SYS_GetAdcGateCmd_Hint=bool CLOCK_SYS_GetAdcGateCmd(uint32_t instance);
CLOCK_SYS_GetAdcGateCmd_HintHint=Get the the clock gate state for ADC module.
CLOCK_SYS_GetAdcGateCmd_HintHintLong=Get the the clock gate state for ADC module.
CLOCK_SYS_GetBusClockFreq=CLOCK_SYS_GetBusClockFreq
CLOCK_SYS_GetBusClockFreq_Hint=uint32_t CLOCK_SYS_GetBusClockFreq(void);
CLOCK_SYS_GetBusClockFreq_HintHint=Gets the bus clock frequency.
CLOCK_SYS_GetBusClockFreq_HintHintLong=Gets the bus clock frequency.
CLOCK_SYS_GetCmpFreq=CLOCK_SYS_GetCmpFreq
CLOCK_SYS_GetCmpFreq_Hint=static inline uint32_t CLOCK_SYS_GetCmpFreq(uint32_t instance);
CLOCK_SYS_GetCmpFreq_HintHint=Gets the clock frequency for CMP module.
CLOCK_SYS_GetCmpFreq_HintHintLong=Gets the clock frequency for CMP module.
CLOCK_SYS_GetCmpGateCmd=CLOCK_SYS_GetCmpGateCmd
CLOCK_SYS_GetCmpGateCmd_Hint=static inline bool CLOCK_SYS_GetCmpGateCmd(uint32_t instance);
CLOCK_SYS_GetCmpGateCmd_HintHint=Get the the clock gate state for CMP module.
CLOCK_SYS_GetCmpGateCmd_HintHintLong=Get the the clock gate state for CMP module.
CLOCK_SYS_GetCmtFreq=CLOCK_SYS_GetCmtFreq
CLOCK_SYS_GetCmtFreq_Hint=static inline uint32_t CLOCK_SYS_GetCmtFreq(uint32_t instance);
CLOCK_SYS_GetCmtFreq_HintHint=Gets the clock frequency for CMT module.
CLOCK_SYS_GetCmtFreq_HintHintLong=Gets the clock frequency for CMT module.
CLOCK_SYS_GetCmtGateCmd=CLOCK_SYS_GetCmtGateCmd
CLOCK_SYS_GetCmtGateCmd_Hint=static inline bool CLOCK_SYS_GetCmtGateCmd(uint32_t instance);
CLOCK_SYS_GetCmtGateCmd_HintHint=Get the the clock gate state for CMT module.
CLOCK_SYS_GetCmtGateCmd_HintHintLong=Get the the clock gate state for CMT module.
CLOCK_SYS_GetCoreClockFreq=CLOCK_SYS_GetCoreClockFreq
CLOCK_SYS_GetCoreClockFreq_Hint=uint32_t CLOCK_SYS_GetCoreClockFreq(void);
CLOCK_SYS_GetCoreClockFreq_HintHint=Gets the core clock frequency.
CLOCK_SYS_GetCoreClockFreq_HintHintLong=Gets the core clock frequency.
CLOCK_SYS_GetCrcFreq=CLOCK_SYS_GetCrcFreq
CLOCK_SYS_GetCrcFreq_Hint=static inline uint32_t CLOCK_SYS_GetCrcFreq(uint32_t instance);
CLOCK_SYS_GetCrcFreq_HintHint=Gets the clock frequency for CRC module.
CLOCK_SYS_GetCrcFreq_HintHintLong=Gets the clock frequency for CRC module.
CLOCK_SYS_GetCrcGateCmd=CLOCK_SYS_GetCrcGateCmd
CLOCK_SYS_GetCrcGateCmd_Hint=static inline bool CLOCK_SYS_GetCrcGateCmd(uint32_t instance);
CLOCK_SYS_GetCrcGateCmd_HintHint=Get the the clock gate state for CRC module.
CLOCK_SYS_GetCrcGateCmd_HintHintLong=Get the the clock gate state for CRC module.
CLOCK_SYS_GetCurrentConfiguration=CLOCK_SYS_GetCurrentConfiguration
CLOCK_SYS_GetCurrentConfiguration_Hint=uint8_t CLOCK_SYS_GetCurrentConfiguration(void);
CLOCK_SYS_GetCurrentConfiguration_HintHint=Gets the current system clock configuration.
CLOCK_SYS_GetCurrentConfiguration_HintHintLong=Gets the current system clock configuration.
CLOCK_SYS_GetDacGateCmd=CLOCK_SYS_GetDacGateCmd
CLOCK_SYS_GetDacGateCmd_Hint=bool CLOCK_SYS_GetDacGateCmd(uint32_t instance);
CLOCK_SYS_GetDacGateCmd_HintHint=Get the the clock gate state for DAC module.
CLOCK_SYS_GetDacGateCmd_HintHintLong=Get the the clock gate state for DAC module.
CLOCK_SYS_GetDmaGateCmd=CLOCK_SYS_GetDmaGateCmd
CLOCK_SYS_GetDmaGateCmd_Hint=static inline bool CLOCK_SYS_GetDmaGateCmd(uint32_t instance);
CLOCK_SYS_GetDmaGateCmd_HintHint=Get the the clock gate state for DMA module.
CLOCK_SYS_GetDmaGateCmd_HintHintLong=Get the the clock gate state for DMA module.
CLOCK_SYS_GetDmamuxGateCmd=CLOCK_SYS_GetDmamuxGateCmd
CLOCK_SYS_GetDmamuxGateCmd_Hint=static inline bool CLOCK_SYS_GetDmamuxGateCmd(uint32_t instance);
CLOCK_SYS_GetDmamuxGateCmd_HintHint=Get the the clock gate state for DMAMUX module.
CLOCK_SYS_GetDmamuxGateCmd_HintHintLong=Get the the clock gate state for DMAMUX module.
CLOCK_SYS_GetEnetGateCmd=CLOCK_SYS_GetEnetGateCmd
CLOCK_SYS_GetEnetGateCmd_Hint=static inline bool CLOCK_SYS_GetEnetGateCmd(uint32_t instance);
CLOCK_SYS_GetEnetGateCmd_HintHint=Get the the clock gate state for ENET module.
CLOCK_SYS_GetEnetGateCmd_HintHintLong=Get the the clock gate state for ENET module.
CLOCK_SYS_GetEnetRmiiFreq=CLOCK_SYS_GetEnetRmiiFreq
CLOCK_SYS_GetEnetRmiiFreq_Hint=uint32_t CLOCK_SYS_GetEnetRmiiFreq(uint32_t instance);
CLOCK_SYS_GetEnetRmiiFreq_HintHint=Gets ethernet RMII clock frequency.
CLOCK_SYS_GetEnetRmiiFreq_HintHintLong=Gets ethernet RMII clock frequency.
CLOCK_SYS_GetEnetRmiiSrc=CLOCK_SYS_GetEnetRmiiSrc
CLOCK_SYS_GetEnetRmiiSrc_Hint=static inline clock_rmii_src_t CLOCK_SYS_GetEnetRmiiSrc(uint32_t instance);
CLOCK_SYS_GetEnetRmiiSrc_HintHint=Gets ethernet RMII clock source.
CLOCK_SYS_GetEnetRmiiSrc_HintHintLong=Gets ethernet RMII clock source.
CLOCK_SYS_GetEnetTimeStampFreq=CLOCK_SYS_GetEnetTimeStampFreq
CLOCK_SYS_GetEnetTimeStampFreq_Hint=uint32_t CLOCK_SYS_GetEnetTimeStampFreq(uint32_t instance);
CLOCK_SYS_GetEnetTimeStampFreq_HintHint=Gets ethernet timestamp clock frequency.
CLOCK_SYS_GetEnetTimeStampFreq_HintHintLong=Gets ethernet timestamp clock frequency.
CLOCK_SYS_GetEnetTimeStampSrc=CLOCK_SYS_GetEnetTimeStampSrc
CLOCK_SYS_GetEnetTimeStampSrc_Hint=static inline clock_time_src_t CLOCK_SYS_GetEnetTimeStampSrc(uint32_t instance);
CLOCK_SYS_GetEnetTimeStampSrc_HintHint=Get the ethernet timestamp clock source selection.
CLOCK_SYS_GetEnetTimeStampSrc_HintHintLong=Get the ethernet timestamp clock source selection.
CLOCK_SYS_GetErrorCallback=CLOCK_SYS_GetErrorCallback
CLOCK_SYS_GetErrorCallback_Hint=clock_manager_callback_user_config_t* CLOCK_SYS_GetErrorCallback(void);
CLOCK_SYS_GetErrorCallback_HintHint=Gets the callback which returns an error in the last clock switch.
CLOCK_SYS_GetErrorCallback_HintHintLong=Gets the callback which returns an error in the last clock switch.
CLOCK_SYS_GetEwmFreq=CLOCK_SYS_GetEwmFreq
CLOCK_SYS_GetEwmFreq_Hint=static inline uint32_t CLOCK_SYS_GetEwmFreq(uint32_t instance);
CLOCK_SYS_GetEwmFreq_HintHint=Gets the clock frequency for EWM module.
CLOCK_SYS_GetEwmFreq_HintHintLong=Gets the clock frequency for EWM module.
CLOCK_SYS_GetEwmGateCmd=CLOCK_SYS_GetEwmGateCmd
CLOCK_SYS_GetEwmGateCmd_Hint=static inline bool CLOCK_SYS_GetEwmGateCmd(uint32_t instance);
CLOCK_SYS_GetEwmGateCmd_HintHint=Get the the clock gate state for EWM module.
CLOCK_SYS_GetEwmGateCmd_HintHintLong=Get the the clock gate state for EWM module.
CLOCK_SYS_GetExternalRefClock32kFreq=CLOCK_SYS_GetExternalRefClock32kFreq
CLOCK_SYS_GetExternalRefClock32kFreq_Hint=uint32_t CLOCK_SYS_GetExternalRefClock32kFreq(void);
CLOCK_SYS_GetExternalRefClock32kFreq_HintHint=Gets the external reference 32k clock frequency.
CLOCK_SYS_GetExternalRefClock32kFreq_HintHintLong=Gets the external reference 32k clock frequency.
CLOCK_SYS_GetExternalRefClock32kSrc=CLOCK_SYS_GetExternalRefClock32kSrc
CLOCK_SYS_GetExternalRefClock32kSrc_Hint=static inline clock_er32k_src_t CLOCK_SYS_GetExternalRefClock32kSrc(void);
CLOCK_SYS_GetExternalRefClock32kSrc_HintHint=Get the clock selection of ERCLK32K.
CLOCK_SYS_GetExternalRefClock32kSrc_HintHintLong=Get the clock selection of ERCLK32K.
CLOCK_SYS_GetFixedFreqClockFreq=CLOCK_SYS_GetFixedFreqClockFreq
CLOCK_SYS_GetFixedFreqClockFreq_Hint=static inline uint32_t CLOCK_SYS_GetFixedFreqClockFreq(void);
CLOCK_SYS_GetFixedFreqClockFreq_HintHint=Gets the MCGFFCLK clock frequency.
CLOCK_SYS_GetFixedFreqClockFreq_HintHintLong=Gets the MCGFFCLK clock frequency.
CLOCK_SYS_GetFlashClockFreq=CLOCK_SYS_GetFlashClockFreq
CLOCK_SYS_GetFlashClockFreq_Hint=uint32_t CLOCK_SYS_GetFlashClockFreq(void);
CLOCK_SYS_GetFlashClockFreq_HintHint=Gets the flash clock frequency.
CLOCK_SYS_GetFlashClockFreq_HintHintLong=Gets the flash clock frequency.
CLOCK_SYS_GetFlexbusFreq=CLOCK_SYS_GetFlexbusFreq
CLOCK_SYS_GetFlexbusFreq_Hint=uint32_t CLOCK_SYS_GetFlexbusFreq(void);
CLOCK_SYS_GetFlexbusFreq_HintHint=Get flexbus clock frequency.
CLOCK_SYS_GetFlexbusFreq_HintHintLong=Get flexbus clock frequency.
CLOCK_SYS_GetFlexbusGateCmd=CLOCK_SYS_GetFlexbusGateCmd
CLOCK_SYS_GetFlexbusGateCmd_Hint=static inline bool CLOCK_SYS_GetFlexbusGateCmd(uint32_t instance);
CLOCK_SYS_GetFlexbusGateCmd_HintHint=Get the the clock gate state for FLEXBUS module.
CLOCK_SYS_GetFlexbusGateCmd_HintHintLong=Get the the clock gate state for FLEXBUS module.
CLOCK_SYS_GetFlexcanFreq=CLOCK_SYS_GetFlexcanFreq
CLOCK_SYS_GetFlexcanFreq_Hint=uint32_t CLOCK_SYS_GetFlexcanFreq(uint32_t instance,clock_flexcan_src_t...
CLOCK_SYS_GetFlexcanFreq_HintHint=Gets FLEXCAN clock frequency.
CLOCK_SYS_GetFlexcanFreq_HintHintLong=Gets FLEXCAN clock frequency.
CLOCK_SYS_GetFlexcanGateCmd=CLOCK_SYS_GetFlexcanGateCmd
CLOCK_SYS_GetFlexcanGateCmd_Hint=static inline bool CLOCK_SYS_GetFlexcanGateCmd(uint32_t instance);
CLOCK_SYS_GetFlexcanGateCmd_HintHint=Get the the clock gate state for FLEXCAN module.
CLOCK_SYS_GetFlexcanGateCmd_HintHintLong=Get the the clock gate state for FLEXCAN module.
CLOCK_SYS_GetFreq=CLOCK_SYS_GetFreq
CLOCK_SYS_GetFreq_Hint=clock_manager_error_code_t CLOCK_SYS_GetFreq(clock_names_t clockName,uint32_t...
CLOCK_SYS_GetFreq_HintHint=Gets the clock frequency for a specific clock name.
CLOCK_SYS_GetFreq_HintHintLong=Gets the clock frequency for a specific clock name.
CLOCK_SYS_GetFtfFreq=CLOCK_SYS_GetFtfFreq
CLOCK_SYS_GetFtfFreq_Hint=static inline uint32_t CLOCK_SYS_GetFtfFreq(uint32_t instance);
CLOCK_SYS_GetFtfFreq_HintHint=Gets the clock frequency for FTF module. (Flash Memory)
CLOCK_SYS_GetFtfFreq_HintHintLong=Gets the clock frequency for FTF module. (Flash Memory)
CLOCK_SYS_GetFtfGateCmd=CLOCK_SYS_GetFtfGateCmd
CLOCK_SYS_GetFtfGateCmd_Hint=static inline bool CLOCK_SYS_GetFtfGateCmd(uint32_t instance);
CLOCK_SYS_GetFtfGateCmd_HintHint=Get the the clock gate state for FTF module.
CLOCK_SYS_GetFtfGateCmd_HintHintLong=Get the the clock gate state for FTF module.
CLOCK_SYS_GetFtmExternalFreq=CLOCK_SYS_GetFtmExternalFreq
CLOCK_SYS_GetFtmExternalFreq_Hint=uint32_t CLOCK_SYS_GetFtmExternalFreq(uint32_t instance);
CLOCK_SYS_GetFtmExternalFreq_HintHint=Gets FTM external clock frequency.
CLOCK_SYS_GetFtmExternalFreq_HintHintLong=Gets FTM external clock frequency.
CLOCK_SYS_GetFtmExternalSrc=CLOCK_SYS_GetFtmExternalSrc
CLOCK_SYS_GetFtmExternalSrc_Hint=static inline sim_ftm_clk_sel_t CLOCK_SYS_GetFtmExternalSrc(uint32_t instance);
CLOCK_SYS_GetFtmExternalSrc_HintHint=Gets FTM external clock source.
CLOCK_SYS_GetFtmExternalSrc_HintHintLong=Gets FTM external clock source.
CLOCK_SYS_GetFtmFixedFreq=CLOCK_SYS_GetFtmFixedFreq
CLOCK_SYS_GetFtmFixedFreq_Hint=static inline uint32_t CLOCK_SYS_GetFtmFixedFreq(uint32_t instance);
CLOCK_SYS_GetFtmFixedFreq_HintHint=Gets FTM fixed frequency clock frequency.
CLOCK_SYS_GetFtmFixedFreq_HintHintLong=Gets FTM fixed frequency clock frequency.
CLOCK_SYS_GetFtmGateCmd=CLOCK_SYS_GetFtmGateCmd
CLOCK_SYS_GetFtmGateCmd_Hint=bool CLOCK_SYS_GetFtmGateCmd(uint32_t instance);
CLOCK_SYS_GetFtmGateCmd_HintHint=Get the the clock gate state for FTM module.
CLOCK_SYS_GetFtmGateCmd_HintHintLong=Get the the clock gate state for FTM module.
CLOCK_SYS_GetFtmSystemClockFreq=CLOCK_SYS_GetFtmSystemClockFreq
CLOCK_SYS_GetFtmSystemClockFreq_Hint=static inline uint32_t CLOCK_SYS_GetFtmSystemClockFreq(uint32_t instance);
CLOCK_SYS_GetFtmSystemClockFreq_HintHint=Gets FTM's system clock frequency.
CLOCK_SYS_GetFtmSystemClockFreq_HintHintLong=Gets FTM's system clock frequency.
CLOCK_SYS_GetGpioFreq=CLOCK_SYS_GetGpioFreq
CLOCK_SYS_GetGpioFreq_Hint=static inline uint32_t CLOCK_SYS_GetGpioFreq(uint32_t instance);
CLOCK_SYS_GetGpioFreq_HintHint=Gets the clock frequency for GPIO module.
CLOCK_SYS_GetGpioFreq_HintHintLong=Gets the clock frequency for GPIO module.
CLOCK_SYS_GetI2cFreq=CLOCK_SYS_GetI2cFreq
CLOCK_SYS_GetI2cFreq_Hint=static inline uint32_t CLOCK_SYS_GetI2cFreq(uint32_t instance);
CLOCK_SYS_GetI2cFreq_HintHint=Gets the clock frequency for I2C module.
CLOCK_SYS_GetI2cFreq_HintHintLong=Gets the clock frequency for I2C module.
CLOCK_SYS_GetI2cGateCmd=CLOCK_SYS_GetI2cGateCmd
CLOCK_SYS_GetI2cGateCmd_Hint=bool CLOCK_SYS_GetI2cGateCmd(uint32_t instance);
CLOCK_SYS_GetI2cGateCmd_HintHint=Get the the clock gate state for I2C module.
CLOCK_SYS_GetI2cGateCmd_HintHintLong=Get the the clock gate state for I2C module.
CLOCK_SYS_GetInternalRefClockFreq=CLOCK_SYS_GetInternalRefClockFreq
CLOCK_SYS_GetInternalRefClockFreq_Hint=static inline uint32_t CLOCK_SYS_GetInternalRefClockFreq(void);
CLOCK_SYS_GetInternalRefClockFreq_HintHint=Get internal reference clock frequency.
CLOCK_SYS_GetInternalRefClockFreq_HintHintLong=Get internal reference clock frequency.
CLOCK_SYS_GetLpoClockFreq=CLOCK_SYS_GetLpoClockFreq
CLOCK_SYS_GetLpoClockFreq_Hint=static inline uint32_t CLOCK_SYS_GetLpoClockFreq(void);
CLOCK_SYS_GetLpoClockFreq_HintHint=Gets the LPO clock frequency.
CLOCK_SYS_GetLpoClockFreq_HintHintLong=Gets the LPO clock frequency.
CLOCK_SYS_GetLptmrFreq=CLOCK_SYS_GetLptmrFreq
CLOCK_SYS_GetLptmrFreq_Hint=uint32_t CLOCK_SYS_GetLptmrFreq(uint32_t instance,clock_lptmr_src_t lptmrSrc);
CLOCK_SYS_GetLptmrFreq_HintHint=Gets LPTMRx pre-scaler/glitch filter clock frequency.
CLOCK_SYS_GetLptmrFreq_HintHintLong=Gets LPTMRx pre-scaler/glitch filter clock frequency.
CLOCK_SYS_GetLptmrGateCmd=CLOCK_SYS_GetLptmrGateCmd
CLOCK_SYS_GetLptmrGateCmd_Hint=static inline bool CLOCK_SYS_GetLptmrGateCmd(uint32_t instance);
CLOCK_SYS_GetLptmrGateCmd_HintHint=Get the the clock gate state for LPTIMER module.
CLOCK_SYS_GetLptmrGateCmd_HintHintLong=Get the the clock gate state for LPTIMER module.
CLOCK_SYS_GetMpuGateCmd=CLOCK_SYS_GetMpuGateCmd
CLOCK_SYS_GetMpuGateCmd_Hint=static inline bool CLOCK_SYS_GetMpuGateCmd(uint32_t instance);
CLOCK_SYS_GetMpuGateCmd_HintHint=Get the the clock gate state for MPU module.
CLOCK_SYS_GetMpuGateCmd_HintHintLong=Get the the clock gate state for MPU module.
CLOCK_SYS_GetOsc0ExternalRefClockFreq=CLOCK_SYS_GetOsc0ExternalRefClockFreq
CLOCK_SYS_GetOsc0ExternalRefClockFreq_Hint=uint32_t CLOCK_SYS_GetOsc0ExternalRefClockFreq(void);
CLOCK_SYS_GetOsc0ExternalRefClockFreq_HintHint=Gets the OSC0ERCLK frequency.
CLOCK_SYS_GetOsc0ExternalRefClockFreq_HintHintLong=Gets the OSC0ERCLK frequency.
CLOCK_SYS_GetOutDiv=CLOCK_SYS_GetOutDiv
CLOCK_SYS_GetOutDiv1=CLOCK_SYS_GetOutDiv1
CLOCK_SYS_GetOutDiv1_Hint=static inline uint8_t CLOCK_SYS_GetOutDiv1(void);
CLOCK_SYS_GetOutDiv1_HintHint=Gets the clock out divider1 setting(OUTDIV1).
CLOCK_SYS_GetOutDiv1_HintHintLong=Gets the clock out divider1 setting(OUTDIV1).
CLOCK_SYS_GetOutDiv2=CLOCK_SYS_GetOutDiv2
CLOCK_SYS_GetOutDiv2_Hint=static inline uint8_t CLOCK_SYS_GetOutDiv2(void);
CLOCK_SYS_GetOutDiv2_HintHint=Gets the clock out divider2 setting(OUTDIV2).
CLOCK_SYS_GetOutDiv2_HintHintLong=Gets the clock out divider2 setting(OUTDIV2).
CLOCK_SYS_GetOutDiv3=CLOCK_SYS_GetOutDiv3
CLOCK_SYS_GetOutDiv3_Hint=static inline uint8_t CLOCK_SYS_GetOutDiv3(void);
CLOCK_SYS_GetOutDiv3_HintHint=Gets the clock out divider3 setting(OUTDIV3).
CLOCK_SYS_GetOutDiv3_HintHintLong=Gets the clock out divider3 setting(OUTDIV3).
CLOCK_SYS_GetOutDiv4=CLOCK_SYS_GetOutDiv4
CLOCK_SYS_GetOutDiv4_Hint=static inline uint8_t CLOCK_SYS_GetOutDiv4(void);
CLOCK_SYS_GetOutDiv4_HintHint=Gets the clock out divider4 setting(OUTDIV4).
CLOCK_SYS_GetOutDiv4_HintHintLong=Gets the clock out divider4 setting(OUTDIV4).
CLOCK_SYS_GetOutDiv_Hint=static inline void CLOCK_SYS_GetOutDiv(uint8_t * outdiv1,uint8_t *...
CLOCK_SYS_GetOutDiv_HintHint=Gets the clock out dividers setting.
CLOCK_SYS_GetOutDiv_HintHintLong=Gets the clock out dividers setting.
CLOCK_SYS_GetPdbFreq=CLOCK_SYS_GetPdbFreq
CLOCK_SYS_GetPdbFreq_Hint=static inline uint32_t CLOCK_SYS_GetPdbFreq(uint32_t instance);
CLOCK_SYS_GetPdbFreq_HintHint=Gets the clock frequency for PDB module.
CLOCK_SYS_GetPdbFreq_HintHintLong=Gets the clock frequency for PDB module.
CLOCK_SYS_GetPdbGateCmd=CLOCK_SYS_GetPdbGateCmd
CLOCK_SYS_GetPdbGateCmd_Hint=static inline bool CLOCK_SYS_GetPdbGateCmd(uint32_t instance);
CLOCK_SYS_GetPdbGateCmd_HintHint=Get the the clock gate state for PDB module.
CLOCK_SYS_GetPdbGateCmd_HintHintLong=Get the the clock gate state for PDB module.
CLOCK_SYS_GetPitFreq=CLOCK_SYS_GetPitFreq
CLOCK_SYS_GetPitFreq_Hint=static inline uint32_t CLOCK_SYS_GetPitFreq(uint32_t instance);
CLOCK_SYS_GetPitFreq_HintHint=Gets the clock frequency for PIT module.
CLOCK_SYS_GetPitFreq_HintHintLong=Gets the clock frequency for PIT module.
CLOCK_SYS_GetPitGateCmd=CLOCK_SYS_GetPitGateCmd
CLOCK_SYS_GetPitGateCmd_Hint=static inline bool CLOCK_SYS_GetPitGateCmd(uint32_t instance);
CLOCK_SYS_GetPitGateCmd_HintHint=Get the the clock gate state for PIT module.
CLOCK_SYS_GetPitGateCmd_HintHintLong=Get the the clock gate state for PIT module.
CLOCK_SYS_GetPllFllClockFreq=CLOCK_SYS_GetPllFllClockFreq
CLOCK_SYS_GetPllFllClockFreq_Hint=uint32_t CLOCK_SYS_GetPllFllClockFreq(void);
CLOCK_SYS_GetPllFllClockFreq_HintHint=Get the MCGPLLCLK/MCGFLLCLK/IRC48MCLK clock frequency.
CLOCK_SYS_GetPllFllClockFreq_HintHintLong=Get the MCGPLLCLK/MCGFLLCLK/IRC48MCLK clock frequency.
CLOCK_SYS_GetPllfllSel=CLOCK_SYS_GetPllfllSel
CLOCK_SYS_GetPllfllSel_Hint=static inline clock_pllfll_sel_t CLOCK_SYS_GetPllfllSel(void);
CLOCK_SYS_GetPllfllSel_HintHint=Get PLL/FLL clock selection.
CLOCK_SYS_GetPllfllSel_HintHintLong=Get PLL/FLL clock selection.
CLOCK_SYS_GetPortFilterFreq=CLOCK_SYS_GetPortFilterFreq
CLOCK_SYS_GetPortFilterFreq_Hint=uint32_t CLOCK_SYS_GetPortFilterFreq(uint32_t...
CLOCK_SYS_GetPortFilterFreq_HintHint=Gets PORTx digital input filter clock frequency.
CLOCK_SYS_GetPortFilterFreq_HintHintLong=Gets PORTx digital input filter clock frequency.
CLOCK_SYS_GetPortGateCmd=CLOCK_SYS_GetPortGateCmd
CLOCK_SYS_GetPortGateCmd_Hint=bool CLOCK_SYS_GetPortGateCmd(uint32_t instance);
CLOCK_SYS_GetPortGateCmd_HintHint=Get the the clock gate state for PORT module.
CLOCK_SYS_GetPortGateCmd_HintHintLong=Get the the clock gate state for PORT module.
CLOCK_SYS_GetRngaGateCmd=CLOCK_SYS_GetRngaGateCmd
CLOCK_SYS_GetRngaGateCmd_Hint=static inline bool CLOCK_SYS_GetRngaGateCmd(uint32_t instance);
CLOCK_SYS_GetRngaGateCmd_HintHint=Get the the clock gate state for RNGA module.
CLOCK_SYS_GetRngaGateCmd_HintHintLong=Get the the clock gate state for RNGA module.
CLOCK_SYS_GetRtcFreq=CLOCK_SYS_GetRtcFreq
CLOCK_SYS_GetRtcFreq_Hint=static inline uint32_t CLOCK_SYS_GetRtcFreq(uint32_t instance);
CLOCK_SYS_GetRtcFreq_HintHint=Gets RTC input clock frequency.
CLOCK_SYS_GetRtcFreq_HintHintLong=Gets RTC input clock frequency.
CLOCK_SYS_GetRtcGateCmd=CLOCK_SYS_GetRtcGateCmd
CLOCK_SYS_GetRtcGateCmd_Hint=static inline bool CLOCK_SYS_GetRtcGateCmd(uint32_t instance);
CLOCK_SYS_GetRtcGateCmd_HintHint=Get the the clock gate state for RTC module.
CLOCK_SYS_GetRtcGateCmd_HintHintLong=Get the the clock gate state for RTC module.
CLOCK_SYS_GetRtcOutFreq=CLOCK_SYS_GetRtcOutFreq
CLOCK_SYS_GetRtcOutFreq_Hint=uint32_t CLOCK_SYS_GetRtcOutFreq(void);
CLOCK_SYS_GetRtcOutFreq_HintHint=Gets RTC_CLKOUT frequency.
CLOCK_SYS_GetRtcOutFreq_HintHintLong=Gets RTC_CLKOUT frequency.
CLOCK_SYS_GetRtcOutSrc=CLOCK_SYS_GetRtcOutSrc
CLOCK_SYS_GetRtcOutSrc_Hint=static inline clock_rtcout_src_t CLOCK_SYS_GetRtcOutSrc(void);
CLOCK_SYS_GetRtcOutSrc_HintHint=Gets RTC_CLKOUT source.
CLOCK_SYS_GetRtcOutSrc_HintHintLong=Gets RTC_CLKOUT source.
CLOCK_SYS_GetSaiFreq=CLOCK_SYS_GetSaiFreq
CLOCK_SYS_GetSaiFreq_Hint=uint32_t CLOCK_SYS_GetSaiFreq(uint32_t instance,clock_sai_src_t saiSrc);
CLOCK_SYS_GetSaiFreq_HintHint=Gets the clock frequency for SAI.
CLOCK_SYS_GetSaiFreq_HintHintLong=Gets the clock frequency for SAI.
CLOCK_SYS_GetSaiGateCmd=CLOCK_SYS_GetSaiGateCmd
CLOCK_SYS_GetSaiGateCmd_Hint=static inline bool CLOCK_SYS_GetSaiGateCmd(uint32_t instance);
CLOCK_SYS_GetSaiGateCmd_HintHint=Get the the clock gate state for SAI module.
CLOCK_SYS_GetSaiGateCmd_HintHintLong=Get the the clock gate state for SAI module.
CLOCK_SYS_GetSdhcFreq=CLOCK_SYS_GetSdhcFreq
CLOCK_SYS_GetSdhcFreq_Hint=uint32_t CLOCK_SYS_GetSdhcFreq(uint32_t instance);
CLOCK_SYS_GetSdhcFreq_HintHint=Gets the clock frequency for SDHC.
CLOCK_SYS_GetSdhcFreq_HintHintLong=Gets the clock frequency for SDHC.
CLOCK_SYS_GetSdhcGateCmd=CLOCK_SYS_GetSdhcGateCmd
CLOCK_SYS_GetSdhcGateCmd_Hint=static inline bool CLOCK_SYS_GetSdhcGateCmd(uint32_t instance);
CLOCK_SYS_GetSdhcGateCmd_HintHint=Get the the clock gate state for SDHC module.
CLOCK_SYS_GetSdhcGateCmd_HintHintLong=Get the the clock gate state for SDHC module.
CLOCK_SYS_GetSdhcSrc=CLOCK_SYS_GetSdhcSrc
CLOCK_SYS_GetSdhcSrc_Hint=static inline clock_sdhc_src_t CLOCK_SYS_GetSdhcSrc(uint32_t instance);
CLOCK_SYS_GetSdhcSrc_HintHint=Get the SDHC clock source selection.
CLOCK_SYS_GetSdhcSrc_HintHintLong=Get the SDHC clock source selection.
CLOCK_SYS_GetSpiFreq=CLOCK_SYS_GetSpiFreq
CLOCK_SYS_GetSpiFreq_Hint=static inline uint32_t CLOCK_SYS_GetSpiFreq(uint32_t instance);
CLOCK_SYS_GetSpiFreq_HintHint=Gets the clock frequency for SPI module.
CLOCK_SYS_GetSpiFreq_HintHintLong=Gets the clock frequency for SPI module.
CLOCK_SYS_GetSpiGateCmd=CLOCK_SYS_GetSpiGateCmd
CLOCK_SYS_GetSpiGateCmd_Hint=bool CLOCK_SYS_GetSpiGateCmd(uint32_t instance);
CLOCK_SYS_GetSpiGateCmd_HintHint=Get the the clock gate state for SPI module.
CLOCK_SYS_GetSpiGateCmd_HintHintLong=Get the the clock gate state for SPI module.
CLOCK_SYS_GetSystemClockFreq=CLOCK_SYS_GetSystemClockFreq
CLOCK_SYS_GetSystemClockFreq_Hint=uint32_t CLOCK_SYS_GetSystemClockFreq(void);
CLOCK_SYS_GetSystemClockFreq_HintHint=Gets the system clock frequency.
CLOCK_SYS_GetSystemClockFreq_HintHintLong=Gets the system clock frequency.
CLOCK_SYS_GetSystickFreq=CLOCK_SYS_GetSystickFreq
CLOCK_SYS_GetSystickFreq_Hint=inline uint32_t CLOCK_SYS_GetSystickFreq(void);
CLOCK_SYS_GetSystickFreq_HintHint=Gets the Systick clock frequency.
CLOCK_SYS_GetSystickFreq_HintHintLong=Gets the Systick clock frequency.
CLOCK_SYS_GetTraceFreq=CLOCK_SYS_GetTraceFreq
CLOCK_SYS_GetTraceFreq_Hint=uint32_t CLOCK_SYS_GetTraceFreq(uint32_t instance);
CLOCK_SYS_GetTraceFreq_HintHint=Gets the debug trace clock frequency.
CLOCK_SYS_GetTraceFreq_HintHintLong=Gets the debug trace clock frequency.
CLOCK_SYS_GetTraceSrc=CLOCK_SYS_GetTraceSrc
CLOCK_SYS_GetTraceSrc_Hint=static inline clock_trace_src_t CLOCK_SYS_GetTraceSrc(uint32_t instance);
CLOCK_SYS_GetTraceSrc_HintHint=Gets the debug trace clock source.
CLOCK_SYS_GetTraceSrc_HintHintLong=Gets the debug trace clock source.
CLOCK_SYS_GetUartFreq=CLOCK_SYS_GetUartFreq
CLOCK_SYS_GetUartFreq_Hint=uint32_t CLOCK_SYS_GetUartFreq(uint32_t instance);
CLOCK_SYS_GetUartFreq_HintHint=Gets the clock frequency for UART module.
CLOCK_SYS_GetUartFreq_HintHintLong=Gets the clock frequency for UART module.
CLOCK_SYS_GetUartGateCmd=CLOCK_SYS_GetUartGateCmd
CLOCK_SYS_GetUartGateCmd_Hint=bool CLOCK_SYS_GetUartGateCmd(uint32_t instance);
CLOCK_SYS_GetUartGateCmd_HintHint=Get the the clock gate state for UART module.
CLOCK_SYS_GetUartGateCmd_HintHintLong=Get the the clock gate state for UART module.
CLOCK_SYS_GetUsbdcdFreq=CLOCK_SYS_GetUsbdcdFreq
CLOCK_SYS_GetUsbdcdFreq_Hint=static inline uint32_t CLOCK_SYS_GetUsbdcdFreq(uint32_t instance);
CLOCK_SYS_GetUsbdcdFreq_HintHint=Gets the clock frequency for USB DCD module.
CLOCK_SYS_GetUsbdcdFreq_HintHintLong=Gets the clock frequency for USB DCD module.
CLOCK_SYS_GetUsbdcdGateCmd=CLOCK_SYS_GetUsbdcdGateCmd
CLOCK_SYS_GetUsbdcdGateCmd_Hint=static inline bool CLOCK_SYS_GetUsbdcdGateCmd(uint32_t instance);
CLOCK_SYS_GetUsbdcdGateCmd_HintHint=Get the the clock gate state for USBDCD module.
CLOCK_SYS_GetUsbdcdGateCmd_HintHintLong=Get the the clock gate state for USBDCD module.
CLOCK_SYS_GetUsbfsDiv=CLOCK_SYS_GetUsbfsDiv
CLOCK_SYS_GetUsbfsDiv_Hint=static inline void CLOCK_SYS_GetUsbfsDiv(uint32_t instance,uint8_t *...
CLOCK_SYS_GetUsbfsDiv_HintHint=Get USB FS divider setting.
CLOCK_SYS_GetUsbfsDiv_HintHintLong=Get USB FS divider setting.
CLOCK_SYS_GetUsbfsFreq=CLOCK_SYS_GetUsbfsFreq
CLOCK_SYS_GetUsbfsFreq_Hint=uint32_t CLOCK_SYS_GetUsbfsFreq(uint32_t instance);
CLOCK_SYS_GetUsbfsFreq_HintHint=Gets the clock frequency for USB FS OTG module.
CLOCK_SYS_GetUsbfsFreq_HintHintLong=Gets the clock frequency for USB FS OTG module.
CLOCK_SYS_GetUsbfsGateCmd=CLOCK_SYS_GetUsbfsGateCmd
CLOCK_SYS_GetUsbfsGateCmd_Hint=static inline bool CLOCK_SYS_GetUsbfsGateCmd(uint32_t instance);
CLOCK_SYS_GetUsbfsGateCmd_HintHint=Get the the clock gate state for USB module.
CLOCK_SYS_GetUsbfsGateCmd_HintHintLong=Get the the clock gate state for USB module.
CLOCK_SYS_GetUsbfsSrc=CLOCK_SYS_GetUsbfsSrc
CLOCK_SYS_GetUsbfsSrc_Hint=static inline clock_usbfs_src_t CLOCK_SYS_GetUsbfsSrc(uint32_t instance);
CLOCK_SYS_GetUsbfsSrc_HintHint=Gets the clock source for USB FS OTG module.
CLOCK_SYS_GetUsbfsSrc_HintHintLong=Gets the clock source for USB FS OTG module.
CLOCK_SYS_GetVrefFreq=CLOCK_SYS_GetVrefFreq
CLOCK_SYS_GetVrefFreq_Hint=static inline uint32_t CLOCK_SYS_GetVrefFreq(uint32_t instance);
CLOCK_SYS_GetVrefFreq_HintHint=Gets the clock frequency for VREF module.
CLOCK_SYS_GetVrefFreq_HintHintLong=Gets the clock frequency for VREF module.
CLOCK_SYS_GetVrefGateCmd=CLOCK_SYS_GetVrefGateCmd
CLOCK_SYS_GetVrefGateCmd_Hint=static inline bool CLOCK_SYS_GetVrefGateCmd(uint32_t instance);
CLOCK_SYS_GetVrefGateCmd_HintHint=Get the the clock gate state for VREF module.
CLOCK_SYS_GetVrefGateCmd_HintHintLong=Get the the clock gate state for VREF module.
CLOCK_SYS_GetWdogFreq=CLOCK_SYS_GetWdogFreq
CLOCK_SYS_GetWdogFreq_Hint=uint32_t CLOCK_SYS_GetWdogFreq(uint32_t instance,clock_wdog_src_t wdogSrc);
CLOCK_SYS_GetWdogFreq_HintHint=Gets the watch dog clock frequency.
CLOCK_SYS_GetWdogFreq_HintHintLong=Gets the watch dog clock frequency.
CLOCK_SYS_Init=CLOCK_SYS_Init
CLOCK_SYS_Init_Hint=clock_manager_error_code_t CLOCK_SYS_Init(clock_manager_user_config_t const...
CLOCK_SYS_Init_HintHint=Installs pre-defined clock configurations.
CLOCK_SYS_Init_HintHintLong=Installs pre-defined clock configurations.
CLOCK_SYS_OscDeinit=CLOCK_SYS_OscDeinit
CLOCK_SYS_OscDeinit_FSL_OSC_COUNT=
CLOCK_SYS_OscDeinit_Hint=void CLOCK_SYS_OscDeinit(uint32_t instance);
CLOCK_SYS_OscDeinit_HintHint=Deinitializes the OSC.
CLOCK_SYS_OscDeinit_HintHintLong=Deinitializes the OSC.
CLOCK_SYS_OscInit=CLOCK_SYS_OscInit
CLOCK_SYS_OscInit_FSL_OSC_COUNT=
CLOCK_SYS_OscInit_Hint=clock_manager_error_code_t CLOCK_SYS_OscInit(uint32_t...
CLOCK_SYS_OscInit_HintHint=Initializes the OSC.
CLOCK_SYS_OscInit_HintHintLong=Initializes the OSC.
CLOCK_SYS_RtcOscDeinit=CLOCK_SYS_RtcOscDeinit
CLOCK_SYS_RtcOscDeinit_FSL_RTC_COUNT=
CLOCK_SYS_RtcOscDeinit_Hint=void CLOCK_SYS_RtcOscDeinit(uint32_t instance);
CLOCK_SYS_RtcOscDeinit_HintHint=Deinitializes the RTC OSC.
CLOCK_SYS_RtcOscDeinit_HintHintLong=Deinitializes the RTC OSC.
CLOCK_SYS_RtcOscInit=CLOCK_SYS_RtcOscInit
CLOCK_SYS_RtcOscInit_FSL_RTC_COUNT=
CLOCK_SYS_RtcOscInit_Hint=clock_manager_error_code_t CLOCK_SYS_RtcOscInit(uint32_t...
CLOCK_SYS_RtcOscInit_HintHint=Initializes the RTC OSC.
CLOCK_SYS_RtcOscInit_HintHintLong=Initializes the RTC OSC.
CLOCK_SYS_SetConfiguration=CLOCK_SYS_SetConfiguration
CLOCK_SYS_SetConfiguration_Hint=clock_manager_error_code_t CLOCK_SYS_Se...
CLOCK_SYS_SetConfiguration_HintHint=Sets the system clock configuration.
CLOCK_SYS_SetConfiguration_HintHintLong=Sets the system clock configuration.
CLOCK_SYS_SetEnetExternalFreq=CLOCK_SYS_SetEnetExternalFreq
CLOCK_SYS_SetEnetExternalFreq_Hint=static inline void CLOCK_SYS_SetEnetExternalFreq(uint32_t...
CLOCK_SYS_SetEnetExternalFreq_HintHint=Set the ENET external clock frequency(ENET_1588_CLKIN).
CLOCK_SYS_SetEnetExternalFreq_HintHintLong=Set the ENET external clock frequency(ENET_1588_CLKIN).
CLOCK_SYS_SetEnetRmiiSrc=CLOCK_SYS_SetEnetRmiiSrc
CLOCK_SYS_SetEnetRmiiSrc_Hint=static inline void CLOCK_SYS_SetEnetRmiiSrc(uint32_t...
CLOCK_SYS_SetEnetRmiiSrc_HintHint=Sets ethernet RMII clock source.
CLOCK_SYS_SetEnetRmiiSrc_HintHintLong=Sets ethernet RMII clock source.
CLOCK_SYS_SetEnetTimeStampSrc=CLOCK_SYS_SetEnetTimeStampSrc
CLOCK_SYS_SetEnetTimeStampSrc_Hint=static inline void CLOCK_SYS_SetEnetTimeStampSrc(uint32_t...
CLOCK_SYS_SetEnetTimeStampSrc_HintHint=Set the ethernet timestamp clock source selection.
CLOCK_SYS_SetEnetTimeStampSrc_HintHintLong=Set the ethernet timestamp clock source selection.
CLOCK_SYS_SetExternalRefClock32kSrc=CLOCK_SYS_SetExternalRefClock32kSrc
CLOCK_SYS_SetExternalRefClock32kSrc_Hint=static inline void CLOCK_SYS_SetExternalRefClock32kSrc(clock_er32k_src_t src);
CLOCK_SYS_SetExternalRefClock32kSrc_HintHint=Set the clock selection of ERCLK32K.
CLOCK_SYS_SetExternalRefClock32kSrc_HintHintLong=Set the clock selection of ERCLK32K.
CLOCK_SYS_SetFtmExternalFreq=CLOCK_SYS_SetFtmExternalFreq
CLOCK_SYS_SetFtmExternalFreq_Hint=static inline void CLOCK_SYS_SetFtmExternalFreq(uint32_t srcInstance,uint32_t...
CLOCK_SYS_SetFtmExternalFreq_HintHint=Set the FTM external clock frequency(FTM_CLKx).
CLOCK_SYS_SetFtmExternalFreq_HintHintLong=Set the FTM external clock frequency(FTM_CLKx).
CLOCK_SYS_SetFtmExternalSrc=CLOCK_SYS_SetFtmExternalSrc
CLOCK_SYS_SetFtmExternalSrc_Hint=static inline void CLOCK_SYS_SetFtmExternalSrc(uint32_t...
CLOCK_SYS_SetFtmExternalSrc_HintHint=Sets FTM external clock source.
CLOCK_SYS_SetFtmExternalSrc_HintHintLong=Sets FTM external clock source.
CLOCK_SYS_SetMcgMode=CLOCK_SYS_SetMcgMode
CLOCK_SYS_SetMcgMode_FSL_MCGLITE_COUNT=
CLOCK_SYS_SetMcgMode_Hint=mcg_mode_error_t CLOCK_SYS_SetMcgMode(mcg_config_t const * targetConfig);
CLOCK_SYS_SetMcgMode_HintHint=Sets MCG to a target mode.
CLOCK_SYS_SetMcgMode_HintHintLong=Sets MCG to a target mode.
CLOCK_SYS_SetOscerConfigration=CLOCK_SYS_SetOscerConfigration
CLOCK_SYS_SetOscerConfigration_FSL_OSC_COUNT=
CLOCK_SYS_SetOscerConfigration_Hint=void CLOCK_SYS_SetOscerConfigration(uint32_t instance,oscer_config_t const *...
CLOCK_SYS_SetOscerConfigration_HintHint=Configures the OSCERCLK.
CLOCK_SYS_SetOscerConfigration_HintHintLong=Configures the OSCERCLK.
CLOCK_SYS_SetOutDiv=CLOCK_SYS_SetOutDiv
CLOCK_SYS_SetOutDiv1=CLOCK_SYS_SetOutDiv1
CLOCK_SYS_SetOutDiv1_Hint=static inline void CLOCK_SYS_SetOutDiv1(uint8_t outdiv1);
CLOCK_SYS_SetOutDiv1_HintHint=Sets the clock out divider1 setting(OUTDIV1).
CLOCK_SYS_SetOutDiv1_HintHintLong=Sets the clock out divider1 setting(OUTDIV1).
CLOCK_SYS_SetOutDiv2=CLOCK_SYS_SetOutDiv2
CLOCK_SYS_SetOutDiv2_Hint=static inline void CLOCK_SYS_SetOutDiv2(uint8_t outdiv2);
CLOCK_SYS_SetOutDiv2_HintHint=Sets the clock out divider2 setting(OUTDIV2).
CLOCK_SYS_SetOutDiv2_HintHintLong=Sets the clock out divider2 setting(OUTDIV2).
CLOCK_SYS_SetOutDiv3=CLOCK_SYS_SetOutDiv3
CLOCK_SYS_SetOutDiv3_Hint=static inline void CLOCK_SYS_SetOutDiv3(uint8_t outdiv3);
CLOCK_SYS_SetOutDiv3_HintHint=Sets the clock out divider3 setting(OUTDIV3).
CLOCK_SYS_SetOutDiv3_HintHintLong=Sets the clock out divider3 setting(OUTDIV3).
CLOCK_SYS_SetOutDiv4=CLOCK_SYS_SetOutDiv4
CLOCK_SYS_SetOutDiv4_Hint=static inline void CLOCK_SYS_SetOutDiv4(uint8_t outdiv4);
CLOCK_SYS_SetOutDiv4_HintHint=Sets the clock out divider4 setting(OUTDIV4).
CLOCK_SYS_SetOutDiv4_HintHintLong=Sets the clock out divider4 setting(OUTDIV4).
CLOCK_SYS_SetOutDiv_Hint=static inline void CLOCK_SYS_SetOutDiv(uint8_t outdiv1,uint8_t...
CLOCK_SYS_SetOutDiv_HintHint=Sets the clock out dividers setting.
CLOCK_SYS_SetOutDiv_HintHintLong=Sets the clock out dividers setting.
CLOCK_SYS_SetPllfllSel=CLOCK_SYS_SetPllfllSel
CLOCK_SYS_SetPllfllSel_Hint=static inline void CLOCK_SYS_SetPllfllSel(clock_pllfll_sel_t setting);
CLOCK_SYS_SetPllfllSel_HintHint=Set PLL/FLL clock selection.
CLOCK_SYS_SetPllfllSel_HintHintLong=Set PLL/FLL clock selection.
CLOCK_SYS_SetRtcOutSrc=CLOCK_SYS_SetRtcOutSrc
CLOCK_SYS_SetRtcOutSrc_Hint=static inline void CLOCK_SYS_SetRtcOutSrc(clock_rtcout_src_t src);
CLOCK_SYS_SetRtcOutSrc_HintHint=Gets RTC_CLKOUT source.
CLOCK_SYS_SetRtcOutSrc_HintHintLong=Gets RTC_CLKOUT source.
CLOCK_SYS_SetSdhcExternalFreq=CLOCK_SYS_SetSdhcExternalFreq
CLOCK_SYS_SetSdhcExternalFreq_Hint=static inline void CLOCK_SYS_SetSdhcExternalFreq(uint32_t...
CLOCK_SYS_SetSdhcExternalFreq_HintHint=Set the SDHC external clock frequency(SDHC_CLKIN).
CLOCK_SYS_SetSdhcExternalFreq_HintHintLong=Set the SDHC external clock frequency(SDHC_CLKIN).
CLOCK_SYS_SetSdhcSrc=CLOCK_SYS_SetSdhcSrc
CLOCK_SYS_SetSdhcSrc_Hint=static inline void CLOCK_SYS_SetSdhcSrc(uint32_t instance,clock_sdhc_src_t...
CLOCK_SYS_SetSdhcSrc_HintHint=Set the SDHC clock source selection.
CLOCK_SYS_SetSdhcSrc_HintHintLong=Set the SDHC clock source selection.
CLOCK_SYS_SetSimConfigration=CLOCK_SYS_SetSimConfigration
CLOCK_SYS_SetSimConfigration_Hint=void CLOCK_SYS_SetSimConfigration(sim_config_t const * simConfig);
CLOCK_SYS_SetSimConfigration_HintHint=Sets the clock configuration in SIM module.
CLOCK_SYS_SetSimConfigration_HintHintLong=Sets the clock configuration in SIM module.
CLOCK_SYS_SetSystickSrc=CLOCK_SYS_SetSystickSrc
CLOCK_SYS_SetSystickSrc_Hint=static inline void CLOCK_SYS_SetSystickSrc(clock_systick_src_t src);
CLOCK_SYS_SetSystickSrc_HintHint=Sets the Systick clock source SYST_CSR[CLKSOURCE].
CLOCK_SYS_SetSystickSrc_HintHintLong=Sets the Systick clock source SYST_CSR[CLKSOURCE].
CLOCK_SYS_SetTraceSrc=CLOCK_SYS_SetTraceSrc
CLOCK_SYS_SetTraceSrc_Hint=static inline void CLOCK_SYS_SetTraceSrc(uint32_t instance,clock_trace_src_t...
CLOCK_SYS_SetTraceSrc_HintHint=Sets the debug trace clock source.
CLOCK_SYS_SetTraceSrc_HintHintLong=Sets the debug trace clock source.
CLOCK_SYS_SetUsbExternalFreq=CLOCK_SYS_SetUsbExternalFreq
CLOCK_SYS_SetUsbExternalFreq_Hint=static inline void CLOCK_SYS_SetUsbExternalFreq(uint32_t srcInstance,uint32_t...
CLOCK_SYS_SetUsbExternalFreq_HintHint=Set the USB external clock frequency(USB_CLKIN).
CLOCK_SYS_SetUsbExternalFreq_HintHintLong=Set the USB external clock frequency(USB_CLKIN).
CLOCK_SYS_SetUsbfsDiv=CLOCK_SYS_SetUsbfsDiv
CLOCK_SYS_SetUsbfsDiv_Hint=static inline void CLOCK_SYS_SetUsbfsDiv(uint32_t instance,uint8_t...
CLOCK_SYS_SetUsbfsDiv_HintHint=Set USB FS divider setting.
CLOCK_SYS_SetUsbfsDiv_HintHintLong=Set USB FS divider setting.
CLOCK_SYS_SetUsbfsSrc=CLOCK_SYS_SetUsbfsSrc
CLOCK_SYS_SetUsbfsSrc_Hint=static inline void CLOCK_SYS_SetUsbfsSrc(uint32_t instance,clock_usbfs_src_t...
CLOCK_SYS_SetUsbfsSrc_HintHint=Sets the clock source for USB FS OTG module.
CLOCK_SYS_SetUsbfsSrc_HintHintLong=Sets the clock source for USB FS OTG module.
CLOCK_SYS_UpdateConfiguration=CLOCK_SYS_UpdateConfiguration
CLOCK_SYS_UpdateConfiguration_Hint=clock_manager_error_code_t CLOCK_SYS_UpdateConfiguration(uint8_t...
CLOCK_SYS_UpdateConfiguration_HintHint=Sets the system clock configuration according to a pre-defined structure.
CLOCK_SYS_UpdateConfiguration_HintHintLong=Sets the system clock configuration according to a pre-defined structure.
CPUPackage=MK64FX512VLL12
CPU_peripheral=CPU
CPU_peripheralName=CPU
CPU_peripheralRTC_CR=1073991696
CPU_peripheralSIM_CLKDIV1=1074036804
CPU_peripheralSIM_CLKDIV2=1074036808
CPU_peripheralSIM_SCGC1=1074036776
CPU_peripheralSIM_SCGC2=1074036780
CPU_peripheralSIM_SCGC3=1074036784
CPU_peripheralSIM_SCGC4=1074036788
CPU_peripheralSIM_SCGC5=1074036792
CPU_peripheralSIM_SCGC6=1074036796
CPU_peripheralSIM_SCGC7=1074036800
CPU_peripheralSIM_SOPT1=1074032640
CPU_peripheralSIM_SOPT2=1074036740
CPU_peripheralSharedByOther=no
CPU_peripheralSpecPE_SPEC_FEATURE_ADC0Reg=PE_SPEC_FEATURE_ADC0
CPU_peripheralSpecPE_SPEC_FEATURE_ADC1Reg=PE_SPEC_FEATURE_ADC1
CPU_peripheralSpecPE_SPEC_FEATURE_ARM_CORTEX_M4Reg=PE_SPEC_FEATURE_ARM_CORTEX_M4
CPU_peripheralSpecPE_SPEC_FEATURE_CPU_CORE_PLATFORMReg=Kinetis_K60_1M
CPU_peripheralSpecPE_SPEC_FEATURE_CPU_I2S_SyncModeSetByBitReg=PE_SPEC_FEATURE_CPU_I2S_SyncModeSetByBit
CPU_peripheralSpecPE_SPEC_FEATURE_CPU_SSI_LDD_USE_SAI_DEVICEReg=PE_SPEC_FEATURE_CPU_SSI_LDD_USE_SAI_DEVICE
CPU_peripheralSpecPE_SPEC_FEATURE_CPU_USBOTGReg=PE_SPEC_FEATURE_CPU_USBOTG
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGateCtrlSupportedByAPIFReg=true
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_ADC0_IDReg=SIM_ClockGate_ADC0
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_ADC1_IDReg=SIM_ClockGate_ADC1
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_CAN0_IDReg=SIM_ClockGate_CAN0
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_CMP_IDReg=SIM_ClockGate_CMP
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_CMT_IDReg=SIM_ClockGate_CMT
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_CRC_IDReg=SIM_ClockGate_CRC
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_DAC0_IDReg=SIM_ClockGate_DAC0
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_DMA_IDReg=SIM_ClockGate_DMA
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_DMA_MULTIPLEXOR_IDReg=SIM_ClockGate_DMA_MULTIPLEXOR
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_ENET_IDReg=SIM_ClockGate_ENET
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_EWM_IDReg=SIM_ClockGate_EWM
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_FB_IDReg=SIM_ClockGate_FB
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_FTFE_IDReg=SIM_ClockGate_FTFE
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_FTM0_IDReg=SIM_ClockGate_FTM0
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_FTM1_IDReg=SIM_ClockGate_FTM1
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_FTM2_IDReg=SIM_ClockGate_FTM2
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_FTM3_IDReg=SIM_ClockGate_FTM3
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_I2C0_IDReg=SIM_ClockGate_I2C0
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_I2C1_IDReg=SIM_ClockGate_I2C1
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_I2C2_IDReg=SIM_ClockGate_I2C2
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_I2S0_IDReg=SIM_ClockGate_I2S0
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_LPTMR0_IDReg=SIM_ClockGate_LPTMR0
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_MPU_IDReg=SIM_ClockGate_MPU
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_PDB0_IDReg=SIM_ClockGate_PDB0
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_PIT_IDReg=SIM_ClockGate_PIT
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_PORTA_IDReg=SIM_ClockGate_PORTA
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_PORTB_IDReg=SIM_ClockGate_PORTB
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_PORTC_IDReg=SIM_ClockGate_PORTC
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_PORTD_IDReg=SIM_ClockGate_PORTD
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_PORTE_IDReg=SIM_ClockGate_PORTE
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_RNGA_IDReg=SIM_ClockGate_RNGA
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_RTC_IDReg=SIM_ClockGate_RTC
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_SDHC_IDReg=SIM_ClockGate_SDHC
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_SPI0_IDReg=SIM_ClockGate_SPI0
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_SPI1_IDReg=SIM_ClockGate_SPI1
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_SPI2_IDReg=SIM_ClockGate_SPI2
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_UART0_IDReg=SIM_ClockGate_UART0
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_UART1_IDReg=SIM_ClockGate_UART1
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_UART2_IDReg=SIM_ClockGate_UART2
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_UART3_IDReg=SIM_ClockGate_UART3
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_UART4_IDReg=SIM_ClockGate_UART4
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_UART5_IDReg=SIM_ClockGate_UART5
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_USB0_IDReg=SIM_ClockGate_USB0
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_USBDCD_IDReg=SIM_ClockGate_USBDCD
CPU_peripheralSpecPE_SPEC_FEATURE_ClockGate_VREF_IDReg=SIM_ClockGate_VREF
CPU_peripheralSpecPE_SPEC_FEATURE_DACReg=PE_SPEC_FEATURE_DAC
CPU_peripheralSpecPE_SPEC_FEATURE_DmaType_EnhancedDMAReg=PE_SPEC_FEATURE_DmaType_EnhancedDMA
CPU_peripheralSpecPE_SPEC_FEATURE_FPUReg=YES
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ACMP_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ACMP_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ACMP_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ACMP_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ADC16_COUNTAddr=2
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ADC16_COUNTReg=2
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ADC16_COUNTnAddr=2
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ADC16_COUNTnReg=2
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AFE_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AFE_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AFE_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AFE_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AIPS_COUNTAddr=2
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AIPS_COUNTReg=2
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AIPS_COUNTnAddr=2
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AIPS_COUNTnReg=2
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AOI_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AOI_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AOI_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AOI_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AXBS_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AXBS_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AXBS_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_AXBS_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CADC_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CADC_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CADC_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CADC_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CMP_COUNTAddr=3
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CMP_COUNTReg=3
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CMP_COUNTnAddr=3
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CMP_COUNTnReg=3
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CMT_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CMT_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CMT_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CMT_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CNC_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CNC_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CNC_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CNC_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CRC_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CRC_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CRC_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_CRC_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DAC_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DAC_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DAC_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DAC_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DCDC_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DCDC_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DCDC_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DCDC_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DDR_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DDR_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DDR_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DDR_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DMAMUX_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DMAMUX_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DMAMUX_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DMAMUX_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DMA_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DMA_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DMA_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DMA_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DRY_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DRY_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DRY_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DRY_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DSPI_COUNTAddr=3
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DSPI_COUNTReg=3
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DSPI_COUNTnAddr=3
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_DSPI_COUNTnReg=3
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_EDMA_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_EDMA_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_EDMA_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_EDMA_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_EMVSIM_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_EMVSIM_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_EMVSIM_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_EMVSIM_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ENC_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ENC_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ENC_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ENC_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ENET_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ENET_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ENET_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ENET_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_EWM_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_EWM_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_EWM_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_EWM_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FB_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FB_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FB_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FB_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FGPIO_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FGPIO_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FGPIO_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FGPIO_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FLEXCAN_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FLEXCAN_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FLEXCAN_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FLEXCAN_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FLEXIO_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FLEXIO_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FLEXIO_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FLEXIO_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FMC_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FMC_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FMC_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FMC_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FSKDT_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FSKDT_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FSKDT_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FSKDT_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTFA_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTFA_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTFA_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTFA_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTFE_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTFE_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTFE_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTFE_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTFL_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTFL_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTFL_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTFL_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTMRA_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTMRA_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTMRA_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTMRA_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTMRE_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTMRE_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTMRE_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTMRE_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTMRH_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTMRH_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTMRH_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTMRH_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTM_COUNTAddr=4
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTM_COUNTReg=4
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTM_COUNTnAddr=4
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_FTM_COUNTnReg=4
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_GPIO_COUNTAddr=5
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_GPIO_COUNTReg=5
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_GPIO_COUNTnAddr=5
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_GPIO_COUNTnReg=5
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_HSADC_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_HSADC_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_HSADC_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_HSADC_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_I2C_COUNTAddr=3
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_I2C_COUNTReg=3
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_I2C_COUNTnAddr=3
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_I2C_COUNTnReg=3
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_I2S_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_I2S_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_I2S_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_I2S_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ICS_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ICS_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ICS_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ICS_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_IRQ_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_IRQ_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_IRQ_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_IRQ_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_KBI_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_KBI_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_KBI_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_KBI_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LCDC_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LCDC_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LCDC_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LCDC_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LDO_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LDO_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LDO_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LDO_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LLWU_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LLWU_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LLWU_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LLWU_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LMEM_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LMEM_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LMEM_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LMEM_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPSCI_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPSCI_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPSCI_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPSCI_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPTMR_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPTMR_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPTMR_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPTMR_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPTPM_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPTPM_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPTPM_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPTPM_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPUART_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPUART_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPUART_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LPUART_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LTC_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LTC_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LTC_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_LTC_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MCGLITE_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MCGLITE_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MCGLITE_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MCGLITE_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MCG_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MCG_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MCG_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MCG_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MCM_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MCM_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MCM_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MCM_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MC_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MC_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MC_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MC_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MMAU_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MMAU_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MMAU_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MMAU_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MMCAU_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MMCAU_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MMCAU_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MMCAU_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MMDVSQ_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MMDVSQ_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MMDVSQ_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MMDVSQ_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MPU_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MPU_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MPU_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MPU_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MSCAN_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MSCAN_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MSCAN_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MSCAN_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MTBDWT_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MTBDWT_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MTBDWT_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MTBDWT_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MTB_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MTB_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MTB_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_MTB_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_NFC_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_NFC_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_NFC_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_NFC_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_OPAMP_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_OPAMP_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_OPAMP_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_OPAMP_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_OSC_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_OSC_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_OSC_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_OSC_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_OTFAD_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_OTFAD_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_OTFAD_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_OTFAD_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PDB_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PDB_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PDB_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PDB_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PGA_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PGA_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PGA_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PGA_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PIT_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PIT_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PIT_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PIT_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PMC_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PMC_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PMC_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PMC_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PORT_COUNTAddr=5
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PORT_COUNTReg=5
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PORT_COUNTnAddr=5
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PORT_COUNTnReg=5
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PWM_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PWM_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PWM_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PWM_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PWT_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PWT_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PWT_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_PWT_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_QuadSPIO_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_QuadSPIO_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_QuadSPIO_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_QuadSPIO_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RCM_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RCM_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RCM_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RCM_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RFSYS_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RFSYS_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RFSYS_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RFSYS_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RFVBAT_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RFVBAT_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RFVBAT_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RFVBAT_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RNGB_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RNGB_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RNGB_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RNGB_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RNG_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RNG_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RNG_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RNG_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ROM_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ROM_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ROM_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ROM_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RSIM_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RSIM_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RSIM_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RSIM_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RTC_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RTC_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RTC_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_RTC_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SCI_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SCI_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SCI_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SCI_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SDHC_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SDHC_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SDHC_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SDHC_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SDRAM_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SDRAM_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SDRAM_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SDRAM_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SIM_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SIM_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SIM_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SIM_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SLCD_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SLCD_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SLCD_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SLCD_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SMC_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SMC_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SMC_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SMC_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SPI_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SPI_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SPI_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_SPI_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TMR_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TMR_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TMR_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TMR_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TPM_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TPM_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TPM_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TPM_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TRIAMP_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TRIAMP_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TRIAMP_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TRIAMP_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TRNG_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TRNG_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TRNG_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TRNG_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TSI_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TSI_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TSI_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_TSI_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_UART_COUNTAddr=6
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_UART_COUNTReg=6
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_UART_COUNTnAddr=6
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_UART_COUNTnReg=6
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USBDCD_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USBDCD_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USBDCD_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USBDCD_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USBHSDCD_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USBHSDCD_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USBHSDCD_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USBHSDCD_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USBPHY_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USBPHY_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USBPHY_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USBPHY_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USB_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USB_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USB_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_USB_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_VREF_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_VREF_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_VREF_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_VREF_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_WDOG_COUNTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_WDOG_COUNTReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_WDOG_COUNTnAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_WDOG_COUNTnReg=1
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_XBAR_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_XBAR_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_XBAR_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_XBAR_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_XCVR_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_XCVR_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_XCVR_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_XCVR_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ZLL_COUNTAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ZLL_COUNTReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ZLL_COUNTnAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_FSL_ZLL_COUNTnReg=0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_AIPS0Reg=PE_SPEC_FEATURE_HasDevice_AIPS0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_AIPS1Reg=PE_SPEC_FEATURE_HasDevice_AIPS1
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_AXBSReg=PE_SPEC_FEATURE_HasDevice_AXBS
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CAN0Reg=PE_SPEC_FEATURE_HasDevice_CAN0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CAUReg=PE_SPEC_FEATURE_HasDevice_CAU
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMP0Reg=PE_SPEC_FEATURE_HasDevice_CMP0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMP0_DACCRReg=PE_SPEC_FEATURE_HasDevice_CMP0_DACCR
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMP1Reg=PE_SPEC_FEATURE_HasDevice_CMP1
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMP1_DACCRReg=PE_SPEC_FEATURE_HasDevice_CMP1_DACCR
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMP2Reg=PE_SPEC_FEATURE_HasDevice_CMP2
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMP2_DACCRReg=PE_SPEC_FEATURE_HasDevice_CMP2_DACCR
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMTReg=PE_SPEC_FEATURE_HasDevice_CMT
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMT_ModMarkReg=PE_SPEC_FEATURE_HasDevice_CMT_ModMark
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMT_ModSpaceReg=PE_SPEC_FEATURE_HasDevice_CMT_ModSpace
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMT_ModulatorReg=PE_SPEC_FEATURE_HasDevice_CMT_Modulator
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMT_PrimHighReg=PE_SPEC_FEATURE_HasDevice_CMT_PrimHigh
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMT_PrimLowReg=PE_SPEC_FEATURE_HasDevice_CMT_PrimLow
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMT_PrimaryReg=PE_SPEC_FEATURE_HasDevice_CMT_Primary
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMT_SecHighReg=PE_SPEC_FEATURE_HasDevice_CMT_SecHigh
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMT_SecLowReg=PE_SPEC_FEATURE_HasDevice_CMT_SecLow
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CMT_SecondaryReg=PE_SPEC_FEATURE_HasDevice_CMT_Secondary
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CPUReg=PE_SPEC_FEATURE_HasDevice_CPU
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_CRCReg=PE_SPEC_FEATURE_HasDevice_CRC
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DAC0Reg=PE_SPEC_FEATURE_HasDevice_DAC0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMAMUXReg=PE_SPEC_FEATURE_HasDevice_DMAMUX
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMAReg=PE_SPEC_FEATURE_HasDevice_DMA
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel0Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel10Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel10
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel11Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel11
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel12Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel12
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel13Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel13
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel14Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel14
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel15Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel15
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel1Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel1
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel2Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel2
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel3Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel3
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel4Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel4
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel5Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel5
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel6Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel6
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel7Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel7
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel8Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel8
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_DMA_Channel9Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel9
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_ENETReg=PE_SPEC_FEATURE_HasDevice_ENET
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_EWMReg=PE_SPEC_FEATURE_HasDevice_EWM
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_EWM_counterReg=PE_SPEC_FEATURE_HasDevice_EWM_counter
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FBReg=PE_SPEC_FEATURE_HasDevice_FB
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FMCReg=PE_SPEC_FEATURE_HasDevice_FMC
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTFEReg=PE_SPEC_FEATURE_HasDevice_FTFE
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTFE_FlashConfigReg=PE_SPEC_FEATURE_HasDevice_FTFE_FlashConfig
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM0Reg=PE_SPEC_FEATURE_HasDevice_FTM0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM0_C0VReg=PE_SPEC_FEATURE_HasDevice_FTM0_C0V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM0_C1VReg=PE_SPEC_FEATURE_HasDevice_FTM0_C1V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM0_C2VReg=PE_SPEC_FEATURE_HasDevice_FTM0_C2V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM0_C3VReg=PE_SPEC_FEATURE_HasDevice_FTM0_C3V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM0_C4VReg=PE_SPEC_FEATURE_HasDevice_FTM0_C4V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM0_C5VReg=PE_SPEC_FEATURE_HasDevice_FTM0_C5V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM0_C6VReg=PE_SPEC_FEATURE_HasDevice_FTM0_C6V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM0_C7VReg=PE_SPEC_FEATURE_HasDevice_FTM0_C7V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM0_CNTReg=PE_SPEC_FEATURE_HasDevice_FTM0_CNT
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM0_FreeReg=PE_SPEC_FEATURE_HasDevice_FTM0_Free
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM0_MODReg=PE_SPEC_FEATURE_HasDevice_FTM0_MOD
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM1Reg=PE_SPEC_FEATURE_HasDevice_FTM1
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM1_C0VReg=PE_SPEC_FEATURE_HasDevice_FTM1_C0V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM1_C1VReg=PE_SPEC_FEATURE_HasDevice_FTM1_C1V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM1_CNTReg=PE_SPEC_FEATURE_HasDevice_FTM1_CNT
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM1_FreeReg=PE_SPEC_FEATURE_HasDevice_FTM1_Free
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM1_MODReg=PE_SPEC_FEATURE_HasDevice_FTM1_MOD
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM2Reg=PE_SPEC_FEATURE_HasDevice_FTM2
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM2_C0VReg=PE_SPEC_FEATURE_HasDevice_FTM2_C0V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM2_C1VReg=PE_SPEC_FEATURE_HasDevice_FTM2_C1V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM2_CNTReg=PE_SPEC_FEATURE_HasDevice_FTM2_CNT
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM2_FreeReg=PE_SPEC_FEATURE_HasDevice_FTM2_Free
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM2_MODReg=PE_SPEC_FEATURE_HasDevice_FTM2_MOD
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM3Reg=PE_SPEC_FEATURE_HasDevice_FTM3
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM3_C0VReg=PE_SPEC_FEATURE_HasDevice_FTM3_C0V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM3_C1VReg=PE_SPEC_FEATURE_HasDevice_FTM3_C1V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM3_C2VReg=PE_SPEC_FEATURE_HasDevice_FTM3_C2V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM3_C3VReg=PE_SPEC_FEATURE_HasDevice_FTM3_C3V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM3_C4VReg=PE_SPEC_FEATURE_HasDevice_FTM3_C4V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM3_C5VReg=PE_SPEC_FEATURE_HasDevice_FTM3_C5V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM3_C6VReg=PE_SPEC_FEATURE_HasDevice_FTM3_C6V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM3_C7VReg=PE_SPEC_FEATURE_HasDevice_FTM3_C7V
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM3_CNTReg=PE_SPEC_FEATURE_HasDevice_FTM3_CNT
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM3_FreeReg=PE_SPEC_FEATURE_HasDevice_FTM3_Free
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_FTM3_MODReg=PE_SPEC_FEATURE_HasDevice_FTM3_MOD
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_I2C0Reg=PE_SPEC_FEATURE_HasDevice_I2C0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_I2C0_LoTimeoutReg=PE_SPEC_FEATURE_HasDevice_I2C0_LoTimeout
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_I2C1Reg=PE_SPEC_FEATURE_HasDevice_I2C1
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_I2C1_LoTimeoutReg=PE_SPEC_FEATURE_HasDevice_I2C1_LoTimeout
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_I2C2Reg=PE_SPEC_FEATURE_HasDevice_I2C2
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_I2C2_LoTimeoutReg=PE_SPEC_FEATURE_HasDevice_I2C2_LoTimeout
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_I2S0Reg=PE_SPEC_FEATURE_HasDevice_I2S0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_I2S0_MCLKReg=PE_SPEC_FEATURE_HasDevice_I2S0_MCLK
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_I2S0_RxReg=PE_SPEC_FEATURE_HasDevice_I2S0_Rx
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_JTAGReg=PE_SPEC_FEATURE_HasDevice_JTAG
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_LLWUReg=PE_SPEC_FEATURE_HasDevice_LLWU
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_LPTMR0Reg=PE_SPEC_FEATURE_HasDevice_LPTMR0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_LPTMR0_CMRReg=PE_SPEC_FEATURE_HasDevice_LPTMR0_CMR
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_LPTMR0_CNRReg=PE_SPEC_FEATURE_HasDevice_LPTMR0_CNR
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_LPTMR0_FreeReg=PE_SPEC_FEATURE_HasDevice_LPTMR0_Free
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_MCGReg=PE_SPEC_FEATURE_HasDevice_MCG
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_MCMReg=PE_SPEC_FEATURE_HasDevice_MCM
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_MPUReg=PE_SPEC_FEATURE_HasDevice_MPU
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_MemModel_FlexMemReg=PE_SPEC_FEATURE_HasDevice_MemModel_FlexMem
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_MemModel_NoFlexMemReg=PE_SPEC_FEATURE_HasDevice_MemModel_NoFlexMem
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_NVICReg=PE_SPEC_FEATURE_HasDevice_NVIC
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_OSCReg=PE_SPEC_FEATURE_HasDevice_OSC
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PDB0Reg=PE_SPEC_FEATURE_HasDevice_PDB0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PITReg=PE_SPEC_FEATURE_HasDevice_PIT
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PIT_CVAL0Reg=PE_SPEC_FEATURE_HasDevice_PIT_CVAL0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PIT_CVAL1Reg=PE_SPEC_FEATURE_HasDevice_PIT_CVAL1
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PIT_CVAL2Reg=PE_SPEC_FEATURE_HasDevice_PIT_CVAL2
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PIT_CVAL3Reg=PE_SPEC_FEATURE_HasDevice_PIT_CVAL3
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PIT_LDVAL0Reg=PE_SPEC_FEATURE_HasDevice_PIT_LDVAL0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PIT_LDVAL1Reg=PE_SPEC_FEATURE_HasDevice_PIT_LDVAL1
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PIT_LDVAL2Reg=PE_SPEC_FEATURE_HasDevice_PIT_LDVAL2
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PIT_LDVAL3Reg=PE_SPEC_FEATURE_HasDevice_PIT_LDVAL3
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PMCReg=PE_SPEC_FEATURE_HasDevice_PMC
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PORTAReg=PE_SPEC_FEATURE_HasDevice_PORTA
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PORTBReg=PE_SPEC_FEATURE_HasDevice_PORTB
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PORTCReg=PE_SPEC_FEATURE_HasDevice_PORTC
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PORTDReg=PE_SPEC_FEATURE_HasDevice_PORTD
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PORTEReg=PE_SPEC_FEATURE_HasDevice_PORTE
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PTAReg=PE_SPEC_FEATURE_HasDevice_PTA
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PTBReg=PE_SPEC_FEATURE_HasDevice_PTB
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PTCReg=PE_SPEC_FEATURE_HasDevice_PTC
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PTDReg=PE_SPEC_FEATURE_HasDevice_PTD
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PTEReg=PE_SPEC_FEATURE_HasDevice_PTE
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_PinSettingsReg=PE_SPEC_FEATURE_HasDevice_PinSettings
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_RCMReg=PE_SPEC_FEATURE_HasDevice_RCM
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_RFSYSReg=PE_SPEC_FEATURE_HasDevice_RFSYS
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_RFVBATReg=PE_SPEC_FEATURE_HasDevice_RFVBAT
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_RNGReg=PE_SPEC_FEATURE_HasDevice_RNG
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_RTCReg=PE_SPEC_FEATURE_HasDevice_RTC
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SDHCReg=PE_SPEC_FEATURE_HasDevice_SDHC
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SIMReg=PE_SPEC_FEATURE_HasDevice_SIM
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SMCReg=PE_SPEC_FEATURE_HasDevice_SMC
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SPI0AfterSCKReg=PE_SPEC_FEATURE_HasDevice_SPI0AfterSCK
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SPI0DelayAfterTransferReg=PE_SPEC_FEATURE_HasDevice_SPI0DelayAfterTransfer
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SPI0PCStoSCKReg=PE_SPEC_FEATURE_HasDevice_SPI0PCStoSCK
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SPI0Reg=PE_SPEC_FEATURE_HasDevice_SPI0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SPI1AfterSCKReg=PE_SPEC_FEATURE_HasDevice_SPI1AfterSCK
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SPI1DelayAfterTransferReg=PE_SPEC_FEATURE_HasDevice_SPI1DelayAfterTransfer
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SPI1PCStoSCKReg=PE_SPEC_FEATURE_HasDevice_SPI1PCStoSCK
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SPI1Reg=PE_SPEC_FEATURE_HasDevice_SPI1
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SPI2AfterSCKReg=PE_SPEC_FEATURE_HasDevice_SPI2AfterSCK
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SPI2DelayAfterTransferReg=PE_SPEC_FEATURE_HasDevice_SPI2DelayAfterTransfer
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SPI2PCStoSCKReg=PE_SPEC_FEATURE_HasDevice_SPI2PCStoSCK
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SPI2Reg=PE_SPEC_FEATURE_HasDevice_SPI2
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SUPPLYReg=PE_SPEC_FEATURE_HasDevice_SUPPLY
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SYST_CVRReg=PE_SPEC_FEATURE_HasDevice_SYST_CVR
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SYST_RVRReg=PE_SPEC_FEATURE_HasDevice_SYST_RVR
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SysTickReg=PE_SPEC_FEATURE_HasDevice_SysTick
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_SystemControlReg=PE_SPEC_FEATURE_HasDevice_SystemControl
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_TPIUReg=PE_SPEC_FEATURE_HasDevice_TPIU
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_UART0Reg=PE_SPEC_FEATURE_HasDevice_UART0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_UART1Reg=PE_SPEC_FEATURE_HasDevice_UART1
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_UART2Reg=PE_SPEC_FEATURE_HasDevice_UART2
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_UART3Reg=PE_SPEC_FEATURE_HasDevice_UART3
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_UART4Reg=PE_SPEC_FEATURE_HasDevice_UART4
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_UART5Reg=PE_SPEC_FEATURE_HasDevice_UART5
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_USB0Reg=PE_SPEC_FEATURE_HasDevice_USB0
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_USB0_FSReg=PE_SPEC_FEATURE_HasDevice_USB0_FS
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_USBDCDReg=PE_SPEC_FEATURE_HasDevice_USBDCD
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_VREFReg=PE_SPEC_FEATURE_HasDevice_VREF
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_WDOGReg=PE_SPEC_FEATURE_HasDevice_WDOG
CPU_peripheralSpecPE_SPEC_FEATURE_HasDevice_WDOG_counterReg=PE_SPEC_FEATURE_HasDevice_WDOG_counter
CPU_peripheralSpecPE_SPEC_FEATURE_IRC48MReg=PE_SPEC_FEATURE_IRC48M
CPU_peripheralSpecPE_SPEC_FEATURE_IoMapNameReg=MK64F12
CPU_peripheralSpecPE_SPEC_FEATURE_KSDK_VERSION_RELEASE_IDAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_KSDK_VERSION_RELEASE_IDReg=KSDK130
CPU_peripheralSpecPE_SPEC_FEATURE_KSDK_VERSION_RELEASE_NAMEAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_KSDK_VERSION_RELEASE_NAMEReg=KSDK 1.3.0
CPU_peripheralSpecPE_SPEC_FEATURE_MCG_C2_FCFTRIMReg=PE_SPEC_FEATURE_MCG_C2_FCFTRIM
CPU_peripheralSpecPE_SPEC_FEATURE_MCG_DDR_PLL_NOReg=PE_SPEC_FEATURE_MCG_DDR_PLL_NO
CPU_peripheralSpecPE_SPEC_FEATURE_MCG_LOLReg=PE_SPEC_FEATURE_MCG_LOL
CPU_peripheralSpecPE_SPEC_FEATURE_MCGv2Reg=PE_SPEC_FEATURE_MCGv2
CPU_peripheralSpecPE_SPEC_FEATURE_NOT_PDD2_SUPPORTReg=PE_SPEC_FEATURE_NOT_PDD2_SUPPORT
CPU_peripheralSpecPE_SPEC_FEATURE_NOT_SDK_SUPPORTReg=PE_SPEC_FEATURE_NOT_SDK_SUPPORT
CPU_peripheralSpecPE_SPEC_FEATURE_NPW_IgnoreReg=PE_SPEC_FEATURE_NPW_Ignore
CPU_peripheralSpecPE_SPEC_FEATURE_NPW_SdkProjectReg=PE_SPEC_FEATURE_NPW_SdkProject
CPU_peripheralSpecPE_SPEC_FEATURE_NPW_StandaloneOrLinkedProjectReg=PE_SPEC_FEATURE_NPW_StandaloneOrLinkedProject
CPU_peripheralSpecPE_SPEC_FEATURE_PDD2_SUPPORTReg=PE_SPEC_FEATURE_PDD2_SUPPORT
CPU_peripheralSpecPE_SPEC_FEATURE_REPOSITORIES_SUPPORTAddr=1
CPU_peripheralSpecPE_SPEC_FEATURE_REPOSITORIES_SUPPORTReg=PE_SPEC_FEATURE_REPOSITORIES_SUPPORT
CPU_peripheralSpecPE_SPEC_FEATURE_SDK_SUPPORTReg=PE_SPEC_FEATURE_SDK_SUPPORT
CPU_peripheralSpecPE_SPEC_FEATURE_SMC_LPWUIReg=PE_SPEC_FEATURE_SMC_LPWUI
CPU_peripheralSpecPE_SPEC_FEATURE_WATCHDOG_ENABLED_AFTER_RESETAddr=0
CPU_peripheralSpecPE_SPEC_FEATURE_WATCHDOG_ENABLED_AFTER_RESETReg=WDOG
CPU_peripheralSpecPE_SPEC_INT_FEATURE_KSDK_VERSION_KSDK130Addr=1
CPU_peripheralSpecPE_SPEC_INT_FEATURE_KSDK_VERSION_KSDK130Reg=PE_SPEC_INT_FEATURE_KSDK_VERSION_KSDK130
CPU_peripheralSpecPE_SPEC_INT_FEATURE_KSDK_VERSION_MAJORAddr=1
CPU_peripheralSpecPE_SPEC_INT_FEATURE_KSDK_VERSION_MAJORReg=PE_SPEC_INT_FEATURE_KSDK_VERSION_MAJOR
CPU_peripheralSpecPE_SPEC_INT_FEATURE_KSDK_VERSION_MINORAddr=3
CPU_peripheralSpecPE_SPEC_INT_FEATURE_KSDK_VERSION_MINORReg=PE_SPEC_INT_FEATURE_KSDK_VERSION_MINOR
CPU_peripheral_Name=CPU
CompVersion=1.3.0
ComponentRepositoryName=KSDK 1.3.0
ComponentRepositoryPath=C:\Freescale\KDS_v3\eclipse\ProcessorExpert\Repositories\KSDK130_Repository
ConfigStuctGenEn=false
CoreClockSpeedMode0=120
DeviceName=clockMan1
DeviceType=fsl_clock_manager
ERCLK32KClkCLKMode0=0.032768
ERCLK32KSelectCLKMode0=-1
ERCLKClkCLKMode0=50
EventModule=Events
ExternalBusClockSpeedMode0=40
FBClockCondGrp0=
FLLEnblCLKMode0=Disabled
FLLFixedClkCLKMode0=32.552083333333
FLLOutputCLKMode0=0
FLLRefClkCLKMode0=32.552083333333
FLL_RefClkSrcCLKMode0=0
FlashClockSpeedMode0=24
HAL1=fsl_sim_hal2
HAL2=fsl_osc_hal1
HALMCG=fsl_mcg_hal2
HALRTC=fsl_rtc_hal1
I2S0_CLKINCondGrp0=
I2S0_CLKINSpeedMode0=0
I2S0_MclkClkSrcCondGrp0=
I2SClockCondGrp0=
IRCLKClkCLKMode0=0.032768
IRCLKENCLKMode0=Enabled
IRCLKSelectCLKMode0=0
IRC_32kHzSpeedMode0=0.032768
IRC_4MHzSpeedMode0=2
IREFSTENCLKMode0=Disabled
InhrItemMaxItem=0
InhrItemNumItems=1
InitClockConfigSel=clockMan1_InitConfig0
InitClockConfigSelNum=0
InitOscConfig=clockMan1_osc0_InitConfig
InitializeFastTRIM=no
InitializeSlowTRIM=no
IntOsc=32.768
IntOscFast=4
Link0=osa1
Link0_ComponentRepositoryName=KSDK 1.3.0
Link0_ComponentUUID=com.freescale.processorexpert.ksdk.fsl_os_abstraction
Link0_Template=
LinkGrp=yes
LinkItemMaxItem=0
LinkItemNumItems=1
LoadFromProcessor=no
MCG=MCG
MCGCMECLKMode0=Disabled
MCGCondFeatGrp=
MCGMCG_ATCVH=1074151434
MCGMCG_ATCVL=1074151435
MCGMCG_C1=1074151424
MCGMCG_C2=1074151425
MCGMCG_C3=1074151426
MCGMCG_C4=1074151427
MCGMCG_C5=1074151428
MCGMCG_C6=1074151429
MCGMCG_C7=1074151436
MCGMCG_S=1074151430
MCGMCG_SC=1074151432
MCGModeCLKMode0=
MCGModeSelCLKMode0=4
MCGName=MCG
MCGOUTSelectCLKMode0=PLLOUT
MCGOutputCLKMode0=120
MCGSharedByOther=no
MCGSpecATCVHAddr=1074151434
MCGSpecATCVHReg=MCG_ATCVH
MCGSpecATCVLAddr=1074151435
MCGSpecATCVLReg=MCG_ATCVL
MCGSpecC1Addr=1074151424
MCGSpecC1Reg=MCG_C1
MCGSpecC2Addr=1074151425
MCGSpecC2Reg=MCG_C2
MCGSpecC3Addr=1074151426
MCGSpecC3Reg=MCG_C3
MCGSpecC4Addr=1074151427
MCGSpecC4Reg=MCG_C4
MCGSpecC5Addr=1074151428
MCGSpecC5Reg=MCG_C5
MCGSpecC6Addr=1074151429
MCGSpecC6Reg=MCG_C6
MCGSpecC7Addr=1074151436
MCGSpecC7Reg=MCG_C7
MCGSpecPERIPHERAL_BASE_ADDRESSAddr=1074151424
MCGSpecPERIPHERAL_BASE_ADDRESSReg=PERIPHERAL_BASE_ADDRESS
MCGSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1280Addr=1
MCGSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1280Reg=1
MCGSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1280nAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1280nReg=1
MCGSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1536Addr=1
MCGSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1536Reg=1
MCGSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1536nAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1536nReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_AUTO_TRIM_MACHINEAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_AUTO_TRIM_MACHINEReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_AUTO_TRIM_MACHINEnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_AUTO_TRIM_MACHINEnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_CLOCK_MONITORAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_CLOCK_MONITORReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_CLOCK_MONITORnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_CLOCK_MONITORnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_PLLAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_PLLReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_PLLnAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_PLLnReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_EXT_REF_LOW_POWER_CONTROLAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_EXT_REF_LOW_POWER_CONTROLReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_EXT_REF_LOW_POWER_CONTROLnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_EXT_REF_LOW_POWER_CONTROLnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_FCFTRIMAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_FCFTRIMReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_FCFTRIMnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_FCFTRIMnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_FLLAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_FLLReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_FLLnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_FLLnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_HIGH_FREQ_IRCAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_HIGH_FREQ_IRCReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_HIGH_FREQ_IRCnAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_HIGH_FREQ_IRCnReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_IRC_48MAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_IRC_48MReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_IRC_48MnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_IRC_48MnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_LOLREAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_LOLREReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_LOLREnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_LOLREnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_LOW_FREQ_IRCAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_LOW_FREQ_IRCReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_LOW_FREQ_IRCnAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_LOW_FREQ_IRCnReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_OSC1Addr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_OSC1Reg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_OSC1nAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_OSC1nReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL1Addr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL1Reg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL1nAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL1nReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLLAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLLReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_EXTRA_DIVAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_EXTRA_DIVReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_EXTRA_DIVnAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_EXTRA_DIVnReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_FLL_SELECTIONAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_FLL_SELECTIONReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_FLL_SELECTIONnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_FLL_SELECTIONnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_DIVAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_DIVReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_DIVnAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_DIVnReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_MODEAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_MODEReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_MODEnAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_MODEnReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OSC_INDEXAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OSC_INDEXReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OSC_INDEXnAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OSC_INDEXnReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OUTPUT_SELECTIONAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OUTPUT_SELECTIONReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OUTPUT_SELECTIONnAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OUTPUT_SELECTIONnReg=0
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_PRDIVAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_PRDIVReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_PRDIVnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_PRDIVnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_VDIVAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_VDIVReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_VDIVnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLL_VDIVnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLLnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_PLLnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_RTC_32KAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_RTC_32KReg=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_RTC_32KnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_HAS_RTC_32KnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_BASEAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_BASEReg=1
MCGSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_BASEnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_BASEnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_MAXAddr=24
MCGSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_MAXReg=24
MCGSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_MAXnAddr=24
MCGSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_MAXnReg=24
MCGSpecPE_SPEC_FEATURE_FSL_PLL_REF_MAXAddr=4000000
MCGSpecPE_SPEC_FEATURE_FSL_PLL_REF_MAXReg=4000000
MCGSpecPE_SPEC_FEATURE_FSL_PLL_REF_MAXnAddr=4000000
MCGSpecPE_SPEC_FEATURE_FSL_PLL_REF_MAXnReg=4000000
MCGSpecPE_SPEC_FEATURE_FSL_PLL_REF_MINAddr=2000000
MCGSpecPE_SPEC_FEATURE_FSL_PLL_REF_MINReg=2000000
MCGSpecPE_SPEC_FEATURE_FSL_PLL_REF_MINnAddr=2000000
MCGSpecPE_SPEC_FEATURE_FSL_PLL_REF_MINnReg=2000000
MCGSpecPE_SPEC_FEATURE_FSL_PLL_VDIV_BASEAddr=24
MCGSpecPE_SPEC_FEATURE_FSL_PLL_VDIV_BASEReg=24
MCGSpecPE_SPEC_FEATURE_FSL_PLL_VDIV_BASEnAddr=24
MCGSpecPE_SPEC_FEATURE_FSL_PLL_VDIV_BASEnReg=24
MCGSpecPE_SPEC_FEATURE_FSL_RESET_IS_BLPIAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_RESET_IS_BLPIReg=0
MCGSpecPE_SPEC_FEATURE_FSL_RESET_IS_BLPInAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_RESET_IS_BLPInReg=0
MCGSpecPE_SPEC_FEATURE_FSL_USE_OSCSELAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_USE_OSCSELReg=1
MCGSpecPE_SPEC_FEATURE_FSL_USE_OSCSELnAddr=1
MCGSpecPE_SPEC_FEATURE_FSL_USE_OSCSELnReg=1
MCGSpecPE_SPEC_FEATURE_FSL_USE_PLLREFSELAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_USE_PLLREFSELReg=0
MCGSpecPE_SPEC_FEATURE_FSL_USE_PLLREFSELnAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_USE_PLLREFSELnReg=0
MCGSpecPE_SPEC_FEATURE_FSL_USE_SYSTEM_CLOCKAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_USE_SYSTEM_CLOCKReg=0
MCGSpecPE_SPEC_FEATURE_FSL_USE_SYSTEM_CLOCKnAddr=0
MCGSpecPE_SPEC_FEATURE_FSL_USE_SYSTEM_CLOCKnReg=0
MCGSpecSAddr=1074151430
MCGSpecSCAddr=1074151432
MCGSpecSCReg=MCG_SC
MCGSpecSReg=MCG_S
MCG_ERCLKClkCLKMode0=50
MCG_ERCLKSelectCLKMode0=0
MCG_FLL_MFactor_CLKMode0=Auto select
MCG_FRDIV_CLKMode0=Auto select
MCG_Name=MCG
MCG_PRDIV_CLKMode0=Auto select
MCG_VDIV_CLKMode0=Auto select
ModuleName=clockMan1
OSC=OSC
OSCCondFeatGrp2=
OSCName=OSC
OSCOSC_CR=1074155520
OSCSharedByOther=no
OSCSpecCRAddr=1074155520
OSCSpecCRReg=OSC_CR
OSCSpecPERIPHERAL_BASE_ADDRESSAddr=1074155520
OSCSpecPERIPHERAL_BASE_ADDRESSReg=PERIPHERAL_BASE_ADDRESS
OSCSpecPE_SPEC_FEATURE_FSL_HAS_EXT_REF_CLOCK_DIVIDERAddr=0
OSCSpecPE_SPEC_FEATURE_FSL_HAS_EXT_REF_CLOCK_DIVIDERReg=0
OSCSpecPE_SPEC_FEATURE_FSL_HAS_EXT_REF_CLOCK_DIVIDERnAddr=0
OSCSpecPE_SPEC_FEATURE_FSL_HAS_EXT_REF_CLOCK_DIVIDERnReg=0
OSCSpecPE_SPEC_FEATURE_FSL_HAS_OSC0Addr=0
OSCSpecPE_SPEC_FEATURE_FSL_HAS_OSC0Reg=0
OSCSpecPE_SPEC_FEATURE_FSL_HAS_OSC0nAddr=0
OSCSpecPE_SPEC_FEATURE_FSL_HAS_OSC0nReg=0
OSCSpecPE_SPEC_FEATURE_FSL_HAS_OSC1Addr=0
OSCSpecPE_SPEC_FEATURE_FSL_HAS_OSC1Reg=0
OSCSpecPE_SPEC_FEATURE_FSL_HAS_OSC1nAddr=0
OSCSpecPE_SPEC_FEATURE_FSL_HAS_OSC1nReg=0
OSCSpecPE_SPEC_FEATURE_FSL_HAS_OSCAddr=1
OSCSpecPE_SPEC_FEATURE_FSL_HAS_OSCReg=1
OSCSpecPE_SPEC_FEATURE_FSL_HAS_OSCnAddr=1
OSCSpecPE_SPEC_FEATURE_FSL_HAS_OSCnReg=1
OSCSpecPE_SPEC_FEATURE_FSL_OSC_COUNTAddr=1
OSCSpecPE_SPEC_FEATURE_FSL_OSC_COUNTReg=1
OSCSpecPE_SPEC_FEATURE_FSL_OSC_COUNTnAddr=1
OSCSpecPE_SPEC_FEATURE_FSL_OSC_COUNTnReg=1
OSC_Name=OSC
PLLEnblCLKMode0=Enabled
PLLFLLCLkSelSpeedMode0=-1
PLLFLLClockSpeedMode0=120
PLLOutputCLKMode0=120
PLLRefClkCLKMode0=2.5
PLLSTENCLKMode0=Disabled
PLL_LOLIECLKMode0=Disabled
PeriphDevice=MCG
PeriphDeviceMCG_ATCVH=1074151434
PeriphDeviceMCG_ATCVL=1074151435
PeriphDeviceMCG_C1=1074151424
PeriphDeviceMCG_C2=1074151425
PeriphDeviceMCG_C3=1074151426
PeriphDeviceMCG_C4=1074151427
PeriphDeviceMCG_C5=1074151428
PeriphDeviceMCG_C6=1074151429
PeriphDeviceMCG_C7=1074151436
PeriphDeviceMCG_S=1074151430
PeriphDeviceMCG_SC=1074151432
PeriphDeviceName=MCG
PeriphDeviceSharedByOther=no
PeriphDeviceSpecATCVHAddr=1074151434
PeriphDeviceSpecATCVHReg=MCG_ATCVH
PeriphDeviceSpecATCVLAddr=1074151435
PeriphDeviceSpecATCVLReg=MCG_ATCVL
PeriphDeviceSpecC1Addr=1074151424
PeriphDeviceSpecC1Reg=MCG_C1
PeriphDeviceSpecC2Addr=1074151425
PeriphDeviceSpecC2Reg=MCG_C2
PeriphDeviceSpecC3Addr=1074151426
PeriphDeviceSpecC3Reg=MCG_C3
PeriphDeviceSpecC4Addr=1074151427
PeriphDeviceSpecC4Reg=MCG_C4
PeriphDeviceSpecC5Addr=1074151428
PeriphDeviceSpecC5Reg=MCG_C5
PeriphDeviceSpecC6Addr=1074151429
PeriphDeviceSpecC6Reg=MCG_C6
PeriphDeviceSpecC7Addr=1074151436
PeriphDeviceSpecC7Reg=MCG_C7
PeriphDeviceSpecPERIPHERAL_BASE_ADDRESSAddr=1074151424
PeriphDeviceSpecPERIPHERAL_BASE_ADDRESSReg=PERIPHERAL_BASE_ADDRESS
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1280Addr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1280Reg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1280nAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1280nReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1536Addr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1536Reg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1536nAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_FRDIV_SUPPORT_1536nReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_AUTO_TRIM_MACHINEAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_AUTO_TRIM_MACHINEReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_AUTO_TRIM_MACHINEnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_AUTO_TRIM_MACHINEnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_CLOCK_MONITORAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_CLOCK_MONITORReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_CLOCK_MONITORnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_CLOCK_MONITORnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_PLLAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_PLLReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_PLLnAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_EXTERNAL_PLLnReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_EXT_REF_LOW_POWER_CONTROLAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_EXT_REF_LOW_POWER_CONTROLReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_EXT_REF_LOW_POWER_CONTROLnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_EXT_REF_LOW_POWER_CONTROLnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_FCFTRIMAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_FCFTRIMReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_FCFTRIMnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_FCFTRIMnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_FLLAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_FLLReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_FLLnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_FLLnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_HIGH_FREQ_IRCAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_HIGH_FREQ_IRCReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_HIGH_FREQ_IRCnAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_HIGH_FREQ_IRCnReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_IRC_48MAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_IRC_48MReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_IRC_48MnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_IRC_48MnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_LOLREAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_LOLREReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_LOLREnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_LOLREnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_LOW_FREQ_IRCAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_LOW_FREQ_IRCReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_LOW_FREQ_IRCnAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_LOW_FREQ_IRCnReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_OSC1Addr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_OSC1Reg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_OSC1nAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_OSC1nReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL1Addr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL1Reg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL1nAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL1nReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLLAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLLReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_EXTRA_DIVAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_EXTRA_DIVReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_EXTRA_DIVnAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_EXTRA_DIVnReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_FLL_SELECTIONAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_FLL_SELECTIONReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_FLL_SELECTIONnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_FLL_SELECTIONnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_DIVAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_DIVReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_DIVnAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_DIVnReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_MODEAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_MODEReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_MODEnAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_INTERNAL_MODEnReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OSC_INDEXAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OSC_INDEXReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OSC_INDEXnAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OSC_INDEXnReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OUTPUT_SELECTIONAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OUTPUT_SELECTIONReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OUTPUT_SELECTIONnAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_OUTPUT_SELECTIONnReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_PRDIVAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_PRDIVReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_PRDIVnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_PRDIVnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_VDIVAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_VDIVReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_VDIVnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLL_VDIVnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLLnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_PLLnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_RTC_32KAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_RTC_32KReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_RTC_32KnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_HAS_RTC_32KnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_BASEAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_BASEReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_BASEnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_BASEnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_MAXAddr=24
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_MAXReg=24
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_MAXnAddr=24
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_PRDIV_MAXnReg=24
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_REF_MAXAddr=4000000
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_REF_MAXReg=4000000
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_REF_MAXnAddr=4000000
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_REF_MAXnReg=4000000
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_REF_MINAddr=2000000
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_REF_MINReg=2000000
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_REF_MINnAddr=2000000
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_REF_MINnReg=2000000
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_VDIV_BASEAddr=24
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_VDIV_BASEReg=24
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_VDIV_BASEnAddr=24
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_PLL_VDIV_BASEnReg=24
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_RESET_IS_BLPIAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_RESET_IS_BLPIReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_RESET_IS_BLPInAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_RESET_IS_BLPInReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_USE_OSCSELAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_USE_OSCSELReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_USE_OSCSELnAddr=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_USE_OSCSELnReg=1
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_USE_PLLREFSELAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_USE_PLLREFSELReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_USE_PLLREFSELnAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_USE_PLLREFSELnReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_USE_SYSTEM_CLOCKAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_USE_SYSTEM_CLOCKReg=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_USE_SYSTEM_CLOCKnAddr=0
PeriphDeviceSpecPE_SPEC_FEATURE_FSL_USE_SYSTEM_CLOCKnReg=0
PeriphDeviceSpecSAddr=1074151430
PeriphDeviceSpecSCAddr=1074151432
PeriphDeviceSpecSCReg=MCG_SC
PeriphDeviceSpecSReg=MCG_S
PeriphDevice_Name=MCG
PropertiesItemMaxItem=0
PropertiesItemNumItems=1
RTCCondFeatGrp=
RTCOSC=0.032768
RTCOSCGrp=yes
RTCOSC_CapacitorLoad=14
RTCOscCondGrp=
RTC_OSCSpeedMode0=0.032768
SDKSupportClockInitCondGrp=
SYSTEM_OSCSpeedMode0=50
SdkSpecificEventsMaxItem=0
SdkSpecificEventsNumItems=1
SdkSpecificMethodsCPUMaxItem=0
SdkSpecificMethodsCPUNumItems=1
SdkSpecificMethodsMaxItem=0
SdkSpecificMethodsNumItems=1
SdkSpecificMethods_commonMaxItem=0
SdkSpecificMethods_commonNumItems=1
Shared_ClockSettingsMaxItem=0
Shared_ClockSettingsNumItems=1
SpeedModeListMaxItem=0
SpeedModeListNumItems=1
StaticCallbackCfg0=no
StaticCallbacksConfigurationsMaxItem=0
StaticCallbacksConfigurationsNumItems=1
SystemOSC=50
SystemOSCERCLKENCLKMode0=Enabled
SystemOSCEREFSTENCLKMode0=Disabled
SystemOSCExtalPin=EXTAL0/PTA18/FTM0_FLT2/FTM_CLKIN0
SystemOSCExtalPinBitMask=262144
SystemOSCExtalPinBitNum=18
SystemOSCExtalPinPinName=EXTAL0/PTA18/FTM0_FLT2/FTM_CLKIN0
SystemOSCExtalPinPinNumber=50
SystemOSCExtalPinPortAddr=1074786304
SystemOSCExtalPinPortCntrAddr=1074786324
SystemOSCExtalPinPortCntrReg=GPIOA_PDDR
SystemOSCExtalPinPortName=PTA
SystemOSCExtalPinPortReg=GPIOA_PDOR
SystemOSCExtalPinPortSpecDeviceTypeReg=GPIO
SystemOSCExtalPinPortSpecGPIO_BASE_NameReg=PTA_BASE_PTR
SystemOSCExtalPinPortSpecISFRReg=PORTA_ISFR
SystemOSCExtalPinPortSpecMin8PinGroupsReg=_12to19
SystemOSCExtalPinPortSpecODEAddr=1074786308
SystemOSCExtalPinPortSpecODEReg=GPIOA_PSOR
SystemOSCExtalPinPortSpecPCORAddr=1074786312
SystemOSCExtalPinPortSpecPCORReg=GPIOA_PCOR
SystemOSCExtalPinPortSpecPCR0Reg=PORTA_PCR0
SystemOSCExtalPinPortSpecPCR12Reg=PORTA_PCR12
SystemOSCExtalPinPortSpecPCR13Reg=PORTA_PCR13
SystemOSCExtalPinPortSpecPCR14Reg=PORTA_PCR14
SystemOSCExtalPinPortSpecPCR15Reg=PORTA_PCR15
SystemOSCExtalPinPortSpecPCR16Reg=PORTA_PCR16
SystemOSCExtalPinPortSpecPCR17Reg=PORTA_PCR17
SystemOSCExtalPinPortSpecPCR18Reg=PORTA_PCR18
SystemOSCExtalPinPortSpecPCR19Reg=PORTA_PCR19
SystemOSCExtalPinPortSpecPCR1Reg=PORTA_PCR1
SystemOSCExtalPinPortSpecPCR2Reg=PORTA_PCR2
SystemOSCExtalPinPortSpecPCR3Reg=PORTA_PCR3
SystemOSCExtalPinPortSpecPCR4Reg=PORTA_PCR4
SystemOSCExtalPinPortSpecPCR5Reg=PORTA_PCR5
SystemOSCExtalPinPortSpecPDIRAddr=1074786320
SystemOSCExtalPinPortSpecPDIRReg=GPIOA_PDIR
SystemOSCExtalPinPortSpecPDORAddr=1074786304
SystemOSCExtalPinPortSpecPDORReg=GPIOA_PDOR
SystemOSCExtalPinPortSpecPERIPHERAL_BASE_ADDRESSAddr=1074786304
SystemOSCExtalPinPortSpecPERIPHERAL_BASE_ADDRESSReg=PERIPHERAL_BASE_ADDRESS
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_FSL_HAS_FAST_GPIOAddr=0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_FSL_HAS_FAST_GPIOReg=0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_FSL_HAS_FAST_GPIOnAddr=0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_FSL_HAS_FAST_GPIOnReg=0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_FSL_HAS_INPUT_DISABLEAddr=0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_FSL_HAS_INPUT_DISABLEReg=0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_FSL_HAS_INPUT_DISABLEnAddr=0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_FSL_HAS_INPUT_DISABLEnReg=0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_FSL_HAS_INTERRUPT_VECTORAddr=1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_FSL_HAS_INTERRUPT_VECTORReg=1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_FSL_HAS_INTERRUPT_VECTORnAddr=1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_FSL_HAS_INTERRUPT_VECTORnReg=1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_HasGPIOConfigurationLockingReg=PE_SPEC_FEATURE_HasGPIOConfigurationLocking
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_ClockGateCtrl_KinetisVReg=PE_SPEC_FEATURE_IB_ClockGateCtrl_KinetisV
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable0Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable12Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable12
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable13Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable13
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable14Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable14
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable15Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable15
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable16Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable16
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable17Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable17
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable18Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable18
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable19Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable19
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable1Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable2Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable2
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable3Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable3
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable4Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable4
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable5Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable5
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration0Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration12Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration12
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration13Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration13
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration14Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration14
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration15Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration15
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration16Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration16
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration17Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration17
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration18Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration18
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration19Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration19
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration1Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration2Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration2
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration3Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration3
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration4Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration4
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration5Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration5
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptCtrl_KinetisVReg=PE_SPEC_FEATURE_IB_InterruptCtrl_KinetisV
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_InterruptsGrpReg=PE_SPEC_FEATURE_IB_InterruptsGrp
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock0Reg=PE_SPEC_FEATURE_IB_Lock0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock12Reg=PE_SPEC_FEATURE_IB_Lock12
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock13Reg=PE_SPEC_FEATURE_IB_Lock13
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock14Reg=PE_SPEC_FEATURE_IB_Lock14
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock15Reg=PE_SPEC_FEATURE_IB_Lock15
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock16Reg=PE_SPEC_FEATURE_IB_Lock16
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock17Reg=PE_SPEC_FEATURE_IB_Lock17
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock18Reg=PE_SPEC_FEATURE_IB_Lock18
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock19Reg=PE_SPEC_FEATURE_IB_Lock19
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock1Reg=PE_SPEC_FEATURE_IB_Lock1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock2Reg=PE_SPEC_FEATURE_IB_Lock2
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock3Reg=PE_SPEC_FEATURE_IB_Lock3
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock4Reg=PE_SPEC_FEATURE_IB_Lock4
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_Lock5Reg=PE_SPEC_FEATURE_IB_Lock5
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable0Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable12Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable12
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable13Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable13
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable14Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable14
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable15Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable15
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable16Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable16
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable17Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable17
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable18Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable18
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable19Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable19
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable1Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable2Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable2
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable3Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable3
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable4Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable4
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_OpenDrainEnable5Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable5
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable0Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable12Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable12
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable13Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable13
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable14Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable14
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable15Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable15
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable16Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable16
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable17Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable17
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable18Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable18
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable19Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable19
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable1Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable2Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable2
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable3Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable3
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable4Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable4
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable5Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable5
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn0Reg=PE_SPEC_FEATURE_IB_PinEn0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn12Reg=PE_SPEC_FEATURE_IB_PinEn12
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn13Reg=PE_SPEC_FEATURE_IB_PinEn13
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn14Reg=PE_SPEC_FEATURE_IB_PinEn14
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn15Reg=PE_SPEC_FEATURE_IB_PinEn15
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn16Reg=PE_SPEC_FEATURE_IB_PinEn16
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn17Reg=PE_SPEC_FEATURE_IB_PinEn17
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn18Reg=PE_SPEC_FEATURE_IB_PinEn18
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn19Reg=PE_SPEC_FEATURE_IB_PinEn19
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn1Reg=PE_SPEC_FEATURE_IB_PinEn1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn2Reg=PE_SPEC_FEATURE_IB_PinEn2
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn3Reg=PE_SPEC_FEATURE_IB_PinEn3
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn4Reg=PE_SPEC_FEATURE_IB_PinEn4
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinEn5Reg=PE_SPEC_FEATURE_IB_PinEn5
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp0Reg=PE_SPEC_FEATURE_IB_PinGrp0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp12Reg=PE_SPEC_FEATURE_IB_PinGrp12
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp13Reg=PE_SPEC_FEATURE_IB_PinGrp13
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp14Reg=PE_SPEC_FEATURE_IB_PinGrp14
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp15Reg=PE_SPEC_FEATURE_IB_PinGrp15
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp16Reg=PE_SPEC_FEATURE_IB_PinGrp16
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp17Reg=PE_SPEC_FEATURE_IB_PinGrp17
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp18Reg=PE_SPEC_FEATURE_IB_PinGrp18
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp19Reg=PE_SPEC_FEATURE_IB_PinGrp19
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp1Reg=PE_SPEC_FEATURE_IB_PinGrp1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp2Reg=PE_SPEC_FEATURE_IB_PinGrp2
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp3Reg=PE_SPEC_FEATURE_IB_PinGrp3
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp4Reg=PE_SPEC_FEATURE_IB_PinGrp4
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinGrp5Reg=PE_SPEC_FEATURE_IB_PinGrp5
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PinMuxing_Common_PinModelReg=PE_SPEC_FEATURE_IB_PinMuxing_Common_PinModel
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable0Reg=PE_SPEC_FEATURE_IB_PullEnable0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable12Reg=PE_SPEC_FEATURE_IB_PullEnable12
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable13Reg=PE_SPEC_FEATURE_IB_PullEnable13
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable14Reg=PE_SPEC_FEATURE_IB_PullEnable14
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable15Reg=PE_SPEC_FEATURE_IB_PullEnable15
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable16Reg=PE_SPEC_FEATURE_IB_PullEnable16
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable17Reg=PE_SPEC_FEATURE_IB_PullEnable17
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable18Reg=PE_SPEC_FEATURE_IB_PullEnable18
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable19Reg=PE_SPEC_FEATURE_IB_PullEnable19
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable1Reg=PE_SPEC_FEATURE_IB_PullEnable1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable2Reg=PE_SPEC_FEATURE_IB_PullEnable2
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable3Reg=PE_SPEC_FEATURE_IB_PullEnable3
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable4Reg=PE_SPEC_FEATURE_IB_PullEnable4
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullEnable5Reg=PE_SPEC_FEATURE_IB_PullEnable5
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect0Reg=PE_SPEC_FEATURE_IB_PullSelect0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect12Reg=PE_SPEC_FEATURE_IB_PullSelect12
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect13Reg=PE_SPEC_FEATURE_IB_PullSelect13
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect14Reg=PE_SPEC_FEATURE_IB_PullSelect14
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect15Reg=PE_SPEC_FEATURE_IB_PullSelect15
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect16Reg=PE_SPEC_FEATURE_IB_PullSelect16
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect17Reg=PE_SPEC_FEATURE_IB_PullSelect17
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect18Reg=PE_SPEC_FEATURE_IB_PullSelect18
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect19Reg=PE_SPEC_FEATURE_IB_PullSelect19
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect1Reg=PE_SPEC_FEATURE_IB_PullSelect1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect2Reg=PE_SPEC_FEATURE_IB_PullSelect2
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect3Reg=PE_SPEC_FEATURE_IB_PullSelect3
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect4Reg=PE_SPEC_FEATURE_IB_PullSelect4
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_PullSelect5Reg=PE_SPEC_FEATURE_IB_PullSelect5
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable0Reg=PE_SPEC_FEATURE_IB_SlewRateEnable0
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable12Reg=PE_SPEC_FEATURE_IB_SlewRateEnable12
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable13Reg=PE_SPEC_FEATURE_IB_SlewRateEnable13
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable14Reg=PE_SPEC_FEATURE_IB_SlewRateEnable14
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable15Reg=PE_SPEC_FEATURE_IB_SlewRateEnable15
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable16Reg=PE_SPEC_FEATURE_IB_SlewRateEnable16
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable17Reg=PE_SPEC_FEATURE_IB_SlewRateEnable17
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable18Reg=PE_SPEC_FEATURE_IB_SlewRateEnable18
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable19Reg=PE_SPEC_FEATURE_IB_SlewRateEnable19
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable1Reg=PE_SPEC_FEATURE_IB_SlewRateEnable1
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable2Reg=PE_SPEC_FEATURE_IB_SlewRateEnable2
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable3Reg=PE_SPEC_FEATURE_IB_SlewRateEnable3
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable4Reg=PE_SPEC_FEATURE_IB_SlewRateEnable4
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable5Reg=PE_SPEC_FEATURE_IB_SlewRateEnable5
SystemOSCExtalPinPortSpecPE_SPEC_FEATURE_InterruptDetectionModesReg=_Disabled_Low_High_Rising_Falling_Both
SystemOSCExtalPinPortSpecPOERAddr=1074786324
SystemOSCExtalPinPortSpecPOERReg=GPIOA_PDDR
SystemOSCExtalPinPortSpecPSORAddr=1074786308
SystemOSCExtalPinPortSpecPSORReg=GPIOA_PSOR
SystemOSCExtalPinPortSpecPTORAddr=1074786316
SystemOSCExtalPinPortSpecPTORReg=GPIOA_PTOR
SystemOSCExtalPinPortSpecPortControl_BASE_NameReg=PORTA_BASE_PTR
SystemOSCExtalPinPortSpecSafeModeIsUselessReg=SafeModeIsUseless
SystemOSCExtalPinPortSpecdirectionAddr=1074786324
SystemOSCExtalPinPortSpecdirectionReg=GPIOA_PDDR
SystemOSCExtalPinPortSpecinterruptEnableAddr=1074786312
SystemOSCExtalPinPortSpecinterruptEnableReg=GPIOA_PCOR
SystemOSCExtalPinPortSpecpullAddr=1074786316
SystemOSCExtalPinPortSpecpullReg=GPIOA_PTOR
SystemOSCExtalPinPortSpecrawInAddr=1074786320
SystemOSCExtalPinPortSpecrawInReg=GPIOA_PDIR
SystemOSCExtalPinSharedByOther=no
SystemOSCExtalPinSignal=
SystemOSCExtalPinSpecConfig4Reg=SIM_SOPT4
SystemOSCExtalPinSpecPCR18Reg=PORTA_PCR18
SystemOSCExtalPinSpecPinInputAddr=1074786304
SystemOSCExtalPinSpecPinInputReg=GPIOA_PDOR
SystemOSCExtalPinSpecPortControlRegisterReg=PORTA_PCR18
SystemOSCExtalPinSpecPortControl_BASE_NameReg=PORTA_BASE_PTR
SystemOSCExtalPinSupportsDirInp=yes
SystemOSCExtalPinSupportsDirOut=yes
SystemOSCExtalPinTrue32Port=yes
SystemOSCExtalPin_Name=EXTAL0/PTA18/FTM0_FLT2/FTM_CLKIN0
SystemOSCGrp=yes
SystemOSCSrc=0
USB0_CLKINSpeedMode0=0
USBClockCondGrp0=
USBClockGrp0=yes
USBClockSpeedMode0=48
USBDIVSpeedMode0=-1
USBFRACSpeedMode0=-1
VLPRSpeedMode0=no
VersionSpecificItemMaxItem=0
VersionSpecificItemNumItems=1
runSpeedModeNum=1
InhrSymbolList=[Link0]
MethodHintList=[static inline void CLOCK_SYS_SetOutDiv1(uint8_t outdiv1);|static inline uint8_t CLOCK_SYS_GetOutDiv1(void);|static inline void CLOCK_SYS_SetOutDiv2(uint8_t outdiv2);|static inline uint8_t CLOCK_SYS_GetOutDiv2(void);|static inline void CLOCK_SYS_SetOutDiv3(uint8_t outdiv3);|static inline uint8_t CLOCK_SYS_GetOutDiv3(void);|static inline void CLOCK_SYS_SetOutDiv4(uint8_t outdiv4);|static inline uint8_t CLOCK_SYS_GetOutDiv4(void);|static inline void CLOCK_SYS_SetOutDiv(uint8_t outdiv1,uint8_t outdiv2,uint8_t outdiv3,uint8_t outdiv4);|static inline void CLOCK_SYS_GetOutDiv(uint8_t * outdiv1,uint8_t * outdiv2,uint8_t * outdiv3,uint8_t * outdiv4);|uint32_t CLOCK_SYS_GetFlexbusFreq(void);|uint32_t CLOCK_SYS_GetPllFllClockFreq(void);|static inline void CLOCK_SYS_SetPllfllSel(clock_pllfll_sel_t setting);|static inline clock_pllfll_sel_t CLOCK_SYS_GetPllfllSel(void);|static inline uint32_t CLOCK_SYS_GetFixedFreqClockFreq(void);|static inline uint32_t CLOCK_SYS_GetInternalRefClockFreq(void);|uint32_t CLOCK_SYS_GetExternalRefClock32kFreq(void);|static inline void CLOCK_SYS_SetExternalRefClock32kSrc(clock_er32k_src_t src);|static inline clock_er32k_src_t CLOCK_SYS_GetExternalRefClock32kSrc(void);|uint32_t CLOCK_SYS_GetOsc0ExternalRefClockFreq(void);|static inline uint32_t CLOCK_SYS_GetRtcFreq(uint32_t instance);|uint32_t CLOCK_SYS_GetRtcOutFreq(void);|static inline clock_rtcout_src_t CLOCK_SYS_GetRtcOutSrc(void);|static inline void CLOCK_SYS_SetRtcOutSrc(clock_rtcout_src_t src);|uint32_t CLOCK_SYS_GetWdogFreq(uint32_t instance,clock_wdog_src_t wdogSrc);|static inline clock_trace_src_t CLOCK_SYS_GetTraceSrc(uint32_t instance);|static inline void CLOCK_SYS_SetTraceSrc(uint32_t instance,clock_trace_src_t src);|uint32_t CLOCK_SYS_GetTraceFreq(uint32_t instance);|uint32_t CLOCK_SYS_GetPortFilterFreq(uint32_t instance,clock_port_filter_src_t src);|uint32_t CLOCK_SYS_GetLptmrFreq(uint32_t instance,clock_lptmr_src_t lptmrSrc);|static inline clock_rmii_src_t CLOCK_SYS_GetEnetRmiiSrc(uint32_t instance);|static inline void CLOCK_SYS_SetEnetRmiiSrc(uint32_t instance,clock_rmii_src_t rmiiSrc);|uint32_t CLOCK_SYS_GetEnetRmiiFreq(uint32_t instance);|static inline void CLOCK_SYS_SetEnetTimeStampSrc(uint32_t instance,clock_time_src_t timeSrc);|static inline clock_time_src_t CLOCK_SYS_GetEnetTimeStampSrc(uint32_t instance);|uint32_t CLOCK_SYS_GetEnetTimeStampFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetEwmFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetFtfFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetCrcFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetCmpFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetVrefFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetPdbFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetPitFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetCmtFreq(uint32_t instance);|static inline clock_usbfs_src_t CLOCK_SYS_GetUsbfsSrc(uint32_t instance);|static inline void CLOCK_SYS_SetUsbfsSrc(uint32_t instance,clock_usbfs_src_t usbfsSrc);|uint32_t CLOCK_SYS_GetUsbfsFreq(uint32_t instance);|static inline void CLOCK_SYS_SetUsbfsDiv(uint32_t instance,uint8_t usbdiv,uint8_t usbfrac);|static inline void CLOCK_SYS_GetUsbfsDiv(uint32_t instance,uint8_t * usbdiv,uint8_t * usbfrac);|uint32_t CLOCK_SYS_GetFlexcanFreq(uint32_t instance,clock_flexcan_src_t flexcanSrc);|uint32_t CLOCK_SYS_GetSdhcFreq(uint32_t instance);|static inline void CLOCK_SYS_SetSdhcSrc(uint32_t instance,clock_sdhc_src_t setting);|static inline clock_sdhc_src_t CLOCK_SYS_GetSdhcSrc(uint32_t instance);|uint32_t CLOCK_SYS_GetSaiFreq(uint32_t instance,clock_sai_src_t saiSrc);|static inline uint32_t CLOCK_SYS_GetUsbdcdFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetSpiFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetI2cFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetAdcAltFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetFtmFixedFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetFtmSystemClockFreq(uint32_t instance);|uint32_t CLOCK_SYS_GetFtmExternalFreq(uint32_t instance);|static inline sim_ftm_clk_sel_t CLOCK_SYS_GetFtmExternalSrc(uint32_t instance);|static inline void CLOCK_SYS_SetFtmExternalSrc(uint32_t instance,sim_ftm_clk_sel_t ftmSrc);|uint32_t CLOCK_SYS_GetUartFreq(uint32_t instance);|static inline uint32_t CLOCK_SYS_GetGpioFreq(uint32_t instance);|static inline void CLOCK_SYS_EnableDmaClock(uint32_t instance);|static inline void CLOCK_SYS_DisableDmaClock(uint32_t instance);|static inline bool CLOCK_SYS_GetDmaGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableDmamuxClock(uint32_t instance);|static inline void CLOCK_SYS_DisableDmamuxClock(uint32_t instance);|static inline bool CLOCK_SYS_GetDmamuxGateCmd(uint32_t instance);|void CLOCK_SYS_EnablePortClock(uint32_t instance);|void CLOCK_SYS_DisablePortClock(uint32_t instance);|bool CLOCK_SYS_GetPortGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableMpuClock(uint32_t instance);|static inline void CLOCK_SYS_DisableMpuClock(uint32_t instance);|static inline bool CLOCK_SYS_GetMpuGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableEwmClock(uint32_t instance);|static inline void CLOCK_SYS_DisableEwmClock(uint32_t instance);|static inline bool CLOCK_SYS_GetEwmGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableFlexbusClock(uint32_t instance);|static inline void CLOCK_SYS_DisableFlexbusClock(uint32_t instance);|static inline bool CLOCK_SYS_GetFlexbusGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableFtfClock(uint32_t instance);|static inline void CLOCK_SYS_DisableFtfClock(uint32_t instance);|static inline bool CLOCK_SYS_GetFtfGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableCrcClock(uint32_t instance);|static inline void CLOCK_SYS_DisableCrcClock(uint32_t instance);|static inline bool CLOCK_SYS_GetCrcGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableRngaClock(uint32_t instance);|static inline void CLOCK_SYS_DisableRngaClock(uint32_t instance);|static inline bool CLOCK_SYS_GetRngaGateCmd(uint32_t instance);|void CLOCK_SYS_EnableAdcClock(uint32_t instance);|void CLOCK_SYS_DisableAdcClock(uint32_t instance);|bool CLOCK_SYS_GetAdcGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableCmpClock(uint32_t instance);|static inline void CLOCK_SYS_DisableCmpClock(uint32_t instance);|static inline bool CLOCK_SYS_GetCmpGateCmd(uint32_t instance);|void CLOCK_SYS_EnableDacClock(uint32_t instance);|void CLOCK_SYS_DisableDacClock(uint32_t instance);|bool CLOCK_SYS_GetDacGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableVrefClock(uint32_t instance);|static inline void CLOCK_SYS_DisableVrefClock(uint32_t instance);|static inline bool CLOCK_SYS_GetVrefGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableSaiClock(uint32_t instance);|static inline void CLOCK_SYS_DisableSaiClock(uint32_t instance);|static inline bool CLOCK_SYS_GetSaiGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnablePdbClock(uint32_t instance);|static inline void CLOCK_SYS_DisablePdbClock(uint32_t instance);|static inline bool CLOCK_SYS_GetPdbGateCmd(uint32_t instance);|void CLOCK_SYS_EnableFtmClock(uint32_t instance);|void CLOCK_SYS_DisableFtmClock(uint32_t instance);|bool CLOCK_SYS_GetFtmGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnablePitClock(uint32_t instance);|static inline void CLOCK_SYS_DisablePitClock(uint32_t instance);|static inline bool CLOCK_SYS_GetPitGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableLptmrClock(uint32_t instance);|static inline void CLOCK_SYS_DisableLptmrClock(uint32_t instance);|static inline bool CLOCK_SYS_GetLptmrGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableCmtClock(uint32_t instance);|static inline void CLOCK_SYS_DisableCmtClock(uint32_t instance);|static inline bool CLOCK_SYS_GetCmtGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableRtcClock(uint32_t instance);|static inline void CLOCK_SYS_DisableRtcClock(uint32_t instance);|static inline bool CLOCK_SYS_GetRtcGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableEnetClock(uint32_t instance);|static inline void CLOCK_SYS_DisableEnetClock(uint32_t instance);|static inline bool CLOCK_SYS_GetEnetGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableUsbfsClock(uint32_t instance);|static inline void CLOCK_SYS_DisableUsbfsClock(uint32_t instance);|static inline bool CLOCK_SYS_GetUsbfsGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableUsbdcdClock(uint32_t instance);|static inline void CLOCK_SYS_DisableUsbdcdClock(uint32_t instance);|static inline bool CLOCK_SYS_GetUsbdcdGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableFlexcanClock(uint32_t instance);|static inline void CLOCK_SYS_DisableFlexcanClock(uint32_t instance);|static inline bool CLOCK_SYS_GetFlexcanGateCmd(uint32_t instance);|void CLOCK_SYS_EnableSpiClock(uint32_t instance);|void CLOCK_SYS_DisableSpiClock(uint32_t instance);|bool CLOCK_SYS_GetSpiGateCmd(uint32_t instance);|void CLOCK_SYS_EnableI2cClock(uint32_t instance);|void CLOCK_SYS_DisableI2cClock(uint32_t instance);|bool CLOCK_SYS_GetI2cGateCmd(uint32_t instance);|void CLOCK_SYS_EnableUartClock(uint32_t instance);|void CLOCK_SYS_DisableUartClock(uint32_t instance);|bool CLOCK_SYS_GetUartGateCmd(uint32_t instance);|static inline void CLOCK_SYS_EnableSdhcClock(uint32_t instance);|static inline void CLOCK_SYS_DisableSdhcClock(uint32_t instance);|static inline bool CLOCK_SYS_GetSdhcGateCmd(uint32_t instance);|static inline void CLOCK_SYS_SetEnetExternalFreq(uint32_t srcInstance,uint32_t freq);|static inline void CLOCK_SYS_SetSdhcExternalFreq(uint32_t srcInstance,uint32_t freq);|static inline void CLOCK_SYS_SetUsbExternalFreq(uint32_t srcInstance,uint32_t freq);|static inline void CLOCK_SYS_SetFtmExternalFreq(uint32_t srcInstance,uint32_t freq);|clock_manager_error_code_t CLOCK_SYS_Init(clock_manager_user_config_t const ** clockConfigsPtr,uint8_t configsNumber,clock_manager_callback_user_config_t ** callbacksPtr,uint8_t callbacksNumber);|clock_manager_error_code_t CLOCK_SYS_UpdateConfiguration(uint8_t targetConfigIndex,clock_manager_policy_t policy);|clock_manager_error_code_t CLOCK_SYS_SetConfiguration(clock_manager_user_config_t const * config);|uint8_t CLOCK_SYS_GetCurrentConfiguration(void);|clock_manager_callback_user_config_t* CLOCK_SYS_GetErrorCallback(void);|mcg_mode_error_t CLOCK_SYS_BootToFee(const mcg_config_t * config);|mcg_mode_error_t CLOCK_SYS_BootToFei(const mcg_config_t * config);|mcg_mode_error_t CLOCK_SYS_BootToBlpi(const mcg_config_t * config);|mcg_mode_error_t CLOCK_SYS_BootToBlpe(const mcg_config_t * config);|mcg_mode_error_t CLOCK_SYS_BootToPee(const mcg_config_t * config);|mcg_mode_error_t CLOCK_SYS_SetMcgMode(mcg_config_t const * targetConfig);|void CLOCK_SYS_SetSimConfigration(sim_config_t const * simConfig);|clock_manager_error_code_t CLOCK_SYS_OscInit(uint32_t instance,osc_user_config_t * config);|void CLOCK_SYS_OscDeinit(uint32_t instance);|void CLOCK_SYS_SetOscerConfigration(uint32_t instance,oscer_config_t const * config);|clock_manager_error_code_t CLOCK_SYS_RtcOscInit(uint32_t instance,rtc_osc_user_config_t * config);|void CLOCK_SYS_RtcOscDeinit(uint32_t instance);|clock_manager_error_code_t CLOCK_SYS_GetFreq(clock_names_t clockName,uint32_t * frequency);|uint32_t CLOCK_SYS_GetCoreClockFreq(void);|uint32_t CLOCK_SYS_GetSystemClockFreq(void);|uint32_t CLOCK_SYS_GetBusClockFreq(void);|uint32_t CLOCK_SYS_GetFlashClockFreq(void);|static inline uint32_t CLOCK_SYS_GetLpoClockFreq(void);|static inline void CLOCK_SYS_SetSystickSrc(clock_systick_src_t src);|inline uint32_t CLOCK_SYS_GetSystickFreq(void);]
MethodList=[CLOCK_SYS_SetOutDiv1|CLOCK_SYS_GetOutDiv1|CLOCK_SYS_SetOutDiv2|CLOCK_SYS_GetOutDiv2|CLOCK_SYS_SetOutDiv3|CLOCK_SYS_GetOutDiv3|CLOCK_SYS_SetOutDiv4|CLOCK_SYS_GetOutDiv4|CLOCK_SYS_SetOutDiv|CLOCK_SYS_GetOutDiv|CLOCK_SYS_GetFlexbusFreq|CLOCK_SYS_GetPllFllClockFreq|CLOCK_SYS_SetPllfllSel|CLOCK_SYS_GetPllfllSel|CLOCK_SYS_GetFixedFreqClockFreq|CLOCK_SYS_GetInternalRefClockFreq|CLOCK_SYS_GetExternalRefClock32kFreq|CLOCK_SYS_SetExternalRefClock32kSrc|CLOCK_SYS_GetExternalRefClock32kSrc|CLOCK_SYS_GetOsc0ExternalRefClockFreq|CLOCK_SYS_GetRtcFreq|CLOCK_SYS_GetRtcOutFreq|CLOCK_SYS_GetRtcOutSrc|CLOCK_SYS_SetRtcOutSrc|CLOCK_SYS_GetWdogFreq|CLOCK_SYS_GetTraceSrc|CLOCK_SYS_SetTraceSrc|CLOCK_SYS_GetTraceFreq|CLOCK_SYS_GetPortFilterFreq|CLOCK_SYS_GetLptmrFreq|CLOCK_SYS_GetEnetRmiiSrc|CLOCK_SYS_SetEnetRmiiSrc|CLOCK_SYS_GetEnetRmiiFreq|CLOCK_SYS_SetEnetTimeStampSrc|CLOCK_SYS_GetEnetTimeStampSrc|CLOCK_SYS_GetEnetTimeStampFreq|CLOCK_SYS_GetEwmFreq|CLOCK_SYS_GetFtfFreq|CLOCK_SYS_GetCrcFreq|CLOCK_SYS_GetCmpFreq|CLOCK_SYS_GetVrefFreq|CLOCK_SYS_GetPdbFreq|CLOCK_SYS_GetPitFreq|CLOCK_SYS_GetCmtFreq|CLOCK_SYS_GetUsbfsSrc|CLOCK_SYS_SetUsbfsSrc|CLOCK_SYS_GetUsbfsFreq|CLOCK_SYS_SetUsbfsDiv|CLOCK_SYS_GetUsbfsDiv|CLOCK_SYS_GetFlexcanFreq|CLOCK_SYS_GetSdhcFreq|CLOCK_SYS_SetSdhcSrc|CLOCK_SYS_GetSdhcSrc|CLOCK_SYS_GetSaiFreq|CLOCK_SYS_GetUsbdcdFreq|CLOCK_SYS_GetSpiFreq|CLOCK_SYS_GetI2cFreq|CLOCK_SYS_GetAdcAltFreq|CLOCK_SYS_GetFtmFixedFreq|CLOCK_SYS_GetFtmSystemClockFreq|CLOCK_SYS_GetFtmExternalFreq|CLOCK_SYS_GetFtmExternalSrc|CLOCK_SYS_SetFtmExternalSrc|CLOCK_SYS_GetUartFreq|CLOCK_SYS_GetGpioFreq|CLOCK_SYS_EnableDmaClock|CLOCK_SYS_DisableDmaClock|CLOCK_SYS_GetDmaGateCmd|CLOCK_SYS_EnableDmamuxClock|CLOCK_SYS_DisableDmamuxClock|CLOCK_SYS_GetDmamuxGateCmd|CLOCK_SYS_EnablePortClock|CLOCK_SYS_DisablePortClock|CLOCK_SYS_GetPortGateCmd|CLOCK_SYS_EnableMpuClock|CLOCK_SYS_DisableMpuClock|CLOCK_SYS_GetMpuGateCmd|CLOCK_SYS_EnableEwmClock|CLOCK_SYS_DisableEwmClock|CLOCK_SYS_GetEwmGateCmd|CLOCK_SYS_EnableFlexbusClock|CLOCK_SYS_DisableFlexbusClock|CLOCK_SYS_GetFlexbusGateCmd|CLOCK_SYS_EnableFtfClock|CLOCK_SYS_DisableFtfClock|CLOCK_SYS_GetFtfGateCmd|CLOCK_SYS_EnableCrcClock|CLOCK_SYS_DisableCrcClock|CLOCK_SYS_GetCrcGateCmd|CLOCK_SYS_EnableRngaClock|CLOCK_SYS_DisableRngaClock|CLOCK_SYS_GetRngaGateCmd|CLOCK_SYS_EnableAdcClock|CLOCK_SYS_DisableAdcClock|CLOCK_SYS_GetAdcGateCmd|CLOCK_SYS_EnableCmpClock|CLOCK_SYS_DisableCmpClock|CLOCK_SYS_GetCmpGateCmd|CLOCK_SYS_EnableDacClock|CLOCK_SYS_DisableDacClock|CLOCK_SYS_GetDacGateCmd|CLOCK_SYS_EnableVrefClock|CLOCK_SYS_DisableVrefClock|CLOCK_SYS_GetVrefGateCmd|CLOCK_SYS_EnableSaiClock|CLOCK_SYS_DisableSaiClock|CLOCK_SYS_GetSaiGateCmd|CLOCK_SYS_EnablePdbClock|CLOCK_SYS_DisablePdbClock|CLOCK_SYS_GetPdbGateCmd|CLOCK_SYS_EnableFtmClock|CLOCK_SYS_DisableFtmClock|CLOCK_SYS_GetFtmGateCmd|CLOCK_SYS_EnablePitClock|CLOCK_SYS_DisablePitClock|CLOCK_SYS_GetPitGateCmd|CLOCK_SYS_EnableLptmrClock|CLOCK_SYS_DisableLptmrClock|CLOCK_SYS_GetLptmrGateCmd|CLOCK_SYS_EnableCmtClock|CLOCK_SYS_DisableCmtClock|CLOCK_SYS_GetCmtGateCmd|CLOCK_SYS_EnableRtcClock|CLOCK_SYS_DisableRtcClock|CLOCK_SYS_GetRtcGateCmd|CLOCK_SYS_EnableEnetClock|CLOCK_SYS_DisableEnetClock|CLOCK_SYS_GetEnetGateCmd|CLOCK_SYS_EnableUsbfsClock|CLOCK_SYS_DisableUsbfsClock|CLOCK_SYS_GetUsbfsGateCmd|CLOCK_SYS_EnableUsbdcdClock|CLOCK_SYS_DisableUsbdcdClock|CLOCK_SYS_GetUsbdcdGateCmd|CLOCK_SYS_EnableFlexcanClock|CLOCK_SYS_DisableFlexcanClock|CLOCK_SYS_GetFlexcanGateCmd|CLOCK_SYS_EnableSpiClock|CLOCK_SYS_DisableSpiClock|CLOCK_SYS_GetSpiGateCmd|CLOCK_SYS_EnableI2cClock|CLOCK_SYS_DisableI2cClock|CLOCK_SYS_GetI2cGateCmd|CLOCK_SYS_EnableUartClock|CLOCK_SYS_DisableUartClock|CLOCK_SYS_GetUartGateCmd|CLOCK_SYS_EnableSdhcClock|CLOCK_SYS_DisableSdhcClock|CLOCK_SYS_GetSdhcGateCmd|CLOCK_SYS_SetEnetExternalFreq|CLOCK_SYS_SetSdhcExternalFreq|CLOCK_SYS_SetUsbExternalFreq|CLOCK_SYS_SetFtmExternalFreq|CLOCK_SYS_Init|CLOCK_SYS_UpdateConfiguration|CLOCK_SYS_SetConfiguration|CLOCK_SYS_GetCurrentConfiguration|CLOCK_SYS_GetErrorCallback|CLOCK_SYS_BootToFee|CLOCK_SYS_BootToFei|CLOCK_SYS_BootToBlpi|CLOCK_SYS_BootToBlpe|CLOCK_SYS_BootToPee|CLOCK_SYS_SetMcgMode|CLOCK_SYS_SetSimConfigration|CLOCK_SYS_OscInit|CLOCK_SYS_OscDeinit|CLOCK_SYS_SetOscerConfigration|CLOCK_SYS_RtcOscInit|CLOCK_SYS_RtcOscDeinit|CLOCK_SYS_GetFreq|CLOCK_SYS_GetCoreClockFreq|CLOCK_SYS_GetSystemClockFreq|CLOCK_SYS_GetBusClockFreq|CLOCK_SYS_GetFlashClockFreq|CLOCK_SYS_GetLpoClockFreq|CLOCK_SYS_SetSystickSrc|CLOCK_SYS_GetSystickFreq]
runSpeedMode=[Yes]

 DEPRECATED LOCAL SYMBOLS (alphabet order)
------------------------------------------
CPU_peripheralSpec0Reg=Kinetis_K60_1M
CPU_peripheralSpec100Reg=PE_SPEC_FEATURE_HasDevice_CRC
CPU_peripheralSpec101Reg=PE_SPEC_FEATURE_HasDevice_DAC0
CPU_peripheralSpec102Reg=PE_SPEC_FEATURE_HasDevice_DMA
CPU_peripheralSpec103Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel0
CPU_peripheralSpec104Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel1
CPU_peripheralSpec105Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel2
CPU_peripheralSpec106Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel3
CPU_peripheralSpec107Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel4
CPU_peripheralSpec108Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel5
CPU_peripheralSpec109Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel6
CPU_peripheralSpec10Reg=PE_SPEC_FEATURE_NPW_SdkProject
CPU_peripheralSpec110Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel7
CPU_peripheralSpec111Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel8
CPU_peripheralSpec112Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel9
CPU_peripheralSpec113Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel10
CPU_peripheralSpec114Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel11
CPU_peripheralSpec115Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel12
CPU_peripheralSpec116Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel13
CPU_peripheralSpec117Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel14
CPU_peripheralSpec118Reg=PE_SPEC_FEATURE_HasDevice_DMA_Channel15
CPU_peripheralSpec119Reg=PE_SPEC_FEATURE_HasDevice_DMAMUX
CPU_peripheralSpec11Reg=PE_SPEC_FEATURE_NPW_Ignore
CPU_peripheralSpec120Reg=PE_SPEC_FEATURE_HasDevice_ENET
CPU_peripheralSpec121Reg=PE_SPEC_FEATURE_HasDevice_EWM
CPU_peripheralSpec122Reg=PE_SPEC_FEATURE_HasDevice_EWM_counter
CPU_peripheralSpec123Reg=PE_SPEC_FEATURE_HasDevice_FB
CPU_peripheralSpec124Reg=PE_SPEC_FEATURE_HasDevice_FMC
CPU_peripheralSpec125Reg=PE_SPEC_FEATURE_HasDevice_FTFE
CPU_peripheralSpec126Reg=PE_SPEC_FEATURE_HasDevice_MemModel_FlexMem
CPU_peripheralSpec127Reg=PE_SPEC_FEATURE_HasDevice_MemModel_NoFlexMem
CPU_peripheralSpec128Reg=PE_SPEC_FEATURE_HasDevice_FTFE_FlashConfig
CPU_peripheralSpec129Reg=PE_SPEC_FEATURE_HasDevice_FTM0_Free
CPU_peripheralSpec12Reg=PE_SPEC_FEATURE_ADC0
CPU_peripheralSpec130Reg=PE_SPEC_FEATURE_HasDevice_FTM0_MOD
CPU_peripheralSpec131Reg=PE_SPEC_FEATURE_HasDevice_FTM0_C0V
CPU_peripheralSpec132Reg=PE_SPEC_FEATURE_HasDevice_FTM0_C1V
CPU_peripheralSpec133Reg=PE_SPEC_FEATURE_HasDevice_FTM0_C2V
CPU_peripheralSpec134Reg=PE_SPEC_FEATURE_HasDevice_FTM0_C3V
CPU_peripheralSpec135Reg=PE_SPEC_FEATURE_HasDevice_FTM0_C4V
CPU_peripheralSpec136Reg=PE_SPEC_FEATURE_HasDevice_FTM0_C5V
CPU_peripheralSpec137Reg=PE_SPEC_FEATURE_HasDevice_FTM0_C6V
CPU_peripheralSpec138Reg=PE_SPEC_FEATURE_HasDevice_FTM0_C7V
CPU_peripheralSpec139Reg=PE_SPEC_FEATURE_HasDevice_FTM0_CNT
CPU_peripheralSpec13Reg=PE_SPEC_FEATURE_ADC1
CPU_peripheralSpec140Reg=PE_SPEC_FEATURE_HasDevice_FTM0
CPU_peripheralSpec141Reg=PE_SPEC_FEATURE_HasDevice_FTM1_Free
CPU_peripheralSpec142Reg=PE_SPEC_FEATURE_HasDevice_FTM1_MOD
CPU_peripheralSpec143Reg=PE_SPEC_FEATURE_HasDevice_FTM1_C0V
CPU_peripheralSpec144Reg=PE_SPEC_FEATURE_HasDevice_FTM1_C1V
CPU_peripheralSpec145Reg=PE_SPEC_FEATURE_HasDevice_FTM1_CNT
CPU_peripheralSpec146Reg=PE_SPEC_FEATURE_HasDevice_FTM1
CPU_peripheralSpec147Reg=PE_SPEC_FEATURE_HasDevice_FTM2_Free
CPU_peripheralSpec148Reg=PE_SPEC_FEATURE_HasDevice_FTM2_MOD
CPU_peripheralSpec149Reg=PE_SPEC_FEATURE_HasDevice_FTM2_C0V
CPU_peripheralSpec14Reg=PE_SPEC_FEATURE_DAC
CPU_peripheralSpec150Reg=PE_SPEC_FEATURE_HasDevice_FTM2_C1V
CPU_peripheralSpec151Reg=PE_SPEC_FEATURE_HasDevice_FTM2_CNT
CPU_peripheralSpec152Reg=PE_SPEC_FEATURE_HasDevice_FTM2
CPU_peripheralSpec153Reg=PE_SPEC_FEATURE_HasDevice_FTM3_Free
CPU_peripheralSpec154Reg=PE_SPEC_FEATURE_HasDevice_FTM3_MOD
CPU_peripheralSpec155Reg=PE_SPEC_FEATURE_HasDevice_FTM3_C0V
CPU_peripheralSpec156Reg=PE_SPEC_FEATURE_HasDevice_FTM3_C1V
CPU_peripheralSpec157Reg=PE_SPEC_FEATURE_HasDevice_FTM3_C2V
CPU_peripheralSpec158Reg=PE_SPEC_FEATURE_HasDevice_FTM3_C3V
CPU_peripheralSpec159Reg=PE_SPEC_FEATURE_HasDevice_FTM3_C4V
CPU_peripheralSpec15Addr=1
CPU_peripheralSpec15Reg=PE_SPEC_FEATURE_REPOSITORIES_SUPPORT
CPU_peripheralSpec160Reg=PE_SPEC_FEATURE_HasDevice_FTM3_C5V
CPU_peripheralSpec161Reg=PE_SPEC_FEATURE_HasDevice_FTM3_C6V
CPU_peripheralSpec162Reg=PE_SPEC_FEATURE_HasDevice_FTM3_C7V
CPU_peripheralSpec163Reg=PE_SPEC_FEATURE_HasDevice_FTM3_CNT
CPU_peripheralSpec164Reg=PE_SPEC_FEATURE_HasDevice_FTM3
CPU_peripheralSpec165Reg=PE_SPEC_FEATURE_HasDevice_I2C0
CPU_peripheralSpec166Reg=PE_SPEC_FEATURE_HasDevice_I2C0_LoTimeout
CPU_peripheralSpec167Reg=PE_SPEC_FEATURE_HasDevice_I2C1
CPU_peripheralSpec168Reg=PE_SPEC_FEATURE_HasDevice_I2C1_LoTimeout
CPU_peripheralSpec169Reg=PE_SPEC_FEATURE_HasDevice_I2C2
CPU_peripheralSpec16Addr=1
CPU_peripheralSpec16Reg=PE_SPEC_INT_FEATURE_KSDK_VERSION_KSDK130
CPU_peripheralSpec170Reg=PE_SPEC_FEATURE_HasDevice_I2C2_LoTimeout
CPU_peripheralSpec171Reg=PE_SPEC_FEATURE_HasDevice_I2S0_MCLK
CPU_peripheralSpec172Reg=PE_SPEC_FEATURE_HasDevice_I2S0_Rx
CPU_peripheralSpec173Reg=PE_SPEC_FEATURE_HasDevice_I2S0
CPU_peripheralSpec174Reg=PE_SPEC_FEATURE_HasDevice_JTAG
CPU_peripheralSpec175Reg=PE_SPEC_FEATURE_HasDevice_LLWU
CPU_peripheralSpec176Reg=PE_SPEC_FEATURE_HasDevice_LPTMR0_Free
CPU_peripheralSpec177Reg=PE_SPEC_FEATURE_HasDevice_LPTMR0_CMR
CPU_peripheralSpec178Reg=PE_SPEC_FEATURE_HasDevice_LPTMR0_CNR
CPU_peripheralSpec179Reg=PE_SPEC_FEATURE_HasDevice_LPTMR0
CPU_peripheralSpec17Addr=1
CPU_peripheralSpec17Reg=KSDK130
CPU_peripheralSpec180Reg=PE_SPEC_FEATURE_HasDevice_MCG
CPU_peripheralSpec181Reg=PE_SPEC_FEATURE_HasDevice_MCM
CPU_peripheralSpec182Reg=PE_SPEC_FEATURE_HasDevice_MPU
CPU_peripheralSpec183Reg=PE_SPEC_FEATURE_HasDevice_NVIC
CPU_peripheralSpec184Reg=PE_SPEC_FEATURE_HasDevice_OSC
CPU_peripheralSpec185Reg=PE_SPEC_FEATURE_HasDevice_PDB0
CPU_peripheralSpec186Reg=PE_SPEC_FEATURE_HasDevice_PIT_LDVAL0
CPU_peripheralSpec187Reg=PE_SPEC_FEATURE_HasDevice_PIT_LDVAL1
CPU_peripheralSpec188Reg=PE_SPEC_FEATURE_HasDevice_PIT_LDVAL2
CPU_peripheralSpec189Reg=PE_SPEC_FEATURE_HasDevice_PIT_LDVAL3
CPU_peripheralSpec18Addr=1
CPU_peripheralSpec18Reg=KSDK 1.3.0
CPU_peripheralSpec190Reg=PE_SPEC_FEATURE_HasDevice_PIT_CVAL0
CPU_peripheralSpec191Reg=PE_SPEC_FEATURE_HasDevice_PIT_CVAL1
CPU_peripheralSpec192Reg=PE_SPEC_FEATURE_HasDevice_PIT_CVAL2
CPU_peripheralSpec193Reg=PE_SPEC_FEATURE_HasDevice_PIT_CVAL3
CPU_peripheralSpec194Reg=PE_SPEC_FEATURE_HasDevice_PIT
CPU_peripheralSpec195Reg=PE_SPEC_FEATURE_HasDevice_PMC
CPU_peripheralSpec196Reg=PE_SPEC_FEATURE_HasDevice_PORTA
CPU_peripheralSpec197Reg=PE_SPEC_FEATURE_HasDevice_PORTB
CPU_peripheralSpec198Reg=PE_SPEC_FEATURE_HasDevice_PORTC
CPU_peripheralSpec199Reg=PE_SPEC_FEATURE_HasDevice_PORTD
CPU_peripheralSpec19Addr=1
CPU_peripheralSpec19Reg=PE_SPEC_INT_FEATURE_KSDK_VERSION_MAJOR
CPU_peripheralSpec1Reg=PE_SPEC_FEATURE_ARM_CORTEX_M4
CPU_peripheralSpec200Reg=PE_SPEC_FEATURE_HasDevice_PORTE
CPU_peripheralSpec201Reg=PE_SPEC_FEATURE_HasDevice_PTA
CPU_peripheralSpec202Reg=PE_SPEC_FEATURE_HasDevice_PTB
CPU_peripheralSpec203Reg=PE_SPEC_FEATURE_HasDevice_PTC
CPU_peripheralSpec204Reg=PE_SPEC_FEATURE_HasDevice_PTD
CPU_peripheralSpec205Reg=PE_SPEC_FEATURE_HasDevice_PTE
CPU_peripheralSpec206Reg=PE_SPEC_FEATURE_HasDevice_RCM
CPU_peripheralSpec207Reg=PE_SPEC_FEATURE_HasDevice_RFSYS
CPU_peripheralSpec208Reg=PE_SPEC_FEATURE_HasDevice_RFVBAT
CPU_peripheralSpec209Reg=PE_SPEC_FEATURE_HasDevice_RNG
CPU_peripheralSpec20Addr=3
CPU_peripheralSpec20Reg=PE_SPEC_INT_FEATURE_KSDK_VERSION_MINOR
CPU_peripheralSpec210Reg=PE_SPEC_FEATURE_HasDevice_RTC
CPU_peripheralSpec211Reg=PE_SPEC_FEATURE_HasDevice_SDHC
CPU_peripheralSpec212Reg=PE_SPEC_FEATURE_HasDevice_SIM
CPU_peripheralSpec213Reg=PE_SPEC_FEATURE_HasDevice_SMC
CPU_peripheralSpec214Reg=PE_SPEC_FEATURE_HasDevice_SPI0AfterSCK
CPU_peripheralSpec215Reg=PE_SPEC_FEATURE_HasDevice_SPI0DelayAfterTransfer
CPU_peripheralSpec216Reg=PE_SPEC_FEATURE_HasDevice_SPI0PCStoSCK
CPU_peripheralSpec217Reg=PE_SPEC_FEATURE_HasDevice_SPI0
CPU_peripheralSpec218Reg=PE_SPEC_FEATURE_HasDevice_SPI1AfterSCK
CPU_peripheralSpec219Reg=PE_SPEC_FEATURE_HasDevice_SPI1DelayAfterTransfer
CPU_peripheralSpec21Reg=PE_SPEC_FEATURE_IRC48M
CPU_peripheralSpec220Reg=PE_SPEC_FEATURE_HasDevice_SPI1PCStoSCK
CPU_peripheralSpec221Reg=PE_SPEC_FEATURE_HasDevice_SPI1
CPU_peripheralSpec222Reg=PE_SPEC_FEATURE_HasDevice_SPI2AfterSCK
CPU_peripheralSpec223Reg=PE_SPEC_FEATURE_HasDevice_SPI2DelayAfterTransfer
CPU_peripheralSpec224Reg=PE_SPEC_FEATURE_HasDevice_SPI2PCStoSCK
CPU_peripheralSpec225Reg=PE_SPEC_FEATURE_HasDevice_SPI2
CPU_peripheralSpec226Reg=PE_SPEC_FEATURE_HasDevice_SUPPLY
CPU_peripheralSpec227Reg=PE_SPEC_FEATURE_HasDevice_SYST_RVR
CPU_peripheralSpec228Reg=PE_SPEC_FEATURE_HasDevice_SYST_CVR
CPU_peripheralSpec229Reg=PE_SPEC_FEATURE_HasDevice_SysTick
CPU_peripheralSpec22Reg=PE_SPEC_FEATURE_DmaType_EnhancedDMA
CPU_peripheralSpec230Reg=PE_SPEC_FEATURE_HasDevice_SystemControl
CPU_peripheralSpec231Reg=PE_SPEC_FEATURE_HasDevice_TPIU
CPU_peripheralSpec232Reg=PE_SPEC_FEATURE_HasDevice_UART0
CPU_peripheralSpec233Reg=PE_SPEC_FEATURE_HasDevice_UART1
CPU_peripheralSpec234Reg=PE_SPEC_FEATURE_HasDevice_UART2
CPU_peripheralSpec235Reg=PE_SPEC_FEATURE_HasDevice_UART3
CPU_peripheralSpec236Reg=PE_SPEC_FEATURE_HasDevice_UART4
CPU_peripheralSpec237Reg=PE_SPEC_FEATURE_HasDevice_UART5
CPU_peripheralSpec238Reg=PE_SPEC_FEATURE_HasDevice_USB0_FS
CPU_peripheralSpec239Reg=PE_SPEC_FEATURE_HasDevice_USB0
CPU_peripheralSpec23Reg=PE_SPEC_FEATURE_CPU_I2S_SyncModeSetByBit
CPU_peripheralSpec240Reg=PE_SPEC_FEATURE_HasDevice_USBDCD
CPU_peripheralSpec241Reg=PE_SPEC_FEATURE_HasDevice_VREF
CPU_peripheralSpec242Reg=PE_SPEC_FEATURE_HasDevice_WDOG
CPU_peripheralSpec243Reg=PE_SPEC_FEATURE_HasDevice_WDOG_counter
CPU_peripheralSpec244Addr=0
CPU_peripheralSpec244Reg=0
CPU_peripheralSpec245Addr=2
CPU_peripheralSpec245Reg=2
CPU_peripheralSpec246Addr=0
CPU_peripheralSpec246Reg=0
CPU_peripheralSpec247Addr=2
CPU_peripheralSpec247Reg=2
CPU_peripheralSpec248Addr=0
CPU_peripheralSpec248Reg=0
CPU_peripheralSpec249Addr=1
CPU_peripheralSpec249Reg=1
CPU_peripheralSpec24Reg=PE_SPEC_FEATURE_CPU_SSI_LDD_USE_SAI_DEVICE
CPU_peripheralSpec250Addr=0
CPU_peripheralSpec250Reg=0
CPU_peripheralSpec251Addr=1
CPU_peripheralSpec251Reg=1
CPU_peripheralSpec252Addr=1
CPU_peripheralSpec252Reg=1
CPU_peripheralSpec253Addr=3
CPU_peripheralSpec253Reg=3
CPU_peripheralSpec254Addr=1
CPU_peripheralSpec254Reg=1
CPU_peripheralSpec255Addr=0
CPU_peripheralSpec255Reg=0
CPU_peripheralSpec256Addr=1
CPU_peripheralSpec256Reg=1
CPU_peripheralSpec257Addr=1
CPU_peripheralSpec257Reg=1
CPU_peripheralSpec258Addr=0
CPU_peripheralSpec258Reg=0
CPU_peripheralSpec259Addr=0
CPU_peripheralSpec259Reg=0
CPU_peripheralSpec25Reg=PE_SPEC_FEATURE_MCGv2
CPU_peripheralSpec260Addr=0
CPU_peripheralSpec260Reg=0
CPU_peripheralSpec261Addr=1
CPU_peripheralSpec261Reg=1
CPU_peripheralSpec262Addr=0
CPU_peripheralSpec262Reg=0
CPU_peripheralSpec263Addr=3
CPU_peripheralSpec263Reg=3
CPU_peripheralSpec264Addr=1
CPU_peripheralSpec264Reg=1
CPU_peripheralSpec265Addr=0
CPU_peripheralSpec265Reg=0
CPU_peripheralSpec266Addr=0
CPU_peripheralSpec266Reg=0
CPU_peripheralSpec267Addr=1
CPU_peripheralSpec267Reg=1
CPU_peripheralSpec268Addr=1
CPU_peripheralSpec268Reg=1
CPU_peripheralSpec269Addr=1
CPU_peripheralSpec269Reg=1
CPU_peripheralSpec26Reg=PE_SPEC_FEATURE_MCG_DDR_PLL_NO
CPU_peripheralSpec270Addr=0
CPU_peripheralSpec270Reg=0
CPU_peripheralSpec271Addr=0
CPU_peripheralSpec271Reg=0
CPU_peripheralSpec272Addr=1
CPU_peripheralSpec272Reg=1
CPU_peripheralSpec273Addr=0
CPU_peripheralSpec273Reg=0
CPU_peripheralSpec274Addr=0
CPU_peripheralSpec274Reg=0
CPU_peripheralSpec275Addr=1
CPU_peripheralSpec275Reg=1
CPU_peripheralSpec276Addr=0
CPU_peripheralSpec276Reg=0
CPU_peripheralSpec277Addr=4
CPU_peripheralSpec277Reg=4
CPU_peripheralSpec278Addr=0
CPU_peripheralSpec278Reg=0
CPU_peripheralSpec279Addr=0
CPU_peripheralSpec279Reg=0
CPU_peripheralSpec27Reg=PE_SPEC_FEATURE_MCG_LOL
CPU_peripheralSpec280Addr=0
CPU_peripheralSpec280Reg=0
CPU_peripheralSpec281Addr=5
CPU_peripheralSpec281Reg=5
CPU_peripheralSpec282Addr=0
CPU_peripheralSpec282Reg=0
CPU_peripheralSpec283Addr=3
CPU_peripheralSpec283Reg=3
CPU_peripheralSpec284Addr=1
CPU_peripheralSpec284Reg=1
CPU_peripheralSpec285Addr=0
CPU_peripheralSpec285Reg=0
CPU_peripheralSpec286Addr=0
CPU_peripheralSpec286Reg=0
CPU_peripheralSpec287Addr=0
CPU_peripheralSpec287Reg=0
CPU_peripheralSpec288Addr=0
CPU_peripheralSpec288Reg=0
CPU_peripheralSpec289Addr=0
CPU_peripheralSpec289Reg=0
CPU_peripheralSpec28Reg=PE_SPEC_FEATURE_MCG_C2_FCFTRIM
CPU_peripheralSpec290Addr=0
CPU_peripheralSpec290Reg=0
CPU_peripheralSpec291Addr=1
CPU_peripheralSpec291Reg=1
CPU_peripheralSpec292Addr=0
CPU_peripheralSpec292Reg=0
CPU_peripheralSpec293Addr=0
CPU_peripheralSpec293Reg=0
CPU_peripheralSpec294Addr=1
CPU_peripheralSpec294Reg=1
CPU_peripheralSpec295Addr=0
CPU_peripheralSpec295Reg=0
CPU_peripheralSpec296Addr=0
CPU_peripheralSpec296Reg=0
CPU_peripheralSpec297Addr=0
CPU_peripheralSpec297Reg=0
CPU_peripheralSpec298Addr=0
CPU_peripheralSpec298Reg=0
CPU_peripheralSpec299Addr=1
CPU_peripheralSpec299Reg=1
CPU_peripheralSpec29Reg=SIM_ClockGate_I2C2
CPU_peripheralSpec2Reg=YES
CPU_peripheralSpec300Addr=0
CPU_peripheralSpec300Reg=0
CPU_peripheralSpec301Addr=1
CPU_peripheralSpec301Reg=1
CPU_peripheralSpec302Addr=0
CPU_peripheralSpec302Reg=0
CPU_peripheralSpec303Addr=0
CPU_peripheralSpec303Reg=0
CPU_peripheralSpec304Addr=1
CPU_peripheralSpec304Reg=1
CPU_peripheralSpec305Addr=0
CPU_peripheralSpec305Reg=0
CPU_peripheralSpec306Addr=0
CPU_peripheralSpec306Reg=0
CPU_peripheralSpec307Addr=0
CPU_peripheralSpec307Reg=0
CPU_peripheralSpec308Addr=0
CPU_peripheralSpec308Reg=0
CPU_peripheralSpec309Addr=0
CPU_peripheralSpec309Reg=0
CPU_peripheralSpec30Reg=SIM_ClockGate_UART4
CPU_peripheralSpec310Addr=1
CPU_peripheralSpec310Reg=1
CPU_peripheralSpec311Addr=0
CPU_peripheralSpec311Reg=0
CPU_peripheralSpec312Addr=1
CPU_peripheralSpec312Reg=1
CPU_peripheralSpec313Addr=0
CPU_peripheralSpec313Reg=0
CPU_peripheralSpec314Addr=1
CPU_peripheralSpec314Reg=1
CPU_peripheralSpec315Addr=1
CPU_peripheralSpec315Reg=1
CPU_peripheralSpec316Addr=5
CPU_peripheralSpec316Reg=5
CPU_peripheralSpec317Addr=0
CPU_peripheralSpec317Reg=0
CPU_peripheralSpec318Addr=0
CPU_peripheralSpec318Reg=0
CPU_peripheralSpec319Addr=0
CPU_peripheralSpec319Reg=0
CPU_peripheralSpec31Reg=SIM_ClockGate_UART5
CPU_peripheralSpec320Addr=1
CPU_peripheralSpec320Reg=1
CPU_peripheralSpec321Addr=1
CPU_peripheralSpec321Reg=1
CPU_peripheralSpec322Addr=1
CPU_peripheralSpec322Reg=1
CPU_peripheralSpec323Addr=1
CPU_peripheralSpec323Reg=1
CPU_peripheralSpec324Addr=0
CPU_peripheralSpec324Reg=0
CPU_peripheralSpec325Addr=0
CPU_peripheralSpec325Reg=0
CPU_peripheralSpec326Addr=0
CPU_peripheralSpec326Reg=0
CPU_peripheralSpec327Addr=1
CPU_peripheralSpec327Reg=1
CPU_peripheralSpec328Addr=0
CPU_peripheralSpec328Reg=0
CPU_peripheralSpec329Addr=1
CPU_peripheralSpec329Reg=1
CPU_peripheralSpec32Reg=SIM_ClockGate_ENET
CPU_peripheralSpec330Addr=0
CPU_peripheralSpec330Reg=0
CPU_peripheralSpec331Addr=1
CPU_peripheralSpec331Reg=1
CPU_peripheralSpec332Addr=1
CPU_peripheralSpec332Reg=1
CPU_peripheralSpec333Addr=0
CPU_peripheralSpec333Reg=0
CPU_peripheralSpec334Addr=0
CPU_peripheralSpec334Reg=0
CPU_peripheralSpec335Addr=0
CPU_peripheralSpec335Reg=0
CPU_peripheralSpec336Addr=0
CPU_peripheralSpec336Reg=0
CPU_peripheralSpec337Addr=0
CPU_peripheralSpec337Reg=0
CPU_peripheralSpec338Addr=0
CPU_peripheralSpec338Reg=0
CPU_peripheralSpec339Addr=6
CPU_peripheralSpec339Reg=6
CPU_peripheralSpec33Reg=SIM_ClockGate_DAC0
CPU_peripheralSpec340Addr=1
CPU_peripheralSpec340Reg=1
CPU_peripheralSpec341Addr=1
CPU_peripheralSpec341Reg=1
CPU_peripheralSpec342Addr=0
CPU_peripheralSpec342Reg=0
CPU_peripheralSpec343Addr=0
CPU_peripheralSpec343Reg=0
CPU_peripheralSpec344Addr=1
CPU_peripheralSpec344Reg=1
CPU_peripheralSpec345Addr=1
CPU_peripheralSpec345Reg=1
CPU_peripheralSpec346Addr=0
CPU_peripheralSpec346Reg=0
CPU_peripheralSpec347Addr=0
CPU_peripheralSpec347Reg=0
CPU_peripheralSpec348Addr=0
CPU_peripheralSpec348Reg=0
CPU_peripheralSpec349Addr=0
CPU_peripheralSpec349Reg=0
CPU_peripheralSpec34Reg=SIM_ClockGate_SPI2
CPU_peripheralSpec350Addr=2
CPU_peripheralSpec350Reg=2
CPU_peripheralSpec351Addr=0
CPU_peripheralSpec351Reg=0
CPU_peripheralSpec352Addr=2
CPU_peripheralSpec352Reg=2
CPU_peripheralSpec353Addr=0
CPU_peripheralSpec353Reg=0
CPU_peripheralSpec354Addr=1
CPU_peripheralSpec354Reg=1
CPU_peripheralSpec355Addr=0
CPU_peripheralSpec355Reg=0
CPU_peripheralSpec356Addr=1
CPU_peripheralSpec356Reg=1
CPU_peripheralSpec357Addr=1
CPU_peripheralSpec357Reg=1
CPU_peripheralSpec358Addr=3
CPU_peripheralSpec358Reg=3
CPU_peripheralSpec359Addr=1
CPU_peripheralSpec359Reg=1
CPU_peripheralSpec35Reg=SIM_ClockGate_SDHC
CPU_peripheralSpec360Addr=0
CPU_peripheralSpec360Reg=0
CPU_peripheralSpec361Addr=1
CPU_peripheralSpec361Reg=1
CPU_peripheralSpec362Addr=1
CPU_peripheralSpec362Reg=1
CPU_peripheralSpec363Addr=0
CPU_peripheralSpec363Reg=0
CPU_peripheralSpec364Addr=0
CPU_peripheralSpec364Reg=0
CPU_peripheralSpec365Addr=0
CPU_peripheralSpec365Reg=0
CPU_peripheralSpec366Addr=1
CPU_peripheralSpec366Reg=1
CPU_peripheralSpec367Addr=0
CPU_peripheralSpec367Reg=0
CPU_peripheralSpec368Addr=3
CPU_peripheralSpec368Reg=3
CPU_peripheralSpec369Addr=1
CPU_peripheralSpec369Reg=1
CPU_peripheralSpec36Reg=SIM_ClockGate_FTM3
CPU_peripheralSpec370Addr=0
CPU_peripheralSpec370Reg=0
CPU_peripheralSpec371Addr=0
CPU_peripheralSpec371Reg=0
CPU_peripheralSpec372Addr=1
CPU_peripheralSpec372Reg=1
CPU_peripheralSpec373Addr=1
CPU_peripheralSpec373Reg=1
CPU_peripheralSpec374Addr=1
CPU_peripheralSpec374Reg=1
CPU_peripheralSpec375Addr=0
CPU_peripheralSpec375Reg=0
CPU_peripheralSpec376Addr=0
CPU_peripheralSpec376Reg=0
CPU_peripheralSpec377Addr=1
CPU_peripheralSpec377Reg=1
CPU_peripheralSpec378Addr=0
CPU_peripheralSpec378Reg=0
CPU_peripheralSpec379Addr=0
CPU_peripheralSpec379Reg=0
CPU_peripheralSpec37Reg=SIM_ClockGate_ADC1
CPU_peripheralSpec380Addr=1
CPU_peripheralSpec380Reg=1
CPU_peripheralSpec381Addr=0
CPU_peripheralSpec381Reg=0
CPU_peripheralSpec382Addr=4
CPU_peripheralSpec382Reg=4
CPU_peripheralSpec383Addr=0
CPU_peripheralSpec383Reg=0
CPU_peripheralSpec384Addr=0
CPU_peripheralSpec384Reg=0
CPU_peripheralSpec385Addr=0
CPU_peripheralSpec385Reg=0
CPU_peripheralSpec386Addr=5
CPU_peripheralSpec386Reg=5
CPU_peripheralSpec387Addr=0
CPU_peripheralSpec387Reg=0
CPU_peripheralSpec388Addr=3
CPU_peripheralSpec388Reg=3
CPU_peripheralSpec389Addr=1
CPU_peripheralSpec389Reg=1
CPU_peripheralSpec38Reg=SIM_ClockGate_EWM
CPU_peripheralSpec390Addr=0
CPU_peripheralSpec390Reg=0
CPU_peripheralSpec391Addr=0
CPU_peripheralSpec391Reg=0
CPU_peripheralSpec392Addr=0
CPU_peripheralSpec392Reg=0
CPU_peripheralSpec393Addr=0
CPU_peripheralSpec393Reg=0
CPU_peripheralSpec394Addr=0
CPU_peripheralSpec394Reg=0
CPU_peripheralSpec395Addr=0
CPU_peripheralSpec395Reg=0
CPU_peripheralSpec396Addr=1
CPU_peripheralSpec396Reg=1
CPU_peripheralSpec397Addr=0
CPU_peripheralSpec397Reg=0
CPU_peripheralSpec398Addr=0
CPU_peripheralSpec398Reg=0
CPU_peripheralSpec399Addr=1
CPU_peripheralSpec399Reg=1
CPU_peripheralSpec39Reg=SIM_ClockGate_CMT
CPU_peripheralSpec3Reg=true
CPU_peripheralSpec400Addr=0
CPU_peripheralSpec400Reg=0
CPU_peripheralSpec401Addr=0
CPU_peripheralSpec401Reg=0
CPU_peripheralSpec402Addr=0
CPU_peripheralSpec402Reg=0
CPU_peripheralSpec403Addr=0
CPU_peripheralSpec403Reg=0
CPU_peripheralSpec404Addr=1
CPU_peripheralSpec404Reg=1
CPU_peripheralSpec405Addr=0
CPU_peripheralSpec405Reg=0
CPU_peripheralSpec406Addr=1
CPU_peripheralSpec406Reg=1
CPU_peripheralSpec407Addr=0
CPU_peripheralSpec407Reg=0
CPU_peripheralSpec408Addr=0
CPU_peripheralSpec408Reg=0
CPU_peripheralSpec409Addr=1
CPU_peripheralSpec409Reg=1
CPU_peripheralSpec40Reg=SIM_ClockGate_I2C0
CPU_peripheralSpec410Addr=0
CPU_peripheralSpec410Reg=0
CPU_peripheralSpec411Addr=0
CPU_peripheralSpec411Reg=0
CPU_peripheralSpec412Addr=0
CPU_peripheralSpec412Reg=0
CPU_peripheralSpec413Addr=0
CPU_peripheralSpec413Reg=0
CPU_peripheralSpec414Addr=0
CPU_peripheralSpec414Reg=0
CPU_peripheralSpec415Addr=1
CPU_peripheralSpec415Reg=1
CPU_peripheralSpec416Addr=0
CPU_peripheralSpec416Reg=0
CPU_peripheralSpec417Addr=1
CPU_peripheralSpec417Reg=1
CPU_peripheralSpec418Addr=0
CPU_peripheralSpec418Reg=0
CPU_peripheralSpec419Addr=1
CPU_peripheralSpec419Reg=1
CPU_peripheralSpec41Reg=SIM_ClockGate_I2C1
CPU_peripheralSpec420Addr=1
CPU_peripheralSpec420Reg=1
CPU_peripheralSpec421Addr=5
CPU_peripheralSpec421Reg=5
CPU_peripheralSpec422Addr=0
CPU_peripheralSpec422Reg=0
CPU_peripheralSpec423Addr=0
CPU_peripheralSpec423Reg=0
CPU_peripheralSpec424Addr=0
CPU_peripheralSpec424Reg=0
CPU_peripheralSpec425Addr=1
CPU_peripheralSpec425Reg=1
CPU_peripheralSpec426Addr=1
CPU_peripheralSpec426Reg=1
CPU_peripheralSpec427Addr=1
CPU_peripheralSpec427Reg=1
CPU_peripheralSpec428Addr=1
CPU_peripheralSpec428Reg=1
CPU_peripheralSpec429Addr=0
CPU_peripheralSpec429Reg=0
CPU_peripheralSpec42Reg=SIM_ClockGate_UART0
CPU_peripheralSpec430Addr=0
CPU_peripheralSpec430Reg=0
CPU_peripheralSpec431Addr=0
CPU_peripheralSpec431Reg=0
CPU_peripheralSpec432Addr=1
CPU_peripheralSpec432Reg=1
CPU_peripheralSpec433Addr=0
CPU_peripheralSpec433Reg=0
CPU_peripheralSpec434Addr=1
CPU_peripheralSpec434Reg=1
CPU_peripheralSpec435Addr=0
CPU_peripheralSpec435Reg=0
CPU_peripheralSpec436Addr=1
CPU_peripheralSpec436Reg=1
CPU_peripheralSpec437Addr=1
CPU_peripheralSpec437Reg=1
CPU_peripheralSpec438Addr=0
CPU_peripheralSpec438Reg=0
CPU_peripheralSpec439Addr=0
CPU_peripheralSpec439Reg=0
CPU_peripheralSpec43Reg=SIM_ClockGate_UART1
CPU_peripheralSpec440Addr=0
CPU_peripheralSpec440Reg=0
CPU_peripheralSpec441Addr=0
CPU_peripheralSpec441Reg=0
CPU_peripheralSpec442Addr=0
CPU_peripheralSpec442Reg=0
CPU_peripheralSpec443Addr=0
CPU_peripheralSpec443Reg=0
CPU_peripheralSpec444Addr=6
CPU_peripheralSpec444Reg=6
CPU_peripheralSpec445Addr=1
CPU_peripheralSpec445Reg=1
CPU_peripheralSpec446Addr=1
CPU_peripheralSpec446Reg=1
CPU_peripheralSpec447Addr=0
CPU_peripheralSpec447Reg=0
CPU_peripheralSpec448Addr=0
CPU_peripheralSpec448Reg=0
CPU_peripheralSpec449Addr=1
CPU_peripheralSpec449Reg=1
CPU_peripheralSpec44Reg=SIM_ClockGate_UART2
CPU_peripheralSpec450Addr=1
CPU_peripheralSpec450Reg=1
CPU_peripheralSpec451Addr=0
CPU_peripheralSpec451Reg=0
CPU_peripheralSpec452Addr=0
CPU_peripheralSpec452Reg=0
CPU_peripheralSpec453Addr=0
CPU_peripheralSpec453Reg=0
CPU_peripheralSpec45Reg=SIM_ClockGate_UART3
CPU_peripheralSpec46Reg=SIM_ClockGate_USB0
CPU_peripheralSpec47Reg=SIM_ClockGate_CMP
CPU_peripheralSpec48Reg=SIM_ClockGate_VREF
CPU_peripheralSpec49Reg=SIM_ClockGate_LPTMR0
CPU_peripheralSpec4Reg=MK64F12
CPU_peripheralSpec50Reg=SIM_ClockGate_PORTA
CPU_peripheralSpec51Reg=SIM_ClockGate_PORTB
CPU_peripheralSpec52Reg=SIM_ClockGate_PORTC
CPU_peripheralSpec53Reg=SIM_ClockGate_PORTD
CPU_peripheralSpec54Reg=SIM_ClockGate_PORTE
CPU_peripheralSpec55Reg=SIM_ClockGate_FTFE
CPU_peripheralSpec56Reg=SIM_ClockGate_DMA_MULTIPLEXOR
CPU_peripheralSpec57Reg=SIM_ClockGate_CAN0
CPU_peripheralSpec58Reg=SIM_ClockGate_RNGA
CPU_peripheralSpec59Reg=SIM_ClockGate_SPI0
CPU_peripheralSpec5Reg=PE_SPEC_FEATURE_NPW_StandaloneOrLinkedProject
CPU_peripheralSpec60Reg=SIM_ClockGate_SPI1
CPU_peripheralSpec61Reg=SIM_ClockGate_I2S0
CPU_peripheralSpec62Reg=SIM_ClockGate_CRC
CPU_peripheralSpec63Reg=SIM_ClockGate_USBDCD
CPU_peripheralSpec64Reg=SIM_ClockGate_PDB0
CPU_peripheralSpec65Reg=SIM_ClockGate_PIT
CPU_peripheralSpec66Reg=SIM_ClockGate_FTM0
CPU_peripheralSpec67Reg=SIM_ClockGate_FTM1
CPU_peripheralSpec68Reg=SIM_ClockGate_FTM2
CPU_peripheralSpec69Reg=SIM_ClockGate_ADC0
CPU_peripheralSpec6Reg=PE_SPEC_FEATURE_PDD2_SUPPORT
CPU_peripheralSpec70Reg=SIM_ClockGate_RTC
CPU_peripheralSpec71Reg=SIM_ClockGate_FB
CPU_peripheralSpec72Reg=SIM_ClockGate_DMA
CPU_peripheralSpec73Reg=SIM_ClockGate_MPU
CPU_peripheralSpec74Reg=PE_SPEC_FEATURE_SMC_LPWUI
CPU_peripheralSpec75Reg=PE_SPEC_FEATURE_CPU_USBOTG
CPU_peripheralSpec76Addr=0
CPU_peripheralSpec76Reg=WDOG
CPU_peripheralSpec77Reg=PE_SPEC_FEATURE_HasDevice_AIPS0
CPU_peripheralSpec78Reg=PE_SPEC_FEATURE_HasDevice_AIPS1
CPU_peripheralSpec79Reg=PE_SPEC_FEATURE_HasDevice_AXBS
CPU_peripheralSpec7Reg=PE_SPEC_FEATURE_NOT_PDD2_SUPPORT
CPU_peripheralSpec80Reg=PE_SPEC_FEATURE_HasDevice_CAN0
CPU_peripheralSpec81Reg=PE_SPEC_FEATURE_HasDevice_CAU
CPU_peripheralSpec82Reg=PE_SPEC_FEATURE_HasDevice_CMP0
CPU_peripheralSpec83Reg=PE_SPEC_FEATURE_HasDevice_CMP0_DACCR
CPU_peripheralSpec84Reg=PE_SPEC_FEATURE_HasDevice_CMP1
CPU_peripheralSpec85Reg=PE_SPEC_FEATURE_HasDevice_CMP1_DACCR
CPU_peripheralSpec86Reg=PE_SPEC_FEATURE_HasDevice_CMP2
CPU_peripheralSpec87Reg=PE_SPEC_FEATURE_HasDevice_CMP2_DACCR
CPU_peripheralSpec88Reg=PE_SPEC_FEATURE_HasDevice_CMT_PrimHigh
CPU_peripheralSpec89Reg=PE_SPEC_FEATURE_HasDevice_CMT_PrimLow
CPU_peripheralSpec8Reg=PE_SPEC_FEATURE_SDK_SUPPORT
CPU_peripheralSpec90Reg=PE_SPEC_FEATURE_HasDevice_CMT_SecHigh
CPU_peripheralSpec91Reg=PE_SPEC_FEATURE_HasDevice_CMT_SecLow
CPU_peripheralSpec92Reg=PE_SPEC_FEATURE_HasDevice_CMT_ModMark
CPU_peripheralSpec93Reg=PE_SPEC_FEATURE_HasDevice_CMT_ModSpace
CPU_peripheralSpec94Reg=PE_SPEC_FEATURE_HasDevice_CMT_Modulator
CPU_peripheralSpec95Reg=PE_SPEC_FEATURE_HasDevice_CMT_Primary
CPU_peripheralSpec96Reg=PE_SPEC_FEATURE_HasDevice_CMT_Secondary
CPU_peripheralSpec97Reg=PE_SPEC_FEATURE_HasDevice_CMT
CPU_peripheralSpec98Reg=PE_SPEC_FEATURE_HasDevice_CPU
CPU_peripheralSpec99Reg=PE_SPEC_FEATURE_HasDevice_PinSettings
CPU_peripheralSpec9Reg=PE_SPEC_FEATURE_NOT_SDK_SUPPORT
MCGSpec0Addr=1074151424
MCGSpec0Reg=MCG_C1
MCGSpec10Addr=1074151436
MCGSpec10Reg=MCG_C7
MCGSpec13Addr=1074151424
MCGSpec13Reg=PERIPHERAL_BASE_ADDRESS
MCGSpec14Addr=1
MCGSpec14Reg=1
MCGSpec15Addr=24
MCGSpec15Reg=24
MCGSpec16Addr=24
MCGSpec16Reg=24
MCGSpec17Addr=2000000
MCGSpec17Reg=2000000
MCGSpec18Addr=4000000
MCGSpec18Reg=4000000
MCGSpec19Addr=0
MCGSpec19Reg=0
MCGSpec1Addr=1074151425
MCGSpec1Reg=MCG_C2
MCGSpec20Addr=1
MCGSpec20Reg=1
MCGSpec21Addr=1
MCGSpec21Reg=1
MCGSpec22Addr=0
MCGSpec22Reg=0
MCGSpec23Addr=1
MCGSpec23Reg=1
MCGSpec24Addr=0
MCGSpec24Reg=0
MCGSpec25Addr=1
MCGSpec25Reg=1
MCGSpec26Addr=0
MCGSpec26Reg=0
MCGSpec27Addr=1
MCGSpec27Reg=1
MCGSpec28Addr=1
MCGSpec28Reg=1
MCGSpec29Addr=1
MCGSpec29Reg=1
MCGSpec2Addr=1074151426
MCGSpec2Reg=MCG_C3
MCGSpec30Addr=0
MCGSpec30Reg=0
MCGSpec31Addr=0
MCGSpec31Reg=0
MCGSpec32Addr=1
MCGSpec32Reg=1
MCGSpec33Addr=1
MCGSpec33Reg=1
MCGSpec34Addr=1
MCGSpec34Reg=1
MCGSpec35Addr=0
MCGSpec35Reg=0
MCGSpec36Addr=1
MCGSpec36Reg=1
MCGSpec37Addr=0
MCGSpec37Reg=0
MCGSpec38Addr=1
MCGSpec38Reg=1
MCGSpec39Addr=1
MCGSpec39Reg=1
MCGSpec3Addr=1074151427
MCGSpec3Reg=MCG_C4
MCGSpec40Addr=0
MCGSpec40Reg=0
MCGSpec41Addr=1
MCGSpec41Reg=1
MCGSpec42Addr=1
MCGSpec42Reg=1
MCGSpec43Addr=0
MCGSpec43Reg=0
MCGSpec44Addr=0
MCGSpec44Reg=0
MCGSpec45Addr=0
MCGSpec45Reg=0
MCGSpec46Addr=0
MCGSpec46Reg=0
MCGSpec47Addr=1
MCGSpec47Reg=1
MCGSpec48Addr=24
MCGSpec48Reg=24
MCGSpec49Addr=24
MCGSpec49Reg=24
MCGSpec4Addr=1074151428
MCGSpec4Reg=MCG_C5
MCGSpec50Addr=2000000
MCGSpec50Reg=2000000
MCGSpec51Addr=4000000
MCGSpec51Reg=4000000
MCGSpec52Addr=0
MCGSpec52Reg=0
MCGSpec53Addr=1
MCGSpec53Reg=1
MCGSpec54Addr=1
MCGSpec54Reg=1
MCGSpec55Addr=0
MCGSpec55Reg=0
MCGSpec56Addr=1
MCGSpec56Reg=1
MCGSpec57Addr=0
MCGSpec57Reg=0
MCGSpec58Addr=1
MCGSpec58Reg=1
MCGSpec59Addr=0
MCGSpec59Reg=0
MCGSpec5Addr=1074151429
MCGSpec5Reg=MCG_C6
MCGSpec60Addr=1
MCGSpec60Reg=1
MCGSpec61Addr=1
MCGSpec61Reg=1
MCGSpec62Addr=1
MCGSpec62Reg=1
MCGSpec63Addr=0
MCGSpec63Reg=0
MCGSpec64Addr=0
MCGSpec64Reg=0
MCGSpec65Addr=1
MCGSpec65Reg=1
MCGSpec66Addr=1
MCGSpec66Reg=1
MCGSpec67Addr=1
MCGSpec67Reg=1
MCGSpec68Addr=0
MCGSpec68Reg=0
MCGSpec69Addr=1
MCGSpec69Reg=1
MCGSpec6Addr=1074151430
MCGSpec6Reg=MCG_S
MCGSpec70Addr=0
MCGSpec70Reg=0
MCGSpec71Addr=1
MCGSpec71Reg=1
MCGSpec72Addr=1
MCGSpec72Reg=1
MCGSpec73Addr=0
MCGSpec73Reg=0
MCGSpec74Addr=1
MCGSpec74Reg=1
MCGSpec75Addr=1
MCGSpec75Reg=1
MCGSpec76Addr=0
MCGSpec76Reg=0
MCGSpec77Addr=0
MCGSpec77Reg=0
MCGSpec78Addr=0
MCGSpec78Reg=0
MCGSpec79Addr=0
MCGSpec79Reg=0
MCGSpec7Addr=1074151432
MCGSpec7Reg=MCG_SC
MCGSpec8Addr=1074151434
MCGSpec8Reg=MCG_ATCVH
MCGSpec9Addr=1074151435
MCGSpec9Reg=MCG_ATCVL
OSCSpec0Addr=1074155520
OSCSpec0Reg=OSC_CR
OSCSpec10Addr=1
OSCSpec10Reg=1
OSCSpec11Addr=1
OSCSpec11Reg=1
OSCSpec12Addr=0
OSCSpec12Reg=0
OSCSpec2Addr=1074155520
OSCSpec2Reg=PERIPHERAL_BASE_ADDRESS
OSCSpec3Addr=0
OSCSpec3Reg=0
OSCSpec4Addr=0
OSCSpec4Reg=0
OSCSpec5Addr=1
OSCSpec5Reg=1
OSCSpec6Addr=1
OSCSpec6Reg=1
OSCSpec7Addr=0
OSCSpec7Reg=0
OSCSpec8Addr=0
OSCSpec8Reg=0
OSCSpec9Addr=0
OSCSpec9Reg=0
PeriphDeviceSpec0Addr=1074151424
PeriphDeviceSpec0Reg=MCG_C1
PeriphDeviceSpec10Addr=1074151436
PeriphDeviceSpec10Reg=MCG_C7
PeriphDeviceSpec13Addr=1074151424
PeriphDeviceSpec13Reg=PERIPHERAL_BASE_ADDRESS
PeriphDeviceSpec14Addr=1
PeriphDeviceSpec14Reg=1
PeriphDeviceSpec15Addr=24
PeriphDeviceSpec15Reg=24
PeriphDeviceSpec16Addr=24
PeriphDeviceSpec16Reg=24
PeriphDeviceSpec17Addr=2000000
PeriphDeviceSpec17Reg=2000000
PeriphDeviceSpec18Addr=4000000
PeriphDeviceSpec18Reg=4000000
PeriphDeviceSpec19Addr=0
PeriphDeviceSpec19Reg=0
PeriphDeviceSpec1Addr=1074151425
PeriphDeviceSpec1Reg=MCG_C2
PeriphDeviceSpec20Addr=1
PeriphDeviceSpec20Reg=1
PeriphDeviceSpec21Addr=1
PeriphDeviceSpec21Reg=1
PeriphDeviceSpec22Addr=0
PeriphDeviceSpec22Reg=0
PeriphDeviceSpec23Addr=1
PeriphDeviceSpec23Reg=1
PeriphDeviceSpec24Addr=0
PeriphDeviceSpec24Reg=0
PeriphDeviceSpec25Addr=1
PeriphDeviceSpec25Reg=1
PeriphDeviceSpec26Addr=0
PeriphDeviceSpec26Reg=0
PeriphDeviceSpec27Addr=1
PeriphDeviceSpec27Reg=1
PeriphDeviceSpec28Addr=1
PeriphDeviceSpec28Reg=1
PeriphDeviceSpec29Addr=1
PeriphDeviceSpec29Reg=1
PeriphDeviceSpec2Addr=1074151426
PeriphDeviceSpec2Reg=MCG_C3
PeriphDeviceSpec30Addr=0
PeriphDeviceSpec30Reg=0
PeriphDeviceSpec31Addr=0
PeriphDeviceSpec31Reg=0
PeriphDeviceSpec32Addr=1
PeriphDeviceSpec32Reg=1
PeriphDeviceSpec33Addr=1
PeriphDeviceSpec33Reg=1
PeriphDeviceSpec34Addr=1
PeriphDeviceSpec34Reg=1
PeriphDeviceSpec35Addr=0
PeriphDeviceSpec35Reg=0
PeriphDeviceSpec36Addr=1
PeriphDeviceSpec36Reg=1
PeriphDeviceSpec37Addr=0
PeriphDeviceSpec37Reg=0
PeriphDeviceSpec38Addr=1
PeriphDeviceSpec38Reg=1
PeriphDeviceSpec39Addr=1
PeriphDeviceSpec39Reg=1
PeriphDeviceSpec3Addr=1074151427
PeriphDeviceSpec3Reg=MCG_C4
PeriphDeviceSpec40Addr=0
PeriphDeviceSpec40Reg=0
PeriphDeviceSpec41Addr=1
PeriphDeviceSpec41Reg=1
PeriphDeviceSpec42Addr=1
PeriphDeviceSpec42Reg=1
PeriphDeviceSpec43Addr=0
PeriphDeviceSpec43Reg=0
PeriphDeviceSpec44Addr=0
PeriphDeviceSpec44Reg=0
PeriphDeviceSpec45Addr=0
PeriphDeviceSpec45Reg=0
PeriphDeviceSpec46Addr=0
PeriphDeviceSpec46Reg=0
PeriphDeviceSpec47Addr=1
PeriphDeviceSpec47Reg=1
PeriphDeviceSpec48Addr=24
PeriphDeviceSpec48Reg=24
PeriphDeviceSpec49Addr=24
PeriphDeviceSpec49Reg=24
PeriphDeviceSpec4Addr=1074151428
PeriphDeviceSpec4Reg=MCG_C5
PeriphDeviceSpec50Addr=2000000
PeriphDeviceSpec50Reg=2000000
PeriphDeviceSpec51Addr=4000000
PeriphDeviceSpec51Reg=4000000
PeriphDeviceSpec52Addr=0
PeriphDeviceSpec52Reg=0
PeriphDeviceSpec53Addr=1
PeriphDeviceSpec53Reg=1
PeriphDeviceSpec54Addr=1
PeriphDeviceSpec54Reg=1
PeriphDeviceSpec55Addr=0
PeriphDeviceSpec55Reg=0
PeriphDeviceSpec56Addr=1
PeriphDeviceSpec56Reg=1
PeriphDeviceSpec57Addr=0
PeriphDeviceSpec57Reg=0
PeriphDeviceSpec58Addr=1
PeriphDeviceSpec58Reg=1
PeriphDeviceSpec59Addr=0
PeriphDeviceSpec59Reg=0
PeriphDeviceSpec5Addr=1074151429
PeriphDeviceSpec5Reg=MCG_C6
PeriphDeviceSpec60Addr=1
PeriphDeviceSpec60Reg=1
PeriphDeviceSpec61Addr=1
PeriphDeviceSpec61Reg=1
PeriphDeviceSpec62Addr=1
PeriphDeviceSpec62Reg=1
PeriphDeviceSpec63Addr=0
PeriphDeviceSpec63Reg=0
PeriphDeviceSpec64Addr=0
PeriphDeviceSpec64Reg=0
PeriphDeviceSpec65Addr=1
PeriphDeviceSpec65Reg=1
PeriphDeviceSpec66Addr=1
PeriphDeviceSpec66Reg=1
PeriphDeviceSpec67Addr=1
PeriphDeviceSpec67Reg=1
PeriphDeviceSpec68Addr=0
PeriphDeviceSpec68Reg=0
PeriphDeviceSpec69Addr=1
PeriphDeviceSpec69Reg=1
PeriphDeviceSpec6Addr=1074151430
PeriphDeviceSpec6Reg=MCG_S
PeriphDeviceSpec70Addr=0
PeriphDeviceSpec70Reg=0
PeriphDeviceSpec71Addr=1
PeriphDeviceSpec71Reg=1
PeriphDeviceSpec72Addr=1
PeriphDeviceSpec72Reg=1
PeriphDeviceSpec73Addr=0
PeriphDeviceSpec73Reg=0
PeriphDeviceSpec74Addr=1
PeriphDeviceSpec74Reg=1
PeriphDeviceSpec75Addr=1
PeriphDeviceSpec75Reg=1
PeriphDeviceSpec76Addr=0
PeriphDeviceSpec76Reg=0
PeriphDeviceSpec77Addr=0
PeriphDeviceSpec77Reg=0
PeriphDeviceSpec78Addr=0
PeriphDeviceSpec78Reg=0
PeriphDeviceSpec79Addr=0
PeriphDeviceSpec79Reg=0
PeriphDeviceSpec7Addr=1074151432
PeriphDeviceSpec7Reg=MCG_SC
PeriphDeviceSpec8Addr=1074151434
PeriphDeviceSpec8Reg=MCG_ATCVH
PeriphDeviceSpec9Addr=1074151435
PeriphDeviceSpec9Reg=MCG_ATCVL
SystemOSCExtalPinPortSpec100Reg=PE_SPEC_FEATURE_IB_PullSelect19
SystemOSCExtalPinPortSpec101Reg=PE_SPEC_FEATURE_IB_SlewRateEnable0
SystemOSCExtalPinPortSpec102Reg=PE_SPEC_FEATURE_IB_SlewRateEnable1
SystemOSCExtalPinPortSpec103Reg=PE_SPEC_FEATURE_IB_SlewRateEnable2
SystemOSCExtalPinPortSpec104Reg=PE_SPEC_FEATURE_IB_SlewRateEnable3
SystemOSCExtalPinPortSpec105Reg=PE_SPEC_FEATURE_IB_SlewRateEnable4
SystemOSCExtalPinPortSpec106Reg=PE_SPEC_FEATURE_IB_SlewRateEnable5
SystemOSCExtalPinPortSpec107Reg=PE_SPEC_FEATURE_IB_SlewRateEnable12
SystemOSCExtalPinPortSpec108Reg=PE_SPEC_FEATURE_IB_SlewRateEnable13
SystemOSCExtalPinPortSpec109Reg=PE_SPEC_FEATURE_IB_SlewRateEnable14
SystemOSCExtalPinPortSpec10Addr=0
SystemOSCExtalPinPortSpec10Reg=0
SystemOSCExtalPinPortSpec110Reg=PE_SPEC_FEATURE_IB_SlewRateEnable15
SystemOSCExtalPinPortSpec111Reg=PE_SPEC_FEATURE_IB_SlewRateEnable16
SystemOSCExtalPinPortSpec112Reg=PE_SPEC_FEATURE_IB_SlewRateEnable17
SystemOSCExtalPinPortSpec113Reg=PE_SPEC_FEATURE_IB_SlewRateEnable18
SystemOSCExtalPinPortSpec114Reg=PE_SPEC_FEATURE_IB_SlewRateEnable19
SystemOSCExtalPinPortSpec115Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable0
SystemOSCExtalPinPortSpec116Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable1
SystemOSCExtalPinPortSpec117Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable2
SystemOSCExtalPinPortSpec118Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable3
SystemOSCExtalPinPortSpec119Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable4
SystemOSCExtalPinPortSpec11Addr=1
SystemOSCExtalPinPortSpec11Reg=1
SystemOSCExtalPinPortSpec120Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable5
SystemOSCExtalPinPortSpec121Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable12
SystemOSCExtalPinPortSpec122Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable13
SystemOSCExtalPinPortSpec123Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable14
SystemOSCExtalPinPortSpec124Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable15
SystemOSCExtalPinPortSpec125Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable16
SystemOSCExtalPinPortSpec126Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable17
SystemOSCExtalPinPortSpec127Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable18
SystemOSCExtalPinPortSpec128Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable19
SystemOSCExtalPinPortSpec129Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration0
SystemOSCExtalPinPortSpec12Addr=0
SystemOSCExtalPinPortSpec12Reg=0
SystemOSCExtalPinPortSpec130Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration1
SystemOSCExtalPinPortSpec131Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration2
SystemOSCExtalPinPortSpec132Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration3
SystemOSCExtalPinPortSpec133Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration4
SystemOSCExtalPinPortSpec134Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration5
SystemOSCExtalPinPortSpec135Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration12
SystemOSCExtalPinPortSpec136Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration13
SystemOSCExtalPinPortSpec137Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration14
SystemOSCExtalPinPortSpec138Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration15
SystemOSCExtalPinPortSpec139Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration16
SystemOSCExtalPinPortSpec13Addr=0
SystemOSCExtalPinPortSpec13Reg=0
SystemOSCExtalPinPortSpec140Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration17
SystemOSCExtalPinPortSpec141Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration18
SystemOSCExtalPinPortSpec142Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration19
SystemOSCExtalPinPortSpec143Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable0
SystemOSCExtalPinPortSpec144Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable1
SystemOSCExtalPinPortSpec145Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable2
SystemOSCExtalPinPortSpec146Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable3
SystemOSCExtalPinPortSpec147Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable4
SystemOSCExtalPinPortSpec148Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable5
SystemOSCExtalPinPortSpec149Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable12
SystemOSCExtalPinPortSpec14Addr=1
SystemOSCExtalPinPortSpec14Reg=1
SystemOSCExtalPinPortSpec150Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable13
SystemOSCExtalPinPortSpec151Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable14
SystemOSCExtalPinPortSpec152Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable15
SystemOSCExtalPinPortSpec153Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable16
SystemOSCExtalPinPortSpec154Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable17
SystemOSCExtalPinPortSpec155Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable18
SystemOSCExtalPinPortSpec156Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable19
SystemOSCExtalPinPortSpec157Reg=PE_SPEC_FEATURE_IB_Lock0
SystemOSCExtalPinPortSpec158Reg=PE_SPEC_FEATURE_IB_Lock1
SystemOSCExtalPinPortSpec159Reg=PE_SPEC_FEATURE_IB_Lock2
SystemOSCExtalPinPortSpec15Addr=1074786308
SystemOSCExtalPinPortSpec15Reg=GPIOA_PSOR
SystemOSCExtalPinPortSpec160Reg=PE_SPEC_FEATURE_IB_Lock3
SystemOSCExtalPinPortSpec161Reg=PE_SPEC_FEATURE_IB_Lock4
SystemOSCExtalPinPortSpec162Reg=PE_SPEC_FEATURE_IB_Lock5
SystemOSCExtalPinPortSpec163Reg=PE_SPEC_FEATURE_IB_Lock12
SystemOSCExtalPinPortSpec164Reg=PE_SPEC_FEATURE_IB_Lock13
SystemOSCExtalPinPortSpec165Reg=PE_SPEC_FEATURE_IB_Lock14
SystemOSCExtalPinPortSpec166Reg=PE_SPEC_FEATURE_IB_Lock15
SystemOSCExtalPinPortSpec167Reg=PE_SPEC_FEATURE_IB_Lock16
SystemOSCExtalPinPortSpec168Reg=PE_SPEC_FEATURE_IB_Lock17
SystemOSCExtalPinPortSpec169Reg=PE_SPEC_FEATURE_IB_Lock18
SystemOSCExtalPinPortSpec16Addr=1074786312
SystemOSCExtalPinPortSpec16Reg=GPIOA_PCOR
SystemOSCExtalPinPortSpec170Reg=PE_SPEC_FEATURE_IB_Lock19
SystemOSCExtalPinPortSpec171Reg=PE_SPEC_FEATURE_IB_PinGrp0
SystemOSCExtalPinPortSpec172Reg=PE_SPEC_FEATURE_IB_PinGrp1
SystemOSCExtalPinPortSpec173Reg=PE_SPEC_FEATURE_IB_PinGrp2
SystemOSCExtalPinPortSpec174Reg=PE_SPEC_FEATURE_IB_PinGrp3
SystemOSCExtalPinPortSpec175Reg=PE_SPEC_FEATURE_IB_PinGrp4
SystemOSCExtalPinPortSpec176Reg=PE_SPEC_FEATURE_IB_PinGrp5
SystemOSCExtalPinPortSpec177Reg=PE_SPEC_FEATURE_IB_PinGrp12
SystemOSCExtalPinPortSpec178Reg=PE_SPEC_FEATURE_IB_PinGrp13
SystemOSCExtalPinPortSpec179Reg=PE_SPEC_FEATURE_IB_PinGrp14
SystemOSCExtalPinPortSpec17Addr=1074786316
SystemOSCExtalPinPortSpec17Reg=GPIOA_PTOR
SystemOSCExtalPinPortSpec180Reg=PE_SPEC_FEATURE_IB_PinGrp15
SystemOSCExtalPinPortSpec181Reg=PE_SPEC_FEATURE_IB_PinGrp16
SystemOSCExtalPinPortSpec182Reg=PE_SPEC_FEATURE_IB_PinGrp17
SystemOSCExtalPinPortSpec183Reg=PE_SPEC_FEATURE_IB_PinGrp18
SystemOSCExtalPinPortSpec184Reg=PE_SPEC_FEATURE_IB_PinGrp19
SystemOSCExtalPinPortSpec185Reg=PE_SPEC_FEATURE_IB_InterruptsGrp
SystemOSCExtalPinPortSpec186Reg=_12to19
SystemOSCExtalPinPortSpec18Addr=1074786320
SystemOSCExtalPinPortSpec18Reg=GPIOA_PDIR
SystemOSCExtalPinPortSpec19Addr=1074786324
SystemOSCExtalPinPortSpec19Reg=GPIOA_PDDR
SystemOSCExtalPinPortSpec1Reg=PE_SPEC_FEATURE_HasGPIOConfigurationLocking
SystemOSCExtalPinPortSpec22Reg=PE_SPEC_FEATURE_IB_PinMuxing_Common_PinModel
SystemOSCExtalPinPortSpec23Reg=PE_SPEC_FEATURE_IB_InterruptCtrl_KinetisV
SystemOSCExtalPinPortSpec24Reg=PE_SPEC_FEATURE_IB_ClockGateCtrl_KinetisV
SystemOSCExtalPinPortSpec25Addr=1074786304
SystemOSCExtalPinPortSpec25Reg=GPIOA_PDOR
SystemOSCExtalPinPortSpec26Addr=1074786308
SystemOSCExtalPinPortSpec26Reg=GPIOA_PSOR
SystemOSCExtalPinPortSpec27Addr=1074786312
SystemOSCExtalPinPortSpec27Reg=GPIOA_PCOR
SystemOSCExtalPinPortSpec28Addr=1074786316
SystemOSCExtalPinPortSpec28Reg=GPIOA_PTOR
SystemOSCExtalPinPortSpec29Addr=1074786320
SystemOSCExtalPinPortSpec29Reg=GPIOA_PDIR
SystemOSCExtalPinPortSpec2Reg=SafeModeIsUseless
SystemOSCExtalPinPortSpec30Addr=1074786324
SystemOSCExtalPinPortSpec30Reg=GPIOA_PDDR
SystemOSCExtalPinPortSpec31Reg=PORTA_PCR0
SystemOSCExtalPinPortSpec32Reg=PORTA_PCR1
SystemOSCExtalPinPortSpec33Reg=PORTA_PCR2
SystemOSCExtalPinPortSpec34Reg=PORTA_PCR3
SystemOSCExtalPinPortSpec35Reg=PORTA_PCR4
SystemOSCExtalPinPortSpec36Reg=PORTA_PCR5
SystemOSCExtalPinPortSpec37Reg=PORTA_PCR12
SystemOSCExtalPinPortSpec38Reg=PORTA_PCR13
SystemOSCExtalPinPortSpec39Reg=PORTA_PCR14
SystemOSCExtalPinPortSpec3Reg=GPIO
SystemOSCExtalPinPortSpec40Reg=PORTA_PCR15
SystemOSCExtalPinPortSpec41Reg=PORTA_PCR16
SystemOSCExtalPinPortSpec42Reg=PORTA_PCR17
SystemOSCExtalPinPortSpec43Reg=PORTA_PCR18
SystemOSCExtalPinPortSpec44Reg=PORTA_PCR19
SystemOSCExtalPinPortSpec45Reg=PE_SPEC_FEATURE_IB_PinEn0
SystemOSCExtalPinPortSpec46Reg=PE_SPEC_FEATURE_IB_PinEn1
SystemOSCExtalPinPortSpec47Reg=PE_SPEC_FEATURE_IB_PinEn2
SystemOSCExtalPinPortSpec48Reg=PE_SPEC_FEATURE_IB_PinEn3
SystemOSCExtalPinPortSpec49Reg=PE_SPEC_FEATURE_IB_PinEn4
SystemOSCExtalPinPortSpec4Reg=PTA_BASE_PTR
SystemOSCExtalPinPortSpec50Reg=PE_SPEC_FEATURE_IB_PinEn5
SystemOSCExtalPinPortSpec51Reg=PE_SPEC_FEATURE_IB_PinEn12
SystemOSCExtalPinPortSpec52Reg=PE_SPEC_FEATURE_IB_PinEn13
SystemOSCExtalPinPortSpec53Reg=PE_SPEC_FEATURE_IB_PinEn14
SystemOSCExtalPinPortSpec54Reg=PE_SPEC_FEATURE_IB_PinEn15
SystemOSCExtalPinPortSpec55Reg=PE_SPEC_FEATURE_IB_PinEn16
SystemOSCExtalPinPortSpec56Reg=PE_SPEC_FEATURE_IB_PinEn17
SystemOSCExtalPinPortSpec57Reg=PE_SPEC_FEATURE_IB_PinEn18
SystemOSCExtalPinPortSpec58Reg=PE_SPEC_FEATURE_IB_PinEn19
SystemOSCExtalPinPortSpec59Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable0
SystemOSCExtalPinPortSpec5Reg=PORTA_BASE_PTR
SystemOSCExtalPinPortSpec60Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable1
SystemOSCExtalPinPortSpec61Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable2
SystemOSCExtalPinPortSpec62Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable3
SystemOSCExtalPinPortSpec63Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable4
SystemOSCExtalPinPortSpec64Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable5
SystemOSCExtalPinPortSpec65Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable12
SystemOSCExtalPinPortSpec66Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable13
SystemOSCExtalPinPortSpec67Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable14
SystemOSCExtalPinPortSpec68Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable15
SystemOSCExtalPinPortSpec69Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable16
SystemOSCExtalPinPortSpec6Reg=PORTA_ISFR
SystemOSCExtalPinPortSpec70Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable17
SystemOSCExtalPinPortSpec71Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable18
SystemOSCExtalPinPortSpec72Reg=PE_SPEC_FEATURE_IB_OpenDrainEnable19
SystemOSCExtalPinPortSpec73Reg=PE_SPEC_FEATURE_IB_PullEnable0
SystemOSCExtalPinPortSpec74Reg=PE_SPEC_FEATURE_IB_PullEnable1
SystemOSCExtalPinPortSpec75Reg=PE_SPEC_FEATURE_IB_PullEnable2
SystemOSCExtalPinPortSpec76Reg=PE_SPEC_FEATURE_IB_PullEnable3
SystemOSCExtalPinPortSpec77Reg=PE_SPEC_FEATURE_IB_PullEnable4
SystemOSCExtalPinPortSpec78Reg=PE_SPEC_FEATURE_IB_PullEnable5
SystemOSCExtalPinPortSpec79Reg=PE_SPEC_FEATURE_IB_PullEnable12
SystemOSCExtalPinPortSpec7Reg=_Disabled_Low_High_Rising_Falling_Both
SystemOSCExtalPinPortSpec80Reg=PE_SPEC_FEATURE_IB_PullEnable13
SystemOSCExtalPinPortSpec81Reg=PE_SPEC_FEATURE_IB_PullEnable14
SystemOSCExtalPinPortSpec82Reg=PE_SPEC_FEATURE_IB_PullEnable15
SystemOSCExtalPinPortSpec83Reg=PE_SPEC_FEATURE_IB_PullEnable16
SystemOSCExtalPinPortSpec84Reg=PE_SPEC_FEATURE_IB_PullEnable17
SystemOSCExtalPinPortSpec85Reg=PE_SPEC_FEATURE_IB_PullEnable18
SystemOSCExtalPinPortSpec86Reg=PE_SPEC_FEATURE_IB_PullEnable19
SystemOSCExtalPinPortSpec87Reg=PE_SPEC_FEATURE_IB_PullSelect0
SystemOSCExtalPinPortSpec88Reg=PE_SPEC_FEATURE_IB_PullSelect1
SystemOSCExtalPinPortSpec89Reg=PE_SPEC_FEATURE_IB_PullSelect2
SystemOSCExtalPinPortSpec8Addr=1074786304
SystemOSCExtalPinPortSpec8Reg=PERIPHERAL_BASE_ADDRESS
SystemOSCExtalPinPortSpec90Reg=PE_SPEC_FEATURE_IB_PullSelect3
SystemOSCExtalPinPortSpec91Reg=PE_SPEC_FEATURE_IB_PullSelect4
SystemOSCExtalPinPortSpec92Reg=PE_SPEC_FEATURE_IB_PullSelect5
SystemOSCExtalPinPortSpec93Reg=PE_SPEC_FEATURE_IB_PullSelect12
SystemOSCExtalPinPortSpec94Reg=PE_SPEC_FEATURE_IB_PullSelect13
SystemOSCExtalPinPortSpec95Reg=PE_SPEC_FEATURE_IB_PullSelect14
SystemOSCExtalPinPortSpec96Reg=PE_SPEC_FEATURE_IB_PullSelect15
SystemOSCExtalPinPortSpec97Reg=PE_SPEC_FEATURE_IB_PullSelect16
SystemOSCExtalPinPortSpec98Reg=PE_SPEC_FEATURE_IB_PullSelect17
SystemOSCExtalPinPortSpec99Reg=PE_SPEC_FEATURE_IB_PullSelect18
SystemOSCExtalPinPortSpec9Addr=0
SystemOSCExtalPinPortSpec9Reg=0
SystemOSCExtalPinSpec0Reg=PORTA_PCR18
SystemOSCExtalPinSpec10Reg=SIM_SOPT4
SystemOSCExtalPinSpec19Addr=1074786304
SystemOSCExtalPinSpec19Reg=GPIOA_PDOR
SystemOSCExtalPinSpec21Reg=PORTA_BASE_PTR
SystemOSCExtalPinSpec22Reg=PORTA_PCR18


GLOBAL SYMBOLS (alphabet order)
-------------------------------
ADC0AsynchroClockAddr=1073983496
ADC0AsynchroClockReg=ADC0_CFG1
ADC0BusClockAddr=1073983496
ADC0BusClockReg=ADC0_CFG1
ADC0ClkSelAddr=1073983496
ADC0ClkSelReg=ADC0_CFG1
ADC1AsynchroClockAddr=1074507784
ADC1AsynchroClockReg=ADC1_CFG1
ADC1BusClockAddr=1074507784
ADC1BusClockReg=ADC1_CFG1
ADC1ClkSelAddr=1074507784
ADC1ClkSelReg=ADC1_CFG1
ActiveConfigIdentifier=PEcfg_FLASH
ActiveConfiguration=FLASH
CPUDB_BUS_FREQ_HZ_MAX=60000000
CPUDB_CPU_MASTER=MK64F12
CPUDB_CW_MCU_ID=28695
CPUDB_CW_MCU_NAME=MK64FX512xxx12_4SDK
CPUDB_DataFlashBlockCount=1
CPUDB_DataFlashEraseUnitSize=4096
CPUDB_DataFlashSize=131072
CPUDB_DataFlashStartAddress=268435456
CPUDB_DataFlashWriteUnitSize=8
CPUDB_FLASH_CFG_AREA_ADDRESS=1024
CPUDB_FLASH_CFG_AREA_SIZE=16
CPUDB_FREQ_FLEXBUS_RUN_HZ_MAX=50000000
CPUDB_FREQ_FLEXBUS_VLPR_HZ_MAX=4000000
CPUDB_FTFx=-1
CPUDB_FlashType=FTFx
CPUDB_FlexRamSize=4096
CPUDB_FlexRamStartAddress=335544320
CPUDB_InitComponentSplit=-1
CPUDB_InitComponentSplitLegacy=-1
CPUDB_InitComponentSplitLegacy_Init_SCB_VAR0=Init_SCB_VAR0_M0P
CPUDB_Init_SCB_VAR0_M0P=-1
CPUDB_K60_1M=-1
CPUDB_LQFP100=-1
CPUDB_MK64F12=-1
CPUDB_MK64FX512xxx12_4SDK=-1
CPUDB_MQX_SdkMcuName=mk64f120m
CPUDB_NpiNameId=K60_1M
CPUDB_PACKAGE=LQFP100
CPUDB_PLL_INPUT_DIV_MAX=25
CPUDB_PLL_INPUT_DIV_MIN=1
CPUDB_PLL_INPUT_FREQ_HZ_MAX=4000000
CPUDB_PLL_INPUT_FREQ_HZ_MIN=2000000
CPUDB_PLL_INPUT_MULT_MAX=55
CPUDB_PLL_INPUT_MULT_MIN=24
CPUDB_PLL_OUTPUT_FREQ_HZ_MAX=120000000
CPUDB_PLL_OUTPUT_FREQ_HZ_MIN=48000000
CPUDB_ProgramFlashBlockCount=1
CPUDB_ProgramFlashEraseUnitSize=4096
CPUDB_ProgramFlashSize=524288
CPUDB_ProgramFlashStartAddress=0
CPUDB_ProgramFlashWriteUnitSize=8
CPUDB_SRAML_64KB=65536
CPUDB_SRAMU_128KB=131072
CPUDB_SYSTEM_FREQ_HZ_MAX=120000000
CPUDB_mk64f120m=-1
CPU_DB_version=3.00.000
CPUendian=little
CPUfamily=Kinetis
CPUproducer=Freescale
CPUrunSpeedModeNum=1
CPUsubFamily=MK64F
CPUtype=MK64FN1M0LL12_4SDK
CPUvariant=MK64FX512VLL12
ClientDir_Binary=C:\Users\89247469\workspace.kds\Meu1oARM\Sources\
ClientDir_Code=C:\Users\89247469\workspace.kds\Meu1oARM\Generated_Code\
ClientDir_PE=C:\Freescale\KDS_v3\eclipse\ProcessorExpert\
ClientDir_Project=C:\Users\89247469\workspace.kds\Meu1oARM\
CommentBrackets=/**/
Compiler=GNUC
CompilerID=GNU C Compiler
DirRel_Binary=Sources\
DirRel_BinaryToEvents=
DirRel_Code=Generated_Code\
DirRel_Docs=Documentation\
DirRel_EventToBinary=
DirRel_Events=Sources\
DirRel_ProjectSettings=Project_Settings\
DirRel_StaticCode=Static_Code\
EclipseProjectName=Meu1oARM
InterruptTableType=ROM
Language=ANSIC
Not_for_MPC512x=
Not_for_MPC5500_MCF=
O_PIB_full_Init=no
OnChipEEPROM=4096
OnChipFLASH=524288
OnChipRAM=196608
PEG_G_SDK_HalIncMask=*
PEG_G_SDK_PlatformIncMask=*
PEG_G_SDK_StartupIncMask=*
PE_CFG_PEX_DRV=5_3
PE_DEVELOPMENT=
PE_ECLIPSE=
PE_GENERATING=
PE_G_4PEx_ToolChain_Linker_EntryPoint=Reset_Handler
PE_G_AUTOFILL_W1C_W0C_BITS=
PE_G_CPUCFG_AutoIncludeIO_Map=yes
PE_G_CPUCFG_EntryPointFunctionName=__init_hardware
PE_G_CPUCFG_EntryPointFunctionReturn=
PE_G_CPUCFG_EntryPointFunctionReturnType=void
PE_G_CPUCFG_GenerateLinkerFile=yes
PE_G_CPUCFG_GenerateMainModule=yes
PE_G_CPUCFG_InitIntVectorTableSym=yes
PE_G_CPUCFG_ManageInterruptVectorTable=yes
PE_G_CPU_Doxygen_RegInitValue_And_Mask_MCG_C1=197
PE_G_CPU_Doxygen_RegInitValue_And_Mask_MCG_C2=223
PE_G_CPU_Doxygen_RegInitValue_And_Mask_MCG_C4=255
PE_G_CPU_Doxygen_RegInitValue_And_Mask_MCG_C5=108
PE_G_CPU_Doxygen_RegInitValue_And_Mask_MCG_C6=167
PE_G_CPU_Doxygen_RegInitValue_And_Mask_MCG_C7=3
PE_G_CPU_Doxygen_RegInitValue_And_Mask_MCG_SC=255
PE_G_CPU_Doxygen_RegInitValue_And_Mask_OSC_CR=47
PE_G_CPU_Doxygen_RegInitValue_And_Mask_RTC_CR=1055
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SIM_CLKDIV1=4275765248
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SIM_CLKDIV2=6
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SIM_SOPT1=3758419968
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SIM_SOPT2=809376752
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SMC_PMCTRL=239
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SMC_PMPROT=42
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_MCG_C1=58
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_MCG_C2=32
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_MCG_C4=0
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_MCG_C5=19
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_MCG_C6=88
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_MCG_C7=0
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_MCG_SC=0
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_OSC_CR=128
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_RTC_CR=15104
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SIM_CLKDIV1=19136512
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SIM_CLKDIV2=9
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SIM_SOPT1=524288
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SIM_SOPT2=65536
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SMC_PMCTRL=0
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SMC_PMPROT=0
PE_G_CPUpinVariantMaster=MK64F12
PE_G_Doxygen_Support=
PE_G_FSL_OS_ABSTRACTION=BareMetal
PE_G_FSL_PIT_INT_LIST_pitTimer1=INT_PIT0
PE_G_FSL_PIT_INT_LIST_pitTimer2=INT_PIT1
PE_G_FSL_PIT_INT_LIST_pitTimer3=INT_PIT2
PE_G_FSL_PIT_INT_LIST_pitTimer4=INT_PIT3
PE_G_GenBitMask=
PE_G_INT_PIT0_Used=fsl_pit
PE_G_INT_PIT1_Used=fsl_pit
PE_G_INT_PIT2_Used=fsl_pit
PE_G_INT_PIT3_Used=fsl_pit
PE_G_MisraCnfBackParams_0=
PE_G_MisraCnfParams_0=
PE_G_MisraRuleList_0=
PE_G_MisraStackIdx=-1
PE_G_NO_SETREGMACROS=
PE_G_PE_IOMap=
PE_G_PinSettings_DeviceName=pin_mux
PE_G_USE_UINTXX_T=
PE_G_XLKR_C_COMPILER_LANGUAGE_STANDARD=ilg.gnuarmeclipse.managedbuild.cross.option.c.compiler.std.c99
PE_G_XLKR_ToolChain_Linker_OtherC=-specs=nosys.specs -specs=nano.specs -Xlinker -z -Xlinker muldefs
PE_G_XLKR_ToolChain_Linker_OtherCpp=-specs=nosys.specs -specs=nano.specs -Xlinker -z -Xlinker muldefs
PE_ProductVersion=10.5
PEversion=05.21
PEversionDecimal=1313
ProcessorModule=Cpu
ProcessorName=Cpu
ProjectMainModule=main
ProjectName=Meu1oARM
ProjectStaticFilesGenerationMode=STANDALONE
SdkBuildVersionValue=1.3.0
SdkCdtProjectVariable=C:\Freescale\KSDK_1.3.0
SdkRepositoryId=KSDK130
SdkRepositoryName=KSDK 1.3.0
SdkSourceFilesDirectory=C:\Freescale\KSDK_1.3.0
SdkVersionValue=1.3.0
SdkVersionValue_os_FreeRTOS=8.2.0
SdkVersionValue_os_mqx=1.2.0
SdkVersionValue_os_uCOSII=1.0.0
SdkVersionValue_os_uCOSIII=1.0.0
ServerDir_PE=C:\Freescale\KDS_v3\eclipse\ProcessorExpert\
SetHighSpeedMode=
SupportedCPUfamily=
TimeStamp=2022-03-04, 07:41, # CodeGen: 147
Xtal_kHz=4000
Xtal_kHz_real=4000
virtual_ADC0_TotalConversionPrescalerAddr=1073983496
virtual_ADC0_TotalConversionPrescalerReg=ADC0_CFG1
virtual_ADC1_TotalConversionPrescalerAddr=1074507784
virtual_ADC1_TotalConversionPrescalerReg=ADC1_CFG1

 DEPRECATED GLOBAL SYMBOLS (alphabet order)
-------------------------------------------
CPU=MK64FX512VLL12
CPU_Expert=05.21
DirRel_DriverToEvents=
DirRel_Drivers=Generated_Code\
DirRel_EventToDrivers=..\Generated_Code\
DirRel_GeneratedCode=Generated_Code
DirRel_Sources=Sources
Dir_Binary=C:\Users\89247469\workspace.kds\Meu1oARM\Sources\
Dir_Drivers=C:\Users\89247469\workspace.kds\Meu1oARM\Generated_Code\
Dir_Events=C:\Users\89247469\workspace.kds\Meu1oARM\Sources\
Dir_PE=C:\Freescale\KDS_v3\eclipse\ProcessorExpert\
Dir_Project=C:\Users\89247469\workspace.kds\Meu1oARM\
ProjectModule=main

 GLOBAL LISTS (alphabet order)
-------------------------------------------
ADC0AsynchroClock=[1]
ADC0AsynchroClock_Setting=[ADC0Async_FullPower_HighSpeed]
ADC0BusClock=[1]
ADC0BusClock_Setting=[1]
ADC0ClkSel=[1]
ADC0ClkSel_Setting=[ADC0BusClock]
ADC1AsynchroClock=[1]
ADC1AsynchroClock_Setting=[ADC1Async_FullPower_HighSpeed]
ADC1BusClock=[1]
ADC1BusClock_Setting=[1]
ADC1ClkSel=[1]
ADC1ClkSel_Setting=[ADC1BusClock]
CAN0ClkSel=[1]
CAN0ClkSel_Setting=[CAN0BusClk]
CMTPresc=[1]
CMTPresc_Setting=[1]
CMTPrimaryPresc=[1]
CMTPrimaryPresc_Setting=[1]
ERCLK32KSel=[1]
ERCLK32KSel_Setting=[RTC_OSC]
EWMClkSel=[1]
EWMClkSel_Setting=[LPO_1kHzSrc]
EventModuleList=[Events]
FTM0ClkSource=[1]
FTM0ClkSource_Setting=[OUTDIV2Presc]
FTM1ClkSource=[1]
FTM1ClkSource_Setting=[OUTDIV2Presc]
FTM2ClkSource=[1]
FTM2ClkSource_Setting=[OUTDIV2Presc]
FTM3ClkSource=[1]
FTM3ClkSource_Setting=[OUTDIV2Presc]
I2C0_LoTimeoutClkSel=[1]
I2C0_LoTimeoutClkSel_Setting=[I2C0_LoTimeout_BusClkDiv64]
I2C0_MULT=[1]
I2C0_MULT_Setting=[1]
I2C1_LoTimeoutClkSel=[1]
I2C1_LoTimeoutClkSel_Setting=[I2C1_LoTimeout_BusClkDiv64]
I2C1_MULT=[1]
I2C1_MULT_Setting=[1]
I2C2_LoTimeoutClkSel=[1]
I2C2_LoTimeoutClkSel_Setting=[I2C2_LoTimeout_BusClkDiv64]
I2C2_MULT=[1]
I2C2_MULT_Setting=[1]
I2S0_ClkSel=[1]
I2S0_ClkSel_Setting=[OUTDIV1Presc]
I2S0_MclkClkSel=[1]
I2S0_MclkClkSel_Setting=[I2S0_MclkFrac]
I2S0_MclkDiv=[250]
I2S0_MclkDiv_Setting=[250]
I2S0_MclkFrac=[1]
I2S0_MclkFrac_Setting=[1]
I2S0_MclkPinSource_Setting=[I2S0_MclkFrac]
I2S0_RxClkSource=[1]
I2S0_RxClkSource_Setting=[OUTDIV2Presc]
I2S0_TxClkSource=[1]
I2S0_TxClkSource_Setting=[OUTDIV2Presc]
IRCLKSel=[1]
IRCLKSel_Setting=[IRC_32kHz]
IncludeSharedModules=[fsl_device_registers]
InstructionClock=[undef]
IntEnableList=[IntInstall]
LPTMR0_ClockSelect=[1]
LPTMR0_ClockSelect_Setting=[ERCLK32K]
MCGOUTSel=[1]
MCGOUTSel_Setting=[MCGPLLCLK]
MCG_ERCLKSel=[1]
MCG_ERCLKSel_Setting=[SYSTEM_OSC]
MCG_FLL_MFactor=[640]
MCG_FLL_MFactor_Setting=[640]
MCG_FLL_RCLKSel=[1]
MCG_FLL_RCLKSel_Setting=[MCG_FRDIV]
MCG_FRDIV=[1536]
MCG_FRDIV_Setting=[1536]
MCG_PRDIV=[20]
MCG_PRDIV_Setting=[20]
MCG_VDIV=[48]
MCG_VDIV_Setting=[48]
ModuleList=[adConv1|adConv2|clockMan1|eNet1|osa1|gpio1|memoryCard1|fsl_sdhc1|pin_mux|pitTimer1|pitTimer2|pitTimer3|pitTimer4|UTIL1|KSDK1]
OUTDIV1Presc=[1]
OUTDIV1Presc_Setting=[1]
OUTDIV2Presc=[2]
OUTDIV2Presc_Setting=[2]
OUTDIV3Presc=[3]
OUTDIV3Presc_Setting=[3]
OUTDIV4Presc=[5]
OUTDIV4Presc_Setting=[5]
PEG_IncludeSharedModules=[#include "fsl_mcg_hal.h"|#include "fsl_sim_hal.h"|#include "fsl_osc_hal.h"|#include "fsl_rtc_hal.h"|#include "fsl_clock_manager.h"]
PE_G_4PEx_ToolChain_CompilerCpp_SearchUserPaths=["${ProjDirPath}/SDK/platform/hal/inc"|"${ProjDirPath}/SDK/platform/hal/inc"|"${ProjDirPath}/SDK/platform/hal/src/sim/MK64F12"|"${ProjDirPath}/SDK/platform/hal/inc"|"${ProjDirPath}/SDK/platform/hal/inc"|"${ProjDirPath}/SDK/platform/system/src/clock/MK64F12"|"${ProjDirPath}/SDK/platform/system/inc"|"${ProjDirPath}/SDK/platform/system/src/clock/MK64F12"|"${ProjDirPath}/SDK/platform/system/inc"]
PE_G_4PEx_ToolChain_Compiler_SearchUserPaths=["${ProjDirPath}/SDK/platform/hal/inc"|"${ProjDirPath}/SDK/platform/hal/inc"|"${ProjDirPath}/SDK/platform/hal/src/sim/MK64F12"|"${ProjDirPath}/SDK/platform/hal/inc"|"${ProjDirPath}/SDK/platform/hal/inc"|"${ProjDirPath}/SDK/platform/system/src/clock/MK64F12"|"${ProjDirPath}/SDK/platform/system/inc"|"${ProjDirPath}/SDK/platform/system/src/clock/MK64F12"|"${ProjDirPath}/SDK/platform/system/inc"]
PE_G_CPU_Doxygen_RegsTouchedByPeriph_MCG=[RTC_CR|SMC_PMPROT|MCG_C1|MCG_C2|MCG_C4|MCG_SC|MCG_C5|MCG_C6|MCG_C7|OSC_CR|SMC_PMCTRL|SIM_CLKDIV1|SIM_CLKDIV2|SIM_SOPT1|SIM_SOPT2]
PE_G_FSL_PIT_COMP_LIST=[pitTimer1|pitTimer2|pitTimer3|pitTimer4]
PExProducts=[]
PLLFLLSel=[1]
PLLFLLSel_Setting=[MCGPLLCLK]
RTC_ClkSel=[1]
RTC_ClkSel_Setting=[RTC_OSC]
SDHC_ClkSel=[1]
SDHC_ClkSel_Setting=[OUTDIV1Presc]
SdkComponentSourceCompilers_os_FreeRTOS=[|gcc|gcc|gcc|iar|iar|iar|arm|arm|arm|]
SdkComponentSourceCompilers_os_mqx=[iar|||||||||||||||gcc|arm|iar|||iar||||||||||||||gcc|gcc|arm|arm||]
SdkComponentSourceCompilers_os_uCOSII=[||gcc|gcc|gcc|iar|iar|iar|arm|arm|arm|gcc|gcc|gcc|iar|iar|iar|arm|arm|arm|||iar|arm|gcc|gcc|gcc|iar|iar|iar|arm|arm|arm|gcc|gcc|gcc|iar|iar|iar|arm|arm|arm||]
SdkComponentSourceCompilers_os_uCOSIII=[||gcc|gcc|gcc|iar|iar|iar|arm|arm|arm|gcc|gcc|gcc|iar|iar|iar|arm|arm|arm|||gcc|iar|arm|gcc|gcc|gcc|iar|iar|iar|arm|arm|arm|gcc|gcc|gcc|iar|iar|iar|arm|arm|arm||]
SdkComponentSourceCores_os_mqx=[|cm4|cm4||||||||||||||||||||||||||||||||||||cm0plus|cm0plus]
SdkComponentSourceCores_os_uCOSII=[||cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm4|cm4|cm4|cm4|cm4|cm4|cm4|cm4|cm4|||cm4|cm4|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm4|cm4|cm4|cm4|cm4|cm4|cm4|cm4|cm4||]
SdkComponentSourceCores_os_uCOSIII=[||cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm4|cm4|cm4|cm4|cm4|cm4|cm4|cm4|cm4|||cm4|cm4|cm4|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm0plus|cm4|cm4|cm4|cm4|cm4|cm4|cm4|cm4|cm4||]
SdkComponentSourceFiles_CMSIS_Include=[*$|core|*.h|*cmSimd.h|*cmFunc.h|*cmInstr.h|arm*.h|fsl_device_registers.h|*.h]
SdkComponentSourceFiles_driver_adc16=[*common*.c|*driver*.c|*irq*.c|fsl_adc16_*.h]
SdkComponentSourceFiles_driver_afe=[*common*.c|*driver*.c|*irq*.c|fsl_afe_*.h]
SdkComponentSourceFiles_driver_aoi=[*common*.c|*driver*.c|fsl_aoi_*.h]
SdkComponentSourceFiles_driver_cadc=[*common*.c|*driver*.c|fsl_cadc_*.h]
SdkComponentSourceFiles_driver_clock_manager=[*manager*.c|*.c|*common*.c|*common*.c|*.h|fsl_clock_*.h]
SdkComponentSourceFiles_driver_cmp=[*common*.c|*driver*.c|*irq*.c|fsl_cmp_*.h]
SdkComponentSourceFiles_driver_cmt=[*common*.c|*driver*.c|*irq*.c|fsl_cmt_*.h]
SdkComponentSourceFiles_driver_cop=[*common*.c|*driver*.c|fsl_cop_*.h]
SdkComponentSourceFiles_driver_crc=[*common*.c|*driver*.c|fsl_crc_*.h]
SdkComponentSourceFiles_driver_dac=[*common*.c|*driver*.c|*irq*.c|fsl_dac_*.h]
SdkComponentSourceFiles_driver_dma=[*common*.c|*driver*.c|*irq*.c|fsl_dma_*.h]
SdkComponentSourceFiles_driver_dspi=[fsl_dspi_edma_master_driver.c|fsl_dspi_common.c|fsl_dspi_edma_slave_driver.c|fsl_dspi_edma_shared_function.c|fsl_dspi_edma_master_driver.h|fsl_dspi_edma_slave_driver.h|fsl_dspi_edma_shared_function.h|fsl_dspi_dma_master_driver.c|fsl_dspi_common.c|fsl_dspi_dma_slave_driver.c|fsl_dspi_dma_master_driver.h|fsl_dspi_dma_slave_driver.h|fsl_dspi_common.c|fsl_dspi_master_driver.c|fsl_dspi_shared_function.c|fsl_dspi_slave_driver.c|fsl_dspi_shared_function.h|fsl_dspi_master_driver.h|fsl_dspi_slave_driver.h]
SdkComponentSourceFiles_driver_edma=[*common*.c|*driver*.c|*irq*.c|fsl_edma_*.h]
SdkComponentSourceFiles_driver_enc=[*common*.c|*driver*.c|*irq*.c|fsl_enc_*.h]
SdkComponentSourceFiles_driver_enet=[*common*.c|*driver*.c|*irq*.c|fsl_enet_*.h]
SdkComponentSourceFiles_driver_ewm=[*common*.c|*driver*.c|*irq*.c|fsl_ewm_*.h]
SdkComponentSourceFiles_driver_flexbus=[*common*.c|*driver*.c|fsl_flexbus_*.h]
SdkComponentSourceFiles_driver_flexcan=[*common*.c|*driver*.c|*irq*.c|fsl_flexcan_*.h]
SdkComponentSourceFiles_driver_flexio=[*common*.c|*flexio_driver.c|*i2s_driver.c|*spi_driver.c|*i2c_master_driver.c|*irq*.c|fsl_flexio_driver.h|fsl_flexio*uart_share.h|fsl_flexio*i2s_driver.h|fsl_flexio*spi_driver.h|fsl_flexio*i2c_master_driver.h|fsl_flexio*uart_dma_driver.h|fsl_flexio*uart_edma_driver.h|*uart_dma_driver.c|*uart_edma_driver.c|fsl_flexio*uart_driver.h|*uart_driver.c]
SdkComponentSourceFiles_driver_ftm=[*common*.c|*driver*.c|*irq*.c|fsl_ftm_*.h]
SdkComponentSourceFiles_driver_gpio=[*common*.c|*driver*.c|*irq*.c|fsl_gpio_*.h]
SdkComponentSourceFiles_driver_hwtimer=[fsl_hwtimer.c|fsl_hwtimer_systick.c|fsl_hwtimer.h|fsl_hwtimer_systick.h|fsl_hwtimer.c|fsl_hwtimer_pit.c|*common*.c|fsl_hwtimer.h|fsl_hwtimer_pit.h]
SdkComponentSourceFiles_driver_i2c=[*common*.c|*driver*.c|*function*.c|*irq*.c|fsl_i2c_*.h]
SdkComponentSourceFiles_driver_interrupt_manager=[fsl_interrupt_manager*.c|fsl_interrupt_*.h]
SdkComponentSourceFiles_driver_irtc=[*common*.c|*driver*.c|*irq*.c|fsl_irtc_*.h]
SdkComponentSourceFiles_driver_lmem_cache=[*.c|fsl_lmem_cache_driver.h]
SdkComponentSourceFiles_driver_lpsci=[fsl_lpsci_common.c|fsl_lpsci_dma_driver.c|fsl_lpsci_dma_driver.h|fsl_lpsci_common.c|fsl_lpsci_driver.c|fsl_lpsci_driver.h]
SdkComponentSourceFiles_driver_lptmr=[*common*.c|*driver*.c|*irq*.c|fsl_lptmr_*.h]
SdkComponentSourceFiles_driver_lpuart=[fsl_lpuart_common.c|fsl_lpuart_edma_driver.c|fsl_lpuart_edma_driver.h|fsl_lpuart_common.c|fsl_lpuart_dma_driver.c|fsl_lpuart_dma_driver.h|fsl_lpuart_common.c|fsl_lpuart_driver.c|fsl_lpuart_driver.h]
SdkComponentSourceFiles_driver_ltc=[*common*.c|*driver*.c|*irq*.c|fsl_ltc_*.h]
SdkComponentSourceFiles_driver_mmau=[*common*.c|*driver*.c|*irq*.c|fsl_mmau_*.h]
SdkComponentSourceFiles_driver_mpu=[*common*.c|*driver*.c|*irq*.c|fsl_mpu_*.h]
SdkComponentSourceFiles_driver_os_abstraction=[fsl_os_abstraction_mqx.c|fsl_os_abstraction.h|fsl_os_abstraction_mqx.h|fsl_os_abstraction_free_rtos.c|fsl_os_abstraction.h|fsl_os_abstraction_free_rtos.h|fsl_os_abstraction_ucosii.c|fsl_os_abstraction.h|fsl_os_abstraction_ucosii.h|fsl_os_abstraction_ucosiii.c|fsl_os_abstraction.h|fsl_os_abstraction_ucosiii.h|fsl_os_abstraction_bm.c|fsl_os_abstraction.h|fsl_os_abstraction_bm.h]
SdkComponentSourceFiles_driver_pdb=[*common*.c|*driver*.c|*irq*.c|fsl_pdb_*.h]
SdkComponentSourceFiles_driver_pit=[*common*.c|*driver*.c|*irq*.c|fsl_pit_*.h]
SdkComponentSourceFiles_driver_power_manager=[fsl_power_manager.c|fsl_power_manager_common.h|fsl_power_manager.h]
SdkComponentSourceFiles_driver_pwm=[*common*.c|*driver*.c|*irq*.c|fsl_pwm_*.h]
SdkComponentSourceFiles_driver_qspi=[*common*.c|*driver*.c|*irq*.c|fsl_qspi_*.h]
SdkComponentSourceFiles_driver_quadtmr=[*common*.c|*driver*.c|*irq*.c|fsl_quadtmr_*.h]
SdkComponentSourceFiles_driver_rnga=[*common*.c|*driver*.c|*irq*.c|fsl_rnga_*.h]
SdkComponentSourceFiles_driver_rtc=[*common*.c|*driver*.c|*irq*.c|fsl_rtc_*.h]
SdkComponentSourceFiles_driver_sai=[*common*.c|*driver*.c|*irq*.c|fsl_sai_*.h]
SdkComponentSourceFiles_driver_sdhc=[*common*.c|*driver*.c|fsl_sdhc*.h|*irq*.c]
SdkComponentSourceFiles_driver_sdramc=[*common*.c|*driver*.c|fsl_sdramc_*.h]
SdkComponentSourceFiles_driver_slcd=[*common*.c|*driver*.c|*irq*.c|fsl_slcd_*.h]
SdkComponentSourceFiles_driver_smartcard=[*common*.c|*driver*.c|*driver*.c|*driver*.h|*irq*.c|fsl_smartcard_*.h]
SdkComponentSourceFiles_driver_spi=[fsl_spi_dma_master_driver.c|fsl_spi_common.c|fsl_spi_dma_slave_driver.c|fsl_spi_dma_shared_function.c|fsl_spi_dma_master_driver.h|fsl_spi_dma_slave_driver.h|fsl_spi_dma_shared_function.h|fsl_spi_common.c|fsl_spi_master_driver.c|fsl_spi_shared_function.c|fsl_spi_slave_driver.c|fsl_spi_shared_function.h|fsl_spi_master_driver.h|fsl_spi_slave_driver.h]
SdkComponentSourceFiles_driver_tpm=[*common*.c|*driver*.c|*irq*.c|fsl_tpm_*.h]
SdkComponentSourceFiles_driver_trng=[*common*.c|*driver*.c|*irq*.c|fsl_trng_*.h]
SdkComponentSourceFiles_driver_tsi=[fsl_tsi_common.c|fsl_tsi_driver.c|fsl_tsi_driver.h|fsl_tsi_v2_driver_specific.c|fsl_tsi_v4_driver_specific.c]
SdkComponentSourceFiles_driver_uart=[fsl_uart_common.c|fsl_uart_edma_driver.c|fsl_uart_edma_driver.h|fsl_uart_common.c|fsl_uart_dma_driver.c|fsl_uart_dma_driver.h|fsl_uart_common.c|fsl_uart_driver.c|fsl_uart_driver.h]
SdkComponentSourceFiles_driver_vref=[*common*.c|*driver*.c|fsl_vref_*.h]
SdkComponentSourceFiles_driver_wdog=[*common*.c|*driver*.c|*irq*.c|fsl_wdog_*.h]
SdkComponentSourceFiles_driver_xbar=[*common*.c|*driver*.c|*irq*.c|fsl_xbar_*.h]
SdkComponentSourceFiles_hal_adc16=[fsl_adc16_*.c|fsl_adc16_*.h]
SdkComponentSourceFiles_hal_afe=[fsl_afe_*.c|fsl_afe_*.h]
SdkComponentSourceFiles_hal_aoi=[fsl_aoi_*.c|fsl_aoi_*.h]
SdkComponentSourceFiles_hal_cadc=[fsl_cadc_*.c|fsl_cadc_*.h]
SdkComponentSourceFiles_hal_cmp=[fsl_cmp_*.c|fsl_cmp_*.h]
SdkComponentSourceFiles_hal_cmt=[fsl_cmt_*.c|fsl_cmt_*.h]
SdkComponentSourceFiles_hal_cop=[fsl_cop_*.c|fsl_cop_*.h]
SdkComponentSourceFiles_hal_crc=[fsl_crc_*.c|fsl_crc_*.h]
SdkComponentSourceFiles_hal_dac=[fsl_dac_*.c|fsl_dac_*.h]
SdkComponentSourceFiles_hal_dma=[fsl_dma_*.c|fsl_dma_*.h]
SdkComponentSourceFiles_hal_dmamux=[fsl_dmamux_*.c|fsl_dmamux_*.h]
SdkComponentSourceFiles_hal_dspi=[fsl_dspi_*.c|fsl_dspi_*.h]
SdkComponentSourceFiles_hal_edma=[fsl_edma_*.c|fsl_edma_*.h]
SdkComponentSourceFiles_hal_emvsim=[fsl_emvsim_*.c|fsl_emvsim_*.h]
SdkComponentSourceFiles_hal_enc=[fsl_enc_*.c|fsl_enc_*.h]
SdkComponentSourceFiles_hal_enet=[fsl_enet_*.c|fsl_enet_*.h]
SdkComponentSourceFiles_hal_ewm=[fsl_ewm_*.c|fsl_ewm_*.h]
SdkComponentSourceFiles_hal_flexbus=[fsl_flexbus_*.c|fsl_flexbus_*.h]
SdkComponentSourceFiles_hal_flexcan=[fsl_flexcan_*.c|fsl_flexcan_*.h]
SdkComponentSourceFiles_hal_flexio=[fsl_flexio_*.c|fsl_flexio_*.h]
SdkComponentSourceFiles_hal_ftm=[fsl_ftm_*.c|fsl_ftm_*.h]
SdkComponentSourceFiles_hal_gpio=[fsl_gpio_*.c|fsl_gpio_*.h]
SdkComponentSourceFiles_hal_i2c=[fsl_i2c_*.c|fsl_i2c_*.h|fsl_misc_utilities.h]
SdkComponentSourceFiles_hal_irtc=[fsl_irtc_*.c|fsl_irtc_*.h]
SdkComponentSourceFiles_hal_llwu=[fsl_llwu_*.c|fsl_llwu_*.h]
SdkComponentSourceFiles_hal_lmem_cache=[fsl_lmem_cache_hal.c|fsl_lmem_cache_hal.h]
SdkComponentSourceFiles_hal_lpsci=[fsl_lpsci_*.c|fsl_lpsci_*.h]
SdkComponentSourceFiles_hal_lptmr=[fsl_lptmr_*.c|fsl_lptmr_*.h]
SdkComponentSourceFiles_hal_lpuart=[fsl_lpuart_*.c|fsl_lpuart_*.h]
SdkComponentSourceFiles_hal_ltc=[fsl_ltc_*.c|fsl_ltc_*.h]
SdkComponentSourceFiles_hal_mcg=[fsl_mcg_*.c|fsl_mcg_*.h]
SdkComponentSourceFiles_hal_mcglite=[fsl_mcglite_*.c|fsl_mcglite_*.h]
SdkComponentSourceFiles_hal_mmau=[fsl_mmau_*.c|fsl_mmau_*.h]
SdkComponentSourceFiles_hal_mmdvsq=[fsl_mmdvsq_*.c|fsl_mmdvsq_*.h]
SdkComponentSourceFiles_hal_mpu=[fsl_mpu_*.c|fsl_mpu_*.h]
SdkComponentSourceFiles_hal_osc=[fsl_osc_*.c|fsl_osc_*.h]
SdkComponentSourceFiles_hal_pdb=[fsl_pdb_*.c|fsl_pdb_*.h]
SdkComponentSourceFiles_hal_pit=[fsl_pit_*.c|fsl_pit_*.h]
SdkComponentSourceFiles_hal_pmc=[fsl_pmc_*.h]
SdkComponentSourceFiles_hal_port=[fsl_port_*.c|fsl_port_*.h]
SdkComponentSourceFiles_hal_pwm=[fsl_pwm_*.c|fsl_pwm_*.h]
SdkComponentSourceFiles_hal_qspi=[fsl_qspi_*.c|fsl_qspi_*.h]
SdkComponentSourceFiles_hal_quadtmr=[fsl_quadtmr_*.c|fsl_quadtmr_*.h]
SdkComponentSourceFiles_hal_rcm=[fsl_rcm_*.c|fsl_rcm_*.h]
SdkComponentSourceFiles_hal_rnga=[fsl_rnga_*.c|fsl_rnga_*.h]
SdkComponentSourceFiles_hal_rtc=[fsl_rtc_*.c|fsl_rtc_*.h]
SdkComponentSourceFiles_hal_sai=[fsl_sai_*.c|fsl_sai_*.h]
SdkComponentSourceFiles_hal_sdhc=[fsl_sdhc_*.c|fsl_sdhc_*.h]
SdkComponentSourceFiles_hal_sdramc=[fsl_sdramc_*.c|fsl_sdramc_*.h]
SdkComponentSourceFiles_hal_sim=[fsl_sim_*.h|*.c|*.h]
SdkComponentSourceFiles_hal_slcd=[fsl_slcd_*.c|fsl_slcd_*.h]
SdkComponentSourceFiles_hal_smc=[fsl_smc_*.c|fsl_smc_*.h]
SdkComponentSourceFiles_hal_spi=[fsl_spi_*.c|fsl_spi_*.h]
SdkComponentSourceFiles_hal_tpm=[fsl_tpm_*.c|fsl_tpm_*.h]
SdkComponentSourceFiles_hal_trng=[fsl_trng_*.c|fsl_trng_*.h]
SdkComponentSourceFiles_hal_tsi=[fsl_tsi_hal.h|fsl_tsi_hal.c|fsl_tsi_v2*.h|fsl_tsi_v2*.c|fsl_tsi_v4*.h|fsl_tsi_v4*.c]
SdkComponentSourceFiles_hal_uart=[fsl_uart_*.c|fsl_uart_*.h]
SdkComponentSourceFiles_hal_vref=[fsl_vref_*.c|fsl_vref_*.h]
SdkComponentSourceFiles_hal_wdog=[fsl_wdog_*.c|fsl_wdog_*.h]
SdkComponentSourceFiles_hal_xbar=[fsl_xbar_*.c|fsl_xbar_*.h]
SdkComponentSourceFiles_linker_linker=[$|device_full_name|_flash.*|$|device_full_name|_ram.*]
SdkComponentSourceFiles_os_FreeRTOS=[*.h|*.S|*.c|*.h|*.s|*.c|*.h|*.S|*.c|*.h|*.c]
SdkComponentSourceFiles_os_mqx=[*.c|*.inc|*.S|*.inc|*.c|*.c|init_bsp.c|*.c|*.c|*.c|*.c|*.c|*.c|*.c|*.c|*.c|*.c|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.h|*.inc|*.S]
SdkComponentSourceFiles_os_uCOSII=[*.c|*.h|*.S|*.c|*.h|*.asm|*.c|*.h|*.s|*.c|*.h|*.S|*.c|*.h|*.asm|*.c|*.h|*.s|*.c|*.h|*.c|*.h|*.asm|*.s|*.S|*.c|*.h|*.asm|*.c|*.h|*.s|*.c|*.h|*.S|*.c|*.h|*.asm|*.c|*.h|*.s|*.c|*.h|*.c|*.h]
SdkComponentSourceFiles_os_uCOSIII=[*.c|*.h|*.S|*.c|*.h|*.asm|*.c|*.h|*.s|*.c|*.h|*.S|*.c|*.h|*.asm|*.c|*.h|*.s|*.c|*.h|*.c|*.h|*.s|*.asm|*.s|*.S|*.c|*.h|*.asm|*.c|*.h|*.s|*.c|*.h|*.S|*.c|*.h|*.asm|*.c|*.h|*.s|*.c|*.h|*.c|*.h]
SdkComponentSourceFiles_other_debug_console=[fsl_debug_console.c|print_scan.c|print_scan.h|fsl_debug_console.h]
SdkComponentSourceFiles_other_flash=[CopyToRam.c|DEFlashPartition.c|DFlashGetProtection.c|DFlashSetProtection.c|EEEWrite.c|EERAMGetProtection.c|EERAMSetProtection.c|FlashCheckSum.c|FlashCommandSequence.c|FlashEraseAllBlock.c|FlashEraseBlock.c|FlashEraseResume.c|FlashEraseSector.c|FlashEraseSuspend.c|FlashGetSecurityState.c|FlashInit.c|FlashProgram.c|FlashProgramCheck.c|FlashProgramOnce.c|FlashProgramSection.c|FlashReadOnce.c|FlashReadResource.c|FlashSecurityBypass.c|FlashVerifyAllBlock.c|FlashVerifyBlock.c|FlashVerifySection.c|PFlashGetProtection.c|PFlashSetProtection.c|PFlashSwap.c|PFlashSwapCtl.c|SetEEEEnable.c|FTFx_KX_flash_config.h|SSD_FTFx.h|SSD_FTFx_Common.h|SSD_FTFx_Internal.h|SSD_Types.h]
SdkComponentSourceFiles_other_sdcard=[fsl_sdhc_card.c|fsl_sdhc_card.h|fsl_sdmmc_card.h|fsl_sdcard_spi.c|fsl_sdcard_spi.h|fsl_sdmmc_card.h]
SdkComponentSourceFiles_other_usb_descriptors=[usb_composite.h|usb_composite.c|usb_class_composite.h]
SdkComponentSourceFiles_other_usb_device_hid_class=[usb_class*.h|usb_class*.c|usb_hid*.h|usb_hid.c|usb_class.h|usb_class_hid.h]
SdkComponentSourceFiles_other_usb_device_msd_class=[usb_class*.h|usb_class*.c|usb_msc*.h|usb_msc*.c|usb_class.h|usb_class_msc.h]
SdkComponentSourceFiles_other_usb_ehci=[usb_ehci.h|fsl_usb_ehci_*.h]
SdkComponentSourceFiles_other_usb_framework=[adapter*.h|adapter_*.h|adapter_*.c|*.h|usb_device_stack_interface.h|*.c|*.h|*.c|*.h|*.c|*.h|usb_host_stack_interface.h|*.c|*.h|*.c|*.h|*.c|*.h|usb_host_hub_sm.h|usb_otg*.c|usb_otg*.h]
SdkComponentSourceFiles_other_usb_khci=[usb_error.h|fsl_usb_khci_*.h]
SdkComponentSourceFiles_startup_startup=[*.s|*.S|startup.h|startup.c|*.h|*.c]
SdkComponentSourcePaths_CMSIS_Include=[platform/CMSIS/Include|platform/CMSIS/Include|platform/CMSIS/Include|platform/CMSIS/Include|platform/CMSIS/Include|platform/devices|platform/devices/$|device|/include]
SdkComponentSourcePaths_driver_adc16=[platform/drivers/src/adc16|platform/drivers/src/adc16|platform/drivers/src/adc16|platform/drivers/inc]
SdkComponentSourcePaths_driver_afe=[platform/drivers/src/afe|platform/drivers/src/afe|platform/drivers/src/afe|platform/drivers/inc]
SdkComponentSourcePaths_driver_aoi=[platform/drivers/src/aoi|platform/drivers/src/aoi|platform/drivers/inc]
SdkComponentSourcePaths_driver_cadc=[platform/drivers/src/cyclicAdc|platform/drivers/src/cyclicAdc|platform/drivers/inc]
SdkComponentSourcePaths_driver_clock_manager=[platform/system/src/clock|platform/system/src/clock/$|device||platform/drivers/src/rtc|platform/drivers/src/irtc|platform/system/src/clock/$|device||platform/system/inc]
SdkComponentSourcePaths_driver_cmp=[platform/drivers/src/cmp|platform/drivers/src/cmp|platform/drivers/src/cmp|platform/drivers/inc]
SdkComponentSourcePaths_driver_cmt=[platform/drivers/src/cmt|platform/drivers/src/cmt|platform/drivers/src/cmt|platform/drivers/inc]
SdkComponentSourcePaths_driver_cop=[platform/drivers/src/cop|platform/drivers/src/cop|platform/drivers/inc]
SdkComponentSourcePaths_driver_crc=[platform/drivers/src/crc|platform/drivers/src/crc|platform/drivers/inc]
SdkComponentSourcePaths_driver_dac=[platform/drivers/src/dac|platform/drivers/src/dac|platform/drivers/src/dac|platform/drivers/inc]
SdkComponentSourcePaths_driver_dma=[platform/drivers/src/dma|platform/drivers/src/dma|platform/drivers/src/dma|platform/drivers/inc]
SdkComponentSourcePaths_driver_dspi=[platform/drivers/src/dspi|platform/drivers/src/dspi|platform/drivers/src/dspi|platform/drivers/src/dspi|platform/drivers/inc|platform/drivers/inc|platform/drivers/inc|platform/drivers/src/dspi|platform/drivers/src/dspi|platform/drivers/src/dspi|platform/drivers/inc|platform/drivers/inc|platform/drivers/src/dspi|platform/drivers/src/dspi|platform/drivers/src/dspi|platform/drivers/src/dspi|platform/drivers/inc|platform/drivers/inc|platform/drivers/inc]
SdkComponentSourcePaths_driver_edma=[platform/drivers/src/edma|platform/drivers/src/edma|platform/drivers/src/edma|platform/drivers/inc]
SdkComponentSourcePaths_driver_enc=[platform/drivers/src/enc|platform/drivers/src/enc|platform/drivers/src/enc|platform/drivers/inc]
SdkComponentSourcePaths_driver_enet=[platform/drivers/src/enet|platform/drivers/src/enet|platform/drivers/src/enet|platform/drivers/inc]
SdkComponentSourcePaths_driver_ewm=[platform/drivers/src/ewm|platform/drivers/src/ewm|platform/drivers/src/ewm|platform/drivers/inc]
SdkComponentSourcePaths_driver_flexbus=[platform/drivers/src/flexbus|platform/drivers/src/flexbus|platform/drivers/inc]
SdkComponentSourcePaths_driver_flexcan=[platform/drivers/src/flexcan|platform/drivers/src/flexcan|platform/drivers/src/flexcan|platform/drivers/inc]
SdkComponentSourcePaths_driver_flexio=[platform/drivers/src/flexio|platform/drivers/src/flexio|platform/drivers/src/flexio|platform/drivers/src/flexio|platform/drivers/src/flexio|platform/drivers/src/flexio|platform/drivers/inc|platform/drivers/inc|platform/drivers/inc|platform/drivers/inc|platform/drivers/inc|platform/drivers/inc|platform/drivers/inc|platform/drivers/src/flexio|platform/drivers/src/flexio|platform/drivers/inc|platform/drivers/src/flexio]
SdkComponentSourcePaths_driver_ftm=[platform/drivers/src/ftm|platform/drivers/src/ftm|platform/drivers/src/ftm|platform/drivers/inc]
SdkComponentSourcePaths_driver_gpio=[platform/drivers/src/gpio|platform/drivers/src/gpio|platform/drivers/src/gpio|platform/drivers/inc]
SdkComponentSourcePaths_driver_hwtimer=[platform/system/src/hwtimer|platform/system/src/hwtimer|platform/system/inc|platform/system/inc|platform/system/src/hwtimer|platform/system/src/hwtimer|platform/drivers/src/pit|platform/system/inc|platform/system/inc]
SdkComponentSourcePaths_driver_i2c=[platform/drivers/src/i2c|platform/drivers/src/i2c|platform/drivers/src/i2c|platform/drivers/src/i2c|platform/drivers/inc]
SdkComponentSourcePaths_driver_interrupt_manager=[platform/system/src/interrupt|platform/system/inc]
SdkComponentSourcePaths_driver_irtc=[platform/drivers/src/irtc|platform/drivers/src/irtc|platform/drivers/src/irtc|platform/drivers/inc]
SdkComponentSourcePaths_driver_lmem_cache=[platform/drivers/src/lmem|platform/drivers/inc]
SdkComponentSourcePaths_driver_lpsci=[platform/drivers/src/lpsci|platform/drivers/src/lpsci|platform/drivers/inc|platform/drivers/src/lpsci|platform/drivers/src/lpsci|platform/drivers/inc]
SdkComponentSourcePaths_driver_lptmr=[platform/drivers/src/lptmr|platform/drivers/src/lptmr|platform/drivers/src/lptmr|platform/drivers/inc]
SdkComponentSourcePaths_driver_lpuart=[platform/drivers/src/lpuart|platform/drivers/src/lpuart|platform/drivers/inc|platform/drivers/src/lpuart|platform/drivers/src/lpuart|platform/drivers/inc|platform/drivers/src/lpuart|platform/drivers/src/lpuart|platform/drivers/inc]
SdkComponentSourcePaths_driver_ltc=[platform/drivers/src/ltc|platform/drivers/src/ltc|platform/drivers/src/ltc|platform/drivers/inc]
SdkComponentSourcePaths_driver_mmau=[platform/drivers/src/mmau|platform/drivers/src/mmau|platform/drivers/src/mmau|platform/drivers/inc]
SdkComponentSourcePaths_driver_mpu=[platform/drivers/src/mpu|platform/drivers/src/mpu|platform/drivers/src/mpu|platform/drivers/inc]
SdkComponentSourcePaths_driver_os_abstraction=[platform/osa/src|platform/osa/inc|platform/osa/inc|platform/osa/src|platform/osa/inc|platform/osa/inc|platform/osa/src|platform/osa/inc|platform/osa/inc|platform/osa/src|platform/osa/inc|platform/osa/inc|platform/osa/src|platform/osa/inc|platform/osa/inc]
SdkComponentSourcePaths_driver_pdb=[platform/drivers/src/pdb|platform/drivers/src/pdb|platform/drivers/src/pdb|platform/drivers/inc]
SdkComponentSourcePaths_driver_pit=[platform/drivers/src/pit|platform/drivers/src/pit|platform/drivers/src/pit|platform/drivers/inc]
SdkComponentSourcePaths_driver_power_manager=[platform/system/src/power|platform/system/src/power|platform/system/inc]
SdkComponentSourcePaths_driver_pwm=[platform/drivers/src/pwm|platform/drivers/src/pwm|platform/drivers/src/pwm|platform/drivers/inc]
SdkComponentSourcePaths_driver_qspi=[platform/drivers/src/qspi|platform/drivers/src/qspi|platform/drivers/src/qspi|platform/drivers/inc]
SdkComponentSourcePaths_driver_quadtmr=[platform/drivers/src/quadtmr|platform/drivers/src/quadtmr|platform/drivers/src/quadtmr|platform/drivers/inc]
SdkComponentSourcePaths_driver_rnga=[platform/drivers/src/rnga|platform/drivers/src/rnga|platform/drivers/src/rnga|platform/drivers/inc]
SdkComponentSourcePaths_driver_rtc=[platform/drivers/src/rtc|platform/drivers/src/rtc|platform/drivers/src/rtc|platform/drivers/inc]
SdkComponentSourcePaths_driver_sai=[platform/drivers/src/sai|platform/drivers/src/sai|platform/drivers/src/sai|platform/drivers/inc]
SdkComponentSourcePaths_driver_sdhc=[platform/drivers/src/sdhc|platform/drivers/src/sdhc|platform/drivers/inc|platform/drivers/src/sdhc]
SdkComponentSourcePaths_driver_sdramc=[platform/drivers/src/sdramc|platform/drivers/src/sdramc|platform/drivers/inc]
SdkComponentSourcePaths_driver_slcd=[platform/drivers/src/slcd|platform/drivers/src/slcd|platform/drivers/src/slcd|platform/drivers/inc]
SdkComponentSourcePaths_driver_smartcard=[platform/drivers/src/smartcard|platform/drivers/src/smartcard|platform/drivers/src/smartcard/interface|platform/drivers/src/smartcard/interface|platform/drivers/src/smartcard|platform/drivers/inc]
SdkComponentSourcePaths_driver_spi=[platform/drivers/src/spi|platform/drivers/src/spi|platform/drivers/src/spi|platform/drivers/src/spi|platform/drivers/inc|platform/drivers/inc|platform/drivers/inc|platform/drivers/src/spi|platform/drivers/src/spi|platform/drivers/src/spi|platform/drivers/src/spi|platform/drivers/inc|platform/drivers/inc|platform/drivers/inc]
SdkComponentSourcePaths_driver_tpm=[platform/drivers/src/tpm|platform/drivers/src/tpm|platform/drivers/src/tpm|platform/drivers/inc]
SdkComponentSourcePaths_driver_trng=[platform/drivers/src/trng|platform/drivers/src/trng|platform/drivers/src/trng|platform/drivers/inc]
SdkComponentSourcePaths_driver_tsi=[platform/drivers/src/tsi|platform/drivers/src/tsi|platform/drivers/inc|platform/drivers/src/tsi|platform/drivers/src/tsi]
SdkComponentSourcePaths_driver_uart=[platform/drivers/src/uart|platform/drivers/src/uart|platform/drivers/inc|platform/drivers/src/uart|platform/drivers/src/uart|platform/drivers/inc|platform/drivers/src/uart|platform/drivers/src/uart|platform/drivers/inc]
SdkComponentSourcePaths_driver_vref=[platform/drivers/src/vref|platform/drivers/src/vref|platform/drivers/inc]
SdkComponentSourcePaths_driver_wdog=[platform/drivers/src/wdog|platform/drivers/src/wdog|platform/drivers/src/wdog|platform/drivers/inc]
SdkComponentSourcePaths_driver_xbar=[platform/drivers/src/xbar|platform/drivers/src/xbar|platform/drivers/src/xbar|platform/drivers/inc]
SdkComponentSourcePaths_hal_adc16=[platform/hal/src/adc16|platform/hal/inc]
SdkComponentSourcePaths_hal_afe=[platform/hal/src/afe|platform/hal/inc]
SdkComponentSourcePaths_hal_aoi=[platform/hal/src/aoi|platform/hal/inc]
SdkComponentSourcePaths_hal_cadc=[platform/hal/src/cyclicAdc|platform/hal/inc]
SdkComponentSourcePaths_hal_cmp=[platform/hal/src/cmp|platform/hal/inc]
SdkComponentSourcePaths_hal_cmt=[platform/hal/src/cmt|platform/hal/inc]
SdkComponentSourcePaths_hal_cop=[platform/hal/src/cop|platform/hal/inc]
SdkComponentSourcePaths_hal_crc=[platform/hal/src/crc|platform/hal/inc]
SdkComponentSourcePaths_hal_dac=[platform/hal/src/dac|platform/hal/inc]
SdkComponentSourcePaths_hal_dma=[platform/hal/src/dma|platform/hal/inc]
SdkComponentSourcePaths_hal_dmamux=[platform/hal/src/dmamux|platform/hal/inc]
SdkComponentSourcePaths_hal_dspi=[platform/hal/src/dspi|platform/hal/inc]
SdkComponentSourcePaths_hal_edma=[platform/hal/src/edma|platform/hal/inc]
SdkComponentSourcePaths_hal_emvsim=[platform/hal/src/emvsim|platform/hal/inc]
SdkComponentSourcePaths_hal_enc=[platform/hal/src/enc|platform/hal/inc]
SdkComponentSourcePaths_hal_enet=[platform/hal/src/enet|platform/hal/inc]
SdkComponentSourcePaths_hal_ewm=[platform/hal/src/ewm|platform/hal/inc]
SdkComponentSourcePaths_hal_flexbus=[platform/hal/src/flexbus|platform/hal/inc]
SdkComponentSourcePaths_hal_flexcan=[platform/hal/src/flexcan|platform/hal/inc]
SdkComponentSourcePaths_hal_flexio=[platform/hal/src/flexio|platform/hal/inc]
SdkComponentSourcePaths_hal_ftm=[platform/hal/src/ftm|platform/hal/inc]
SdkComponentSourcePaths_hal_gpio=[platform/hal/src/gpio|platform/hal/inc]
SdkComponentSourcePaths_hal_i2c=[platform/hal/src/i2c|platform/hal/inc|platform/utilities/inc]
SdkComponentSourcePaths_hal_irtc=[platform/hal/src/irtc|platform/hal/inc]
SdkComponentSourcePaths_hal_llwu=[platform/hal/src/llwu|platform/hal/inc]
SdkComponentSourcePaths_hal_lmem_cache=[platform/hal/src/lmem|platform/hal/inc]
SdkComponentSourcePaths_hal_lpsci=[platform/hal/src/lpsci|platform/hal/inc]
SdkComponentSourcePaths_hal_lptmr=[platform/hal/src/lptmr|platform/hal/inc]
SdkComponentSourcePaths_hal_lpuart=[platform/hal/src/lpuart|platform/hal/inc]
SdkComponentSourcePaths_hal_ltc=[platform/hal/src/ltc|platform/hal/inc]
SdkComponentSourcePaths_hal_mcg=[platform/hal/src/mcg|platform/hal/inc]
SdkComponentSourcePaths_hal_mcglite=[platform/hal/src/mcglite|platform/hal/inc]
SdkComponentSourcePaths_hal_mmau=[platform/hal/src/mmau|platform/hal/inc]
SdkComponentSourcePaths_hal_mmdvsq=[platform/hal/src/mmdvsq|platform/hal/inc]
SdkComponentSourcePaths_hal_mpu=[platform/hal/src/mpu|platform/hal/inc]
SdkComponentSourcePaths_hal_osc=[platform/hal/src/osc|platform/hal/inc]
SdkComponentSourcePaths_hal_pdb=[platform/hal/src/pdb|platform/hal/inc]
SdkComponentSourcePaths_hal_pit=[platform/hal/src/pit|platform/hal/inc]
SdkComponentSourcePaths_hal_pmc=[platform/hal/inc]
SdkComponentSourcePaths_hal_port=[platform/hal/src/port|platform/hal/inc]
SdkComponentSourcePaths_hal_pwm=[platform/hal/src/pwm|platform/hal/inc]
SdkComponentSourcePaths_hal_qspi=[platform/hal/src/qspi|platform/hal/inc]
SdkComponentSourcePaths_hal_quadtmr=[platform/hal/src/quadtmr|platform/hal/inc]
SdkComponentSourcePaths_hal_rcm=[platform/hal/src/rcm|platform/hal/inc]
SdkComponentSourcePaths_hal_rnga=[platform/hal/src/rnga|platform/hal/inc]
SdkComponentSourcePaths_hal_rtc=[platform/hal/src/rtc|platform/hal/inc]
SdkComponentSourcePaths_hal_sai=[platform/hal/src/sai|platform/hal/inc]
SdkComponentSourcePaths_hal_sdhc=[platform/hal/src/sdhc|platform/hal/inc]
SdkComponentSourcePaths_hal_sdramc=[platform/hal/src/sdramc|platform/hal/inc]
SdkComponentSourcePaths_hal_sim=[platform/hal/inc|platform/hal/src/sim/$|device||platform/hal/src/sim/$|device|]
SdkComponentSourcePaths_hal_slcd=[platform/hal/src/slcd|platform/hal/inc]
SdkComponentSourcePaths_hal_smc=[platform/hal/src/smc|platform/hal/inc]
SdkComponentSourcePaths_hal_spi=[platform/hal/src/spi|platform/hal/inc]
SdkComponentSourcePaths_hal_tpm=[platform/hal/src/tpm|platform/hal/inc]
SdkComponentSourcePaths_hal_trng=[platform/hal/src/trng|platform/hal/inc]
SdkComponentSourcePaths_hal_tsi=[platform/hal/inc|platform/hal/src/tsi|platform/hal/inc|platform/hal/src/tsi|platform/hal/inc|platform/hal/src/tsi]
SdkComponentSourcePaths_hal_uart=[platform/hal/src/uart|platform/hal/inc]
SdkComponentSourcePaths_hal_vref=[platform/hal/src/vref|platform/hal/inc]
SdkComponentSourcePaths_hal_wdog=[platform/hal/src/wdog|platform/hal/inc]
SdkComponentSourcePaths_hal_xbar=[platform/hal/src/xbar|platform/hal/inc]
SdkComponentSourcePaths_linker_linker=[platform/devices/$|device|/linker/$|compiler||platform/devices/$|device|/linker/$|compiler|]
SdkComponentSourcePaths_os_FreeRTOS=[rtos/FreeRTOS/include|rtos/FreeRTOS/port/gcc|rtos/FreeRTOS/port/gcc|rtos/FreeRTOS/port/gcc|rtos/FreeRTOS/port/iar|rtos/FreeRTOS/port/iar|rtos/FreeRTOS/port/iar|rtos/FreeRTOS/port/mdk|rtos/FreeRTOS/port/mdk|rtos/FreeRTOS/port/mdk|rtos/FreeRTOS/src]
SdkComponentSourcePaths_os_mqx=[rtos/mqx/mqx/source/psp/cortex_m/compiler/iar|rtos/mqx/mqx/source/psp/cortex_m/core/M4|rtos/mqx/mqx/source/psp/cortex_m/core/M4|rtos/mqx/mqx/source/psp/cortex_m|rtos/mqx/mqx/source/psp/cortex_m|rtos/mqx/mqx/source/kernel|rtos/mqx/mqx/source/bsp|rtos/mqx/mqx/source/nio/src|rtos/mqx/mqx/source/nio/fs|rtos/mqx/mqx/source/nio/drivers/nio_dummy/src|rtos/mqx/mqx/source/nio/drivers/nio_serial/src|rtos/mqx/mqx/source/nio/drivers/nio_tty/src|rtos/mqx/mqx/source/string|rtos/mqx/mqx_stdlib/source/stdio|rtos/mqx/mqx_stdlib/source/strings|rtos/mqx/mqx/source/psp/cortex_m/compiler/gcc_arm|rtos/mqx/mqx/source/psp/cortex_m/compiler/rv_mdk|rtos/mqx/mqx/source/psp/cortex_m/compiler/iar|rtos/mqx/mqx/source/include|rtos/mqx/config/common|rtos/mqx/mqx/source/psp/cortex_m/compiler/iar|rtos/mqx/mqx/source/psp/cortex_m|rtos/mqx/mqx/source/psp/cortex_m/cpu|rtos/mqx/config/common|rtos/mqx/mqx/source/include|rtos/mqx/mqx/source/bsp|rtos/mqx/mqx/source/nio|rtos/mqx/mqx/source/nio/src|rtos/mqx/mqx/source/nio/fs|rtos/mqx/mqx/source/nio/drivers/nio_dummy|rtos/mqx/mqx/source/nio/drivers/nio_serial|rtos/mqx/mqx/source/nio/drivers/nio_tty|rtos/mqx/mqx_stdlib/source/include|rtos/mqx/mqx_stdlib/source/stdio|rtos/mqx/mqx/source/psp/cortex_m/compiler/gcc_arm|rtos/mqx/mqx/source/psp/cortex_m/compiler/gcc_arm|rtos/mqx/mqx/source/psp/cortex_m/compiler/rv_mdk|rtos/mqx/mqx/source/psp/cortex_m/compiler/rv_mdk|rtos/mqx/mqx/source/psp/cortex_m/core/M0|rtos/mqx/mqx/source/psp/cortex_m/core/M0]
SdkComponentSourcePaths_os_uCOSII=[rtos/uCOSII/src/uC-CPU|rtos/uCOSII/src/uC-CPU|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M0/GNU|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M0/GNU|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M0/GNU|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M0/IAR|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M0/IAR|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M0/IAR|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M0/RealView|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M0/RealView|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M0/RealView|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M4/GNU|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M4/GNU|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M4/GNU|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M4/IAR|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M4/IAR|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M4/IAR|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M4/RealView|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M4/RealView|rtos/uCOSII/src/uC-CPU/ARM-Cortex-M4/RealView|rtos/uCOSII/src/uC-LIB|rtos/uCOSII/src/uC-LIB|rtos/uCOSII/src/uC-LIB/Ports/ARM-Cortex-M4/IAR|rtos/uCOSII/src/uC-LIB/Ports/ARM-Cortex-M4/RealView|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M0/Generic/GNU|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M0/Generic/GNU|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M0/Generic/GNU|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M0/Generic/IAR|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M0/Generic/IAR|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M0/Generic/IAR|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M0/Generic/RealView|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M0/Generic/RealView|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M0/Generic/RealView|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M4/Generic/GNU|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M4/Generic/GNU|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M4/Generic/GNU|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M4/Generic/IAR|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M4/Generic/IAR|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M4/Generic/IAR|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M4/Generic/RealView|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M4/Generic/RealView|rtos/uCOSII/src/uCOS-II/Ports/ARM-Cortex-M4/Generic/RealView|rtos/uCOSII/src/uCOS-II/Source|rtos/uCOSII/src/uCOS-II/Source]
SdkComponentSourcePaths_os_uCOSIII=[rtos/uCOSIII/src/uC-CPU|rtos/uCOSIII/src/uC-CPU|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M0/GNU|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M0/GNU|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M0/GNU|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M0/IAR|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M0/IAR|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M0/IAR|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M0/RealView|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M0/RealView|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M0/RealView|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M4/GNU|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M4/GNU|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M4/GNU|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M4/IAR|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M4/IAR|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M4/IAR|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M4/RealView|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M4/RealView|rtos/uCOSIII/src/uC-CPU/ARM-Cortex-M4/RealView|rtos/uCOSIII/src/uC-LIB|rtos/uCOSIII/src/uC-LIB|rtos/uCOSIII/src/uC-LIB/Ports/ARM-Cortex-M4/GNU|rtos/uCOSIII/src/uC-LIB/Ports/ARM-Cortex-M4/IAR|rtos/uCOSIII/src/uC-LIB/Ports/ARM-Cortex-M4/RealView|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M0/Generic/GNU|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M0/Generic/GNU|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M0/Generic/GNU|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M0/Generic/IAR|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M0/Generic/IAR|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M0/Generic/IAR|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M0/Generic/RealView|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M0/Generic/RealView|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M0/Generic/RealView|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M4/Generic/GNU|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M4/Generic/GNU|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M4/Generic/GNU|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M4/Generic/IAR|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M4/Generic/IAR|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M4/Generic/IAR|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M4/Generic/RealView|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M4/Generic/RealView|rtos/uCOSIII/src/uCOS-III/Ports/ARM-Cortex-M4/Generic/RealView|rtos/uCOSIII/src/uCOS-III/Source|rtos/uCOSIII/src/uCOS-III/Source]
SdkComponentSourcePaths_other_debug_console=[platform/utilities/src|platform/utilities/src|platform/utilities/src|platform/utilities/inc]
SdkComponentSourcePaths_other_flash=[platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/source|platform/drivers/src/flash/C90TFS/drvsrc/include|platform/drivers/src/flash/C90TFS/drvsrc/include|platform/drivers/src/flash/C90TFS/drvsrc/include|platform/drivers/src/flash/C90TFS/drvsrc/include|platform/drivers/src/flash/C90TFS/drvsrc/include]
SdkComponentSourcePaths_other_sdcard=[platform/composite/src/sdcard|platform/composite/inc|platform/composite/inc|platform/composite/src/sdcard|platform/composite/inc|platform/composite/inc]
SdkComponentSourcePaths_other_usb_descriptors=[usb/usb_core/device/sources/classes/composite|usb/usb_core/device/sources/classes/composite|usb/usb_core/device/sources/classes/include]
SdkComponentSourcePaths_other_usb_device_hid_class=[usb/usb_core/device/sources/classes/common|usb/usb_core/device/sources/classes/common|usb/usb_core/device/sources/classes/hid|usb/usb_core/device/sources/classes/hid|usb/usb_core/device/sources/classes/include|usb/usb_core/device/sources/classes/include]
SdkComponentSourcePaths_other_usb_device_msd_class=[usb/usb_core/device/sources/classes/common|usb/usb_core/device/sources/classes/common|usb/usb_core/device/sources/classes/msd|usb/usb_core/device/sources/classes/msd|usb/usb_core/device/sources/classes/include|usb/usb_core/device/sources/classes/include]
SdkComponentSourcePaths_other_usb_ehci=[usb/usb_core/include|usb/usb_core/hal]
SdkComponentSourcePaths_other_usb_framework=[usb/adapter/sources|usb/adapter/sources/sdk|usb/adapter/sources/sdk|usb/usb_core/include|usb/usb_core/device/include|usb/usb_core/device/sources/controller|usb/usb_core/device/sources/controller|usb/usb_core/device/sources/controller/khci|usb/usb_core/device/sources/controller/khci|usb/usb_core/device/sources/controller/ehci|usb/usb_core/device/sources/controller/ehci|usb/usb_core/host/include|usb/usb_core/host/sources/controller|usb/usb_core/host/sources/controller|usb/usb_core/host/sources/controller/khci|usb/usb_core/host/sources/controller/khci|usb/usb_core/host/sources/controller/ehci|usb/usb_core/host/sources/controller/ehci|usb/usb_core/host/sources/classes/hub|usb/usb_core/otg/sources/otg|usb/usb_core/otg/sources/otg]
SdkComponentSourcePaths_other_usb_khci=[usb/usb_core/include|usb/usb_core/hal]
SdkComponentSourcePaths_startup_startup=[platform/devices/$|device|/startup/$|compiler||platform/devices/$|device|/startup/$|compiler||platform/devices|platform/devices|platform/devices/$|device|/startup|platform/devices/$|device|/startup]
SdkComponentSourceTypes_CMSIS_Include=[c_include|c_include|c_include|c_include|c_include|c_include|c_include]
SdkComponentSourceTypes_driver_adc16=[src|src|src|c_include]
SdkComponentSourceTypes_driver_afe=[src|src|src|c_include]
SdkComponentSourceTypes_driver_aoi=[src|src|c_include]
SdkComponentSourceTypes_driver_cadc=[src|src|c_include]
SdkComponentSourceTypes_driver_clock_manager=[src|src|src|src|c_include|c_include]
SdkComponentSourceTypes_driver_cmp=[src|src|src|c_include]
SdkComponentSourceTypes_driver_cmt=[src|src|src|c_include]
SdkComponentSourceTypes_driver_cop=[src|src|c_include]
SdkComponentSourceTypes_driver_crc=[src|src|c_include]
SdkComponentSourceTypes_driver_dac=[src|src|src|c_include]
SdkComponentSourceTypes_driver_dma=[src|src|src|c_include]
SdkComponentSourceTypes_driver_dspi=[src|src|src|src|c_include|c_include|c_include|src|src|src|c_include|c_include|src|src|src|src|c_include|c_include|c_include]
SdkComponentSourceTypes_driver_edma=[src|src|src|c_include]
SdkComponentSourceTypes_driver_enc=[src|src|src|c_include]
SdkComponentSourceTypes_driver_enet=[src|src|src|c_include]
SdkComponentSourceTypes_driver_ewm=[src|src|src|c_include]
SdkComponentSourceTypes_driver_flexbus=[src|src|c_include]
SdkComponentSourceTypes_driver_flexcan=[src|src|src|c_include]
SdkComponentSourceTypes_driver_flexio=[src|src|src|src|src|src|c_include|c_include|c_include|c_include|c_include|c_include|c_include|src|src|c_include|src]
SdkComponentSourceTypes_driver_ftm=[src|src|src|c_include]
SdkComponentSourceTypes_driver_gpio=[src|src|src|c_include]
SdkComponentSourceTypes_driver_hwtimer=[src|src|c_include|c_include|src|src|src|c_include|c_include]
SdkComponentSourceTypes_driver_i2c=[src|src|src|src|c_include]
SdkComponentSourceTypes_driver_interrupt_manager=[src|c_include]
SdkComponentSourceTypes_driver_irtc=[src|src|src|c_include]
SdkComponentSourceTypes_driver_lmem_cache=[src|c_include]
SdkComponentSourceTypes_driver_lpsci=[src|src|c_include|src|src|c_include]
SdkComponentSourceTypes_driver_lptmr=[src|src|src|c_include]
SdkComponentSourceTypes_driver_lpuart=[src|src|c_include|src|src|c_include|src|src|c_include]
SdkComponentSourceTypes_driver_ltc=[src|src|src|c_include]
SdkComponentSourceTypes_driver_mmau=[src|src|src|c_include]
SdkComponentSourceTypes_driver_mpu=[src|src|src|c_include]
SdkComponentSourceTypes_driver_os_abstraction=[src|c_include|c_include|src|c_include|c_include|src|c_include|c_include|src|c_include|c_include|src|c_include|c_include]
SdkComponentSourceTypes_driver_pdb=[src|src|src|c_include]
SdkComponentSourceTypes_driver_pit=[src|src|src|c_include]
SdkComponentSourceTypes_driver_power_manager=[src|c_include|c_include]
SdkComponentSourceTypes_driver_pwm=[src|src|src|c_include]
SdkComponentSourceTypes_driver_qspi=[src|src|src|c_include]
SdkComponentSourceTypes_driver_quadtmr=[src|src|src|c_include]
SdkComponentSourceTypes_driver_rnga=[src|src|src|c_include]
SdkComponentSourceTypes_driver_rtc=[src|src|src|c_include]
SdkComponentSourceTypes_driver_sai=[src|src|src|c_include]
SdkComponentSourceTypes_driver_sdhc=[src|src|c_include|src]
SdkComponentSourceTypes_driver_sdramc=[src|src|c_include]
SdkComponentSourceTypes_driver_slcd=[src|src|src|c_include]
SdkComponentSourceTypes_driver_smartcard=[src|src|src|c_include|src|c_include]
SdkComponentSourceTypes_driver_spi=[src|src|src|src|c_include|c_include|c_include|src|src|src|src|c_include|c_include|c_include]
SdkComponentSourceTypes_driver_tpm=[src|src|src|c_include]
SdkComponentSourceTypes_driver_trng=[src|src|src|c_include]
SdkComponentSourceTypes_driver_tsi=[src|src|c_include|src|src]
SdkComponentSourceTypes_driver_uart=[src|src|c_include|src|src|c_include|src|src|c_include]
SdkComponentSourceTypes_driver_vref=[src|src|c_include]
SdkComponentSourceTypes_driver_wdog=[src|src|src|c_include]
SdkComponentSourceTypes_driver_xbar=[src|src|src|c_include]
SdkComponentSourceTypes_hal_adc16=[src|c_include]
SdkComponentSourceTypes_hal_afe=[src|c_include]
SdkComponentSourceTypes_hal_aoi=[src|c_include]
SdkComponentSourceTypes_hal_cadc=[src|c_include]
SdkComponentSourceTypes_hal_cmp=[src|c_include]
SdkComponentSourceTypes_hal_cmt=[src|c_include]
SdkComponentSourceTypes_hal_cop=[src|c_include]
SdkComponentSourceTypes_hal_crc=[src|c_include]
SdkComponentSourceTypes_hal_dac=[src|c_include]
SdkComponentSourceTypes_hal_dma=[src|c_include]
SdkComponentSourceTypes_hal_dmamux=[src|c_include]
SdkComponentSourceTypes_hal_dspi=[src|c_include]
SdkComponentSourceTypes_hal_edma=[src|c_include]
SdkComponentSourceTypes_hal_emvsim=[src|c_include]
SdkComponentSourceTypes_hal_enc=[src|c_include]
SdkComponentSourceTypes_hal_enet=[src|c_include]
SdkComponentSourceTypes_hal_ewm=[src|c_include]
SdkComponentSourceTypes_hal_flexbus=[src|c_include]
SdkComponentSourceTypes_hal_flexcan=[src|c_include]
SdkComponentSourceTypes_hal_flexio=[src|c_include]
SdkComponentSourceTypes_hal_ftm=[src|c_include]
SdkComponentSourceTypes_hal_gpio=[src|c_include]
SdkComponentSourceTypes_hal_i2c=[src|c_include|c_include]
SdkComponentSourceTypes_hal_irtc=[src|c_include]
SdkComponentSourceTypes_hal_llwu=[src|c_include]
SdkComponentSourceTypes_hal_lmem_cache=[src|c_include]
SdkComponentSourceTypes_hal_lpsci=[src|c_include]
SdkComponentSourceTypes_hal_lptmr=[src|c_include]
SdkComponentSourceTypes_hal_lpuart=[src|c_include]
SdkComponentSourceTypes_hal_ltc=[src|c_include]
SdkComponentSourceTypes_hal_mcg=[src|c_include]
SdkComponentSourceTypes_hal_mcglite=[src|c_include]
SdkComponentSourceTypes_hal_mmau=[src|c_include]
SdkComponentSourceTypes_hal_mmdvsq=[src|c_include]
SdkComponentSourceTypes_hal_mpu=[src|c_include]
SdkComponentSourceTypes_hal_osc=[src|c_include]
SdkComponentSourceTypes_hal_pdb=[src|c_include]
SdkComponentSourceTypes_hal_pit=[src|c_include]
SdkComponentSourceTypes_hal_pmc=[c_include]
SdkComponentSourceTypes_hal_port=[src|c_include]
SdkComponentSourceTypes_hal_pwm=[src|c_include]
SdkComponentSourceTypes_hal_qspi=[src|c_include]
SdkComponentSourceTypes_hal_quadtmr=[src|c_include]
SdkComponentSourceTypes_hal_rcm=[src|c_include]
SdkComponentSourceTypes_hal_rnga=[src|c_include]
SdkComponentSourceTypes_hal_rtc=[src|c_include]
SdkComponentSourceTypes_hal_sai=[src|c_include]
SdkComponentSourceTypes_hal_sdhc=[src|c_include]
SdkComponentSourceTypes_hal_sdramc=[src|c_include]
SdkComponentSourceTypes_hal_sim=[c_include|src|c_include]
SdkComponentSourceTypes_hal_slcd=[src|c_include]
SdkComponentSourceTypes_hal_smc=[src|c_include]
SdkComponentSourceTypes_hal_spi=[src|c_include]
SdkComponentSourceTypes_hal_tpm=[src|c_include]
SdkComponentSourceTypes_hal_trng=[src|c_include]
SdkComponentSourceTypes_hal_tsi=[c_include|src|c_include|src|c_include|src]
SdkComponentSourceTypes_hal_uart=[src|c_include]
SdkComponentSourceTypes_hal_vref=[src|c_include]
SdkComponentSourceTypes_hal_wdog=[src|c_include]
SdkComponentSourceTypes_hal_xbar=[src|c_include]
SdkComponentSourceTypes_linker_linker=[linker|linker]
SdkComponentSourceTypes_os_FreeRTOS=[c_include|src|src|c_include|src|src|c_include|src|src|c_include|src]
SdkComponentSourceTypes_os_mqx=[src|asm_include|src|asm_include|src|src|src|src|src|src|src|src|src|src|src|src|src|asm_include|asm_include|asm_include|c_include|c_include|c_include|c_include|c_include|c_include|c_include|c_include|c_include|c_include|c_include|c_include|c_include|c_include|asm_include|c_include|asm_include|c_include|asm_include|src]
SdkComponentSourceTypes_os_uCOSII=[src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|c_include|src|src|src|src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|c_include]
SdkComponentSourceTypes_os_uCOSIII=[src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|c_include|src|src|src|src|src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|src|c_include|src|c_include]
SdkComponentSourceTypes_other_debug_console=[src|src|c_include|c_include]
SdkComponentSourceTypes_other_flash=[src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|src|c_include|c_include|c_include|c_include|c_include]
SdkComponentSourceTypes_other_sdcard=[src|c_include|c_include|src|c_include|c_include]
SdkComponentSourceTypes_other_usb_descriptors=[c_include|src|c_include]
SdkComponentSourceTypes_other_usb_device_hid_class=[c_include|src|c_include|src|c_include|c_include]
SdkComponentSourceTypes_other_usb_device_msd_class=[c_include|src|c_include|src|c_include|c_include]
SdkComponentSourceTypes_other_usb_ehci=[c_include|c_include]
SdkComponentSourceTypes_other_usb_framework=[c_include|c_include|src|c_include|c_include|src|c_include|src|c_include|src|c_include|c_include|src|c_include|src|c_include|src|c_include|c_include|src|c_include]
SdkComponentSourceTypes_other_usb_khci=[c_include|c_include]
SdkComponentSourceTypes_startup_startup=[c_include|c_include|c_include|src|c_include|src]
SdkComponentSourceVariants_driver_adc16=[||irq|]
SdkComponentSourceVariants_driver_afe=[||irq|]
SdkComponentSourceVariants_driver_clock_manager=[||rtc|irtc||]
SdkComponentSourceVariants_driver_cmp=[||irq|]
SdkComponentSourceVariants_driver_cmt=[||irq|]
SdkComponentSourceVariants_driver_dac=[||irq|]
SdkComponentSourceVariants_driver_dma=[||irq|]
SdkComponentSourceVariants_driver_dspi=[EDMA|EDMA|EDMA|EDMA|EDMA|EDMA|EDMA|DMA|DMA|DMA|DMA|DMA|IRQ|IRQ|IRQ|IRQ|IRQ|IRQ|IRQ]
SdkComponentSourceVariants_driver_edma=[||irq|]
SdkComponentSourceVariants_driver_enc=[||irq|]
SdkComponentSourceVariants_driver_enet=[||irq|]
SdkComponentSourceVariants_driver_ewm=[||irq|]
SdkComponentSourceVariants_driver_flexcan=[||irq|]
SdkComponentSourceVariants_driver_flexio=[|||||irq||||||DMA|EDMA|DMA|EDMA|UART|UART]
SdkComponentSourceVariants_driver_ftm=[||irq|]
SdkComponentSourceVariants_driver_gpio=[||irq|]
SdkComponentSourceVariants_driver_hwtimer=[SysTick|SysTick|SysTick|SysTick|PIT|PIT|PIT|PIT|PIT]
SdkComponentSourceVariants_driver_i2c=[|||irq|]
SdkComponentSourceVariants_driver_irtc=[||irq|]
SdkComponentSourceVariants_driver_lpsci=[DMA|DMA|DMA|IRQ|IRQ|IRQ]
SdkComponentSourceVariants_driver_lptmr=[||irq|]
SdkComponentSourceVariants_driver_lpuart=[EDMA|EDMA|EDMA|DMA|DMA|DMA|IRQ|IRQ|IRQ]
SdkComponentSourceVariants_driver_ltc=[||irq|]
SdkComponentSourceVariants_driver_mmau=[||irq|]
SdkComponentSourceVariants_driver_mpu=[||irq|]
SdkComponentSourceVariants_driver_os_abstraction=[MQX_KSDK|MQX_KSDK|MQX_KSDK|FreeRTOS|FreeRTOS|FreeRTOS|uCOSII|uCOSII|uCOSII|uCOSIII|uCOSIII|uCOSIII|BareMetal|BareMetal|BareMetal]
SdkComponentSourceVariants_driver_pdb=[||irq|]
SdkComponentSourceVariants_driver_pit=[||irq|]
SdkComponentSourceVariants_driver_pwm=[||irq|]
SdkComponentSourceVariants_driver_qspi=[||irq|]
SdkComponentSourceVariants_driver_quadtmr=[||irq|]
SdkComponentSourceVariants_driver_rnga=[||irq|]
SdkComponentSourceVariants_driver_rtc=[||irq|]
SdkComponentSourceVariants_driver_sai=[||irq|]
SdkComponentSourceVariants_driver_sdhc=[|||irq]
SdkComponentSourceVariants_driver_slcd=[||irq|]
SdkComponentSourceVariants_driver_smartcard=[||||irq|]
SdkComponentSourceVariants_driver_spi=[DMA|DMA|DMA|DMA|DMA|DMA|DMA|IRQ|IRQ|IRQ|IRQ|IRQ|IRQ|IRQ]
SdkComponentSourceVariants_driver_tpm=[||irq|]
SdkComponentSourceVariants_driver_trng=[||irq|]
SdkComponentSourceVariants_driver_tsi=[|||V2|V4]
SdkComponentSourceVariants_driver_uart=[EDMA|EDMA|EDMA|DMA|DMA|DMA|IRQ|IRQ|IRQ]
SdkComponentSourceVariants_driver_wdog=[||irq|]
SdkComponentSourceVariants_driver_xbar=[||irq|]
SdkComponentSourceVariants_hal_tsi=[||V2|V2|V4|V4]
SdkComponentSourceVariants_linker_linker=[flash|ram]
SdkComponentSourceVariants_os_mqx=[|||||||MxqStandardVersion|MxqStandardVersion|MxqStandardVersion|MxqStandardVersion|MxqStandardVersion|MxqStandardVersion|MxqStandardVersion|MxqStandardVersion||||||||||||MxqStandardVersion|MxqStandardVersion|MxqStandardVersion|MxqStandardVersion|MxqStandardVersion|MxqStandardVersion|MxqStandardVersion|MxqStandardVersion||||||]
SdkComponentSourceVariants_os_uCOSII=[||||||||||||||||||||||MemCopyOptimization|MemCopyOptimization||||||||||||||||||||]
SdkComponentSourceVariants_os_uCOSIII=[||||||||||||||||||||||MemCopyOptimization|MemCopyOptimization|MemCopyOptimization||||||||||||||||||||]
SdkComponentSourceVariants_other_sdcard=[SDHC|SDHC|SDHC|DSPI|DSPI|DSPI]
SdkComponentSourceVariants_other_usb_framework=[||||device|device|device|device|device|device_ehci|device_ehci|host|host|host|host_khci|host_khci|host|host|host|otg|otg]
SdkPeGenToolchainIds_atl=[com_atollic_truestudio_gcc_symbols_defined|com_atollic_truestudio_as_symbols_defined]
SdkPeGenToolchainIds_gcc=[ilg_gnuarmeclipse_managedbuild_cross_option_c_compiler_defs|ilg_gnuarmeclipse_managedbuild_cross_option_cpp_compiler_defs]
SdkPeGenToolchainIds_iar=[iar_arm_toolchain_compiler_option_defines_v5_4_0]
SdkPeGenToolchainListValue_atl_com_atollic_truestudio_as_symbols_defined=["__ATOLLIC__"]
SdkPeGenToolchainListValue_atl_com_atollic_truestudio_gcc_symbols_defined=["CPU_$|package|"|"__ATOLLIC__"]
SdkPeGenToolchainListValue_gcc_ilg_gnuarmeclipse_managedbuild_cross_option_c_compiler_defs=["CPU_$|package|"]
SdkPeGenToolchainListValue_gcc_ilg_gnuarmeclipse_managedbuild_cross_option_cpp_compiler_defs=["CPU_$|package|"]
SdkPeGenToolchainListValue_iar_iar_arm_toolchain_compiler_option_defines_v5_4_0=["CPU_$|package|"]
SdkPeGenToolchainValues_atl=[#stringList#SdkPeGenToolchainListValue_atl_com_atollic_truestudio_gcc_symbols_defined|#stringList#SdkPeGenToolchainListValue_atl_com_atollic_truestudio_as_symbols_defined]
SdkPeGenToolchainValues_gcc=[#stringList#SdkPeGenToolchainListValue_gcc_ilg_gnuarmeclipse_managedbuild_cross_option_c_compiler_defs|#stringList#SdkPeGenToolchainListValue_gcc_ilg_gnuarmeclipse_managedbuild_cross_option_cpp_compiler_defs]
SdkPeGenToolchainValues_iar=[#stringList#SdkPeGenToolchainListValue_iar_iar_arm_toolchain_compiler_option_defines_v5_4_0]
SpeedModeList=[SpeedMode0]
SpeedModeNames=[SpeedMode0|SpeedMode1|SpeedMode2|SpeedMode3|SpeedMode4|SpeedMode5|SpeedMode6|SpeedMode7]
SystemPrescaler=[1]
SystemPrescaler_Setting=[1]
USB0_ClkSel=[1]
USB0_ClkSel_Setting=[USB0_PLLFLL0Div]
USB0_PLLFLL0Div=[1]
USB0_PLLFLL0Div_Setting=[1]
USB0_PLLFLL0Frac=[1]
USB0_PLLFLL0Frac_Setting=[1]
WDOGAddPresc=[1]
WDOGAddPresc_Setting=[1]
WDOGClkSel=[1]
WDOGClkSel_Setting=[OUTDIV2Presc]
virtual_ADC0_TotalConversionPrescaler=[1]
virtual_ADC0_TotalConversionPrescaler_Setting=[1]
virtual_ADC1_TotalConversionPrescaler=[1]
virtual_ADC1_TotalConversionPrescaler_Setting=[1]

{{DEVELOPMENT}} --------(((DEBUGINFO)))--------.{{DEVELOPMENT}} 

