Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.72 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.72 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: vga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : vga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : vga.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//fs2/tim.felgentreff$/VHDL/Pong/farbwechsel.vhd" in Library work.
Architecture behavioral of Entity farbwechsel is up to date.
Compiling vhdl file "//fs2/tim.felgentreff$/VHDL/Pong/vgadriver.vhd" in Library work.
WARNING:HDLParsers:1406 - "//fs2/tim.felgentreff$/VHDL/Pong/vgadriver.vhd" Line 42. No sensitivity list and no wait in the process
Architecture behavioral of Entity signaltiming is up to date.
Compiling vhdl file "//fs2/tim.felgentreff$/VHDL/Pong/background.vhd" in Library work.
WARNING:HDLParsers:1406 - "//fs2/tim.felgentreff$/VHDL/Pong/background.vhd" Line 63. No sensitivity list and no wait in the process
Architecture behavioral of Entity background is up to date.
Compiling vhdl file "//fs2/tim.felgentreff$/VHDL/Pong/balken.vhd" in Library work.
Entity <balken> compiled.
WARNING:HDLParsers:1406 - "//fs2/tim.felgentreff$/VHDL/Pong/balken.vhd" Line 50. No sensitivity list and no wait in the process
Entity <balken> (Architecture <behavioral>) compiled.
Compiling vhdl file "//fs2/tim.felgentreff$/VHDL/Pong/ball.vhd" in Library work.
Entity <ball> compiled.
WARNING:HDLParsers:1406 - "//fs2/tim.felgentreff$/VHDL/Pong/ball.vhd" Line 48. No sensitivity list and no wait in the process
Entity <ball> (Architecture <behavioral>) compiled.
Compiling vhdl file "//fs2/tim.felgentreff$/VHDL/Pong/ausgabe.vhd" in Library work.
WARNING:HDLParsers:1406 - "//fs2/tim.felgentreff$/VHDL/Pong/ausgabe.vhd" Line 42. No sensitivity list and no wait in the process
Architecture behavioral of Entity ausgabe is up to date.
Compiling vhdl file "//fs2/tim.felgentreff$/VHDL/Pong/vga.vhd" in Library work.
Architecture behavioral of Entity vga is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vga> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SignalTiming> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <background> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <balken> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ball> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ausgabe> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <farbwechsel> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vga> in library <work> (Architecture <behavioral>).
Entity <vga> analyzed. Unit <vga> generated.

Analyzing Entity <SignalTiming> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//fs2/tim.felgentreff$/VHDL/Pong/vgadriver.vhd" line 44: The following signals are missing in the process sensitivity list:
   clk25.
Entity <SignalTiming> analyzed. Unit <SignalTiming> generated.

Analyzing Entity <background> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//fs2/tim.felgentreff$/VHDL/Pong/background.vhd" line 65: The following signals are missing in the process sensitivity list:
   clk25.
WARNING:Xst:819 - "//fs2/tim.felgentreff$/VHDL/Pong/background.vhd" line 63: The following signals are missing in the process sensitivity list:
   chosen_background, rgbs.
Entity <background> analyzed. Unit <background> generated.

Analyzing Entity <farbwechsel> in library <work> (Architecture <behavioral>).
Entity <farbwechsel> analyzed. Unit <farbwechsel> generated.

Analyzing Entity <balken> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//fs2/tim.felgentreff$/VHDL/Pong/balken.vhd" line 66: The following signals are missing in the process sensitivity list:
   clk25.
WARNING:Xst:819 - "//fs2/tim.felgentreff$/VHDL/Pong/balken.vhd" line 50: The following signals are missing in the process sensitivity list:
   rgb_in, X, Y, ltop, rtop.
Entity <balken> analyzed. Unit <balken> generated.

Analyzing Entity <ball> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//fs2/tim.felgentreff$/VHDL/Pong/ball.vhd" line 57: The following signals are missing in the process sensitivity list:
   clk25.
WARNING:Xst:819 - "//fs2/tim.felgentreff$/VHDL/Pong/ball.vhd" line 48: The following signals are missing in the process sensitivity list:
   rgb_in, X, x_pos, Y, y_pos.
Entity <ball> analyzed. Unit <ball> generated.

Analyzing Entity <ausgabe> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//fs2/tim.felgentreff$/VHDL/Pong/ausgabe.vhd" line 42: The following signals are missing in the process sensitivity list:
   X, Y, rgb_in.
Entity <ausgabe> analyzed. Unit <ausgabe> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SignalTiming>.
    Related source file is "//fs2/tim.felgentreff$/VHDL/Pong/vgadriver.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <vsync>.
    Found 10-bit register for signal <X>.
    Found 9-bit register for signal <Y>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit up counter for signal <hcounter>.
    Found 10-bit comparator greater for signal <hsync$cmp_lt0000> created at line 60.
    Found 10-bit comparator less for signal <hsync$cmp_lt0001> created at line 60.
    Found 10-bit up counter for signal <vcounter>.
    Found 10-bit comparator greatequal for signal <vcounter$cmp_ge0000> created at line 51.
    Found 10-bit comparator greater for signal <vsync$cmp_lt0000> created at line 66.
    Found 10-bit comparator less for signal <vsync$cmp_lt0001> created at line 66.
    Found 10-bit comparator greater for signal <X$cmp_gt0000> created at line 73.
    Found 10-bit comparator less for signal <X$cmp_lt0000> created at line 76.
    Found 10-bit subtractor for signal <X$sub0000> created at line 72.
    Found 10-bit comparator greater for signal <Y$cmp_gt0000> created at line 81.
    Found 10-bit comparator less for signal <Y$cmp_lt0000> created at line 84.
    Found 9-bit subtractor for signal <Y$sub0000> created at line 80.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   9 Comparator(s).
Unit <SignalTiming> synthesized.


Synthesizing Unit <balken>.
    Related source file is "//fs2/tim.felgentreff$/VHDL/Pong/balken.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 18-bit up counter for signal <countUp>.
    Found 1-bit register for signal <ldir>.
    Found 9-bit updown counter for signal <ltop>.
    Found 1-bit register for signal <rdir>.
    Found 9-bit adder carry out for signal <rgb_out$addsub0002> created at line 60.
    Found 9-bit adder carry out for signal <rgb_out$addsub0003> created at line 54.
    Found 10-bit comparator greater for signal <rgb_out$cmp_gt0000> created at line 60.
    Found 9-bit comparator greater for signal <rgb_out$cmp_gt0001> created at line 60.
    Found 9-bit comparator greater for signal <rgb_out$cmp_gt0002> created at line 54.
    Found 10-bit comparator less for signal <rgb_out$cmp_lt0000> created at line 60.
    Found 10-bit comparator less for signal <rgb_out$cmp_lt0001> created at line 54.
    Found 10-bit comparator less for signal <rgb_out$cmp_lt0002> created at line 54.
    Found 9-bit updown counter for signal <rtop>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <balken> synthesized.


Synthesizing Unit <ball>.
    Related source file is "//fs2/tim.felgentreff$/VHDL/Pong/ball.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 19-bit up counter for signal <countUp>.
    Found 1-bit register for signal <lr>.
    Found 9-bit adder for signal <lr$addsub0000> created at line 72.
    Found 9-bit adder for signal <lr$addsub0001> created at line 62.
    Found 9-bit comparator greatequal for signal <lr$cmp_ge0000> created at line 72.
    Found 9-bit comparator greatequal for signal <lr$cmp_ge0001> created at line 62.
    Found 10-bit comparator greatequal for signal <lr$cmp_ge0002> created at line 61.
    Found 10-bit comparator greater for signal <lr$cmp_gt0000> created at line 71.
    Found 9-bit comparator lessequal for signal <lr$cmp_le0000> created at line 72.
    Found 9-bit comparator lessequal for signal <lr$cmp_le0001> created at line 62.
    Found 10-bit comparator lessequal for signal <lr$cmp_le0002> created at line 71.
    Found 11-bit subtractor for signal <rgb_out$addsub0000> created at line 52.
    Found 10-bit adder for signal <rgb_out$addsub0001> created at line 52.
    Found 10-bit subtractor for signal <rgb_out$addsub0002> created at line 52.
    Found 9-bit adder for signal <rgb_out$addsub0003> created at line 52.
    Found 11-bit comparator greater for signal <rgb_out$cmp_gt0000> created at line 52.
    Found 10-bit comparator greater for signal <rgb_out$cmp_gt0001> created at line 52.
    Found 10-bit comparator less for signal <rgb_out$cmp_lt0000> created at line 52.
    Found 9-bit comparator less for signal <rgb_out$cmp_lt0001> created at line 52.
    Found 1-bit register for signal <ud>.
    Found 9-bit comparator greater for signal <ud$cmp_gt0000> created at line 81.
    Found 10-bit updown counter for signal <x_pos>.
    Found 9-bit updown counter for signal <y_pos>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <ball> synthesized.


Synthesizing Unit <ausgabe>.
    Related source file is "//fs2/tim.felgentreff$/VHDL/Pong/ausgabe.vhd".
WARNING:Xst:647 - Input <clk25> is never used.
    Found 10-bit comparator greater for signal <rgb_out$cmp_gt0000> created at line 44.
    Found 10-bit comparator less for signal <rgb_out$cmp_lt0000> created at line 44.
    Found 9-bit comparator less for signal <rgb_out$cmp_lt0001> created at line 45.
    Summary:
	inferred   3 Comparator(s).
Unit <ausgabe> synthesized.


Synthesizing Unit <farbwechsel>.
    Related source file is "//fs2/tim.felgentreff$/VHDL/Pong/farbwechsel.vhd".
WARNING:Xst:647 - Input <X> is never used.
WARNING:Xst:647 - Input <Y> is never used.
    Found 3-bit register for signal <rgb_out>.
    Found 12-bit up counter for signal <countUp>.
    Found 3-bit up counter for signal <my_rgb>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <farbwechsel> synthesized.


Synthesizing Unit <background>.
    Related source file is "//fs2/tim.felgentreff$/VHDL/Pong/background.vhd".
WARNING:Xst:1780 - Signal <rgbs<17:0>> is never used or assigned.
    Found 3-bit up counter for signal <chosen_background>.
    Found 25-bit up counter for signal <count_up>.
    Found 1-bit register for signal <will_switch>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <background> synthesized.


Synthesizing Unit <vga>.
    Related source file is "//fs2/tim.felgentreff$/VHDL/Pong/vga.vhd".
    Found 1-bit register for signal <global_hsync>.
    Found 1-bit register for signal <global_vsync>.
    Found 1-bit register for signal <intermediate_clk25>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <vga> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 9-bit adder                                           : 3
 9-bit adder carry out                                 : 2
 9-bit subtractor                                      : 1
# Counters                                             : 12
 10-bit up counter                                     : 2
 10-bit updown counter                                 : 1
 12-bit up counter                                     : 1
 18-bit up counter                                     : 1
 19-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 2
 9-bit updown counter                                  : 3
# Registers                                            : 13
 1-bit register                                        : 10
 10-bit register                                       : 1
 3-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 30
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 8
 10-bit comparator less                                : 9
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 1
 9-bit comparator greatequal                           : 2
 9-bit comparator greater                              : 3
 9-bit comparator less                                 : 2
 9-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx92i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 9-bit adder                                           : 3
 9-bit adder carry out                                 : 2
 9-bit subtractor                                      : 1
# Counters                                             : 12
 10-bit up counter                                     : 2
 10-bit updown counter                                 : 1
 12-bit up counter                                     : 1
 18-bit up counter                                     : 1
 19-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 2
 9-bit updown counter                                  : 3
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 30
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 8
 10-bit comparator less                                : 9
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 1
 9-bit comparator greatequal                           : 2
 9-bit comparator greater                              : 3
 9-bit comparator less                                 : 2
 9-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga> ...

Optimizing unit <SignalTiming> ...

Optimizing unit <balken> ...

Optimizing unit <ball> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 169
 Flip-Flops                                            : 169

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga.ngr
Top Level Output File Name         : vga
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 813
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 88
#      LUT2                        : 133
#      LUT2_L                      : 4
#      LUT3                        : 45
#      LUT3_L                      : 1
#      LUT4                        : 129
#      LUT4_D                      : 4
#      LUT4_L                      : 6
#      MUXCY                       : 252
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 125
# FlipFlops/Latches                : 169
#      FD                          : 5
#      FDE                         : 45
#      FDR                         : 98
#      FDRE                        : 13
#      FDRS                        : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 4
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     225  out of   1920    11%  
 Number of Slice Flip Flops:           169  out of   3840     4%  
 Number of 4 input LUTs:               425  out of   3840    11%  
 Number of IOs:                         10
 Number of bonded IOBs:                 10  out of    173     5%  
 Number of GCLKs:                        2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50                              | BUFGP                  | 1     |
intermediate_clk251                | BUFG                   | 168   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.485ns (Maximum Frequency: 105.430MHz)
   Minimum input arrival time before clock: 4.748ns
   Maximum output required time after clock: 20.453ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 2.623ns (frequency: 381.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.623ns (Levels of Logic = 0)
  Source:            intermediate_clk25 (FF)
  Destination:       intermediate_clk25 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: intermediate_clk25 to intermediate_clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   0.877  intermediate_clk25 (intermediate_clk251)
     FDR:R                     1.026          intermediate_clk25
    ----------------------------------------
    Total                      2.623ns (1.746ns logic, 0.877ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'intermediate_clk251'
  Clock period: 9.485ns (frequency: 105.430MHz)
  Total number of paths / destination ports: 4756 / 350
-------------------------------------------------------------------------
Delay:               9.485ns (Levels of Logic = 9)
  Source:            male_balken/ltop_5 (FF)
  Destination:       male_ball/lr (FF)
  Source Clock:      intermediate_clk251 rising
  Destination Clock: intermediate_clk251 rising

  Data Path: male_balken/ltop_5 to male_ball/lr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.720   1.463  male_balken/ltop_5 (male_balken/ltop_5)
     LUT2_L:I0->LO         1   0.551   0.126  male_balken/Madd_rgb_out_addsub0003_xor<8>13_SW0 (N711)
     LUT4:I3->O            7   0.551   1.092  male_balken/Madd_rgb_out_addsub0003_xor<8>13 (male_balken/N101)
     LUT4:I3->O            1   0.551   0.000  male_ball/Mcompar_lr_cmp_le0001_lut<5> (male_ball/N110)
     MUXCY:S->O            1   0.500   0.000  male_ball/Mcompar_lr_cmp_le0001_cy<5> (male_ball/Mcompar_lr_cmp_le0001_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  male_ball/Mcompar_lr_cmp_le0001_cy<6> (male_ball/Mcompar_lr_cmp_le0001_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  male_ball/Mcompar_lr_cmp_le0001_cy<7> (male_ball/Mcompar_lr_cmp_le0001_cy<7>)
     MUXCY:CI->O           1   0.303   0.869  male_ball/Mcompar_lr_cmp_le0001_cy<8> (male_ball/lr_cmp_le0001)
     LUT3_L:I2->LO         1   0.551   0.126  male_ball/lr_not0001121 (male_ball/lr_not0001_map32)
     LUT4:I3->O            1   0.551   0.801  male_ball/lr_not0001158 (male_ball/lr_not0001)
     FDE:CE                    0.602          male_ball/lr
    ----------------------------------------
    Total                      9.485ns (5.008ns logic, 4.477ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'intermediate_clk251'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              4.748ns (Levels of Logic = 2)
  Source:            global_reset (PAD)
  Destination:       sigTime/hcounter_9 (FF)
  Destination Clock: intermediate_clk251 rising

  Data Path: global_reset to sigTime/hcounter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   1.216  global_reset_IBUF (global_reset_IBUF)
     LUT2:I0->O           10   0.551   1.134  sigTime/hcounter_or00002 (sigTime/hcounter_or0000)
     FDR:R                     1.026          sigTime/hcounter_0
    ----------------------------------------
    Total                      4.748ns (2.398ns logic, 2.350ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'intermediate_clk251'
  Total number of paths / destination ports: 1549 / 5
-------------------------------------------------------------------------
Offset:              20.453ns (Levels of Logic = 12)
  Source:            male_balken/ltop_5 (FF)
  Destination:       global_rgb<1> (PAD)
  Source Clock:      intermediate_clk251 rising

  Data Path: male_balken/ltop_5 to global_rgb<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.720   1.463  male_balken/ltop_5 (male_balken/ltop_5)
     LUT2_L:I0->LO         1   0.551   0.126  male_balken/Madd_rgb_out_addsub0003_xor<8>13_SW0 (N711)
     LUT4:I3->O            7   0.551   1.092  male_balken/Madd_rgb_out_addsub0003_xor<8>13 (male_balken/N101)
     LUT4:I3->O            1   0.551   0.996  male_balken/Madd_rgb_out_addsub0003_xor<8>11 (male_balken/rgb_out_addsub0003<8>)
     LUT2:I1->O            1   0.551   0.000  male_balken/Mcompar_rgb_out_cmp_lt0002_lut<8> (male_balken/N68)
     MUXCY:S->O            1   0.500   0.000  male_balken/Mcompar_rgb_out_cmp_lt0002_cy<8> (male_balken/Mcompar_rgb_out_cmp_lt0002_cy<8>)
     MUXCY:CI->O           1   0.303   1.140  male_balken/Mcompar_rgb_out_cmp_lt0002_cy<9> (male_balken/Mcompar_rgb_out_cmp_lt0002_cy<9>)
     LUT4:I0->O            1   0.551   0.827  male_balken/rgb_out<0>516 (male_balken/rgb_out<0>5_map8)
     LUT4:I3->O            3   0.551   1.246  male_balken/rgb_out<0>519 (male_balken/rgb_out<0>_bdd1)
     LUT2:I0->O            1   0.551   0.000  aus/rgb_out<1>61_SW02 (N849)
     MUXF5:I0->O           1   0.360   0.827  aus/rgb_out<1>61_SW0_f5 (N825)
     LUT4:I3->O            1   0.551   0.801  aus/rgb_out<1>72 (global_rgb_1_OBUF)
     OBUF:I->O                 5.644          global_rgb_1_OBUF (global_rgb<1>)
    ----------------------------------------
    Total                     20.453ns (11.935ns logic, 8.518ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
CPU : 20.26 / 21.06 s | Elapsed : 21.00 / 21.00 s
 
--> 

Total memory usage is 143788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    0 (   0 filtered)

