
*** Running vivado
    with args -log design_1_axis_pwm_generator_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_pwm_generator_0_2.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_axis_pwm_generator_0_2.tcl -notrace
Command: synth_design -top design_1_axis_pwm_generator_0_2 -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -808 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 317.363 ; gain = 107.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axis_pwm_generator_0_2' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_pwm_generator_0_2/synth/design_1_axis_pwm_generator_0_2.vhd:94]
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter channels bound to: 2 - type: integer 
	Parameter bit_resolution bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'axis_pwm_generator_v1_0' declared at 'c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0.vhd:6' bound to instance 'U0' of component 'axis_pwm_generator_v1_0' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_pwm_generator_0_2/synth/design_1_axis_pwm_generator_0_2.vhd:178]
INFO: [Synth 8-638] synthesizing module 'axis_pwm_generator_v1_0' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0.vhd:63]
	Parameter channels bound to: 2 - type: integer 
	Parameter bit_resolution bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axis_pwm_generator_v1_0_S_AXI_LITE' declared at 'c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0_S_AXI_LITE.vhd:5' bound to instance 'axis_pwm_generator_v1_0_S_AXI_LITE_inst' of component 'axis_pwm_generator_v1_0_S_AXI_LITE' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0.vhd:134]
INFO: [Synth 8-638] synthesizing module 'axis_pwm_generator_v1_0_S_AXI_LITE' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0_S_AXI_LITE.vhd:48]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0_S_AXI_LITE.vhd:180]
INFO: [Synth 8-226] default block is never used [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0_S_AXI_LITE.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'axis_pwm_generator_v1_0_S_AXI_LITE' (1#1) [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0_S_AXI_LITE.vhd:48]
	Parameter channels bound to: 2 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axis_pwm_generator_v1_0_S_AXIS' declared at 'c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0_S_AXIS.vhd:6' bound to instance 'axis_pwm_generator_v1_0_S_AXIS_inst' of component 'axis_pwm_generator_v1_0_S_AXIS' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'axis_pwm_generator_v1_0_S_AXIS' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0_S_AXIS.vhd:37]
	Parameter channels bound to: 2 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0_S_AXIS.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'axis_pwm_generator_v1_0_S_AXIS' (2#1) [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0_S_AXIS.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'axis_pwm_generator_v1_0' (3#1) [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/c98d/hdl/axis_pwm_generator_v1_0.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_pwm_generator_0_2' (4#1) [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_pwm_generator_0_2/synth/design_1_axis_pwm_generator_0_2.vhd:94]
WARNING: [Synth 8-3331] design axis_pwm_generator_v1_0_S_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design axis_pwm_generator_v1_0_S_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design axis_pwm_generator_v1_0_S_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design axis_pwm_generator_v1_0_S_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design axis_pwm_generator_v1_0_S_AXI_LITE has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axis_pwm_generator_v1_0_S_AXI_LITE has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axis_pwm_generator_v1_0_S_AXI_LITE has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axis_pwm_generator_v1_0_S_AXI_LITE has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axis_pwm_generator_v1_0_S_AXI_LITE has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axis_pwm_generator_v1_0_S_AXI_LITE has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 355.742 ; gain = 145.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 355.742 ; gain = 145.684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 793.984 ; gain = 0.195
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "stream_data_fifo_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stream_data_fifo_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stream_data_fifo_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "latch_flag_i" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_pwm_generator_v1_0_S_AXI_LITE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module axis_pwm_generator_v1_0_S_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axis_pwm_generator_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/axis_pwm_generator_v1_0_S_AXIS_inst/stream_data_fifo_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/axis_pwm_generator_v1_0_S_AXIS_inst/stream_data_fifo_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/axis_pwm_generator_v1_0_S_AXIS_inst/stream_data_fifo_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/latch_flag_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_axis_pwm_generator_0_2 has unconnected port s_axi_lite_awprot[2]
WARNING: [Synth 8-3331] design design_1_axis_pwm_generator_0_2 has unconnected port s_axi_lite_awprot[1]
WARNING: [Synth 8-3331] design design_1_axis_pwm_generator_0_2 has unconnected port s_axi_lite_awprot[0]
WARNING: [Synth 8-3331] design design_1_axis_pwm_generator_0_2 has unconnected port s_axi_lite_arprot[2]
WARNING: [Synth 8-3331] design design_1_axis_pwm_generator_0_2 has unconnected port s_axi_lite_arprot[1]
WARNING: [Synth 8-3331] design design_1_axis_pwm_generator_0_2 has unconnected port s_axi_lite_arprot[0]
WARNING: [Synth 8-3331] design design_1_axis_pwm_generator_0_2 has unconnected port s_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_1_axis_pwm_generator_0_2 has unconnected port s_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_axis_pwm_generator_0_2 has unconnected port s_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_axis_pwm_generator_0_2 has unconnected port s_axis_tstrb[0]
INFO: [Synth 8-3886] merging instance 'B[0]' (FDRE) to 'U0/axis_pwm_generator_v1_0_S_AXIS_inst/write_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/axis_pwm_generator_v1_0_S_AXI_LITE_inst/axi_rresp_reg[0]' (FDRE) to 'U0/axis_pwm_generator_v1_0_S_AXI_LITE_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axis_pwm_generator_v1_0_S_AXI_LITE_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axis_pwm_generator_v1_0_S_AXI_LITE_inst/axi_bresp_reg[0]' (FDRE) to 'U0/axis_pwm_generator_v1_0_S_AXI_LITE_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axis_pwm_generator_v1_0_S_AXI_LITE_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    74|
|2     |LUT1   |   182|
|3     |LUT2   |    48|
|4     |LUT3   |    48|
|5     |LUT4   |    48|
|6     |LUT5   |    29|
|7     |LUT6   |    59|
|8     |XORCY  |     2|
|9     |FDRE   |   296|
|10    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------+-----------------------------------+------+
|      |Instance                                    |Module                             |Cells |
+------+--------------------------------------------+-----------------------------------+------+
|1     |top                                         |                                   |   788|
|2     |  U0                                        |axis_pwm_generator_v1_0            |   788|
|3     |    axis_pwm_generator_v1_0_S_AXIS_inst     |axis_pwm_generator_v1_0_S_AXIS     |   182|
|4     |    axis_pwm_generator_v1_0_S_AXI_LITE_inst |axis_pwm_generator_v1_0_S_AXI_LITE |   231|
+------+--------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 793.984 ; gain = 583.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 793.984 ; gain = 115.184
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:22 . Memory (MB): peak = 793.984 ; gain = 583.926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 793.984 ; gain = 558.344
INFO: [Common 17-1381] The checkpoint 'C:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.runs/design_1_axis_pwm_generator_0_2_synth_1/design_1_axis_pwm_generator_0_2.dcp' has been generated.
