/**
 * \file IfxHsphy_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: 
 * Specification: HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Hsphy_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Hsphy_Registers
 * 
 */
#ifndef IFXHSPHY_BF_H
#define IFXHSPHY_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Hsphy_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_HSPHY_CLC_Bits.DISR */
#define IFX_HSPHY_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_CLC_Bits.DISR */
#define IFX_HSPHY_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_CLC_Bits.DISR */
#define IFX_HSPHY_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_HSPHY_CLC_Bits.DISS */
#define IFX_HSPHY_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_HSPHY_CLC_Bits.DISS */
#define IFX_HSPHY_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_CLC_Bits.DISS */
#define IFX_HSPHY_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_HSPHY_CLC_Bits.EDIS */
#define IFX_HSPHY_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_HSPHY_CLC_Bits.EDIS */
#define IFX_HSPHY_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_CLC_Bits.EDIS */
#define IFX_HSPHY_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_HSPHY_ID_Bits.MOD_REV */
#define IFX_HSPHY_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_HSPHY_ID_Bits.MOD_REV */
#define IFX_HSPHY_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_ID_Bits.MOD_REV */
#define IFX_HSPHY_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_HSPHY_ID_Bits.MOD_TYPE */
#define IFX_HSPHY_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_HSPHY_ID_Bits.MOD_TYPE */
#define IFX_HSPHY_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_ID_Bits.MOD_TYPE */
#define IFX_HSPHY_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_HSPHY_ID_Bits.MOD_NUM */
#define IFX_HSPHY_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_HSPHY_ID_Bits.MOD_NUM */
#define IFX_HSPHY_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_ID_Bits.MOD_NUM */
#define IFX_HSPHY_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_HSPHY_RST_CTRLA_Bits.KRST */
#define IFX_HSPHY_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_HSPHY_RST_CTRLA_Bits.KRST */
#define IFX_HSPHY_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_RST_CTRLA_Bits.KRST */
#define IFX_HSPHY_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_HSPHY_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_HSPHY_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_HSPHY_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_HSPHY_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_HSPHY_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_HSPHY_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_HSPHY_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_HSPHY_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_HSPHY_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_HSPHY_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_HSPHY_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_HSPHY_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_HSPHY_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_HSPHY_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_HSPHY_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_HSPHY_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_HSPHY_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_HSPHY_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_HSPHY_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_HSPHY_RST_CTRLB_Bits.KRST */
#define IFX_HSPHY_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_HSPHY_RST_CTRLB_Bits.KRST */
#define IFX_HSPHY_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_RST_CTRLB_Bits.KRST */
#define IFX_HSPHY_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_HSPHY_RST_CTRLB_Bits.STATCLR */
#define IFX_HSPHY_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_RST_CTRLB_Bits.STATCLR */
#define IFX_HSPHY_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_RST_CTRLB_Bits.STATCLR */
#define IFX_HSPHY_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_HSPHY_RST_STAT_Bits.KRST */
#define IFX_HSPHY_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_HSPHY_RST_STAT_Bits.KRST */
#define IFX_HSPHY_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_RST_STAT_Bits.KRST */
#define IFX_HSPHY_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_HSPHY_RST_STAT_Bits.GRST0 */
#define IFX_HSPHY_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_RST_STAT_Bits.GRST0 */
#define IFX_HSPHY_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_RST_STAT_Bits.GRST0 */
#define IFX_HSPHY_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_HSPHY_RST_STAT_Bits.GRST1 */
#define IFX_HSPHY_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_HSPHY_RST_STAT_Bits.GRST1 */
#define IFX_HSPHY_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_RST_STAT_Bits.GRST1 */
#define IFX_HSPHY_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_HSPHY_RST_STAT_Bits.GRST2 */
#define IFX_HSPHY_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_HSPHY_RST_STAT_Bits.GRST2 */
#define IFX_HSPHY_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_RST_STAT_Bits.GRST2 */
#define IFX_HSPHY_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_HSPHY_RST_STAT_Bits.GRST3 */
#define IFX_HSPHY_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_HSPHY_RST_STAT_Bits.GRST3 */
#define IFX_HSPHY_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_RST_STAT_Bits.GRST3 */
#define IFX_HSPHY_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_HSPHY_PROT_Bits.STATE */
#define IFX_HSPHY_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_HSPHY_PROT_Bits.STATE */
#define IFX_HSPHY_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_PROT_Bits.STATE */
#define IFX_HSPHY_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_HSPHY_PROT_Bits.SWEN */
#define IFX_HSPHY_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PROT_Bits.SWEN */
#define IFX_HSPHY_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PROT_Bits.SWEN */
#define IFX_HSPHY_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_HSPHY_PROT_Bits.VM */
#define IFX_HSPHY_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_HSPHY_PROT_Bits.VM */
#define IFX_HSPHY_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_PROT_Bits.VM */
#define IFX_HSPHY_PROT_VM_OFF (16u)

/** \brief Length for Ifx_HSPHY_PROT_Bits.VMEN */
#define IFX_HSPHY_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PROT_Bits.VMEN */
#define IFX_HSPHY_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PROT_Bits.VMEN */
#define IFX_HSPHY_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_HSPHY_PROT_Bits.PRS */
#define IFX_HSPHY_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_HSPHY_PROT_Bits.PRS */
#define IFX_HSPHY_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_PROT_Bits.PRS */
#define IFX_HSPHY_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_HSPHY_PROT_Bits.PRSEN */
#define IFX_HSPHY_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PROT_Bits.PRSEN */
#define IFX_HSPHY_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PROT_Bits.PRSEN */
#define IFX_HSPHY_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_HSPHY_PROT_Bits.TAGID */
#define IFX_HSPHY_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_HSPHY_PROT_Bits.TAGID */
#define IFX_HSPHY_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_PROT_Bits.TAGID */
#define IFX_HSPHY_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_HSPHY_PROT_Bits.ODEF */
#define IFX_HSPHY_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PROT_Bits.ODEF */
#define IFX_HSPHY_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PROT_Bits.ODEF */
#define IFX_HSPHY_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_HSPHY_PROT_Bits.OWEN */
#define IFX_HSPHY_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PROT_Bits.OWEN */
#define IFX_HSPHY_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PROT_Bits.OWEN */
#define IFX_HSPHY_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN00 */
#define IFX_HSPHY_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN00 */
#define IFX_HSPHY_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN00 */
#define IFX_HSPHY_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN01 */
#define IFX_HSPHY_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN01 */
#define IFX_HSPHY_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN01 */
#define IFX_HSPHY_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN02 */
#define IFX_HSPHY_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN02 */
#define IFX_HSPHY_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN02 */
#define IFX_HSPHY_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN03 */
#define IFX_HSPHY_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN03 */
#define IFX_HSPHY_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN03 */
#define IFX_HSPHY_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN04 */
#define IFX_HSPHY_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN04 */
#define IFX_HSPHY_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN04 */
#define IFX_HSPHY_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN05 */
#define IFX_HSPHY_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN05 */
#define IFX_HSPHY_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN05 */
#define IFX_HSPHY_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN06 */
#define IFX_HSPHY_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN06 */
#define IFX_HSPHY_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN06 */
#define IFX_HSPHY_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN07 */
#define IFX_HSPHY_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN07 */
#define IFX_HSPHY_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN07 */
#define IFX_HSPHY_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN08 */
#define IFX_HSPHY_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN08 */
#define IFX_HSPHY_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN08 */
#define IFX_HSPHY_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN09 */
#define IFX_HSPHY_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN09 */
#define IFX_HSPHY_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN09 */
#define IFX_HSPHY_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN10 */
#define IFX_HSPHY_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN10 */
#define IFX_HSPHY_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN10 */
#define IFX_HSPHY_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN11 */
#define IFX_HSPHY_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN11 */
#define IFX_HSPHY_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN11 */
#define IFX_HSPHY_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN12 */
#define IFX_HSPHY_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN12 */
#define IFX_HSPHY_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN12 */
#define IFX_HSPHY_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN13 */
#define IFX_HSPHY_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN13 */
#define IFX_HSPHY_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN13 */
#define IFX_HSPHY_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN14 */
#define IFX_HSPHY_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN14 */
#define IFX_HSPHY_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN14 */
#define IFX_HSPHY_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN15 */
#define IFX_HSPHY_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN15 */
#define IFX_HSPHY_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN15 */
#define IFX_HSPHY_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN16 */
#define IFX_HSPHY_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN16 */
#define IFX_HSPHY_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN16 */
#define IFX_HSPHY_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN17 */
#define IFX_HSPHY_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN17 */
#define IFX_HSPHY_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN17 */
#define IFX_HSPHY_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN18 */
#define IFX_HSPHY_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN18 */
#define IFX_HSPHY_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN18 */
#define IFX_HSPHY_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN19 */
#define IFX_HSPHY_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN19 */
#define IFX_HSPHY_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN19 */
#define IFX_HSPHY_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN20 */
#define IFX_HSPHY_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN20 */
#define IFX_HSPHY_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN20 */
#define IFX_HSPHY_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN21 */
#define IFX_HSPHY_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN21 */
#define IFX_HSPHY_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN21 */
#define IFX_HSPHY_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN22 */
#define IFX_HSPHY_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN22 */
#define IFX_HSPHY_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN22 */
#define IFX_HSPHY_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN23 */
#define IFX_HSPHY_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN23 */
#define IFX_HSPHY_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN23 */
#define IFX_HSPHY_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN24 */
#define IFX_HSPHY_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN24 */
#define IFX_HSPHY_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN24 */
#define IFX_HSPHY_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN25 */
#define IFX_HSPHY_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN25 */
#define IFX_HSPHY_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN25 */
#define IFX_HSPHY_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN26 */
#define IFX_HSPHY_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN26 */
#define IFX_HSPHY_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN26 */
#define IFX_HSPHY_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN27 */
#define IFX_HSPHY_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN27 */
#define IFX_HSPHY_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN27 */
#define IFX_HSPHY_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN28 */
#define IFX_HSPHY_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN28 */
#define IFX_HSPHY_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN28 */
#define IFX_HSPHY_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN29 */
#define IFX_HSPHY_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN29 */
#define IFX_HSPHY_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN29 */
#define IFX_HSPHY_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN30 */
#define IFX_HSPHY_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN30 */
#define IFX_HSPHY_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN30 */
#define IFX_HSPHY_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRA_Bits.EN31 */
#define IFX_HSPHY_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRA_Bits.EN31 */
#define IFX_HSPHY_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRA_Bits.EN31 */
#define IFX_HSPHY_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_HSPHY_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN00 */
#define IFX_HSPHY_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN00 */
#define IFX_HSPHY_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN00 */
#define IFX_HSPHY_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN01 */
#define IFX_HSPHY_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN01 */
#define IFX_HSPHY_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN01 */
#define IFX_HSPHY_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN02 */
#define IFX_HSPHY_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN02 */
#define IFX_HSPHY_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN02 */
#define IFX_HSPHY_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN03 */
#define IFX_HSPHY_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN03 */
#define IFX_HSPHY_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN03 */
#define IFX_HSPHY_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN04 */
#define IFX_HSPHY_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN04 */
#define IFX_HSPHY_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN04 */
#define IFX_HSPHY_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN05 */
#define IFX_HSPHY_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN05 */
#define IFX_HSPHY_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN05 */
#define IFX_HSPHY_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN06 */
#define IFX_HSPHY_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN06 */
#define IFX_HSPHY_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN06 */
#define IFX_HSPHY_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN07 */
#define IFX_HSPHY_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN07 */
#define IFX_HSPHY_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN07 */
#define IFX_HSPHY_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN08 */
#define IFX_HSPHY_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN08 */
#define IFX_HSPHY_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN08 */
#define IFX_HSPHY_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN09 */
#define IFX_HSPHY_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN09 */
#define IFX_HSPHY_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN09 */
#define IFX_HSPHY_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN10 */
#define IFX_HSPHY_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN10 */
#define IFX_HSPHY_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN10 */
#define IFX_HSPHY_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN11 */
#define IFX_HSPHY_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN11 */
#define IFX_HSPHY_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN11 */
#define IFX_HSPHY_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN12 */
#define IFX_HSPHY_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN12 */
#define IFX_HSPHY_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN12 */
#define IFX_HSPHY_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN13 */
#define IFX_HSPHY_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN13 */
#define IFX_HSPHY_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN13 */
#define IFX_HSPHY_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN14 */
#define IFX_HSPHY_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN14 */
#define IFX_HSPHY_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN14 */
#define IFX_HSPHY_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN15 */
#define IFX_HSPHY_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN15 */
#define IFX_HSPHY_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN15 */
#define IFX_HSPHY_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN16 */
#define IFX_HSPHY_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN16 */
#define IFX_HSPHY_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN16 */
#define IFX_HSPHY_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN17 */
#define IFX_HSPHY_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN17 */
#define IFX_HSPHY_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN17 */
#define IFX_HSPHY_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN18 */
#define IFX_HSPHY_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN18 */
#define IFX_HSPHY_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN18 */
#define IFX_HSPHY_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN19 */
#define IFX_HSPHY_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN19 */
#define IFX_HSPHY_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN19 */
#define IFX_HSPHY_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN20 */
#define IFX_HSPHY_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN20 */
#define IFX_HSPHY_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN20 */
#define IFX_HSPHY_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN21 */
#define IFX_HSPHY_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN21 */
#define IFX_HSPHY_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN21 */
#define IFX_HSPHY_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN22 */
#define IFX_HSPHY_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN22 */
#define IFX_HSPHY_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN22 */
#define IFX_HSPHY_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN23 */
#define IFX_HSPHY_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN23 */
#define IFX_HSPHY_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN23 */
#define IFX_HSPHY_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN24 */
#define IFX_HSPHY_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN24 */
#define IFX_HSPHY_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN24 */
#define IFX_HSPHY_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN25 */
#define IFX_HSPHY_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN25 */
#define IFX_HSPHY_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN25 */
#define IFX_HSPHY_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN26 */
#define IFX_HSPHY_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN26 */
#define IFX_HSPHY_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN26 */
#define IFX_HSPHY_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN27 */
#define IFX_HSPHY_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN27 */
#define IFX_HSPHY_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN27 */
#define IFX_HSPHY_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN28 */
#define IFX_HSPHY_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN28 */
#define IFX_HSPHY_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN28 */
#define IFX_HSPHY_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN29 */
#define IFX_HSPHY_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN29 */
#define IFX_HSPHY_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN29 */
#define IFX_HSPHY_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN30 */
#define IFX_HSPHY_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN30 */
#define IFX_HSPHY_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN30 */
#define IFX_HSPHY_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDA_Bits.EN31 */
#define IFX_HSPHY_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDA_Bits.EN31 */
#define IFX_HSPHY_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDA_Bits.EN31 */
#define IFX_HSPHY_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_HSPHY_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.RD00 */
#define IFX_HSPHY_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.RD00 */
#define IFX_HSPHY_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.RD00 */
#define IFX_HSPHY_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.RD01 */
#define IFX_HSPHY_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.RD01 */
#define IFX_HSPHY_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.RD01 */
#define IFX_HSPHY_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.RD02 */
#define IFX_HSPHY_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.RD02 */
#define IFX_HSPHY_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.RD02 */
#define IFX_HSPHY_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.RD03 */
#define IFX_HSPHY_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.RD03 */
#define IFX_HSPHY_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.RD03 */
#define IFX_HSPHY_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.RD04 */
#define IFX_HSPHY_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.RD04 */
#define IFX_HSPHY_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.RD04 */
#define IFX_HSPHY_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.RD05 */
#define IFX_HSPHY_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.RD05 */
#define IFX_HSPHY_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.RD05 */
#define IFX_HSPHY_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.RD06 */
#define IFX_HSPHY_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.RD06 */
#define IFX_HSPHY_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.RD06 */
#define IFX_HSPHY_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.RD07 */
#define IFX_HSPHY_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.RD07 */
#define IFX_HSPHY_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.RD07 */
#define IFX_HSPHY_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.WR00 */
#define IFX_HSPHY_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.WR00 */
#define IFX_HSPHY_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.WR00 */
#define IFX_HSPHY_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.WR01 */
#define IFX_HSPHY_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.WR01 */
#define IFX_HSPHY_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.WR01 */
#define IFX_HSPHY_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.WR02 */
#define IFX_HSPHY_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.WR02 */
#define IFX_HSPHY_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.WR02 */
#define IFX_HSPHY_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.WR03 */
#define IFX_HSPHY_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.WR03 */
#define IFX_HSPHY_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.WR03 */
#define IFX_HSPHY_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.WR04 */
#define IFX_HSPHY_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.WR04 */
#define IFX_HSPHY_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.WR04 */
#define IFX_HSPHY_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.WR05 */
#define IFX_HSPHY_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.WR05 */
#define IFX_HSPHY_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.WR05 */
#define IFX_HSPHY_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.WR06 */
#define IFX_HSPHY_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.WR06 */
#define IFX_HSPHY_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.WR06 */
#define IFX_HSPHY_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_HSPHY_ACCEN_VM_Bits.WR07 */
#define IFX_HSPHY_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_VM_Bits.WR07 */
#define IFX_HSPHY_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_VM_Bits.WR07 */
#define IFX_HSPHY_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.RD00 */
#define IFX_HSPHY_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.RD00 */
#define IFX_HSPHY_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.RD00 */
#define IFX_HSPHY_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.RD01 */
#define IFX_HSPHY_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.RD01 */
#define IFX_HSPHY_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.RD01 */
#define IFX_HSPHY_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.RD02 */
#define IFX_HSPHY_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.RD02 */
#define IFX_HSPHY_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.RD02 */
#define IFX_HSPHY_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.RD03 */
#define IFX_HSPHY_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.RD03 */
#define IFX_HSPHY_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.RD03 */
#define IFX_HSPHY_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.RD04 */
#define IFX_HSPHY_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.RD04 */
#define IFX_HSPHY_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.RD04 */
#define IFX_HSPHY_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.RD05 */
#define IFX_HSPHY_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.RD05 */
#define IFX_HSPHY_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.RD05 */
#define IFX_HSPHY_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.RD06 */
#define IFX_HSPHY_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.RD06 */
#define IFX_HSPHY_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.RD06 */
#define IFX_HSPHY_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.RD07 */
#define IFX_HSPHY_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.RD07 */
#define IFX_HSPHY_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.RD07 */
#define IFX_HSPHY_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.WR00 */
#define IFX_HSPHY_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.WR00 */
#define IFX_HSPHY_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.WR00 */
#define IFX_HSPHY_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.WR01 */
#define IFX_HSPHY_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.WR01 */
#define IFX_HSPHY_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.WR01 */
#define IFX_HSPHY_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.WR02 */
#define IFX_HSPHY_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.WR02 */
#define IFX_HSPHY_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.WR02 */
#define IFX_HSPHY_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.WR03 */
#define IFX_HSPHY_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.WR03 */
#define IFX_HSPHY_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.WR03 */
#define IFX_HSPHY_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.WR04 */
#define IFX_HSPHY_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.WR04 */
#define IFX_HSPHY_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.WR04 */
#define IFX_HSPHY_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.WR05 */
#define IFX_HSPHY_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.WR05 */
#define IFX_HSPHY_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.WR05 */
#define IFX_HSPHY_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.WR06 */
#define IFX_HSPHY_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.WR06 */
#define IFX_HSPHY_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.WR06 */
#define IFX_HSPHY_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_HSPHY_ACCEN_PRS_Bits.WR07 */
#define IFX_HSPHY_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ACCEN_PRS_Bits.WR07 */
#define IFX_HSPHY_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ACCEN_PRS_Bits.WR07 */
#define IFX_HSPHY_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_HSPHY_CMNCFG_Bits.NOMVP */
#define IFX_HSPHY_CMNCFG_NOMVP_LEN (2u)

/** \brief Mask for Ifx_HSPHY_CMNCFG_Bits.NOMVP */
#define IFX_HSPHY_CMNCFG_NOMVP_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_CMNCFG_Bits.NOMVP */
#define IFX_HSPHY_CMNCFG_NOMVP_OFF (0u)

/** \brief Length for Ifx_HSPHY_CMNCFG_Bits.NOMVPH */
#define IFX_HSPHY_CMNCFG_NOMVPH_LEN (2u)

/** \brief Mask for Ifx_HSPHY_CMNCFG_Bits.NOMVPH */
#define IFX_HSPHY_CMNCFG_NOMVPH_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_CMNCFG_Bits.NOMVPH */
#define IFX_HSPHY_CMNCFG_NOMVPH_OFF (2u)

/** \brief Length for Ifx_HSPHY_CMNCFG_Bits.FSR */
#define IFX_HSPHY_CMNCFG_FSR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_CMNCFG_Bits.FSR */
#define IFX_HSPHY_CMNCFG_FSR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_CMNCFG_Bits.FSR */
#define IFX_HSPHY_CMNCFG_FSR_OFF (4u)

/** \brief Length for Ifx_HSPHY_MP8GPHY_CTRL0_Bits.EMSTEN */
#define IFX_HSPHY_MP8GPHY_CTRL0_EMSTEN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_MP8GPHY_CTRL0_Bits.EMSTEN */
#define IFX_HSPHY_MP8GPHY_CTRL0_EMSTEN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_MP8GPHY_CTRL0_Bits.EMSTEN */
#define IFX_HSPHY_MP8GPHY_CTRL0_EMSTEN_OFF (1u)

/** \brief Length for Ifx_HSPHY_MP8GPHY_CTRL0_Bits.INITACC */
#define IFX_HSPHY_MP8GPHY_CTRL0_INITACC_LEN (1u)

/** \brief Mask for Ifx_HSPHY_MP8GPHY_CTRL0_Bits.INITACC */
#define IFX_HSPHY_MP8GPHY_CTRL0_INITACC_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_MP8GPHY_CTRL0_Bits.INITACC */
#define IFX_HSPHY_MP8GPHY_CTRL0_INITACC_OFF (3u)

/** \brief Length for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.PRS */
#define IFX_HSPHY_MP8GPHY_CTRL1_PRS_LEN (1u)

/** \brief Mask for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.PRS */
#define IFX_HSPHY_MP8GPHY_CTRL1_PRS_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.PRS */
#define IFX_HSPHY_MP8GPHY_CTRL1_PRS_OFF (0u)

/** \brief Length for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.FSP */
#define IFX_HSPHY_MP8GPHY_CTRL1_FSP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.FSP */
#define IFX_HSPHY_MP8GPHY_CTRL1_FSP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.FSP */
#define IFX_HSPHY_MP8GPHY_CTRL1_FSP_OFF (1u)

/** \brief Length for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.RRSKP */
#define IFX_HSPHY_MP8GPHY_CTRL1_RRSKP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.RRSKP */
#define IFX_HSPHY_MP8GPHY_CTRL1_RRSKP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.RRSKP */
#define IFX_HSPHY_MP8GPHY_CTRL1_RRSKP_OFF (2u)

/** \brief Length for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.INITDONE */
#define IFX_HSPHY_MP8GPHY_CTRL1_INITDONE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.INITDONE */
#define IFX_HSPHY_MP8GPHY_CTRL1_INITDONE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.INITDONE */
#define IFX_HSPHY_MP8GPHY_CTRL1_INITDONE_OFF (3u)

/** \brief Length for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.EXTLDDONE */
#define IFX_HSPHY_MP8GPHY_CTRL1_EXTLDDONE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.EXTLDDONE */
#define IFX_HSPHY_MP8GPHY_CTRL1_EXTLDDONE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.EXTLDDONE */
#define IFX_HSPHY_MP8GPHY_CTRL1_EXTLDDONE_OFF (4u)

/** \brief Length for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.SRAMBYP */
#define IFX_HSPHY_MP8GPHY_CTRL1_SRAMBYP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.SRAMBYP */
#define IFX_HSPHY_MP8GPHY_CTRL1_SRAMBYP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.SRAMBYP */
#define IFX_HSPHY_MP8GPHY_CTRL1_SRAMBYP_OFF (5u)

/** \brief Length for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.BLDBYP */
#define IFX_HSPHY_MP8GPHY_CTRL1_BLDBYP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.BLDBYP */
#define IFX_HSPHY_MP8GPHY_CTRL1_BLDBYP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.BLDBYP */
#define IFX_HSPHY_MP8GPHY_CTRL1_BLDBYP_OFF (6u)

/** \brief Length for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.RST */
#define IFX_HSPHY_MP8GPHY_CTRL1_RST_LEN (1u)

/** \brief Mask for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.RST */
#define IFX_HSPHY_MP8GPHY_CTRL1_RST_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.RST */
#define IFX_HSPHY_MP8GPHY_CTRL1_RST_OFF (7u)

/** \brief Length for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.PWRDWN */
#define IFX_HSPHY_MP8GPHY_CTRL1_PWRDWN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.PWRDWN */
#define IFX_HSPHY_MP8GPHY_CTRL1_PWRDWN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_MP8GPHY_CTRL1_Bits.PWRDWN */
#define IFX_HSPHY_MP8GPHY_CTRL1_PWRDWN_OFF (8u)

/** \brief Length for Ifx_HSPHY_PHYREG_CTRL_Bits.ADDR */
#define IFX_HSPHY_PHYREG_CTRL_ADDR_LEN (17u)

/** \brief Mask for Ifx_HSPHY_PHYREG_CTRL_Bits.ADDR */
#define IFX_HSPHY_PHYREG_CTRL_ADDR_MSK (0x1ffffu)

/** \brief Offset for Ifx_HSPHY_PHYREG_CTRL_Bits.ADDR */
#define IFX_HSPHY_PHYREG_CTRL_ADDR_OFF (0u)

/** \brief Length for Ifx_HSPHY_PHYREG_CTRL_Bits.TYP */
#define IFX_HSPHY_PHYREG_CTRL_TYP_LEN (2u)

/** \brief Mask for Ifx_HSPHY_PHYREG_CTRL_Bits.TYP */
#define IFX_HSPHY_PHYREG_CTRL_TYP_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_PHYREG_CTRL_Bits.TYP */
#define IFX_HSPHY_PHYREG_CTRL_TYP_OFF (17u)

/** \brief Length for Ifx_HSPHY_PHYREG_CTRL_Bits.ACT */
#define IFX_HSPHY_PHYREG_CTRL_ACT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHYREG_CTRL_Bits.ACT */
#define IFX_HSPHY_PHYREG_CTRL_ACT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHYREG_CTRL_Bits.ACT */
#define IFX_HSPHY_PHYREG_CTRL_ACT_OFF (19u)

/** \brief Length for Ifx_HSPHY_PHYREG_DATA_Bits.DATA */
#define IFX_HSPHY_PHYREG_DATA_DATA_LEN (16u)

/** \brief Mask for Ifx_HSPHY_PHYREG_DATA_Bits.DATA */
#define IFX_HSPHY_PHYREG_DATA_DATA_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_PHYREG_DATA_Bits.DATA */
#define IFX_HSPHY_PHYREG_DATA_DATA_OFF (0u)

/** \brief Length for Ifx_HSPHY_PCIE_Bits.RX_TERM_OFFSET */
#define IFX_HSPHY_PCIE_RX_TERM_OFFSET_LEN (5u)

/** \brief Mask for Ifx_HSPHY_PCIE_Bits.RX_TERM_OFFSET */
#define IFX_HSPHY_PCIE_RX_TERM_OFFSET_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_PCIE_Bits.RX_TERM_OFFSET */
#define IFX_HSPHY_PCIE_RX_TERM_OFFSET_OFF (2u)

/** \brief Length for Ifx_HSPHY_PCIE_Bits.TXD_TERM_OFFSET */
#define IFX_HSPHY_PCIE_TXD_TERM_OFFSET_LEN (9u)

/** \brief Mask for Ifx_HSPHY_PCIE_Bits.TXD_TERM_OFFSET */
#define IFX_HSPHY_PCIE_TXD_TERM_OFFSET_MSK (0x1ffu)

/** \brief Offset for Ifx_HSPHY_PCIE_Bits.TXD_TERM_OFFSET */
#define IFX_HSPHY_PCIE_TXD_TERM_OFFSET_OFF (7u)

/** \brief Length for Ifx_HSPHY_PCIE_Bits.TXUP_TERM_OFFSET */
#define IFX_HSPHY_PCIE_TXUP_TERM_OFFSET_LEN (9u)

/** \brief Mask for Ifx_HSPHY_PCIE_Bits.TXUP_TERM_OFFSET */
#define IFX_HSPHY_PCIE_TXUP_TERM_OFFSET_MSK (0x1ffu)

/** \brief Offset for Ifx_HSPHY_PCIE_Bits.TXUP_TERM_OFFSET */
#define IFX_HSPHY_PCIE_TXUP_TERM_OFFSET_OFF (16u)

/** \brief Length for Ifx_HSPHY_ETH_Bits.MDIO */
#define IFX_HSPHY_ETH_MDIO_LEN (2u)

/** \brief Mask for Ifx_HSPHY_ETH_Bits.MDIO */
#define IFX_HSPHY_ETH_MDIO_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_ETH_Bits.MDIO */
#define IFX_HSPHY_ETH_MDIO_OFF (0u)

/** \brief Length for Ifx_HSPHY_ETH_Bits.MDIOEN */
#define IFX_HSPHY_ETH_MDIOEN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_ETH_Bits.MDIOEN */
#define IFX_HSPHY_ETH_MDIOEN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_ETH_Bits.MDIOEN */
#define IFX_HSPHY_ETH_MDIOEN_OFF (2u)

/** \brief Length for Ifx_HSPHY_ETH_Bits.CRS */
#define IFX_HSPHY_ETH_CRS_LEN (2u)

/** \brief Mask for Ifx_HSPHY_ETH_Bits.CRS */
#define IFX_HSPHY_ETH_CRS_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_ETH_Bits.CRS */
#define IFX_HSPHY_ETH_CRS_OFF (4u)

/** \brief Length for Ifx_HSPHY_ETH_Bits.COL */
#define IFX_HSPHY_ETH_COL_LEN (2u)

/** \brief Mask for Ifx_HSPHY_ETH_Bits.COL */
#define IFX_HSPHY_ETH_COL_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_ETH_Bits.COL */
#define IFX_HSPHY_ETH_COL_OFF (6u)

/** \brief Length for Ifx_HSPHY_ETH_Bits.RXCTL */
#define IFX_HSPHY_ETH_RXCTL_LEN (2u)

/** \brief Mask for Ifx_HSPHY_ETH_Bits.RXCTL */
#define IFX_HSPHY_ETH_RXCTL_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_ETH_Bits.RXCTL */
#define IFX_HSPHY_ETH_RXCTL_OFF (8u)

/** \brief Length for Ifx_HSPHY_ETH_Bits.RXER */
#define IFX_HSPHY_ETH_RXER_LEN (2u)

/** \brief Mask for Ifx_HSPHY_ETH_Bits.RXER */
#define IFX_HSPHY_ETH_RXER_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_ETH_Bits.RXER */
#define IFX_HSPHY_ETH_RXER_OFF (10u)

/** \brief Length for Ifx_HSPHY_ETH_Bits.RXD0 */
#define IFX_HSPHY_ETH_RXD0_LEN (2u)

/** \brief Mask for Ifx_HSPHY_ETH_Bits.RXD0 */
#define IFX_HSPHY_ETH_RXD0_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_ETH_Bits.RXD0 */
#define IFX_HSPHY_ETH_RXD0_OFF (12u)

/** \brief Length for Ifx_HSPHY_ETH_Bits.RXD1 */
#define IFX_HSPHY_ETH_RXD1_LEN (2u)

/** \brief Mask for Ifx_HSPHY_ETH_Bits.RXD1 */
#define IFX_HSPHY_ETH_RXD1_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_ETH_Bits.RXD1 */
#define IFX_HSPHY_ETH_RXD1_OFF (14u)

/** \brief Length for Ifx_HSPHY_ETH_Bits.RXD2 */
#define IFX_HSPHY_ETH_RXD2_LEN (2u)

/** \brief Mask for Ifx_HSPHY_ETH_Bits.RXD2 */
#define IFX_HSPHY_ETH_RXD2_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_ETH_Bits.RXD2 */
#define IFX_HSPHY_ETH_RXD2_OFF (16u)

/** \brief Length for Ifx_HSPHY_ETH_Bits.RXD3 */
#define IFX_HSPHY_ETH_RXD3_LEN (2u)

/** \brief Mask for Ifx_HSPHY_ETH_Bits.RXD3 */
#define IFX_HSPHY_ETH_RXD3_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_ETH_Bits.RXD3 */
#define IFX_HSPHY_ETH_RXD3_OFF (18u)

/** \brief Length for Ifx_HSPHY_ETH_Bits.TXCLK */
#define IFX_HSPHY_ETH_TXCLK_LEN (2u)

/** \brief Mask for Ifx_HSPHY_ETH_Bits.TXCLK */
#define IFX_HSPHY_ETH_TXCLK_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_ETH_Bits.TXCLK */
#define IFX_HSPHY_ETH_TXCLK_OFF (20u)

/** \brief Length for Ifx_HSPHY_ETH_Bits.RXCLK */
#define IFX_HSPHY_ETH_RXCLK_LEN (2u)

/** \brief Mask for Ifx_HSPHY_ETH_Bits.RXCLK */
#define IFX_HSPHY_ETH_RXCLK_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_ETH_Bits.RXCLK */
#define IFX_HSPHY_ETH_RXCLK_OFF (22u)

/** \brief Length for Ifx_HSPHY_ETH_Bits.EPR */
#define IFX_HSPHY_ETH_EPR_LEN (3u)

/** \brief Mask for Ifx_HSPHY_ETH_Bits.EPR */
#define IFX_HSPHY_ETH_EPR_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_ETH_Bits.EPR */
#define IFX_HSPHY_ETH_EPR_OFF (28u)

/** \brief Length for Ifx_HSPHY_DLL_CFG_Bits.TXCFG */
#define IFX_HSPHY_DLL_CFG_TXCFG_LEN (5u)

/** \brief Mask for Ifx_HSPHY_DLL_CFG_Bits.TXCFG */
#define IFX_HSPHY_DLL_CFG_TXCFG_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_DLL_CFG_Bits.TXCFG */
#define IFX_HSPHY_DLL_CFG_TXCFG_OFF (0u)

/** \brief Length for Ifx_HSPHY_DLL_CFG_Bits.RXCFG */
#define IFX_HSPHY_DLL_CFG_RXCFG_LEN (5u)

/** \brief Mask for Ifx_HSPHY_DLL_CFG_Bits.RXCFG */
#define IFX_HSPHY_DLL_CFG_RXCFG_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_DLL_CFG_Bits.RXCFG */
#define IFX_HSPHY_DLL_CFG_RXCFG_OFF (8u)

/** \brief Length for Ifx_HSPHY_DLL_CFG_Bits.TXEN */
#define IFX_HSPHY_DLL_CFG_TXEN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_DLL_CFG_Bits.TXEN */
#define IFX_HSPHY_DLL_CFG_TXEN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_DLL_CFG_Bits.TXEN */
#define IFX_HSPHY_DLL_CFG_TXEN_OFF (16u)

/** \brief Length for Ifx_HSPHY_DLL_CFG_Bits.FMODE */
#define IFX_HSPHY_DLL_CFG_FMODE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_DLL_CFG_Bits.FMODE */
#define IFX_HSPHY_DLL_CFG_FMODE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_DLL_CFG_Bits.FMODE */
#define IFX_HSPHY_DLL_CFG_FMODE_OFF (20u)

/** \brief Length for Ifx_HSPHY_DLL_CFG_Bits.REFCLKSE */
#define IFX_HSPHY_DLL_CFG_REFCLKSE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_DLL_CFG_Bits.REFCLKSE */
#define IFX_HSPHY_DLL_CFG_REFCLKSE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_DLL_CFG_Bits.REFCLKSE */
#define IFX_HSPHY_DLL_CFG_REFCLKSE_OFF (21u)

/** \brief Length for Ifx_HSPHY_DLL_CFG_Bits.PEN3VX */
#define IFX_HSPHY_DLL_CFG_PEN3VX_LEN (1u)

/** \brief Mask for Ifx_HSPHY_DLL_CFG_Bits.PEN3VX */
#define IFX_HSPHY_DLL_CFG_PEN3VX_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_DLL_CFG_Bits.PEN3VX */
#define IFX_HSPHY_DLL_CFG_PEN3VX_OFF (22u)

/** \brief Length for Ifx_HSPHY_DLL_CFG_Bits.PMODE */
#define IFX_HSPHY_DLL_CFG_PMODE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_DLL_CFG_Bits.PMODE */
#define IFX_HSPHY_DLL_CFG_PMODE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_DLL_CFG_Bits.PMODE */
#define IFX_HSPHY_DLL_CFG_PMODE_OFF (23u)

/** \brief Length for Ifx_HSPHY_DLL_CFG_Bits.RXEN */
#define IFX_HSPHY_DLL_CFG_RXEN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_DLL_CFG_Bits.RXEN */
#define IFX_HSPHY_DLL_CFG_RXEN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_DLL_CFG_Bits.RXEN */
#define IFX_HSPHY_DLL_CFG_RXEN_OFF (24u)

/** \brief Length for Ifx_HSPHY_DLL_CFG_Bits.TXDATCFG */
#define IFX_HSPHY_DLL_CFG_TXDATCFG_LEN (4u)

/** \brief Mask for Ifx_HSPHY_DLL_CFG_Bits.TXDATCFG */
#define IFX_HSPHY_DLL_CFG_TXDATCFG_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_DLL_CFG_Bits.TXDATCFG */
#define IFX_HSPHY_DLL_CFG_TXDATCFG_OFF (25u)

/** \brief Length for Ifx_HSPHY_DLL_CFG_Bits.RXSAMPLESEL */
#define IFX_HSPHY_DLL_CFG_RXSAMPLESEL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_DLL_CFG_Bits.RXSAMPLESEL */
#define IFX_HSPHY_DLL_CFG_RXSAMPLESEL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_DLL_CFG_Bits.RXSAMPLESEL */
#define IFX_HSPHY_DLL_CFG_RXSAMPLESEL_OFF (29u)

/** \brief Length for Ifx_HSPHY_DLL_CFG_Bits.LOCKSTAT */
#define IFX_HSPHY_DLL_CFG_LOCKSTAT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_DLL_CFG_Bits.LOCKSTAT */
#define IFX_HSPHY_DLL_CFG_LOCKSTAT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_DLL_CFG_Bits.LOCKSTAT */
#define IFX_HSPHY_DLL_CFG_LOCKSTAT_OFF (30u)

/** \brief Length for Ifx_HSPHY_DLL_CFG_Bits.POWER */
#define IFX_HSPHY_DLL_CFG_POWER_LEN (1u)

/** \brief Mask for Ifx_HSPHY_DLL_CFG_Bits.POWER */
#define IFX_HSPHY_DLL_CFG_POWER_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_DLL_CFG_Bits.POWER */
#define IFX_HSPHY_DLL_CFG_POWER_OFF (31u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.LB */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_LB_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.LB */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_LB_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.LB */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_LB_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.Reserved_1 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RESERVED_1_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.Reserved_1 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RESERVED_1_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.Reserved_1 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RESERVED_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.SS_5_2 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_SS_5_2_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.SS_5_2 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_SS_5_2_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.SS_5_2 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_SS_5_2_OFF (2u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.SS6 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_SS6_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.SS6 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_SS6_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.SS6 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_SS6_OFF (6u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.Reserved_10_7 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RESERVED_10_7_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.Reserved_10_7 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RESERVED_10_7_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.Reserved_10_7 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RESERVED_10_7_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.LPM */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_LPM_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.LPM */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_LPM_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.LPM */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_LPM_OFF (11u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.Reserved_12 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RESERVED_12_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.Reserved_12 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RESERVED_12_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.Reserved_12 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RESERVED_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.SS13 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_SS13_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.SS13 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_SS13_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.SS13 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_SS13_OFF (13u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.Reserved_14 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RESERVED_14_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.Reserved_14 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RESERVED_14_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.Reserved_14 */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RESERVED_14_OFF (14u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.RST */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RST_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.RST */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RST_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_CTRL1_Bits.RST */
#define IFX_HSPHY_XPCS_PMA_SR_CTRL1_RST_OFF (15u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.Reserved_0 */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_RESERVED_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.Reserved_0 */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_RESERVED_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.Reserved_0 */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_RESERVED_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.LPMS */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_LPMS_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.LPMS */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_LPMS_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.LPMS */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_LPMS_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.RLU */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_RLU_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.RLU */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_RLU_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.RLU */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_RLU_OFF (2u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.Reserved_6_3 */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_RESERVED_6_3_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.Reserved_6_3 */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_RESERVED_6_3_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.Reserved_6_3 */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_RESERVED_6_3_OFF (3u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.FLT */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_FLT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.FLT */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_FLT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.FLT */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_FLT_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.Reserved_15_8 */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.Reserved_15_8 */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_SR_STATUS1_Bits.Reserved_15_8 */
#define IFX_HSPHY_XPCS_PMA_SR_STATUS1_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.DET_RX_REQ_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.DET_RX_REQ_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.DET_RX_REQ_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_LVL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_LVL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_LVL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.Reserved_11 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_RESERVED_11_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.Reserved_11 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_RESERVED_11_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.Reserved_11 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_RESERVED_11_OFF (11u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.TX_CLK_RDY_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.TX_CLK_RDY_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_Bits.TX_CLK_RDY_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_Bits.TX_REQ_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_Bits.TX_REQ_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_Bits.TX_REQ_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_Bits.TX_LPD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_Bits.TX_LPD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_Bits.TX_LPD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_Bits.TX0_WIDTH */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_LEN (2u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_Bits.TX0_WIDTH */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_Bits.TX0_WIDTH */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL_Bits.TX0_IBOOST */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL_Bits.TX0_IBOOST */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL_Bits.TX0_IBOOST */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.TX0_RATE */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.TX0_RATE */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.TX0_RATE */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_3 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_3_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_3 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_3_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_3 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_3_OFF (3u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_7 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_7 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_7 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_11 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_11_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_11 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_11_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_11 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_11_OFF (11u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_15 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_15_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_15 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_15_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_15 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_15_OFF (15u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_Bits.TX_ACK_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_TX_ACK_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_Bits.TX_ACK_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_TX_ACK_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_Bits.TX_ACK_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_TX_ACK_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_Bits.DETRX_RSLT_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_Bits.DETRX_RSLT_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_Bits.DETRX_RSLT_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_Bits.Reserved_15_8 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_Bits.Reserved_15_8 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_Bits.Reserved_15_8 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_INV_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_INV_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_INV_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_RST_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_RST_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_RST_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_TERM_ACDC_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_TERM_ACDC_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_TERM_ACDC_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_DIV16P5_CLK_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_DIV16P5_CLK_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_DIV16P5_CLK_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_0_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_Bits.RX_REQ_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_Bits.RX_REQ_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_Bits.RX_REQ_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_Bits.RX_LPD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_Bits.RX_LPD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_Bits.RX_LPD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_Bits.RX0_WIDTH */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_LEN (2u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_Bits.RX0_WIDTH */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_Bits.RX0_WIDTH */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.RX0_RATE */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.RX0_RATE */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.RX0_RATE */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_3 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_3_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_3 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_3_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_3 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_3_OFF (3u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_7 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_7 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_7 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_11 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_11_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_11 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_11_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_11 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_11_OFF (11u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_15 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_15_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_15 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_15_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_15 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_15_OFF (15u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_TRACK_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_TRACK_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_TRACK_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_TRACK_EN_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_TRACK_EN_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_TRACK_EN_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_SSC_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_SSC_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_SSC_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_SSC_EN_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_SSC_EN_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_SSC_EN_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.VCO_LOW_FREQ_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.VCO_LOW_FREQ_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.VCO_LOW_FREQ_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.VCO_LOW_FREQ_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.VCO_LOW_FREQ_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.VCO_LOW_FREQ_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1_OFF (9u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.AFE_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.AFE_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.AFE_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.AFE_EN_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.AFE_EN_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.AFE_EN_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.DFE_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.DFE_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.DFE_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.DFE_EN_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.DFE_EN_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.DFE_EN_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.Reserved_15_8 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.Reserved_15_8 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_Bits.Reserved_15_8 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.RX_ACK_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_RX_ACK_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.RX_ACK_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_RX_ACK_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.RX_ACK_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_RX_ACK_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.LF_SD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_LF_SD_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.LF_SD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_LF_SD_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.LF_SD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_LF_SD_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.LF_SD_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_LF_SD_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.LF_SD_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_LF_SD_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.LF_SD_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_LF_SD_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.HF_SD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_HF_SD_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.HF_SD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_HF_SD_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.HF_SD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_HF_SD_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.HF_SD_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_HF_SD_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.HF_SD_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_HF_SD_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.HF_SD_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_HF_SD_3_1_OFF (9u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_Bits.RX_TERM_OFFSET */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_RX_TERM_OFFSET_LEN (5u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_Bits.RX_TERM_OFFSET */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_RX_TERM_OFFSET_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_Bits.RX_TERM_OFFSET */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_RX_TERM_OFFSET_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_Bits.Reserved_7_5 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_Bits.Reserved_7_5 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_Bits.Reserved_7_5 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_Bits.RX_DFE_BYP_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_Bits.RX_DFE_BYP_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_Bits.RX_DFE_BYP_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_Bits.RX_125MHZ_CLK_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_Bits.RX_125MHZ_CLK_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_Bits.RX_125MHZ_CLK_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_0_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0_Bits.RX0_MISC */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0_RX0_MISC_LEN (8u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0_Bits.RX0_MISC */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0_RX0_MISC_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0_Bits.RX0_MISC */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0_RX0_MISC_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.MPLL_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.MPLL_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.MPLL_EN_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.MPLLB_SEL_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.MPLLB_SEL_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.MPLLB_SEL_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.Reserved_15_8 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.Reserved_15_8 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.Reserved_15_8 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_MULTIPLIER */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_LEN (8u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_MULTIPLIER */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_MULTIPLIER */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_SSC_CLK_SEL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_SSC_CLK_SEL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_SSC_CLK_SEL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.Reserved_11 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_RESERVED_11_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.Reserved_11 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_RESERVED_11_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.Reserved_11 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_RESERVED_11_OFF (11u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.FRAC_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_FRAC_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.FRAC_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_FRAC_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.FRAC_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_FRAC_EN_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.FR_CFG_UP_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_FR_CFG_UP_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.FR_CFG_UP_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_FR_CFG_UP_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.FR_CFG_UP_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_FR_CFG_UP_EN_OFF (13u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_CAL_DISABLE */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_CAL_DISABLE */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_CAL_DISABLE */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_OFF (15u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_Bits.MPLLA_SSC_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_MPLLA_SSC_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_Bits.MPLLA_SSC_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_MPLLA_SSC_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_Bits.MPLLA_SSC_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_MPLLA_SSC_EN_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_Bits.Reserved_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_RESERVED_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_Bits.Reserved_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_RESERVED_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_Bits.Reserved_3_1 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_RESERVED_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_Bits.MPLLA_SSC_CLK_SEL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_Bits.MPLLA_SSC_CLK_SEL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_Bits.MPLLA_SSC_CLK_SEL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_Bits.MPLLA_FRACN_CTRL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_LEN (11u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_Bits.MPLLA_FRACN_CTRL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_MSK (0x7ffu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_Bits.MPLLA_FRACN_CTRL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_OFF (5u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV_MULT */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_LEN (7u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV_MULT */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_MSK (0x7fu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV_MULT */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV8_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV8_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV8_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV10_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV10_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV10_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_OFF (9u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV16P5_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV16P5_CLK_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV16P5_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV16P5_CLK_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV16P5_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV16P5_CLK_EN_OFF (10u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_TX_CLK_DIV */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_TX_CLK_DIV */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_TX_CLK_DIV */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_OFF (11u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_RECAL_BANK_SEL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_RECAL_BANK_SEL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_RECAL_BANK_SEL */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_OFF (14u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_WRD_DIV2_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_WRD_DIV2_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_WRD_DIV2_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN_OFF (15u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_Bits.CP_INT */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_CP_INT_LEN (5u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_Bits.CP_INT */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_CP_INT_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_Bits.CP_INT */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_CP_INT_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_Bits.Reserved_7_5 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_Bits.Reserved_7_5 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_Bits.Reserved_7_5 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_Bits.CP_PROP */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_CP_PROP_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_Bits.CP_PROP */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_CP_PROP_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_Bits.CP_PROP */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_CP_PROP_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_Bits.CP_INT_GS */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_CP_INT_GS_LEN (5u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_Bits.CP_INT_GS */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_CP_INT_GS_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_Bits.CP_INT_GS */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_CP_INT_GS_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_Bits.Reserved_7_5 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_Bits.Reserved_7_5 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_Bits.Reserved_7_5 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_Bits.CP_PROP_GS */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_CP_PROP_GS_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_Bits.CP_PROP_GS */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_CP_PROP_GS_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_Bits.CP_PROP_GS */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_CP_PROP_GS_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_CLK_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_USE_PAD */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_USE_PAD */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_USE_PAD */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_CLK_DIV2 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_CLK_DIV2 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_CLK_DIV2 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_OFF (2u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_RANGE */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_RANGE */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_RANGE */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_OFF (3u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_MPLLA_DIV2 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_MPLLA_DIV2 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_MPLLA_DIV2 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_OFF (6u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_MPLLA_DIV */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_MPLLA_DIV */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_MPLLA_DIV */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV_OFF (10u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0_Bits.VCO_LD_VAL_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_LEN (13u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0_Bits.VCO_LD_VAL_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_MSK (0x1fffu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0_Bits.VCO_LD_VAL_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0_Bits.Reserved_15_13 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0_RESERVED_15_13_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0_Bits.Reserved_15_13 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0_RESERVED_15_13_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0_Bits.Reserved_15_13 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0_RESERVED_15_13_OFF (13u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_Bits.VCO_REF_LD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0_LEN (6u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_Bits.VCO_REF_LD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_Bits.VCO_REF_LD_0 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_Bits.Reserved_6 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_RESERVED_6_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_Bits.Reserved_6 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_RESERVED_6_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_Bits.Reserved_6 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_RESERVED_6_OFF (6u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_Bits.Reserved_7 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_Bits.Reserved_7 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_Bits.Reserved_7 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_Bits.Reserved_15_14 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_Bits.Reserved_15_14 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_Bits.Reserved_15_14 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0_RESERVED_15_14_OFF (14u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_Bits.INIT_DN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_INIT_DN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_Bits.INIT_DN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_INIT_DN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_Bits.INIT_DN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_INIT_DN_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_Bits.EXT_LD_DN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_EXT_LD_DN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_Bits.EXT_LD_DN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_EXT_LD_DN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_Bits.EXT_LD_DN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_EXT_LD_DN_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_Bits.BTLD_BYP */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_BTLD_BYP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_Bits.BTLD_BYP */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_BTLD_BYP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_Bits.BTLD_BYP */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_BTLD_BYP_OFF (2u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_Bits.Reserved_15_4 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_RESERVED_15_4_LEN (12u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_Bits.Reserved_15_4 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_RESERVED_15_4_MSK (0xfffu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_Bits.Reserved_15_4 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM_RESERVED_15_4_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_Bits.SUP_MISC */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_SUP_MISC_LEN (8u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_Bits.SUP_MISC */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_SUP_MISC_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_Bits.SUP_MISC */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_SUP_MISC_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_Bits.REF_CLK_DET_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_REF_CLK_DET_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_Bits.REF_CLK_DET_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_REF_CLK_DET_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_Bits.REF_CLK_DET_EN */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_REF_CLK_DET_EN_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_Bits.Reserved_15_9 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_RESERVED_15_9_LEN (7u)

/** \brief Mask for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_Bits.Reserved_15_9 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_RESERVED_15_9_MSK (0x7fu)

/** \brief Offset for Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_Bits.Reserved_15_9 */
#define IFX_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2_RESERVED_15_9_OFF (9u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.Reserved_1_0 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_RESERVED_1_0_LEN (2u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.Reserved_1_0 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_RESERVED_1_0_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.Reserved_1_0 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_RESERVED_1_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.SS_5_2 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_SS_5_2_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.SS_5_2 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_SS_5_2_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.SS_5_2 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_SS_5_2_OFF (2u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.SS6 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_SS6_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.SS6 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_SS6_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.SS6 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_SS6_OFF (6u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.Reserved_8_7 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_RESERVED_8_7_LEN (2u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.Reserved_8_7 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_RESERVED_8_7_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.Reserved_8_7 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_RESERVED_8_7_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.XAUI_STOP */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_XAUI_STOP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.XAUI_STOP */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_XAUI_STOP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.XAUI_STOP */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_XAUI_STOP_OFF (9u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.LPM */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_LPM_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.LPM */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_LPM_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.LPM */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_LPM_OFF (11u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.Reserved_12 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_RESERVED_12_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.Reserved_12 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_RESERVED_12_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.Reserved_12 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_RESERVED_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.SS13 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_SS13_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.SS13 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_SS13_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.SS13 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_SS13_OFF (13u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.LBE */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_LBE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.LBE */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_LBE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.LBE */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_LBE_OFF (14u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.RST */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_RST_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.RST */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_RST_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1_Bits.RST */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL1_RST_OFF (15u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.Reserved_0 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RESERVED_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.Reserved_0 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RESERVED_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.Reserved_0 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RESERVED_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.LPMS */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_LPMS_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.LPMS */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_LPMS_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.LPMS */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_LPMS_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.RLU */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RLU_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.RLU */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RLU_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.RLU */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RLU_OFF (2u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.Reserved_5_3 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RESERVED_5_3_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.Reserved_5_3 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RESERVED_5_3_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.Reserved_5_3 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RESERVED_5_3_OFF (3u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.CSC */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_CSC_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.CSC */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_CSC_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.CSC */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_CSC_OFF (6u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.FLT */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_FLT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.FLT */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_FLT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.FLT */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_FLT_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.RXLPII */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RXLPII_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.RXLPII */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RXLPII_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.RXLPII */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RXLPII_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.TXLPII */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_TXLPII_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.TXLPII */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_TXLPII_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.TXLPII */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_TXLPII_OFF (9u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.RXLPIR */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RXLPIR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.RXLPIR */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RXLPIR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.RXLPIR */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RXLPIR_OFF (10u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.TXLPIR */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_TXLPIR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.TXLPIR */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_TXLPIR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.TXLPIR */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_TXLPIR_OFF (11u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_STS1_Bits.Reserved_15_12 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_STS1_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL2_Bits.PCS_TYPE_SEL */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL2_PCS_TYPE_SEL_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL2_Bits.PCS_TYPE_SEL */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL2_PCS_TYPE_SEL_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL2_Bits.PCS_TYPE_SEL */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL2_PCS_TYPE_SEL_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL2_Bits.Reserved_15_4 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL2_RESERVED_15_4_LEN (12u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL2_Bits.Reserved_15_4 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL2_RESERVED_15_4_MSK (0xfffu)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL2_Bits.Reserved_15_4 */
#define IFX_HSPHY_XPCS_PCS_SR_XS_CTRL2_RESERVED_15_4_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.BYP_PWRUP */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_BYP_PWRUP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.BYP_PWRUP */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_BYP_PWRUP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.BYP_PWRUP */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_BYP_PWRUP_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.EN_2_5G_MODE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_EN_2_5G_MODE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.EN_2_5G_MODE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_EN_2_5G_MODE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.EN_2_5G_MODE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_EN_2_5G_MODE_OFF (2u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.CR_CJN */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_CR_CJN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.CR_CJN */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_CR_CJN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.CR_CJN */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_CR_CJN_OFF (3u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.DTXLANED_0 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_DTXLANED_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.DTXLANED_0 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_DTXLANED_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.DTXLANED_0 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_DTXLANED_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.DTXLANED_3_1 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_DTXLANED_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.DTXLANED_3_1 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_DTXLANED_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.DTXLANED_3_1 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_DTXLANED_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.INIT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_INIT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.INIT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_INIT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.INIT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_INIT_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.USXG_EN */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_USXG_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.USXG_EN */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_USXG_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.USXG_EN */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_USXG_EN_OFF (9u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.USRA_RST */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_USRA_RST_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.USRA_RST */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_USRA_RST_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.USRA_RST */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_USRA_RST_OFF (10u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.PWRSV */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_PWRSV_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.PWRSV */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_PWRSV_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.PWRSV */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_PWRSV_OFF (11u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.CL37_BP */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_CL37_BP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.CL37_BP */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_CL37_BP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.CL37_BP */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_CL37_BP_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.EN_VSMMD1 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_EN_VSMMD1_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.EN_VSMMD1 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_EN_VSMMD1_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.EN_VSMMD1 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_EN_VSMMD1_OFF (13u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.R2TLBE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_R2TLBE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.R2TLBE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_R2TLBE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.R2TLBE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_R2TLBE_OFF (14u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.VR_RST */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_VR_RST_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.VR_RST */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_VR_RST_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_Bits.VR_RST */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1_VR_RST_OFF (15u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.VR_TP_EN */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_VR_TP_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.VR_TP_EN */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_VR_TP_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.VR_TP_EN */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_VR_TP_EN_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.PR_DATA */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_PR_DATA_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.PR_DATA */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_PR_DATA_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.PR_DATA */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_PR_DATA_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.NVAL_SEL */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_NVAL_SEL_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.NVAL_SEL */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_NVAL_SEL_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.NVAL_SEL */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_NVAL_SEL_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.PRBS9RXEN */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_PRBS9RXEN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.PRBS9RXEN */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_PRBS9RXEN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.PRBS9RXEN */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_PRBS9RXEN_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.DIS_SCR */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_DIS_SCR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.DIS_SCR */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_DIS_SCR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.DIS_SCR */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_DIS_SCR_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.DIS_DESCR */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_DIS_DESCR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.DIS_DESCR */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_DIS_DESCR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.DIS_DESCR */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_DIS_DESCR_OFF (9u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.USXG_MODE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_USXG_MODE_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.USXG_MODE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_USXG_MODE_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.USXG_MODE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_USXG_MODE_OFF (10u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.USXG_2PT5G_GMII */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_USXG_2PT5G_GMII_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.USXG_2PT5G_GMII */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_USXG_2PT5G_GMII_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.USXG_2PT5G_GMII */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_USXG_2PT5G_GMII_OFF (13u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.CSTM_AMLK */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_CSTM_AMLK_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.CSTM_AMLK */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_CSTM_AMLK_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.CSTM_AMLK */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_CSTM_AMLK_OFF (14u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.Reserved_15 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_RESERVED_15_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.Reserved_15 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_RESERVED_15_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_Bits.Reserved_15 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_KR_CTRL_RESERVED_15_OFF (15u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.Reserved_0 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_RESERVED_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.Reserved_0 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_RESERVED_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.Reserved_0 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_RESERVED_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.LB_ACTIVE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_LB_ACTIVE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.LB_ACTIVE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_LB_ACTIVE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.LB_ACTIVE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_LB_ACTIVE_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.PSEQ_STATE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_PSEQ_STATE_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.PSEQ_STATE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_PSEQ_STATE_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.PSEQ_STATE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_PSEQ_STATE_OFF (2u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.RXFIFO_UNDF */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_RXFIFO_UNDF_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.RXFIFO_UNDF */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_RXFIFO_UNDF_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.RXFIFO_UNDF */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_RXFIFO_UNDF_OFF (5u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.RXFIFO_OVF */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_RXFIFO_OVF_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.RXFIFO_OVF */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_RXFIFO_OVF_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.RXFIFO_OVF */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_RXFIFO_OVF_OFF (6u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.INV_XGM_SOP */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_INV_XGM_SOP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.INV_XGM_SOP */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_INV_XGM_SOP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.INV_XGM_SOP */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_INV_XGM_SOP_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.INV_XGM_T */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_INV_XGM_T_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.INV_XGM_T */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_INV_XGM_T_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.INV_XGM_T */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_INV_XGM_T_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.INV_XGM_CHAR */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_INV_XGM_CHAR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.INV_XGM_CHAR */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_INV_XGM_CHAR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.INV_XGM_CHAR */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_INV_XGM_CHAR_OFF (9u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.LRX_STATE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_LRX_STATE_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.LRX_STATE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_LRX_STATE_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.LRX_STATE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_LRX_STATE_OFF (10u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.LTX_STATE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_LTX_STATE_LEN (3u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.LTX_STATE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_LTX_STATE_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS_Bits.LTX_STATE */
#define IFX_HSPHY_XPCS_PCS_VR_XS_DIG_STS_LTX_STATE_OFF (13u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_Bits.CMSH0 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_CMSH0_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_Bits.CMSH0 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_CMSH0_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_Bits.CMSH0 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_CMSH0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_Bits.CMSH1 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_CMSH1_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_Bits.CMSH1 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_CMSH1_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_Bits.CMSH1 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_CMSH1_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_Bits.CMSH2 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_CMSH2_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_Bits.CMSH2 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_CMSH2_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_Bits.CMSH2 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_CMSH2_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_Bits.CMSH3 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_CMSH3_LEN (4u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_Bits.CMSH3 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_CMSH3_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_Bits.CMSH3 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS_CMSH3_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS_Bits.BKSH */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS_BKSH_LEN (7u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS_Bits.BKSH */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS_BKSH_MSK (0x7fu)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS_Bits.BKSH */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS_BKSH_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS_Bits.Reserved_15_7 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS_RESERVED_15_7_LEN (9u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS_Bits.Reserved_15_7 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS_RESERVED_15_7_MSK (0x1ffu)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS_Bits.Reserved_15_7 */
#define IFX_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS_RESERVED_15_7_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.TXFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_TXFP_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.TXFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_TXFP_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.TXFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_TXFP_INT_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.RXFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_RXFP_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.RXFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_RXFP_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.RXFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_RXFP_INT_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.CSRFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_CSRFP_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.CSRFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_CSRFP_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.CSRFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_CSRFP_INT_OFF (2u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.EEEFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_EEEFP_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.EEEFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_EEEFP_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.EEEFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_EEEFP_INT_OFF (3u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.CKOFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_CKOFP_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.CKOFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_CKOFP_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.CKOFP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_CKOFP_INT_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.TXFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_TXFT_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.TXFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_TXFT_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.TXFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_TXFT_INT_OFF (5u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.RXFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_RXFT_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.RXFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_RXFT_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.RXFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_RXFT_INT_OFF (6u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.CSRFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_CSRFT_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.CSRFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_CSRFT_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.CSRFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_CSRFT_INT_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.EEEFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_EEEFT_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.EEEFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_EEEFT_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.EEEFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_EEEFT_INT_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.CKOFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_CKOFT_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.CKOFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_CKOFT_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.CKOFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_CKOFT_INT_OFF (9u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.APB3_IFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_APB3_IFT_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.APB3_IFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_APB3_IFT_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.APB3_IFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_APB3_IFT_INT_OFF (10u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.PHY_IFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_PHY_IFT_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.PHY_IFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_PHY_IFT_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.PHY_IFT_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_PHY_IFT_INT_OFF (11u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.DPP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_DPP_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.DPP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_DPP_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.DPP_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_DPP_INT_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.EC_UE_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_EC_UE_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.EC_UE_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_EC_UE_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.EC_UE_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_EC_UE_INT_OFF (13u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.EF_UE_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_EF_UE_INT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.EF_UE_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_EF_UE_INT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.EF_UE_INT */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_EF_UE_INT_OFF (14u)

/** \brief Length for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.PSEQ_ERR */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_PSEQ_ERR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.PSEQ_ERR */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_PSEQ_ERR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_Bits.PSEQ_ERR */
#define IFX_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0_PSEQ_ERR_OFF (15u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_CTRL_Bits.Reserved_4_0 */
#define IFX_HSPHY_XPCS_MII_CTRL_RESERVED_4_0_LEN (5u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_CTRL_Bits.Reserved_4_0 */
#define IFX_HSPHY_XPCS_MII_CTRL_RESERVED_4_0_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_CTRL_Bits.Reserved_4_0 */
#define IFX_HSPHY_XPCS_MII_CTRL_RESERVED_4_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_CTRL_Bits.SS5 */
#define IFX_HSPHY_XPCS_MII_CTRL_SS5_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_CTRL_Bits.SS5 */
#define IFX_HSPHY_XPCS_MII_CTRL_SS5_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_CTRL_Bits.SS5 */
#define IFX_HSPHY_XPCS_MII_CTRL_SS5_OFF (5u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_CTRL_Bits.SS6 */
#define IFX_HSPHY_XPCS_MII_CTRL_SS6_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_CTRL_Bits.SS6 */
#define IFX_HSPHY_XPCS_MII_CTRL_SS6_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_CTRL_Bits.SS6 */
#define IFX_HSPHY_XPCS_MII_CTRL_SS6_OFF (6u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_CTRL_Bits.Reserved_7 */
#define IFX_HSPHY_XPCS_MII_CTRL_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_CTRL_Bits.Reserved_7 */
#define IFX_HSPHY_XPCS_MII_CTRL_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_CTRL_Bits.Reserved_7 */
#define IFX_HSPHY_XPCS_MII_CTRL_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_CTRL_Bits.DUPLEX_MODE */
#define IFX_HSPHY_XPCS_MII_CTRL_DUPLEX_MODE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_CTRL_Bits.DUPLEX_MODE */
#define IFX_HSPHY_XPCS_MII_CTRL_DUPLEX_MODE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_CTRL_Bits.DUPLEX_MODE */
#define IFX_HSPHY_XPCS_MII_CTRL_DUPLEX_MODE_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_CTRL_Bits.RESTART_AN */
#define IFX_HSPHY_XPCS_MII_CTRL_RESTART_AN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_CTRL_Bits.RESTART_AN */
#define IFX_HSPHY_XPCS_MII_CTRL_RESTART_AN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_CTRL_Bits.RESTART_AN */
#define IFX_HSPHY_XPCS_MII_CTRL_RESTART_AN_OFF (9u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_CTRL_Bits.Reserved_10 */
#define IFX_HSPHY_XPCS_MII_CTRL_RESERVED_10_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_CTRL_Bits.Reserved_10 */
#define IFX_HSPHY_XPCS_MII_CTRL_RESERVED_10_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_CTRL_Bits.Reserved_10 */
#define IFX_HSPHY_XPCS_MII_CTRL_RESERVED_10_OFF (10u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_CTRL_Bits.LPM */
#define IFX_HSPHY_XPCS_MII_CTRL_LPM_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_CTRL_Bits.LPM */
#define IFX_HSPHY_XPCS_MII_CTRL_LPM_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_CTRL_Bits.LPM */
#define IFX_HSPHY_XPCS_MII_CTRL_LPM_OFF (11u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_CTRL_Bits.AN_ENABLE */
#define IFX_HSPHY_XPCS_MII_CTRL_AN_ENABLE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_CTRL_Bits.AN_ENABLE */
#define IFX_HSPHY_XPCS_MII_CTRL_AN_ENABLE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_CTRL_Bits.AN_ENABLE */
#define IFX_HSPHY_XPCS_MII_CTRL_AN_ENABLE_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_CTRL_Bits.SS13 */
#define IFX_HSPHY_XPCS_MII_CTRL_SS13_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_CTRL_Bits.SS13 */
#define IFX_HSPHY_XPCS_MII_CTRL_SS13_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_CTRL_Bits.SS13 */
#define IFX_HSPHY_XPCS_MII_CTRL_SS13_OFF (13u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_CTRL_Bits.LBE */
#define IFX_HSPHY_XPCS_MII_CTRL_LBE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_CTRL_Bits.LBE */
#define IFX_HSPHY_XPCS_MII_CTRL_LBE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_CTRL_Bits.LBE */
#define IFX_HSPHY_XPCS_MII_CTRL_LBE_OFF (14u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_CTRL_Bits.RST */
#define IFX_HSPHY_XPCS_MII_CTRL_RST_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_CTRL_Bits.RST */
#define IFX_HSPHY_XPCS_MII_CTRL_RST_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_CTRL_Bits.RST */
#define IFX_HSPHY_XPCS_MII_CTRL_RST_OFF (15u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.PHY_MODE_CTRL */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_PHY_MODE_CTRL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.PHY_MODE_CTRL */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_PHY_MODE_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.PHY_MODE_CTRL */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_PHY_MODE_CTRL_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.BYP_PWRUP */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_BYP_PWRUP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.BYP_PWRUP */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_BYP_PWRUP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.BYP_PWRUP */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_BYP_PWRUP_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.EN_2_5G_MODE */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_EN_2_5G_MODE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.EN_2_5G_MODE */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_EN_2_5G_MODE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.EN_2_5G_MODE */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_EN_2_5G_MODE_OFF (2u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.CL37_TMR_OVR_RIDE */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_CL37_TMR_OVR_RIDE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.CL37_TMR_OVR_RIDE */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_CL37_TMR_OVR_RIDE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.CL37_TMR_OVR_RIDE */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_CL37_TMR_OVR_RIDE_OFF (3u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.DTXLANED_0 */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_DTXLANED_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.DTXLANED_0 */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_DTXLANED_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.DTXLANED_0 */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_DTXLANED_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.EN_100M */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_EN_100M_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.EN_100M */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_EN_100M_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.EN_100M */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_EN_100M_OFF (5u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.PRE_EMP */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_PRE_EMP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.PRE_EMP */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_PRE_EMP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.PRE_EMP */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_PRE_EMP_OFF (6u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.MSK_RD_ERR */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_MSK_RD_ERR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.MSK_RD_ERR */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_MSK_RD_ERR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.MSK_RD_ERR */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_MSK_RD_ERR_OFF (7u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.INIT */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_INIT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.INIT */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_INIT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.INIT */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_INIT_OFF (8u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.MAC_AUTO_SW */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_MAC_AUTO_SW_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.MAC_AUTO_SW */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_MAC_AUTO_SW_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.MAC_AUTO_SW */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_MAC_AUTO_SW_OFF (9u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.CS_EN */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_CS_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.CS_EN */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_CS_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.CS_EN */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_CS_EN_OFF (10u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.PWRSV */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_PWRSV_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.PWRSV */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_PWRSV_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.PWRSV */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_PWRSV_OFF (11u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.CL37_BP */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_CL37_BP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.CL37_BP */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_CL37_BP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.CL37_BP */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_CL37_BP_OFF (12u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.EN_VSMMD1 */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_EN_VSMMD1_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.EN_VSMMD1 */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_EN_VSMMD1_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.EN_VSMMD1 */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_EN_VSMMD1_OFF (13u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.R2TLBE */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_R2TLBE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.R2TLBE */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_R2TLBE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.R2TLBE */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_R2TLBE_OFF (14u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.VR_RST */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_VR_RST_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.VR_RST */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_VR_RST_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_DIG_CTRL1_Bits.VR_RST */
#define IFX_HSPHY_XPCS_MII_DIG_CTRL1_VR_RST_OFF (15u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_Bits.TICD */
#define IFX_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_TICD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_Bits.TICD */
#define IFX_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_TICD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_Bits.TICD */
#define IFX_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_TICD_OFF (0u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_Bits.RICE */
#define IFX_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_RICE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_Bits.RICE */
#define IFX_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_RICE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_Bits.RICE */
#define IFX_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_RICE_OFF (1u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_Bits.CICD */
#define IFX_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_CICD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_Bits.CICD */
#define IFX_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_CICD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_Bits.CICD */
#define IFX_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_CICD_OFF (2u)

/** \brief Length for Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_Bits.Reserved_15_3 */
#define IFX_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_RESERVED_15_3_LEN (13u)

/** \brief Mask for Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_Bits.Reserved_15_3 */
#define IFX_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_RESERVED_15_3_MSK (0x1fffu)

/** \brief Offset for Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_Bits.Reserved_15_3 */
#define IFX_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3_RESERVED_15_3_OFF (3u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID1_Bits.PMADOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PMA_ID1_PMADOUI_3_18_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID1_Bits.PMADOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PMA_ID1_PMADOUI_3_18_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID1_Bits.PMADOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PMA_ID1_PMADOUI_3_18_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID2_Bits.PMADRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PMA_ID2_PMADRN_3_0_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID2_Bits.PMADRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PMA_ID2_PMADRN_3_0_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID2_Bits.PMADRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PMA_ID2_PMADRN_3_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID2_Bits.PMADMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PMA_ID2_PMADMMN_5_0_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID2_Bits.PMADMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PMA_ID2_PMADMMN_5_0_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID2_Bits.PMADMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PMA_ID2_PMADMMN_5_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID2_Bits.PMADOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PMA_ID2_PMADOUI_19_24_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID2_Bits.PMADOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PMA_ID2_PMADOUI_19_24_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID2_Bits.PMADOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PMA_ID2_PMADOUI_19_24_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID1_Bits.VSDOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_DEV_ID1_VSDOUI_3_18_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID1_Bits.VSDOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_DEV_ID1_VSDOUI_3_18_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID1_Bits.VSDOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_DEV_ID1_VSDOUI_3_18_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID2_Bits.VSDRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_DEV_ID2_VSDRN_3_0_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID2_Bits.VSDRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_DEV_ID2_VSDRN_3_0_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID2_Bits.VSDRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_DEV_ID2_VSDRN_3_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID2_Bits.VSDMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_DEV_ID2_VSDMMN_5_0_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID2_Bits.VSDMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_DEV_ID2_VSDMMN_5_0_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID2_Bits.VSDMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_DEV_ID2_VSDMMN_5_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID2_Bits.VSDOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_DEV_ID2_VSDOUI_19_24_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID2_Bits.VSDOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_DEV_ID2_VSDOUI_19_24_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID2_Bits.VSDOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_DEV_ID2_VSDOUI_19_24_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID1_Bits.PCSDOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PCS_ID1_PCSDOUI_3_18_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID1_Bits.PCSDOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PCS_ID1_PCSDOUI_3_18_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID1_Bits.PCSDOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PCS_ID1_PCSDOUI_3_18_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID2_Bits.PCSDRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PCS_ID2_PCSDRN_3_0_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID2_Bits.PCSDRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PCS_ID2_PCSDRN_3_0_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID2_Bits.PCSDRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PCS_ID2_PCSDRN_3_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID2_Bits.PCSDMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PCS_ID2_PCSDMMN_5_0_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID2_Bits.PCSDMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PCS_ID2_PCSDMMN_5_0_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID2_Bits.PCSDMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PCS_ID2_PCSDMMN_5_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID2_Bits.PCSDOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PCS_ID2_PCSDOUI_19_24_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID2_Bits.PCSDOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PCS_ID2_PCSDOUI_19_24_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID2_Bits.PCSDOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PCS_ID2_PCSDOUI_19_24_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID1_Bits.ANDOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_AN_ID1_ANDOUI_3_18_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID1_Bits.ANDOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_AN_ID1_ANDOUI_3_18_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID1_Bits.ANDOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_AN_ID1_ANDOUI_3_18_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID2_Bits.ANDRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_AN_ID2_ANDRN_3_0_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID2_Bits.ANDRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_AN_ID2_ANDRN_3_0_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID2_Bits.ANDRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_AN_ID2_ANDRN_3_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID2_Bits.ANDMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_AN_ID2_ANDMMN_5_0_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID2_Bits.ANDMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_AN_ID2_ANDMMN_5_0_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID2_Bits.ANDMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_AN_ID2_ANDMMN_5_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID2_Bits.ANDOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_AN_ID2_ANDOUI_19_24_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID2_Bits.ANDOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_AN_ID2_ANDOUI_19_24_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID2_Bits.ANDOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_AN_ID2_ANDOUI_19_24_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_STS_Bits.Reserved_13_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_STS_RESERVED_13_0_LEN (14u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_STS_Bits.Reserved_13_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_STS_RESERVED_13_0_MSK (0x3fffu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_STS_Bits.Reserved_13_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_STS_RESERVED_13_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_STS_Bits.VSDP */
#define IFX_HSPHY_TPCS_VSMMD_SR_STS_VSDP_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_STS_Bits.VSDP */
#define IFX_HSPHY_TPCS_VSMMD_SR_STS_VSDP_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_STS_Bits.VSDP */
#define IFX_HSPHY_TPCS_VSMMD_SR_STS_VSDP_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.AN_MMD_EN */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_AN_MMD_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.AN_MMD_EN */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_AN_MMD_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.AN_MMD_EN */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_AN_MMD_EN_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.PCS_XS_MMD_EN */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_PCS_XS_MMD_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.PCS_XS_MMD_EN */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_PCS_XS_MMD_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.PCS_XS_MMD_EN */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_PCS_XS_MMD_EN_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.MII_MMD_EN */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_MII_MMD_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.MII_MMD_EN */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_MII_MMD_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.MII_MMD_EN */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_MII_MMD_EN_OFF (2u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.PMA_MMD_EN */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_PMA_MMD_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.PMA_MMD_EN */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_PMA_MMD_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.PMA_MMD_EN */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_PMA_MMD_EN_OFF (3u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.FASTSIM */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_FASTSIM_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.FASTSIM */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_FASTSIM_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.FASTSIM */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_FASTSIM_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.PD_CTRL */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_PD_CTRL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.PD_CTRL */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_PD_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.PD_CTRL */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_PD_CTRL_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.Reserved_15_6 */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_RESERVED_15_6_LEN (10u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.Reserved_15_6 */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_RESERVED_15_6_MSK (0x3ffu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_CTRL_Bits.Reserved_15_6 */
#define IFX_HSPHY_TPCS_VSMMD_SR_CTRL_RESERVED_15_6_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_PKGID1_Bits.MMDPOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PKGID1_MMDPOUI_3_18_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_PKGID1_Bits.MMDPOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PKGID1_MMDPOUI_3_18_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_PKGID1_Bits.MMDPOUI_3_18 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PKGID1_MMDPOUI_3_18_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_PKGID2_Bits.MMDPRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PKGID2_MMDPRN_3_0_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_PKGID2_Bits.MMDPRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PKGID2_MMDPRN_3_0_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_PKGID2_Bits.MMDPRN_3_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PKGID2_MMDPRN_3_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_PKGID2_Bits.MMDPMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PKGID2_MMDPMMN_5_0_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_PKGID2_Bits.MMDPMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PKGID2_MMDPMMN_5_0_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_PKGID2_Bits.MMDPMMN_5_0 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PKGID2_MMDPMMN_5_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_VSMMD_SR_PKGID2_Bits.MMDPOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PKGID2_MMDPOUI_19_24_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_VSMMD_SR_PKGID2_Bits.MMDPOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PKGID2_MMDPOUI_19_24_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_VSMMD_SR_PKGID2_Bits.MMDPOUI_19_24 */
#define IFX_HSPHY_TPCS_VSMMD_SR_PKGID2_MMDPOUI_19_24_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.Reserved_4_0 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RESERVED_4_0_LEN (5u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.Reserved_4_0 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RESERVED_4_0_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.Reserved_4_0 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RESERVED_4_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.SS5 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_SS5_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.SS5 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_SS5_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.SS5 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_SS5_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.SS6 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_SS6_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.SS6 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_SS6_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.SS6 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_SS6_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.Reserved_7 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.Reserved_7 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.Reserved_7 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.DUPLEX_MODE */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_DUPLEX_MODE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.DUPLEX_MODE */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_DUPLEX_MODE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.DUPLEX_MODE */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_DUPLEX_MODE_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.RESTART_AN */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RESTART_AN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.RESTART_AN */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RESTART_AN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.RESTART_AN */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RESTART_AN_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.Reserved_10 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RESERVED_10_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.Reserved_10 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RESERVED_10_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.Reserved_10 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RESERVED_10_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.LPM */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_LPM_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.LPM */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_LPM_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.LPM */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_LPM_OFF (11u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.AN_ENABLE */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_AN_ENABLE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.AN_ENABLE */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_AN_ENABLE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.AN_ENABLE */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_AN_ENABLE_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.SS13 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_SS13_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.SS13 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_SS13_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.SS13 */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_SS13_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.LBE */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_LBE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.LBE */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_LBE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.LBE */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_LBE_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.RST */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RST_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.RST */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RST_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_CTRL_Bits.RST */
#define IFX_HSPHY_TPCS_MII_SR_CTRL_RST_OFF (15u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.EXT_REG_CAP */
#define IFX_HSPHY_TPCS_MII_SR_STS_EXT_REG_CAP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.EXT_REG_CAP */
#define IFX_HSPHY_TPCS_MII_SR_STS_EXT_REG_CAP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.EXT_REG_CAP */
#define IFX_HSPHY_TPCS_MII_SR_STS_EXT_REG_CAP_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.Reserved_1 */
#define IFX_HSPHY_TPCS_MII_SR_STS_RESERVED_1_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.Reserved_1 */
#define IFX_HSPHY_TPCS_MII_SR_STS_RESERVED_1_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.Reserved_1 */
#define IFX_HSPHY_TPCS_MII_SR_STS_RESERVED_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.LINK_STS */
#define IFX_HSPHY_TPCS_MII_SR_STS_LINK_STS_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.LINK_STS */
#define IFX_HSPHY_TPCS_MII_SR_STS_LINK_STS_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.LINK_STS */
#define IFX_HSPHY_TPCS_MII_SR_STS_LINK_STS_OFF (2u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.AN_ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_AN_ABL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.AN_ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_AN_ABL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.AN_ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_AN_ABL_OFF (3u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.RF */
#define IFX_HSPHY_TPCS_MII_SR_STS_RF_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.RF */
#define IFX_HSPHY_TPCS_MII_SR_STS_RF_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.RF */
#define IFX_HSPHY_TPCS_MII_SR_STS_RF_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.AN_CMPL */
#define IFX_HSPHY_TPCS_MII_SR_STS_AN_CMPL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.AN_CMPL */
#define IFX_HSPHY_TPCS_MII_SR_STS_AN_CMPL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.AN_CMPL */
#define IFX_HSPHY_TPCS_MII_SR_STS_AN_CMPL_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.MF_PRE_SUP */
#define IFX_HSPHY_TPCS_MII_SR_STS_MF_PRE_SUP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.MF_PRE_SUP */
#define IFX_HSPHY_TPCS_MII_SR_STS_MF_PRE_SUP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.MF_PRE_SUP */
#define IFX_HSPHY_TPCS_MII_SR_STS_MF_PRE_SUP_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.UN_DIR_ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_UN_DIR_ABL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.UN_DIR_ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_UN_DIR_ABL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.UN_DIR_ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_UN_DIR_ABL_OFF (7u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.EXT_STS_ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_EXT_STS_ABL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.EXT_STS_ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_EXT_STS_ABL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.EXT_STS_ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_EXT_STS_ABL_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.HD100T */
#define IFX_HSPHY_TPCS_MII_SR_STS_HD100T_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.HD100T */
#define IFX_HSPHY_TPCS_MII_SR_STS_HD100T_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.HD100T */
#define IFX_HSPHY_TPCS_MII_SR_STS_HD100T_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.FD100T */
#define IFX_HSPHY_TPCS_MII_SR_STS_FD100T_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.FD100T */
#define IFX_HSPHY_TPCS_MII_SR_STS_FD100T_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.FD100T */
#define IFX_HSPHY_TPCS_MII_SR_STS_FD100T_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.HD10ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_HD10ABL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.HD10ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_HD10ABL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.HD10ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_HD10ABL_OFF (11u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.FD10ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_FD10ABL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.FD10ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_FD10ABL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.FD10ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_FD10ABL_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.HD100ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_HD100ABL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.HD100ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_HD100ABL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.HD100ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_HD100ABL_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.FD100ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_FD100ABL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.FD100ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_FD100ABL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.FD100ABL */
#define IFX_HSPHY_TPCS_MII_SR_STS_FD100ABL_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.ABL100T4 */
#define IFX_HSPHY_TPCS_MII_SR_STS_ABL100T4_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.ABL100T4 */
#define IFX_HSPHY_TPCS_MII_SR_STS_ABL100T4_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_STS_Bits.ABL100T4 */
#define IFX_HSPHY_TPCS_MII_SR_STS_ABL100T4_OFF (15u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_DEV_Bits.VS_MII_DEV_OUI_3_18 */
#define IFX_HSPHY_TPCS_MII_SR_DEV_VS_MII_DEV_OUI_3_18_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_DEV_Bits.VS_MII_DEV_OUI_3_18 */
#define IFX_HSPHY_TPCS_MII_SR_DEV_VS_MII_DEV_OUI_3_18_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_DEV_Bits.VS_MII_DEV_OUI_3_18 */
#define IFX_HSPHY_TPCS_MII_SR_DEV_VS_MII_DEV_OUI_3_18_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_DEV_ID2_Bits.VS_MMD_DEV_RN_3_0 */
#define IFX_HSPHY_TPCS_MII_SR_DEV_ID2_VS_MMD_DEV_RN_3_0_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_DEV_ID2_Bits.VS_MMD_DEV_RN_3_0 */
#define IFX_HSPHY_TPCS_MII_SR_DEV_ID2_VS_MMD_DEV_RN_3_0_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_DEV_ID2_Bits.VS_MMD_DEV_RN_3_0 */
#define IFX_HSPHY_TPCS_MII_SR_DEV_ID2_VS_MMD_DEV_RN_3_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_DEV_ID2_Bits.VS_MMD_DEV_MMN_5_0 */
#define IFX_HSPHY_TPCS_MII_SR_DEV_ID2_VS_MMD_DEV_MMN_5_0_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_DEV_ID2_Bits.VS_MMD_DEV_MMN_5_0 */
#define IFX_HSPHY_TPCS_MII_SR_DEV_ID2_VS_MMD_DEV_MMN_5_0_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_DEV_ID2_Bits.VS_MMD_DEV_MMN_5_0 */
#define IFX_HSPHY_TPCS_MII_SR_DEV_ID2_VS_MMD_DEV_MMN_5_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_DEV_ID2_Bits.VS_MMD_DEV_OUI_19_24 */
#define IFX_HSPHY_TPCS_MII_SR_DEV_ID2_VS_MMD_DEV_OUI_19_24_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_DEV_ID2_Bits.VS_MMD_DEV_OUI_19_24 */
#define IFX_HSPHY_TPCS_MII_SR_DEV_ID2_VS_MMD_DEV_OUI_19_24_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_DEV_ID2_Bits.VS_MMD_DEV_OUI_19_24 */
#define IFX_HSPHY_TPCS_MII_SR_DEV_ID2_VS_MMD_DEV_OUI_19_24_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.Reserved_4_0 */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_RESERVED_4_0_LEN (5u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.Reserved_4_0 */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_RESERVED_4_0_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.Reserved_4_0 */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_RESERVED_4_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.FD */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_FD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.FD */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_FD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.FD */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_FD_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.HD */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_HD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.HD */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_HD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.HD */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_HD_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.PAUSE */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_PAUSE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.PAUSE */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_PAUSE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.PAUSE */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_PAUSE_OFF (7u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.Reserved_11_9 */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_RESERVED_11_9_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.Reserved_11_9 */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_RESERVED_11_9_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.Reserved_11_9 */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_RESERVED_11_9_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.RF */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_RF_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.RF */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_RF_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.RF */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_RF_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.Reserved_14 */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_RESERVED_14_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.Reserved_14 */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_RESERVED_14_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.Reserved_14 */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_RESERVED_14_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.NP */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_NP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.NP */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_NP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_AN_ADV_Bits.NP */
#define IFX_HSPHY_TPCS_MII_SR_AN_ADV_NP_OFF (15u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.Reserved_4_0 */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_RESERVED_4_0_LEN (5u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.Reserved_4_0 */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_RESERVED_4_0_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.Reserved_4_0 */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_RESERVED_4_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_FD */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_FD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_FD */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_FD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_FD */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_FD_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_HD */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_HD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_HD */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_HD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_HD */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_HD_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_PAUSE */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_PAUSE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_PAUSE */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_PAUSE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_PAUSE */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_PAUSE_OFF (7u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.Reserved_11_9 */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_RESERVED_11_9_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.Reserved_11_9 */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_RESERVED_11_9_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.Reserved_11_9 */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_RESERVED_11_9_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_RF */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_RF_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_RF */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_RF_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_RF */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_RF_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_ACK */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_ACK_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_ACK */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_ACK_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_ACK */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_ACK_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_NP */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_NP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_NP */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_NP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_LP_BABL_Bits.LP_NP */
#define IFX_HSPHY_TPCS_MII_SR_LP_BABL_LP_NP_OFF (15u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_AN_EXPN_Bits.Reserved_0 */
#define IFX_HSPHY_TPCS_MII_SR_AN_EXPN_RESERVED_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_AN_EXPN_Bits.Reserved_0 */
#define IFX_HSPHY_TPCS_MII_SR_AN_EXPN_RESERVED_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_AN_EXPN_Bits.Reserved_0 */
#define IFX_HSPHY_TPCS_MII_SR_AN_EXPN_RESERVED_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_AN_EXPN_Bits.PG_RCVD */
#define IFX_HSPHY_TPCS_MII_SR_AN_EXPN_PG_RCVD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_AN_EXPN_Bits.PG_RCVD */
#define IFX_HSPHY_TPCS_MII_SR_AN_EXPN_PG_RCVD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_AN_EXPN_Bits.PG_RCVD */
#define IFX_HSPHY_TPCS_MII_SR_AN_EXPN_PG_RCVD_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_AN_EXPN_Bits.LD_NP_ABL */
#define IFX_HSPHY_TPCS_MII_SR_AN_EXPN_LD_NP_ABL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_AN_EXPN_Bits.LD_NP_ABL */
#define IFX_HSPHY_TPCS_MII_SR_AN_EXPN_LD_NP_ABL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_AN_EXPN_Bits.LD_NP_ABL */
#define IFX_HSPHY_TPCS_MII_SR_AN_EXPN_LD_NP_ABL_OFF (2u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_AN_EXPN_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_SR_AN_EXPN_RESERVED_15_3_LEN (13u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_AN_EXPN_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_SR_AN_EXPN_RESERVED_15_3_MSK (0x1fffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_AN_EXPN_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_SR_AN_EXPN_RESERVED_15_3_OFF (3u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.Reserved_11_0 */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_RESERVED_11_0_LEN (12u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.Reserved_11_0 */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_RESERVED_11_0_MSK (0xfffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.Reserved_11_0 */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_RESERVED_11_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.CAP_1G_T_HD */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_CAP_1G_T_HD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.CAP_1G_T_HD */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_CAP_1G_T_HD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.CAP_1G_T_HD */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_CAP_1G_T_HD_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.CAP_1G_T_FD */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_CAP_1G_T_FD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.CAP_1G_T_FD */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_CAP_1G_T_FD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.CAP_1G_T_FD */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_CAP_1G_T_FD_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.CAP_1G_X_HD */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_CAP_1G_X_HD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.CAP_1G_X_HD */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_CAP_1G_X_HD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.CAP_1G_X_HD */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_CAP_1G_X_HD_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.CAP_1G_X_FD */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_CAP_1G_X_FD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.CAP_1G_X_FD */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_CAP_1G_X_FD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_EXT_STS_Bits.CAP_1G_X_FD */
#define IFX_HSPHY_TPCS_MII_SR_EXT_STS_CAP_1G_X_FD_OFF (15u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_Bits.MII_RX_DLY_ABL */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_MII_RX_DLY_ABL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_Bits.MII_RX_DLY_ABL */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_MII_RX_DLY_ABL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_Bits.MII_RX_DLY_ABL */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_MII_RX_DLY_ABL_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_Bits.MII_TX_DLY_ABL */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_MII_TX_DLY_ABL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_Bits.MII_TX_DLY_ABL */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_MII_TX_DLY_ABL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_Bits.MII_TX_DLY_ABL */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_MII_TX_DLY_ABL_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_Bits.Reserved_15_2 */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_RESERVED_15_2_LEN (14u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_Bits.Reserved_15_2 */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_RESERVED_15_2_MSK (0x3fffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_Bits.Reserved_15_2 */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_ABL_RESERVED_15_2_OFF (2u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_LWR_Bits.MII_TX_MAX_DLY_LWR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_LWR_MII_TX_MAX_DLY_LWR_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_LWR_Bits.MII_TX_MAX_DLY_LWR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_LWR_MII_TX_MAX_DLY_LWR_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_LWR_Bits.MII_TX_MAX_DLY_LWR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_LWR_MII_TX_MAX_DLY_LWR_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_UPR_Bits.MII_TX_MAX_DLY_UPR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_UPR_MII_TX_MAX_DLY_UPR_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_UPR_Bits.MII_TX_MAX_DLY_UPR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_UPR_MII_TX_MAX_DLY_UPR_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_UPR_Bits.MII_TX_MAX_DLY_UPR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_UPR_MII_TX_MAX_DLY_UPR_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_LWR_Bits.MII_TX_MIN_DLY_LWR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_LWR_MII_TX_MIN_DLY_LWR_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_LWR_Bits.MII_TX_MIN_DLY_LWR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_LWR_MII_TX_MIN_DLY_LWR_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_LWR_Bits.MII_TX_MIN_DLY_LWR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_LWR_MII_TX_MIN_DLY_LWR_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_UPR_Bits.MII_TX_MIN_DLY_UPR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_UPR_MII_TX_MIN_DLY_UPR_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_UPR_Bits.MII_TX_MIN_DLY_UPR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_UPR_MII_TX_MIN_DLY_UPR_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_UPR_Bits.MII_TX_MIN_DLY_UPR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_UPR_MII_TX_MIN_DLY_UPR_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_LWR_Bits.MII_RX_MAX_DLY_LWR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_LWR_MII_RX_MAX_DLY_LWR_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_LWR_Bits.MII_RX_MAX_DLY_LWR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_LWR_MII_RX_MAX_DLY_LWR_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_LWR_Bits.MII_RX_MAX_DLY_LWR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_LWR_MII_RX_MAX_DLY_LWR_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_UPR_Bits.MII_RX_MAX_DLY_UPR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_UPR_MII_RX_MAX_DLY_UPR_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_UPR_Bits.MII_RX_MAX_DLY_UPR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_UPR_MII_RX_MAX_DLY_UPR_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_UPR_Bits.MII_RX_MAX_DLY_UPR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_UPR_MII_RX_MAX_DLY_UPR_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_LWR_Bits.MII_RX_MIN_DLY_LWR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_LWR_MII_RX_MIN_DLY_LWR_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_LWR_Bits.MII_RX_MIN_DLY_LWR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_LWR_MII_RX_MIN_DLY_LWR_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_LWR_Bits.MII_RX_MIN_DLY_LWR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_LWR_MII_RX_MIN_DLY_LWR_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_UPR_Bits.MII_RX_MIN_DLY_UPR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_UPR_MII_RX_MIN_DLY_UPR_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_UPR_Bits.MII_RX_MIN_DLY_UPR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_UPR_MII_RX_MIN_DLY_UPR_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_UPR_Bits.MII_RX_MIN_DLY_UPR */
#define IFX_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_UPR_MII_RX_MIN_DLY_UPR_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.PHY_MODE_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_PHY_MODE_CTRL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.PHY_MODE_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_PHY_MODE_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.PHY_MODE_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_PHY_MODE_CTRL_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.BYP_PWRUP */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_BYP_PWRUP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.BYP_PWRUP */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_BYP_PWRUP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.BYP_PWRUP */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_BYP_PWRUP_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.EN_2_5G_MODE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_EN_2_5G_MODE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.EN_2_5G_MODE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_EN_2_5G_MODE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.EN_2_5G_MODE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_EN_2_5G_MODE_OFF (2u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.CL37_TMR_OVR_RIDE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_CL37_TMR_OVR_RIDE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.CL37_TMR_OVR_RIDE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_CL37_TMR_OVR_RIDE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.CL37_TMR_OVR_RIDE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_CL37_TMR_OVR_RIDE_OFF (3u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.DTXLANED_0 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_DTXLANED_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.DTXLANED_0 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_DTXLANED_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.DTXLANED_0 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_DTXLANED_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.EN_100M */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_EN_100M_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.EN_100M */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_EN_100M_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.EN_100M */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_EN_100M_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.PRE_EMP */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_PRE_EMP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.PRE_EMP */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_PRE_EMP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.PRE_EMP */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_PRE_EMP_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.MSK_RD_ERR */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_MSK_RD_ERR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.MSK_RD_ERR */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_MSK_RD_ERR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.MSK_RD_ERR */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_MSK_RD_ERR_OFF (7u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.INIT */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_INIT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.INIT */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_INIT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.INIT */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_INIT_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.MAC_AUTO_SW */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_MAC_AUTO_SW_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.MAC_AUTO_SW */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_MAC_AUTO_SW_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.MAC_AUTO_SW */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_MAC_AUTO_SW_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.CS_EN */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_CS_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.CS_EN */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_CS_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.CS_EN */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_CS_EN_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.PWRSV */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_PWRSV_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.PWRSV */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_PWRSV_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.PWRSV */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_PWRSV_OFF (11u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.CL37_BP */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_CL37_BP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.CL37_BP */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_CL37_BP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.CL37_BP */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_CL37_BP_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.EN_VSMMD1 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_EN_VSMMD1_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.EN_VSMMD1 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_EN_VSMMD1_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.EN_VSMMD1 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_EN_VSMMD1_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.R2TLBE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_R2TLBE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.R2TLBE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_R2TLBE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.R2TLBE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_R2TLBE_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.VR_RST */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_VR_RST_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.VR_RST */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_VR_RST_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1_Bits.VR_RST */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL1_VR_RST_OFF (15u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.MII_AN_INTR_EN */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_MII_AN_INTR_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.MII_AN_INTR_EN */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_MII_AN_INTR_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.MII_AN_INTR_EN */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_MII_AN_INTR_EN_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.PCS_MODE */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_PCS_MODE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.PCS_MODE */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_PCS_MODE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.PCS_MODE */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_PCS_MODE_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.TX_CONFIG */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_TX_CONFIG_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.TX_CONFIG */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_TX_CONFIG_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.TX_CONFIG */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_TX_CONFIG_OFF (3u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.SGMII_LINK_STS */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_SGMII_LINK_STS_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.SGMII_LINK_STS */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_SGMII_LINK_STS_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.SGMII_LINK_STS */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_SGMII_LINK_STS_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.MII_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_MII_CTRL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.MII_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_MII_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.MII_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_MII_CTRL_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.IND_TX_EN */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_IND_TX_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.IND_TX_EN */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_IND_TX_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.IND_TX_EN */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_IND_TX_EN_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.Reserved_15_10 */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_RESERVED_15_10_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.Reserved_15_10 */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_RESERVED_15_10_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_CTRL_Bits.Reserved_15_10 */
#define IFX_HSPHY_TPCS_MII_VR_AN_CTRL_RESERVED_15_10_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.CL37_ANCMPLT_INTR */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_CL37_ANCMPLT_INTR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.CL37_ANCMPLT_INTR */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_CL37_ANCMPLT_INTR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.CL37_ANCMPLT_INTR */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_CL37_ANCMPLT_INTR_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.CL37_ANSGM_STS */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_CL37_ANSGM_STS_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.CL37_ANSGM_STS */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_CL37_ANSGM_STS_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.CL37_ANSGM_STS */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_CL37_ANSGM_STS_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.LP_EEE_CAP */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_LP_EEE_CAP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.LP_EEE_CAP */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_LP_EEE_CAP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.LP_EEE_CAP */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_LP_EEE_CAP_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.LP_CK_STP */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_LP_CK_STP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.LP_CK_STP */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_LP_CK_STP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.LP_CK_STP */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_LP_CK_STP_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.Reserved_7 */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.Reserved_7 */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.Reserved_7 */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.USXG_AN_STS */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_USXG_AN_STS_LEN (7u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.USXG_AN_STS */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_USXG_AN_STS_MSK (0x7fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.USXG_AN_STS */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_USXG_AN_STS_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.Reserved_15 */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_RESERVED_15_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.Reserved_15 */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_RESERVED_15_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS_Bits.Reserved_15 */
#define IFX_HSPHY_TPCS_MII_VR_AN_INTR_STS_RESERVED_15_OFF (15u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_TC_Bits.TP */
#define IFX_HSPHY_TPCS_MII_VR_TC_TP_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_TC_Bits.TP */
#define IFX_HSPHY_TPCS_MII_VR_TC_TP_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_TC_Bits.TP */
#define IFX_HSPHY_TPCS_MII_VR_TC_TP_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_TC_Bits.TPE */
#define IFX_HSPHY_TPCS_MII_VR_TC_TPE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_TC_Bits.TPE */
#define IFX_HSPHY_TPCS_MII_VR_TC_TPE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_TC_Bits.TPE */
#define IFX_HSPHY_TPCS_MII_VR_TC_TPE_OFF (2u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_TC_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_TC_RESERVED_15_3_LEN (13u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_TC_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_TC_RESERVED_15_3_MSK (0x1fffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_TC_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_TC_RESERVED_15_3_OFF (3u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.RESTAR_SYNC_0 */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_RESTAR_SYNC_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.RESTAR_SYNC_0 */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_RESTAR_SYNC_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.RESTAR_SYNC_0 */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_RESTAR_SYNC_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.SUPRESS_LOS_DET */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_SUPRESS_LOS_DET_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.SUPRESS_LOS_DET */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_SUPRESS_LOS_DET_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.SUPRESS_LOS_DET */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_SUPRESS_LOS_DET_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.SUPRESS_EEE_LOS_DET */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_SUPRESS_EEE_LOS_DET_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.SUPRESS_EEE_LOS_DET */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_SUPRESS_EEE_LOS_DET_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.SUPRESS_EEE_LOS_DET */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_SUPRESS_EEE_LOS_DET_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.RX_DT_EN_CTL */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_RX_DT_EN_CTL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.RX_DT_EN_CTL */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_RX_DT_EN_CTL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.RX_DT_EN_CTL */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_RX_DT_EN_CTL_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.RX_SYNC_CTL */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_RX_SYNC_CTL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.RX_SYNC_CTL */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_RX_SYNC_CTL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.RX_SYNC_CTL */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_RX_SYNC_CTL_OFF (7u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.TX_PMBL_CTL */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_TX_PMBL_CTL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.TX_PMBL_CTL */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_TX_PMBL_CTL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.TX_PMBL_CTL */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_TX_PMBL_CTL_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_RESERVED_15_9_LEN (7u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_RESERVED_15_9_MSK (0x7fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_DBG_CTRL_RESERVED_15_9_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_LINK_TIMER_CTRL_Bits.CL37_LINK_TIME */
#define IFX_HSPHY_TPCS_MII_VR_LINK_TIMER_CTRL_CL37_LINK_TIME_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_LINK_TIMER_CTRL_Bits.CL37_LINK_TIME */
#define IFX_HSPHY_TPCS_MII_VR_LINK_TIMER_CTRL_CL37_LINK_TIME_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_LINK_TIMER_CTRL_Bits.CL37_LINK_TIME */
#define IFX_HSPHY_TPCS_MII_VR_LINK_TIMER_CTRL_CL37_LINK_TIME_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.Reserved_0 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_RESERVED_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.Reserved_0 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_RESERVED_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.Reserved_0 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_RESERVED_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.LB_ACTIVE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_LB_ACTIVE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.LB_ACTIVE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_LB_ACTIVE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.LB_ACTIVE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_LB_ACTIVE_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.PSEQ_STATE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_PSEQ_STATE_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.PSEQ_STATE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_PSEQ_STATE_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.PSEQ_STATE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_PSEQ_STATE_OFF (2u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.RXFIFO_UNDF */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_RXFIFO_UNDF_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.RXFIFO_UNDF */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_RXFIFO_UNDF_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.RXFIFO_UNDF */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_RXFIFO_UNDF_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.RXFIFO_OVF */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_RXFIFO_OVF_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.RXFIFO_OVF */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_RXFIFO_OVF_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.RXFIFO_OVF */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_RXFIFO_OVF_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.Reserved_9_7 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_RESERVED_9_7_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.Reserved_9_7 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_RESERVED_9_7_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.Reserved_9_7 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_RESERVED_9_7_OFF (7u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.LRX_STATE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_LRX_STATE_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.LRX_STATE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_LRX_STATE_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.LRX_STATE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_LRX_STATE_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.LTX_STATE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_LTX_STATE_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.LTX_STATE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_LTX_STATE_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_STS_Bits.LTX_STATE */
#define IFX_HSPHY_TPCS_MII_VR_DIG_STS_LTX_STATE_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_ICG_ERRCNT1_Bits.EC0 */
#define IFX_HSPHY_TPCS_MII_VR_ICG_ERRCNT1_EC0_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_ICG_ERRCNT1_Bits.EC0 */
#define IFX_HSPHY_TPCS_MII_VR_ICG_ERRCNT1_EC0_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_ICG_ERRCNT1_Bits.EC0 */
#define IFX_HSPHY_TPCS_MII_VR_ICG_ERRCNT1_EC0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_ICG_ERRCNT1_Bits.Reserved_15_8 */
#define IFX_HSPHY_TPCS_MII_VR_ICG_ERRCNT1_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_ICG_ERRCNT1_Bits.Reserved_15_8 */
#define IFX_HSPHY_TPCS_MII_VR_ICG_ERRCNT1_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_ICG_ERRCNT1_Bits.Reserved_15_8 */
#define IFX_HSPHY_TPCS_MII_VR_ICG_ERRCNT1_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MISC_STS_Bits.BIT_SFT */
#define IFX_HSPHY_TPCS_MII_VR_MISC_STS_BIT_SFT_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MISC_STS_Bits.BIT_SFT */
#define IFX_HSPHY_TPCS_MII_VR_MISC_STS_BIT_SFT_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MISC_STS_Bits.BIT_SFT */
#define IFX_HSPHY_TPCS_MII_VR_MISC_STS_BIT_SFT_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MISC_STS_Bits.Reserved_15_4 */
#define IFX_HSPHY_TPCS_MII_VR_MISC_STS_RESERVED_15_4_LEN (12u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MISC_STS_Bits.Reserved_15_4 */
#define IFX_HSPHY_TPCS_MII_VR_MISC_STS_RESERVED_15_4_MSK (0xfffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MISC_STS_Bits.Reserved_15_4 */
#define IFX_HSPHY_TPCS_MII_VR_MISC_STS_RESERVED_15_4_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.Reserved_3_0 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RESERVED_3_0_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.Reserved_3_0 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RESERVED_3_0_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.Reserved_3_0 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RESERVED_3_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.SIG_DET_0 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_SIG_DET_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.SIG_DET_0 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_SIG_DET_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.SIG_DET_0 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_SIG_DET_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.SIG_DET_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_SIG_DET_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.SIG_DET_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_SIG_DET_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.SIG_DET_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_SIG_DET_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.RX_PLL_STATE_0 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RX_PLL_STATE_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.RX_PLL_STATE_0 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RX_PLL_STATE_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.RX_PLL_STATE_0 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RX_PLL_STATE_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.RX_PLL_STATE_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RX_PLL_STATE_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.RX_PLL_STATE_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RX_PLL_STATE_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.RX_PLL_STATE_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RX_PLL_STATE_3_1_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.RX_VALID_0 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RX_VALID_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.RX_VALID_0 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RX_VALID_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.RX_VALID_0 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RX_VALID_0_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.RX_VALID_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RX_VALID_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.RX_VALID_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RX_VALID_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_RX_LSTS_Bits.RX_VALID_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_RX_LSTS_RX_VALID_3_1_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TXBCN_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TXBCN_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TXBCN_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TXBCN_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TXBCN_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TXBCN_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_INV_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_INV_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_INV_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_INV_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_INV_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_INV_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_RST_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_RST_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_RST_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_RST_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_RST_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_RST_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_3_1_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_DT_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_DT_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_DT_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_DT_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_DT_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_Bits.TX_DT_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_3_1_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.DET_RX_REQ_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.DET_RX_REQ_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.DET_RX_REQ_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.DET_RX_REQ_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.DET_RX_REQ_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.DET_RX_REQ_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_LVL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_LVL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.VBOOST_LVL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.Reserved_11 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_RESERVED_11_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.Reserved_11 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_RESERVED_11_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.Reserved_11 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_RESERVED_11_OFF (11u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.TX_CLK_RDY_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.TX_CLK_RDY_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.TX_CLK_RDY_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.TX_CLK_RDY_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.TX_CLK_RDY_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_Bits.TX_CLK_RDY_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_3_1_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX_REQ_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX_REQ_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX_REQ_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX_REQ_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX_REQ_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX_REQ_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX_REQ_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX_REQ_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX_REQ_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX_LPD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX_LPD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX_LPD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX_LPD_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX_LPD_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX_LPD_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX_LPD_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX_LPD_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX_LPD_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX0_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX0_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX0_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX1_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX1_WIDTH_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX1_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX1_WIDTH_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX1_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX1_WIDTH_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX2_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX2_WIDTH_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX2_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX2_WIDTH_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX2_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX2_WIDTH_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX3_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX3_WIDTH_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX3_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX3_WIDTH_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_Bits.TX3_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2_TX3_WIDTH_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL_Bits.TX0_IBOOST */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL_Bits.TX0_IBOOST */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL_Bits.TX0_IBOOST */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL_Bits.Reserved_15_4 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL_RESERVED_15_4_LEN (12u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL_Bits.Reserved_15_4 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL_RESERVED_15_4_MSK (0xfffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL_Bits.Reserved_15_4 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL_RESERVED_15_4_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL_Bits.TX0_RATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL_Bits.TX0_RATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL_Bits.TX0_RATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_15_3_LEN (13u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_15_3_MSK (0x1fffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_15_3_OFF (3u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX0_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX0_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX0_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX1_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX1_PSTATE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX1_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX1_PSTATE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX1_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX1_PSTATE_OFF (2u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX2_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX2_PSTATE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX2_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX2_PSTATE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX2_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX2_PSTATE_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX3_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX3_PSTATE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX3_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX3_PSTATE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX3_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX3_PSTATE_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX_DISABLE_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX_DISABLE_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX_DISABLE_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX_DISABLE_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX_DISABLE_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.TX_DISABLE_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_3_1_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_Bits.TX_EQ_PRE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_Bits.TX_EQ_PRE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_Bits.TX_EQ_PRE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_Bits.Reserved_7_6 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_RESERVED_7_6_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_Bits.Reserved_7_6 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_RESERVED_7_6_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_Bits.Reserved_7_6 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_RESERVED_7_6_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_Bits.TX_EQ_MAIN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_Bits.TX_EQ_MAIN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_Bits.TX_EQ_MAIN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_Bits.Reserved_15_14 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_Bits.Reserved_15_14 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_Bits.Reserved_15_14 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0_RESERVED_15_14_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.TX_EQ_POST */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.TX_EQ_POST */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.TX_EQ_POST */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.TX_EQ_OVR_RIDE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_OVR_RIDE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.TX_EQ_OVR_RIDE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_OVR_RIDE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.TX_EQ_OVR_RIDE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_OVR_RIDE_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.TX_EQ_DEF_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_DEF_CTRL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.TX_EQ_DEF_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_DEF_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.TX_EQ_DEF_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_DEF_CTRL_OFF (7u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.CA_TX_EQ */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_CA_TX_EQ_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.CA_TX_EQ */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_CA_TX_EQ_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.CA_TX_EQ */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_CA_TX_EQ_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_RESERVED_15_9_LEN (7u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_RESERVED_15_9_MSK (0x7fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1_RESERVED_15_9_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3_Bits.TXUP_TERM_OFFSET */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3_TXUP_TERM_OFFSET_LEN (9u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3_Bits.TXUP_TERM_OFFSET */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3_TXUP_TERM_OFFSET_MSK (0x1ffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3_Bits.TXUP_TERM_OFFSET */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3_TXUP_TERM_OFFSET_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3_RESERVED_15_9_LEN (7u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3_RESERVED_15_9_MSK (0x7fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3_RESERVED_15_9_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4_Bits.TXDN_TERM_OFFSET */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4_TXDN_TERM_OFFSET_LEN (9u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4_Bits.TXDN_TERM_OFFSET */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4_TXDN_TERM_OFFSET_MSK (0x1ffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4_Bits.TXDN_TERM_OFFSET */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4_TXDN_TERM_OFFSET_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4_RESERVED_15_9_LEN (7u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4_RESERVED_15_9_MSK (0x7fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4_RESERVED_15_9_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0_Bits.TX0_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0_TX0_MISC_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0_Bits.TX0_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0_TX0_MISC_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0_Bits.TX0_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0_TX0_MISC_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0_Bits.TX1_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0_TX1_MISC_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0_Bits.TX1_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0_TX1_MISC_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0_Bits.TX1_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0_TX1_MISC_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.TX_ACK_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_TX_ACK_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.TX_ACK_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_TX_ACK_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.TX_ACK_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_TX_ACK_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.TX_ACK_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_TX_ACK_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.TX_ACK_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_TX_ACK_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.TX_ACK_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_TX_ACK_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.DETRX_RSLT_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.DETRX_RSLT_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.DETRX_RSLT_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.DETRX_RSLT_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_DETRX_RSLT_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.DETRX_RSLT_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_DETRX_RSLT_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.DETRX_RSLT_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_DETRX_RSLT_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.Reserved_15_8 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.Reserved_15_8 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_Bits.Reserved_15_8 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_TERM_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_TERM_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_TERM_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_TERM_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_TERM_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_TERM_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_ALIGN_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_ALIGN_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_ALIGN_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_ALIGN_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_ALIGN_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_ALIGN_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_DT_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_DT_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_DT_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_DT_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_DT_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_DT_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_3_1_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_CLKSFT_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_CLKSFT_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_CLKSFT_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_CLKSFT_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_CLKSFT_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_Bits.RX_CLKSFT_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_3_1_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_INV_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_INV_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_INV_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_INV_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_INV_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_INV_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_RST_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_RST_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_RST_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_RST_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_RST_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_RST_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_TERM_ACDC_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_TERM_ACDC_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_TERM_ACDC_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_TERM_ACDC_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_TERM_ACDC_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_TERM_ACDC_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_3_1_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_DIV16P5_CLK_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_DIV16P5_CLK_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_DIV16P5_CLK_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_0_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_DIV16P5_CLK_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_DIV16P5_CLK_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_Bits.RX_DIV16P5_CLK_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_3_1_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX_REQ_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX_REQ_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX_REQ_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX_REQ_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX_REQ_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX_REQ_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX_REQ_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX_REQ_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX_REQ_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX_LPD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX_LPD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX_LPD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX_LPD_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX_LPD_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX_LPD_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX_LPD_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX_LPD_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX_LPD_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX0_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX0_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX0_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX1_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX1_WIDTH_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX1_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX1_WIDTH_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX1_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX1_WIDTH_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX2_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX2_WIDTH_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX2_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX2_WIDTH_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX2_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX2_WIDTH_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX3_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX3_WIDTH_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX3_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX3_WIDTH_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_Bits.RX3_WIDTH */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2_RX3_WIDTH_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_TRSHLD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_TRSHLD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_TRSHLD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_TRSHLD_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_TRSHLD_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_TRSHLD_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_1_OFF (3u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_TRSHLD_2 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_2_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_TRSHLD_2 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_2_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_TRSHLD_2 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_2_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_TRSHLD_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_3_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_TRSHLD_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_3_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_TRSHLD_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_3_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_LFPS_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_LFPS_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_LFPS_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_LFPS_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_LFPS_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_Bits.LOS_LFPS_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_3_1_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL_Bits.RX0_RATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL_Bits.RX0_RATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL_Bits.RX0_RATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_15_3_LEN (13u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_15_3_MSK (0x1fffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_15_3_OFF (3u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX0_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX0_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX0_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX1_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX1_PSTATE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX1_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX1_PSTATE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX1_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX1_PSTATE_OFF (2u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX2_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX2_PSTATE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX2_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX2_PSTATE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX2_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX2_PSTATE_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX3_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX3_PSTATE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX3_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX3_PSTATE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX3_PSTATE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX3_PSTATE_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX_DISABLE_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX_DISABLE_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX_DISABLE_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX_DISABLE_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX_DISABLE_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.RX_DISABLE_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_3_1_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RESERVED_15_12_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RESERVED_15_12_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RESERVED_15_12_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_TRACK_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_TRACK_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_TRACK_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_TRACK_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_TRACK_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_TRACK_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_SSC_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_SSC_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_SSC_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_SSC_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_SSC_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.CDR_SSC_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.VCO_LOW_FREQ_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.VCO_LOW_FREQ_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.VCO_LOW_FREQ_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.VCO_LOW_FREQ_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.VCO_LOW_FREQ_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.VCO_LOW_FREQ_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL_Bits.RX0_EQ_ATT_LVL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL_Bits.RX0_EQ_ATT_LVL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL_Bits.RX0_EQ_ATT_LVL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL_RESERVED_15_3_LEN (13u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL_RESERVED_15_3_MSK (0x1fffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL_RESERVED_15_3_OFF (3u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_Bits.CTLE_BOOST_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_CTLE_BOOST_0_LEN (5u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_Bits.CTLE_BOOST_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_CTLE_BOOST_0_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_Bits.CTLE_BOOST_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_CTLE_BOOST_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_Bits.CTLE_POLE_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_CTLE_POLE_0_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_Bits.CTLE_POLE_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_CTLE_POLE_0_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_Bits.CTLE_POLE_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_CTLE_POLE_0_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_Bits.VGA2_GAIN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_VGA2_GAIN_0_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_Bits.VGA2_GAIN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_VGA2_GAIN_0_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_Bits.VGA2_GAIN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_VGA2_GAIN_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_Bits.VGA1_GAIN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_VGA1_GAIN_0_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_Bits.VGA1_GAIN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_VGA1_GAIN_0_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_Bits.VGA1_GAIN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0_VGA1_GAIN_0_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.CONT_ADAPT_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.CONT_ADAPT_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.CONT_ADAPT_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.CONT_ADAPT_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.CONT_ADAPT_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.CONT_ADAPT_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.CONT_OFF_CAN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.CONT_OFF_CAN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.CONT_OFF_CAN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.CONT_OFF_CAN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.CONT_OFF_CAN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.CONT_OFF_CAN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.Reserved_11_8 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_RESERVED_11_8_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.Reserved_11_8 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_RESERVED_11_8_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.Reserved_11_8 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_RESERVED_11_8_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.RX_AD_REQ */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.RX_AD_REQ */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.RX_AD_REQ */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.Reserved_15_13 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_RESERVED_15_13_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.Reserved_15_13 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_RESERVED_15_13_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_Bits.Reserved_15_13 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4_RESERVED_15_13_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.AFE_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.AFE_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.AFE_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.AFE_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.AFE_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.AFE_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.DFE_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.DFE_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.DFE_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.DFE_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.DFE_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.DFE_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.Reserved_15_8 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.Reserved_15_8 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_Bits.Reserved_15_8 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0_Bits.DFE_TAP1_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0_Bits.DFE_TAP1_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0_Bits.DFE_TAP1_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0_Bits.DFE_TAP1_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_1_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0_Bits.DFE_TAP1_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_1_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0_Bits.DFE_TAP1_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_1_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.RX_ACK_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_RX_ACK_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.RX_ACK_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_RX_ACK_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.RX_ACK_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_RX_ACK_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.LF_SD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_LF_SD_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.LF_SD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_LF_SD_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.LF_SD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_LF_SD_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.LF_SD_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_LF_SD_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.LF_SD_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_LF_SD_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.LF_SD_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_LF_SD_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.HF_SD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_HF_SD_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.HF_SD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_HF_SD_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.HF_SD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_HF_SD_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.HF_SD_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_HF_SD_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.HF_SD_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_HF_SD_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.HF_SD_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_HF_SD_3_1_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.RX0_PPM_DRIFT */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RX0_PPM_DRIFT_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.RX0_PPM_DRIFT */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RX0_PPM_DRIFT_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.RX0_PPM_DRIFT */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RX0_PPM_DRIFT_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.Reserved_6 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RESERVED_6_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.Reserved_6 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RESERVED_6_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.Reserved_6 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RESERVED_6_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.RX0_PPM_DRIFT_VLD */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RX0_PPM_DRIFT_VLD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.RX0_PPM_DRIFT_VLD */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RX0_PPM_DRIFT_VLD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.RX0_PPM_DRIFT_VLD */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RX0_PPM_DRIFT_VLD_OFF (7u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.RX1_PPM_DRIFT */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RX1_PPM_DRIFT_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.RX1_PPM_DRIFT */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RX1_PPM_DRIFT_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.RX1_PPM_DRIFT */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RX1_PPM_DRIFT_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.Reserved_14 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RESERVED_14_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.Reserved_14 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RESERVED_14_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.Reserved_14 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RESERVED_14_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.RX1_PPM_DRIFT_VLD */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RX1_PPM_DRIFT_VLD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.RX1_PPM_DRIFT_VLD */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RX1_PPM_DRIFT_VLD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_Bits.RX1_PPM_DRIFT_VLD */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0_RX1_PPM_DRIFT_VLD_OFF (15u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_TEMP_COMP_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_TEMP_COMP_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_TEMP_COMP_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_TEMP_COMP_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_TEMP_COMP_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_TEMP_COMP_EN_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_TEMP_COMP_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_TEMP_COMP_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_TEMP_COMP_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_TEMP_COMP_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_TEMP_COMP_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_TEMP_COMP_EN_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_STEP_CTRL_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_STEP_CTRL_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_STEP_CTRL_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_STEP_CTRL_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_STEP_CTRL_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_STEP_CTRL_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_STEP_CTRL_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_STEP_CTRL_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_STEP_CTRL_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_STEP_CTRL_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_STEP_CTRL_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_STEP_CTRL_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_FRQBAND_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_0_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_FRQBAND_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_0_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_FRQBAND_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_FRQBAND_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_1_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_FRQBAND_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_1_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_FRQBAND_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_1_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_FRQBAND_2 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_2_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_FRQBAND_2 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_2_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_FRQBAND_2 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_2_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_FRQBAND_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_3_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_FRQBAND_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_3_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_Bits.VCO_FRQBAND_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_3_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_Bits.RX0_CDR_PPM_MAX */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_RX0_CDR_PPM_MAX_LEN (5u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_Bits.RX0_CDR_PPM_MAX */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_RX0_CDR_PPM_MAX_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_Bits.RX0_CDR_PPM_MAX */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_RX0_CDR_PPM_MAX_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_Bits.RX1_CDR_PPM_MAX */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_RX1_CDR_PPM_MAX_LEN (5u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_Bits.RX1_CDR_PPM_MAX */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_RX1_CDR_PPM_MAX_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_Bits.RX1_CDR_PPM_MAX */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_RX1_CDR_PPM_MAX_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_Bits.Reserved_15_13 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_RESERVED_15_13_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_Bits.Reserved_15_13 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_RESERVED_15_13_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_Bits.Reserved_15_13 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0_RESERVED_15_13_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_TERM_OFFSET */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_TERM_OFFSET_LEN (5u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_TERM_OFFSET */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_TERM_OFFSET_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_TERM_OFFSET */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_TERM_OFFSET_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_DFE_BYP_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_DFE_BYP_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_DFE_BYP_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_0_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_DFE_BYP_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_DFE_BYP_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_DFE_BYP_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_3_1_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_125MHZ_CLK_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_125MHZ_CLK_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_125MHZ_CLK_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_0_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_125MHZ_CLK_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_125MHZ_CLK_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_Bits.RX_125MHZ_CLK_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_3_1_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0_Bits.RX0_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0_RX0_MISC_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0_Bits.RX0_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0_RX0_MISC_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0_Bits.RX0_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0_RX0_MISC_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0_Bits.RX1_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0_RX1_MISC_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0_Bits.RX1_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0_RX1_MISC_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0_Bits.RX1_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0_RX1_MISC_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_Bits.RX0_MARGIN_IQ */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_RX0_MARGIN_IQ_LEN (7u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_Bits.RX0_MARGIN_IQ */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_RX0_MARGIN_IQ_MSK (0x7fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_Bits.RX0_MARGIN_IQ */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_RX0_MARGIN_IQ_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_Bits.Reserved_7 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_Bits.Reserved_7 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_Bits.Reserved_7 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.MPLL_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.MPLL_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.MPLL_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.MPLLB_SEL_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.MPLLB_SEL_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.MPLLB_SEL_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.Reserved_15_8 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.Reserved_15_8 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_Bits.Reserved_15_8 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_MULTIPLIER */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_MULTIPLIER */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_MULTIPLIER */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_SSC_CLK_SEL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_SSC_CLK_SEL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_SSC_CLK_SEL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_Bits.Reserved_11 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_RESERVED_11_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_Bits.Reserved_11 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_RESERVED_11_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_Bits.Reserved_11 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_RESERVED_11_OFF (11u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_CAL_DISABLE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_CAL_DISABLE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_Bits.MPLLA_CAL_DISABLE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_OFF (15u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_Bits.MPLLA_SSC_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_MPLLA_SSC_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_Bits.MPLLA_SSC_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_MPLLA_SSC_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_Bits.MPLLA_SSC_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_MPLLA_SSC_EN_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_Bits.Reserved_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_RESERVED_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_Bits.Reserved_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_RESERVED_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_Bits.Reserved_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_RESERVED_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_Bits.MPLLA_SSC_CLK_SEL */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_Bits.MPLLA_SSC_CLK_SEL */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_Bits.MPLLA_SSC_CLK_SEL */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_Bits.MPLLA_FRACN_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_LEN (11u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_Bits.MPLLA_FRACN_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_MSK (0x7ffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_Bits.MPLLA_FRACN_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV_MULT */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_LEN (7u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV_MULT */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_MSK (0x7fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV_MULT */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_OFF (7u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV8_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV8_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV8_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV10_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV10_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV10_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV16P5_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV16P5_CLK_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV16P5_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV16P5_CLK_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_DIV16P5_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV16P5_CLK_EN_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_TX_CLK_DIV */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_TX_CLK_DIV */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_TX_CLK_DIV */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_OFF (11u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.Reserved_14 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_RESERVED_14_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.Reserved_14 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_RESERVED_14_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.Reserved_14 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_RESERVED_14_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_WRD_DIV2_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_WRD_DIV2_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_Bits.MPLLA_WRD_DIV2_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN_OFF (15u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4_Bits.MPLLA_SSC_FRQ_CNT_INT */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4_MPLLA_SSC_FRQ_CNT_INT_LEN (12u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4_Bits.MPLLA_SSC_FRQ_CNT_INT */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4_MPLLA_SSC_FRQ_CNT_INT_MSK (0xfffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4_Bits.MPLLA_SSC_FRQ_CNT_INT */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4_MPLLA_SSC_FRQ_CNT_INT_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_Bits.MPLLA_SSC_FRQ_CNT_PK */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_MPLLA_SSC_FRQ_CNT_PK_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_Bits.MPLLA_SSC_FRQ_CNT_PK */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_MPLLA_SSC_FRQ_CNT_PK_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_Bits.MPLLA_SSC_FRQ_CNT_PK */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_MPLLA_SSC_FRQ_CNT_PK_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_Bits.MPLLA_SSC_SPD_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_MPLLA_SSC_SPD_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_Bits.MPLLA_SSC_SPD_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_MPLLA_SSC_SPD_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_Bits.MPLLA_SSC_SPD_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_MPLLA_SSC_SPD_EN_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_RESERVED_15_9_LEN (7u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_RESERVED_15_9_MSK (0x7fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5_RESERVED_15_9_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_Bits.CP_INT */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_CP_INT_LEN (5u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_Bits.CP_INT */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_CP_INT_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_Bits.CP_INT */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_CP_INT_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_Bits.CP_PROP */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_CP_PROP_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_Bits.CP_PROP */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_CP_PROP_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_Bits.CP_PROP */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_CP_PROP_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_Bits.CP_INT_GS */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_CP_INT_GS_LEN (5u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_Bits.CP_INT_GS */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_CP_INT_GS_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_Bits.CP_INT_GS */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_CP_INT_GS_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_Bits.Reserved_7_5 */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_Bits.CP_PROP_GS */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_CP_PROP_GS_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_Bits.CP_PROP_GS */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_CP_PROP_GS_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_Bits.CP_PROP_GS */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_CP_PROP_GS_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_Bits.Reserved_15_12 */
#define IFX_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.TX2RX_LB_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.TX2RX_LB_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.TX2RX_LB_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.TX2RX_LB_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.TX2RX_LB_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.TX2RX_LB_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.RX2TX_LB_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.RX2TX_LB_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.RX2TX_LB_EN_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.RX2TX_LB_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.RX2TX_LB_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.RX2TX_LB_EN_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_3_1_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.RTUNE_REQ */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.RTUNE_REQ */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.RTUNE_REQ */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.PLL_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.PLL_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_Bits.PLL_CTRL */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_OFF (15u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_CLK_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_USE_PAD */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_USE_PAD */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_USE_PAD */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_CLK_DIV2 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_CLK_DIV2 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_CLK_DIV2 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_OFF (2u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_RANGE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_RANGE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_RANGE */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_OFF (3u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_MPLLA_DIV2 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_MPLLA_DIV2 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_MPLLA_DIV2 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_MPLLA_DIV */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_MPLLA_DIV */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_Bits.REF_MPLLA_DIV */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0_Bits.VCO_LD_VAL_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_LEN (13u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0_Bits.VCO_LD_VAL_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_MSK (0x1fffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0_Bits.VCO_LD_VAL_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0_Bits.Reserved_15_13 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0_RESERVED_15_13_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0_Bits.Reserved_15_13 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0_RESERVED_15_13_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0_Bits.Reserved_15_13 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0_RESERVED_15_13_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.VCO_REF_LD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.VCO_REF_LD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.VCO_REF_LD_0 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.Reserved_6 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_RESERVED_6_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.Reserved_6 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_RESERVED_6_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.Reserved_6 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_RESERVED_6_OFF (6u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.Reserved_7 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.Reserved_7 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.Reserved_7 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.VCO_REF_LD_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_VCO_REF_LD_1_LEN (6u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.VCO_REF_LD_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_VCO_REF_LD_1_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.VCO_REF_LD_1 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_VCO_REF_LD_1_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.Reserved_15_14 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.Reserved_15_14 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_Bits.Reserved_15_14 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0_RESERVED_15_14_OFF (14u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.FOM */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_FOM_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.FOM */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_FOM_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.FOM */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_FOM_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.RTUNE_ACK */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.RTUNE_ACK */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.RTUNE_ACK */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.MPLLA_STS */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_MPLLA_STS_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.MPLLA_STS */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_MPLLA_STS_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.MPLLA_STS */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_MPLLA_STS_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.MPLLB_STS */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_MPLLB_STS_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.MPLLB_STS */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_MPLLB_STS_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.MPLLB_STS */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_MPLLB_STS_OFF (10u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.RX_ADPT_ACK */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.RX_ADPT_ACK */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.RX_ADPT_ACK */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_OFF (12u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.Reserved_15_13 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_RESERVED_15_13_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.Reserved_15_13 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_RESERVED_15_13_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_Bits.Reserved_15_13 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS_RESERVED_15_13_OFF (13u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL1_Bits.RX_LNK_UP_TIME */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL1_RX_LNK_UP_TIME_LEN (16u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL1_Bits.RX_LNK_UP_TIME */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL1_RX_LNK_UP_TIME_MSK (0xffffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL1_Bits.RX_LNK_UP_TIME */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL1_RX_LNK_UP_TIME_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_Bits.INIT_DN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_INIT_DN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_Bits.INIT_DN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_INIT_DN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_Bits.INIT_DN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_INIT_DN_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_Bits.EXT_LD_DN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_EXT_LD_DN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_Bits.EXT_LD_DN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_EXT_LD_DN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_Bits.EXT_LD_DN */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_EXT_LD_DN_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_Bits.BTLD_BYP */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_BTLD_BYP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_Bits.BTLD_BYP */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_BTLD_BYP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_Bits.BTLD_BYP */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_BTLD_BYP_OFF (2u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_RESERVED_15_3_LEN (13u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_RESERVED_15_3_MSK (0x1fffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_Bits.Reserved_15_3 */
#define IFX_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM_RESERVED_15_3_OFF (3u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_Bits.SUP_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_SUP_MISC_LEN (8u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_Bits.SUP_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_SUP_MISC_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_Bits.SUP_MISC */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_SUP_MISC_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_Bits.REF_CLK_DET_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_REF_CLK_DET_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_Bits.REF_CLK_DET_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_REF_CLK_DET_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_Bits.REF_CLK_DET_EN */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_REF_CLK_DET_EN_OFF (8u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_RESERVED_15_9_LEN (7u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_RESERVED_15_9_MSK (0x7fu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_Bits.Reserved_15_9 */
#define IFX_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2_RESERVED_15_9_OFF (9u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL2_Bits.RX_POL_INV_0 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL2_RX_POL_INV_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL2_Bits.RX_POL_INV_0 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL2_RX_POL_INV_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL2_Bits.RX_POL_INV_0 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL2_RX_POL_INV_0_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL2_Bits.Reserved_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL2_RESERVED_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL2_Bits.Reserved_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL2_RESERVED_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL2_Bits.Reserved_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL2_RESERVED_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL2_Bits.TX_POL_INV_0 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL2_TX_POL_INV_0_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL2_Bits.TX_POL_INV_0 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL2_TX_POL_INV_0_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL2_Bits.TX_POL_INV_0 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL2_TX_POL_INV_0_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL2_Bits.Reserved_15_5 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL2_RESERVED_15_5_LEN (11u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL2_Bits.Reserved_15_5 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL2_RESERVED_15_5_MSK (0x7ffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL2_Bits.Reserved_15_5 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_CTRL2_RESERVED_15_5_OFF (5u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_Bits.COR */
#define IFX_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_COR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_Bits.COR */
#define IFX_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_COR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_Bits.COR */
#define IFX_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_COR_OFF (0u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_Bits.Reserved_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_RESERVED_3_1_LEN (3u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_Bits.Reserved_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_RESERVED_3_1_MSK (0x7u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_Bits.Reserved_3_1 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_RESERVED_3_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_Bits.INV_EC_EN */
#define IFX_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_INV_EC_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_Bits.INV_EC_EN */
#define IFX_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_INV_EC_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_Bits.INV_EC_EN */
#define IFX_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_INV_EC_EN_OFF (4u)

/** \brief Length for Ifx_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_Bits.Reserved_15_5 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_RESERVED_15_5_LEN (11u)

/** \brief Mask for Ifx_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_Bits.Reserved_15_5 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_RESERVED_15_5_MSK (0x7ffu)

/** \brief Offset for Ifx_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_Bits.Reserved_15_5 */
#define IFX_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL_RESERVED_15_5_OFF (5u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_Bits.TXUP_TERM_OFFSET */
#define IFX_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_TXUP_TERM_OFFSET_LEN (9u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_Bits.TXUP_TERM_OFFSET */
#define IFX_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_TXUP_TERM_OFFSET_MSK (0x1ffu)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_Bits.TXUP_TERM_OFFSET */
#define IFX_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_TXUP_TERM_OFFSET_OFF (0u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_Bits.RX_TERM_OFFSET */
#define IFX_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_RX_TERM_OFFSET_LEN (5u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_Bits.RX_TERM_OFFSET */
#define IFX_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_RX_TERM_OFFSET_MSK (0x1fu)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_Bits.RX_TERM_OFFSET */
#define IFX_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_RX_TERM_OFFSET_OFF (9u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_Bits.RESERVED_15_14 */
#define IFX_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_Bits.RESERVED_15_14 */
#define IFX_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_Bits.RESERVED_15_14 */
#define IFX_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN_RESERVED_15_14_OFF (14u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN_Bits.TXDN_TERM_OFFSET */
#define IFX_HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN_TXDN_TERM_OFFSET_LEN (9u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN_Bits.TXDN_TERM_OFFSET */
#define IFX_HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN_TXDN_TERM_OFFSET_MSK (0x1ffu)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN_Bits.TXDN_TERM_OFFSET */
#define IFX_HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN_TXDN_TERM_OFFSET_OFF (0u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN_Bits.RESERVED_15_9 */
#define IFX_HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN_RESERVED_15_9_LEN (7u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN_Bits.RESERVED_15_9 */
#define IFX_HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN_RESERVED_15_9_MSK (0x7fu)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN_Bits.RESERVED_15_9 */
#define IFX_HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN_RESERVED_15_9_OFF (9u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_cp_int_half */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_CP_INT_HALF_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_cp_int_half */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_CP_INT_HALF_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_cp_int_half */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_CP_INT_HALF_OFF (0u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_cp_int_prog */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_CP_INT_PROG_LEN (2u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_cp_int_prog */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_CP_INT_PROG_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_cp_int_prog */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_CP_INT_PROG_OFF (1u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_dac_cur */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_DAC_CUR_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_dac_cur */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_DAC_CUR_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_dac_cur */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_DAC_CUR_OFF (3u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_sel_ref_cp */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_SEL_REF_CP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_sel_ref_cp */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_SEL_REF_CP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_sel_ref_cp */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_SEL_REF_CP_OFF (4u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_iprop_1f */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_IPROP_1F_LEN (2u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_iprop_1f */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_IPROP_1F_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_iprop_1f */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_IPROP_1F_OFF (5u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_nc_17 */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_NC_17_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_nc_17 */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_NC_17_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.mplla_testmode_nc_17 */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_MPLLA_TESTMODE_NC_17_OFF (7u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.RESERVED_15_8 */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.RESERVED_15_8 */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_Bits.RESERVED_15_8 */
#define IFX_HSPHY_PHY_SUP_ANA_MPLLA_TEST1_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.FLIP_COMP */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_FLIP_COMP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.FLIP_COMP */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_FLIP_COMP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.FLIP_COMP */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_FLIP_COMP_OFF (0u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.MAN_TUNE */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_MAN_TUNE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.MAN_TUNE */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_MAN_TUNE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.MAN_TUNE */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_MAN_TUNE_OFF (1u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.SET_VAL */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_SET_VAL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.SET_VAL */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_SET_VAL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.SET_VAL */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_SET_VAL_OFF (2u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.TYPE */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_TYPE_LEN (2u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.TYPE */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_TYPE_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.TYPE */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_TYPE_OFF (3u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.VALUE */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_VALUE_LEN (10u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.VALUE */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_VALUE_MSK (0x3ffu)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.VALUE */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_VALUE_OFF (5u)

/** \brief Length for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.TXUP_GO */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_TXUP_GO_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.TXUP_GO */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_TXUP_GO_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_Bits.TXUP_GO */
#define IFX_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG_TXUP_GO_OFF (15u)

/** \brief Length for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.NYQUIST_DATA */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_NYQUIST_DATA_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.NYQUIST_DATA */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_NYQUIST_DATA_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.NYQUIST_DATA */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_NYQUIST_DATA_OFF (0u)

/** \brief Length for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.DISABLE */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_DISABLE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.DISABLE */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_DISABLE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.DISABLE */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_DISABLE_OFF (1u)

/** \brief Length for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.BEACON_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_BEACON_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.BEACON_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_BEACON_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.BEACON_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_BEACON_EN_OFF (2u)

/** \brief Length for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.IBOOST_LVL */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_IBOOST_LVL_LEN (4u)

/** \brief Mask for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.IBOOST_LVL */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_IBOOST_LVL_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.IBOOST_LVL */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_IBOOST_LVL_OFF (3u)

/** \brief Length for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.VBOOST_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_VBOOST_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.VBOOST_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_VBOOST_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.VBOOST_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_VBOOST_EN_OFF (7u)

/** \brief Length for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_EN_OFF (8u)

/** \brief Length for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.TX_MAIN_CURSOR */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_TX_MAIN_CURSOR_LEN (6u)

/** \brief Mask for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.TX_MAIN_CURSOR */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_TX_MAIN_CURSOR_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.TX_MAIN_CURSOR */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_TX_MAIN_CURSOR_OFF (9u)

/** \brief Length for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.MAIN_OVRD_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_MAIN_OVRD_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.MAIN_OVRD_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_MAIN_OVRD_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_Bits.MAIN_OVRD_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2_MAIN_OVRD_EN_OFF (15u)

/** \brief Length for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.TX_PRE_CURSOR */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_TX_PRE_CURSOR_LEN (6u)

/** \brief Mask for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.TX_PRE_CURSOR */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_TX_PRE_CURSOR_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.TX_PRE_CURSOR */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_TX_PRE_CURSOR_OFF (0u)

/** \brief Length for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.PRE_OVRD_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_PRE_OVRD_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.PRE_OVRD_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_PRE_OVRD_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.PRE_OVRD_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_PRE_OVRD_EN_OFF (6u)

/** \brief Length for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.TX_POST_CURSOR */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_TX_POST_CURSOR_LEN (6u)

/** \brief Mask for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.TX_POST_CURSOR */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_TX_POST_CURSOR_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.TX_POST_CURSOR */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_TX_POST_CURSOR_OFF (7u)

/** \brief Length for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.POST_OVRD_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_POST_OVRD_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.POST_OVRD_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_POST_OVRD_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.POST_OVRD_EN */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_POST_OVRD_EN_OFF (13u)

/** \brief Length for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.RESERVED_15_14 */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.RESERVED_15_14 */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_Bits.RESERVED_15_14 */
#define IFX_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3_RESERVED_15_14_OFF (14u)

/** \brief Length for Ifx_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_Bits.CMNCAL_INIT */
#define IFX_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_CMNCAL_INIT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_Bits.CMNCAL_INIT */
#define IFX_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_CMNCAL_INIT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_Bits.CMNCAL_INIT */
#define IFX_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_CMNCAL_INIT_OFF (0u)

/** \brief Length for Ifx_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_Bits.CMNCAL_DONE */
#define IFX_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_CMNCAL_DONE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_Bits.CMNCAL_DONE */
#define IFX_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_CMNCAL_DONE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_Bits.CMNCAL_DONE */
#define IFX_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_CMNCAL_DONE_OFF (1u)

/** \brief Length for Ifx_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_Bits.RESERVED_15_2 */
#define IFX_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_RESERVED_15_2_LEN (14u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_Bits.RESERVED_15_2 */
#define IFX_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_RESERVED_15_2_MSK (0x3fffu)

/** \brief Offset for Ifx_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_Bits.RESERVED_15_2 */
#define IFX_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS_RESERVED_15_2_OFF (2u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT_Bits.ACK */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT_ACK_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT_Bits.ACK */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT_ACK_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT_Bits.ACK */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT_ACK_OFF (0u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT_Bits.RESERVED_15_1 */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT_RESERVED_15_1_LEN (15u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT_Bits.RESERVED_15_1 */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT_RESERVED_15_1_MSK (0x7fffu)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT_Bits.RESERVED_15_1 */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT_RESERVED_15_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT_Bits.ACK */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT_ACK_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT_Bits.ACK */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT_ACK_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT_Bits.ACK */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT_ACK_OFF (0u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT_Bits.RESERVED_15_1 */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT_RESERVED_15_1_LEN (15u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT_Bits.RESERVED_15_1 */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT_RESERVED_15_1_MSK (0x7fffu)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT_Bits.RESERVED_15_1 */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT_RESERVED_15_1_OFF (1u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_STARTUP_CAL */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_STARTUP_CAL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_STARTUP_CAL */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_STARTUP_CAL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_STARTUP_CAL */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_STARTUP_CAL_OFF (0u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_ADAPT */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_ADAPT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_ADAPT */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_ADAPT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_ADAPT */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_ADAPT_OFF (1u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_CONT_ADAPT */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_ADAPT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_CONT_ADAPT */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_ADAPT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_CONT_ADAPT */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_ADAPT_OFF (2u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_CONT_CAL_ADAPT */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_CAL_ADAPT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_CONT_CAL_ADAPT */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_CAL_ADAPT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_CONT_CAL_ADAPT */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_CAL_ADAPT_OFF (3u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_SUP */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_SUP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_SUP */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_SUP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_SUP */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_SUP_OFF (4u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_TX_CMN_MODE */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_CMN_MODE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_TX_CMN_MODE */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_CMN_MODE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_TX_CMN_MODE */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_CMN_MODE_OFF (5u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_TX_RXDET */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_RXDET_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_TX_RXDET */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_RXDET_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_TX_RXDET */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_RXDET_OFF (6u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_PWRUP */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_PWRUP_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_PWRUP */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_PWRUP_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_PWRUP */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_PWRUP_OFF (7u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_VCO_WAIT */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_WAIT_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_VCO_WAIT */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_WAIT_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_VCO_WAIT */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_WAIT_OFF (8u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_VCO_CAL */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_CAL_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_VCO_CAL */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_CAL_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.FAST_RX_VCO_CAL */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_CAL_OFF (9u)

/** \brief Length for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.RESERVED_15_10 */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_RESERVED_15_10_LEN (6u)

/** \brief Mask for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.RESERVED_15_10 */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_RESERVED_15_10_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_Bits.RESERVED_15_10 */
#define IFX_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_RESERVED_15_10_OFF (10u)

/** \brief Length for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.NYQUIST_DATA */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_NYQUIST_DATA_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.NYQUIST_DATA */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_NYQUIST_DATA_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.NYQUIST_DATA */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_NYQUIST_DATA_OFF (0u)

/** \brief Length for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.DISABLE */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_DISABLE_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.DISABLE */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_DISABLE_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.DISABLE */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_DISABLE_OFF (1u)

/** \brief Length for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.BEACON_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_BEACON_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.BEACON_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_BEACON_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.BEACON_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_BEACON_EN_OFF (2u)

/** \brief Length for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.IBOOST_LVL */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_IBOOST_LVL_LEN (4u)

/** \brief Mask for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.IBOOST_LVL */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_IBOOST_LVL_MSK (0xfu)

/** \brief Offset for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.IBOOST_LVL */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_IBOOST_LVL_OFF (3u)

/** \brief Length for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.VBOOST_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_VBOOST_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.VBOOST_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_VBOOST_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.VBOOST_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_VBOOST_EN_OFF (7u)

/** \brief Length for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_EN_OFF (8u)

/** \brief Length for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.TX_MAIN_CURSOR */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_TX_MAIN_CURSOR_LEN (6u)

/** \brief Mask for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.TX_MAIN_CURSOR */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_TX_MAIN_CURSOR_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.TX_MAIN_CURSOR */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_TX_MAIN_CURSOR_OFF (9u)

/** \brief Length for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.MAIN_OVRD_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_MAIN_OVRD_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.MAIN_OVRD_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_MAIN_OVRD_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_Bits.MAIN_OVRD_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2_MAIN_OVRD_EN_OFF (15u)

/** \brief Length for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.TX_PRE_CURSOR */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_TX_PRE_CURSOR_LEN (6u)

/** \brief Mask for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.TX_PRE_CURSOR */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_TX_PRE_CURSOR_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.TX_PRE_CURSOR */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_TX_PRE_CURSOR_OFF (0u)

/** \brief Length for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.PRE_OVRD_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_PRE_OVRD_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.PRE_OVRD_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_PRE_OVRD_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.PRE_OVRD_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_PRE_OVRD_EN_OFF (6u)

/** \brief Length for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.TX_POST_CURSOR */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_TX_POST_CURSOR_LEN (6u)

/** \brief Mask for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.TX_POST_CURSOR */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_TX_POST_CURSOR_MSK (0x3fu)

/** \brief Offset for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.TX_POST_CURSOR */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_TX_POST_CURSOR_OFF (7u)

/** \brief Length for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.POST_OVRD_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_POST_OVRD_EN_LEN (1u)

/** \brief Mask for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.POST_OVRD_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_POST_OVRD_EN_MSK (0x1u)

/** \brief Offset for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.POST_OVRD_EN */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_POST_OVRD_EN_OFF (13u)

/** \brief Length for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.RESERVED_15_14 */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.RESERVED_15_14 */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_Bits.RESERVED_15_14 */
#define IFX_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3_RESERVED_15_14_OFF (14u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXHSPHY_BF_H */
