Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Mon Dec 31 06:09:34 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/MULT_cp3p3/CLOCK_r_REG793_S1
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cp3p3/add_3837/CLOCK_r_REG184_S15
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/MULT_cp3p3/CLOCK_r_REG793_S1/CK (DFFR_X1)            0.00       0.00 r
  DP/MULT_cp3p3/CLOCK_r_REG793_S1/QN (DFFR_X1)            0.06       0.06 f
  DP/MULT_cp3p3/U70/ZN (INV_X1)                           0.03       0.10 r
  DP/MULT_cp3p3/recoding_block_1/y_tri[0] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.10 r
  DP/MULT_cp3p3/recoding_block_1/U7/ZN (NAND2_X1)         0.04       0.13 f
  DP/MULT_cp3p3/recoding_block_1/U4/ZN (NAND2_X1)         0.05       0.18 r
  DP/MULT_cp3p3/recoding_block_1/MUX_X/sel (mux2_n_bit25_3)
                                                          0.00       0.18 r
  DP/MULT_cp3p3/recoding_block_1/MUX_X/U4/Z (BUF_X1)      0.05       0.23 r
  DP/MULT_cp3p3/recoding_block_1/MUX_X/U6/Z (MUX2_X1)     0.07       0.30 f
  DP/MULT_cp3p3/recoding_block_1/MUX_X/o[24] (mux2_n_bit25_3)
                                                          0.00       0.30 f
  DP/MULT_cp3p3/recoding_block_1/MUX_0/i1[24] (mux2_n_bit25_2)
                                                          0.00       0.30 f
  DP/MULT_cp3p3/recoding_block_1/MUX_0/U5/ZN (AND2_X1)
                                                          0.04       0.34 f
  DP/MULT_cp3p3/recoding_block_1/MUX_0/o[24] (mux2_n_bit25_2)
                                                          0.00       0.34 f
  DP/MULT_cp3p3/recoding_block_1/x_absY[24] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.34 f
  DP/MULT_cp3p3/bitwiseInverterX_1/dataIn[24] (bitwiseInv_n_bit25_1)
                                                          0.00       0.34 f
  DP/MULT_cp3p3/bitwiseInverterX_1/U18/ZN (XNOR2_X1)      0.05       0.39 f
  DP/MULT_cp3p3/bitwiseInverterX_1/dataOut[24] (bitwiseInv_n_bit25_1)
                                                          0.00       0.39 f
  DP/MULT_cp3p3/U23/ZN (INV_X1)                           0.03       0.42 r
  DP/MULT_cp3p3/lv4_c26_FA_0/i1 (fullAdder_159)           0.00       0.42 r
  DP/MULT_cp3p3/lv4_c26_FA_0/HA_0/i1 (halfAdder_319)      0.00       0.42 r
  DP/MULT_cp3p3/lv4_c26_FA_0/HA_0/U3/Z (XOR2_X1)          0.08       0.50 r
  DP/MULT_cp3p3/lv4_c26_FA_0/HA_0/s (halfAdder_319)       0.00       0.50 r
  DP/MULT_cp3p3/lv4_c26_FA_0/HA_1/i1 (halfAdder_318)      0.00       0.50 r
  DP/MULT_cp3p3/lv4_c26_FA_0/HA_1/U1/Z (XOR2_X1)          0.08       0.58 r
  DP/MULT_cp3p3/lv4_c26_FA_0/HA_1/s (halfAdder_318)       0.00       0.58 r
  DP/MULT_cp3p3/lv4_c26_FA_0/s (fullAdder_159)            0.00       0.58 r
  DP/MULT_cp3p3/lv3_c26_FA_1/i0 (fullAdder_135)           0.00       0.58 r
  DP/MULT_cp3p3/lv3_c26_FA_1/HA_0/i0 (halfAdder_271)      0.00       0.58 r
  DP/MULT_cp3p3/lv3_c26_FA_1/HA_0/U3/Z (XOR2_X1)          0.08       0.66 r
  DP/MULT_cp3p3/lv3_c26_FA_1/HA_0/s (halfAdder_271)       0.00       0.66 r
  DP/MULT_cp3p3/lv3_c26_FA_1/HA_1/i1 (halfAdder_270)      0.00       0.66 r
  DP/MULT_cp3p3/lv3_c26_FA_1/HA_1/U2/ZN (AND2_X1)         0.05       0.71 r
  DP/MULT_cp3p3/lv3_c26_FA_1/HA_1/co (halfAdder_270)      0.00       0.71 r
  DP/MULT_cp3p3/lv3_c26_FA_1/U1/ZN (OR2_X2)               0.04       0.75 r
  DP/MULT_cp3p3/lv3_c26_FA_1/co (fullAdder_135)           0.00       0.75 r
  DP/MULT_cp3p3/lv2_c27_FA_0/i1 (fullAdder_103)           0.00       0.75 r
  DP/MULT_cp3p3/lv2_c27_FA_0/HA_0/i1 (halfAdder_207)      0.00       0.75 r
  DP/MULT_cp3p3/lv2_c27_FA_0/HA_0/U5/ZN (INV_X1)          0.02       0.77 f
  DP/MULT_cp3p3/lv2_c27_FA_0/HA_0/U3/ZN (NAND2_X1)        0.03       0.80 r
  DP/MULT_cp3p3/lv2_c27_FA_0/HA_0/U4/ZN (NAND2_X1)        0.03       0.82 f
  DP/MULT_cp3p3/lv2_c27_FA_0/HA_0/s (halfAdder_207)       0.00       0.82 f
  DP/MULT_cp3p3/lv2_c27_FA_0/HA_1/i1 (halfAdder_206)      0.00       0.82 f
  DP/MULT_cp3p3/lv2_c27_FA_0/HA_1/U3/ZN (AND2_X1)         0.04       0.86 f
  DP/MULT_cp3p3/lv2_c27_FA_0/HA_1/co (halfAdder_206)      0.00       0.86 f
  DP/MULT_cp3p3/lv2_c27_FA_0/U1/ZN (OR2_X2)               0.05       0.91 f
  DP/MULT_cp3p3/lv2_c27_FA_0/co (fullAdder_103)           0.00       0.91 f
  DP/MULT_cp3p3/lv1_c28_FA_0/i0 (fullAdder_55)            0.00       0.91 f
  DP/MULT_cp3p3/lv1_c28_FA_0/HA_0/i0 (halfAdder_111)      0.00       0.91 f
  DP/MULT_cp3p3/lv1_c28_FA_0/HA_0/U3/Z (XOR2_X1)          0.07       0.99 f
  DP/MULT_cp3p3/lv1_c28_FA_0/HA_0/s (halfAdder_111)       0.00       0.99 f
  DP/MULT_cp3p3/lv1_c28_FA_0/HA_1/i1 (halfAdder_110)      0.00       0.99 f
  DP/MULT_cp3p3/lv1_c28_FA_0/HA_1/U2/ZN (AND2_X1)         0.04       1.03 f
  DP/MULT_cp3p3/lv1_c28_FA_0/HA_1/co (halfAdder_110)      0.00       1.03 f
  DP/MULT_cp3p3/lv1_c28_FA_0/U1/ZN (OR2_X2)               0.05       1.08 f
  DP/MULT_cp3p3/lv1_c28_FA_0/co (fullAdder_55)            0.00       1.08 f
  DP/MULT_cp3p3/lv0_c29_FA_0/i0 (fullAdder_15)            0.00       1.08 f
  DP/MULT_cp3p3/lv0_c29_FA_0/HA_0/i0 (halfAdder_31)       0.00       1.08 f
  DP/MULT_cp3p3/lv0_c29_FA_0/HA_0/U3/Z (XOR2_X1)          0.07       1.15 f
  DP/MULT_cp3p3/lv0_c29_FA_0/HA_0/s (halfAdder_31)        0.00       1.15 f
  DP/MULT_cp3p3/lv0_c29_FA_0/HA_1/i1 (halfAdder_30)       0.00       1.15 f
  DP/MULT_cp3p3/lv0_c29_FA_0/HA_1/U2/ZN (AND2_X1)         0.04       1.19 f
  DP/MULT_cp3p3/lv0_c29_FA_0/HA_1/co (halfAdder_30)       0.00       1.19 f
  DP/MULT_cp3p3/lv0_c29_FA_0/U1/ZN (OR2_X1)               0.05       1.24 f
  DP/MULT_cp3p3/lv0_c29_FA_0/co (fullAdder_15)            0.00       1.24 f
  DP/MULT_cp3p3/add_3837/A[30] (mbeDadda_mult_0_DW01_add_0)
                                                          0.00       1.24 f
  DP/MULT_cp3p3/add_3837/CLOCK_r_REG184_S15/D (DFFR_X1)
                                                          0.01       1.25 f
  data arrival time                                                  1.25

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cp3p3/add_3837/CLOCK_r_REG184_S15/CK (DFFR_X1)
                                                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.36


1
