// Seed: 1223806311
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output wire id_3
);
  tri1 id_5;
  assign id_3 = 1;
  uwire id_6 = id_1;
  wire  id_7;
  wire  id_8;
  wire id_9, id_10, id_11, id_12 = id_8;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    output uwire id_2,
    output wire  id_3,
    output wire  id_4,
    input  uwire id_5,
    input  wor   id_6,
    input  tri0  id_7
    , id_11,
    input  tri0  id_8,
    output wire  id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_1
  );
  assign modCall_1.id_3 = 0;
  assign id_1 = id_7;
  assign id_4 = id_11;
endmodule
