
*** Running vivado
    with args -log Shift_register_structural.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Shift_register_structural.tcl


ECHO disattivato.
ECHO disattivato.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Shift_register_structural.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 463.184 ; gain = 198.809
Command: synth_design -top Shift_register_structural -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21736
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 899.988 ; gain = 412.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Shift_register_structural' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Shift_register_structural/Shift_register_structural.srcs/sources_1/new/Shift_register_structural.vhd:46]
INFO: [Synth 8-3491] module 'FFD' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/Flip_Flop_D/Flip_Flop_D.srcs/sources_1/new/FFD.vhd:4' bound to instance 'FFD_inst' of component 'FFD' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Shift_register_structural/Shift_register_structural.srcs/sources_1/new/Shift_register_structural.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FFD' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/Flip_Flop_D/Flip_Flop_D.srcs/sources_1/new/FFD.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'FFD' (0#1) [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/Flip_Flop_D/Flip_Flop_D.srcs/sources_1/new/FFD.vhd:11]
INFO: [Synth 8-3491] module 'FFD' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/Flip_Flop_D/Flip_Flop_D.srcs/sources_1/new/FFD.vhd:4' bound to instance 'FFD_inst' of component 'FFD' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Shift_register_structural/Shift_register_structural.srcs/sources_1/new/Shift_register_structural.vhd:72]
INFO: [Synth 8-3491] module 'FFD' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/Flip_Flop_D/Flip_Flop_D.srcs/sources_1/new/FFD.vhd:4' bound to instance 'FFD_inst' of component 'FFD' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Shift_register_structural/Shift_register_structural.srcs/sources_1/new/Shift_register_structural.vhd:72]
INFO: [Synth 8-3491] module 'FFD' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/Flip_Flop_D/Flip_Flop_D.srcs/sources_1/new/FFD.vhd:4' bound to instance 'FFD_inst' of component 'FFD' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Shift_register_structural/Shift_register_structural.srcs/sources_1/new/Shift_register_structural.vhd:72]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'M_MACHINE' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Shift_register_structural/Shift_register_structural.srcs/sources_1/new/M_MACHINE.vhd:34' bound to instance 'M_MACHINE_inst' of component 'M_MACHINE' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Shift_register_structural/Shift_register_structural.srcs/sources_1/new/Shift_register_structural.vhd:81]
INFO: [Synth 8-638] synthesizing module 'M_MACHINE' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Shift_register_structural/Shift_register_structural.srcs/sources_1/new/M_MACHINE.vhd:47]
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'ingresso' is read in the process but is not in the sensitivity list [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Shift_register_structural/Shift_register_structural.srcs/sources_1/new/M_MACHINE.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'M_MACHINE' (0#1) [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Shift_register_structural/Shift_register_structural.srcs/sources_1/new/M_MACHINE.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Shift_register_structural' (0#1) [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Shift_register_structural/Shift_register_structural.srcs/sources_1/new/Shift_register_structural.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 989.574 ; gain = 502.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 989.574 ; gain = 502.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 989.574 ; gain = 502.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'output_reg' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Shift_register_structural/Shift_register_structural.srcs/sources_1/new/M_MACHINE.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 989.574 ; gain = 502.492
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1203.203 ; gain = 716.121
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1203.203 ; gain = 716.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1203.203 ; gain = 716.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1203.203 ; gain = 716.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1203.203 ; gain = 716.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1203.203 ; gain = 716.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1203.203 ; gain = 716.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1203.203 ; gain = 716.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1203.203 ; gain = 716.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     2|
|3     |LUT6 |     4|
|4     |FDRE |     4|
|5     |LD   |     4|
|6     |IBUF |     5|
|7     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------+----------+------+
|      |Instance                 |Module    |Cells |
+------+-------------------------+----------+------+
|1     |top                      |          |    24|
|2     |  \GEN_FFDs[0].FFD_inst  |FFD       |     2|
|3     |  \GEN_FFDs[1].FFD_inst  |FFD_0     |     2|
|4     |  \GEN_FFDs[2].FFD_inst  |FFD_1     |     2|
|5     |  \GEN_FFDs[3].FFD_inst  |FFD_2     |     2|
|6     |  M_MACHINE_inst         |M_MACHINE |     6|
+------+-------------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1203.203 ; gain = 716.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1203.203 ; gain = 716.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1203.203 ; gain = 716.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1213.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1308.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

Synth Design complete | Checksum: b9c5c32
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1308.547 ; gain = 845.363
INFO: [Common 17-1381] The checkpoint 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Shift_register_structural/Shift_register_structural.runs/synth_1/Shift_register_structural.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Shift_register_structural_utilization_synth.rpt -pb Shift_register_structural_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 15:09:42 2025...
