Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-2I5LM3P
Date:        Mon Mar 22 00:41:58 2021
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch adder4bits00_adder4bits00_synplify.tcl
ProductType: synplify_pro




log file: "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\07_adder00\adder4bits00\adder4bits00_adder4bits00.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Mon Mar 22 00:41:59 2021

Return Code: 0
Run Time:00h:00m:00s
log file: "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\07_adder00\adder4bits00\adder4bits00_adder4bits00.srr"
Running: adder4bits00 in foreground

Running proj_1|adder4bits00

Running Flow: compile (Compile) on proj_1|adder4bits00
# Mon Mar 22 00:41:59 2021

Running Flow: compile_flow (Compile Process) on proj_1|adder4bits00
# Mon Mar 22 00:41:59 2021

Running: compiler (Compile Input) on proj_1|adder4bits00
# Mon Mar 22 00:41:59 2021
Copied D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\07_adder00\adder4bits00\synwork\adder4bits00_adder4bits00_comp.srs to D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\07_adder00\adder4bits00\adder4bits00_adder4bits00.srs

compiler completed
# Mon Mar 22 00:42:03 2021

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|adder4bits00
# Mon Mar 22 00:42:03 2021

multi_srs_gen completed
# Mon Mar 22 00:42:04 2021

Return Code: 0
Run Time:00h:00m:01s
Copied D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\07_adder00\adder4bits00\synwork\adder4bits00_adder4bits00_mult.srs to D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\07_adder00\adder4bits00\adder4bits00_adder4bits00.srs
Copied D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\07_adder00\adder4bits00\adder4bits00_adder4bits00.srr to D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\07_adder00\adder4bits00\adder4bits00_adder4bits00.srf
Complete: Compile Process on proj_1|adder4bits00

Running: premap (Premap) on proj_1|adder4bits00
# Mon Mar 22 00:42:04 2021

premap completed
# Mon Mar 22 00:42:08 2021

Return Code: 0
Run Time:00h:00m:04s
Complete: Compile on proj_1|adder4bits00

Running Flow: map (Map) on proj_1|adder4bits00
# Mon Mar 22 00:42:08 2021

Running: fpga_mapper (Map & Optimize) on proj_1|adder4bits00
# Mon Mar 22 00:42:08 2021
Copied D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\07_adder00\adder4bits00\synwork\adder4bits00_adder4bits00_m.srm to D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\07_adder00\adder4bits00\adder4bits00_adder4bits00.srm

fpga_mapper completed
# Mon Mar 22 00:42:12 2021

Return Code: 0
Run Time:00h:00m:04s
Complete: Map on proj_1|adder4bits00
Copied D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\07_adder00\adder4bits00\adder4bits00_adder4bits00.srr to D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\07_adder00\adder4bits00\adder4bits00_adder4bits00.srf
Complete: Logic Synthesis on proj_1|adder4bits00
TCL script complete: "adder4bits00_adder4bits00_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\07_adder00\adder4bits00\proj_1.prj
batch mode default:no
