INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB01_0923/advance/question4/Lab1_D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_Flip_Flop
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB01_0923/advance/question4/D_Flip_Flop_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_Flip_Flop_t
