Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Wed Mar 11 11:39:16 2020
| Host         : polp-desktop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   175 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |    24 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------+------------------+------------------+----------------+
|              Clock Signal             | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------+------------------+------------------+----------------+
|  genblk1[16].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[8].nolabel_line14/out_reg_0  |               |                  |                1 |              1 |
|  clk_IBUF_BUFG                        |               |                  |                1 |              1 |
|  genblk1[1].nolabel_line14/in         |               |                  |                1 |              1 |
|  genblk1[19].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[18].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[14].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[9].nolabel_line14/out_reg_0  |               |                  |                1 |              1 |
|  genblk1[7].nolabel_line14/out_reg_0  |               |                  |                1 |              1 |
|  genblk1[13].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[6].nolabel_line14/out_reg_0  |               |                  |                1 |              1 |
|  genblk1[17].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[22].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[15].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[21].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[10].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[5].nolabel_line14/out_reg_0  |               |                  |                1 |              1 |
|  genblk1[3].nolabel_line14/out_reg_0  |               |                  |                1 |              1 |
|  genblk1[20].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[12].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[11].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[23].nolabel_line14/out_reg_0 |               |                  |                1 |              1 |
|  genblk1[2].nolabel_line14/out_reg_0  |               |                  |                1 |              1 |
|  genblk1[4].nolabel_line14/out_reg_0  |               |                  |                1 |              1 |
|  genblk1[18].nolabel_line14/out_reg_0 |               | an[3]_i_1_n_0    |                1 |              4 |
|  genblk1[24].nolabel_line14/CLK       |               |                  |                2 |              5 |
+---------------------------------------+---------------+------------------+------------------+----------------+


