■ 成果報告
行政院國家科學委員會輔助專題研究計畫
□ 期中進度報告
(計畫名稱)
全橋式單相反流器﹑三相反流器及串接多階反流器之開關訊號流程圖建
模法之研究與應用
計畫類別：個別型
計畫編號：NSC 96 - 2221 - E - 324 - 052 -
執行期間：96 年 8月 1日 ~ 97 年 7月 31 日
計畫主持人：廖梨君
共同計畫主持人：無
計畫參與人員：碩士班研究生：林季宏、辜信榮
成果報告類型(依經費核定清單規定繳交)：■ 精簡報告 □ 完整報告
本成果報告包括以下應繳交之附件：
□ 赴國外出差或研習心得報告一份
□ 赴大陸地區出差或研習心得報告一份
■ 出席國際會議心得報告及發表之論文一份
□ 國際合作研究計畫國外研究報告書一份
處理方式：除產學合作研究計畫、提昇產業技術及人才培育研究計畫、列管計劃
及下列情形者外，得立即公開查詢
□涉及專利或其他智慧財產權，□一年 ■二年後可公開查詢
執行單位：朝陽科技大學資訊工程系
中 華 民 國 97 年 8 月 20 日
表目錄
表一 j-相中六個有效之切換狀態 ………………………… 3
表二 輸出電壓位階與開關切換狀態之關係 …………… 9
表三 輸出電壓位階與開關切換狀態之關係(以虛擬開關
來表示) ……………………………………………… 9
ii
(一) 前言
於電力電子領域中，多階反流器因其電路架構特性，可藉由串接具不同直流電壓位階的
方塊電路(cell)來獲得多階輸出電壓及提高其輸出功率，並且藉由控制其開關切換策略，便
能有效改善其諧波失真(THD)及降低其電磁干擾 (EMI)的優點，因此，近年來已成為一種應用
甚為廣泛的電路架構。 但由於其電路架構中具有非線性之開關元件且相與相間相互耦合之原
因，使得其建模過程非常困難與複雜。 因此本研究計畫主要目的即針對串接式全橋多階反流
器，應用虛擬開關與虛擬切換函數之概念，建立一簡便的圖像式建模工具，即 “開關訊號流
程圖法”。 此方法之特點是可將線性訊號流程圖理論應用於具多切換開關之電路，並建立一
易於使用推導﹑高模擬效率且適於系統化分析之串接式全橋多階反流器之大訊號﹑穩態及小
訊號開關訊號流程圖模型，方便研究其電路之非線性動態特性與切換開關控制策略之設計。
1
表一: j-相中六個有效之切換狀態
Value of vAN
State
Number
Switching States
( jPS , jPD , jNS , jND )
State 1 (OFF, ON, OFF, OFF)
State 2 (ON, OFF, OFF, OFF)vjN = VD
State 3 (ON, ON, OFF, OFF)
State 4 (OFF, OFF, OFF, ON)
State 5 (OFF, OFF, ON, OFF)vjN = 0
State 6 (OFF, OFF, ON, ON)
(1) 定義二極體之切換函數:
類似於參考資料[2]所述, 開關 Sjk 之切換函數可定義為:
(1)
(2)
雖然二極體並非可控之開關元件，但為了使本計劃所提之開關訊號流程圖法可更輕易地
克服非單一電壓極性電路之建模困境，在建模之前，必須先對二極體之切換函數作一定
義。此相關之切換函數定義為式(3)與(4) 。
(3)
(4)
其定義可描述如下:
3

   NPkBAj
ONS,
OFFS,
tF
jk
jk
S jk
,,,
iswhen0
iswhen1








OFFS,
ONS,
tF
jk
jk
S jk iswhen0
iswhen1
    
.,;
,0
OFFisDotherwiseONisDthen
trueistiANDOFFisSIf
jPjP
jjN 
    
.,;
,0
OFFisDotherwiseONisDthen
trueistiANDOFFisSIf
jNjN
jjP 




OFFD,
OND,
tF
jP
jP
D jP iswhen0
iswhen1




OFFD,
OND,
tF
jN
jN
D jN iswhen0
iswhen1
圖二 內含虛擬開關之等效電路圖
根據圖二與訊號流程圖法，此單相全橋反流器之大訊號模型可由圖三(c)表示之:
圖三 (a) j-相之相關虛擬函數, (b) 單相全橋反流器之開關訊號流程
圖(c)單相全橋反流器之大訊號模型
5
tF
jPS
tF
jNS
AND
NOT
NOT AND tF jPD
tF jOR
(a)
Fig. 3a
BPS
F
BNS
F
 Oisign 
DV
AF
BF
ANv
Fig. 3a
APS
F
ANS
F
Oisign RpL
1
BNv
1
-1
OiABv
(b)
DV
AF
BF
ANvFig. 3a
APS
F
ANS
F
Oisign
Fig. 3a
BPS
F
BNS
F
 Oisign 
×
×
ABv
RpL
1
BNv
Oi
(c)
VD R
L
P
iO
SA SB
N
A
B1
0
1
0
圖三(a)
圖三(a)
圖三(a)
圖五 (a) 三相全橋反流器之電路圖 (b) 內含虛擬開關之等效電路圖
圖六 三相全橋反流器之大訊號模型
7
(a)
(b)
表二 輸出電壓位階與開關切換狀態之關係
Switching statesOutput Level S1AP S1BN S2AP S2BN S2BP S2AN S1BP S1AN
2VD 1 1 1 1 0 0 0 0
1 1 1 0 1 0 0 0
0 1 1 1 0 0 0 1
1 0 1 1 0 0 1 0VD
1 1 0 1 0 1 0 0
1 1 0 0 1 1 0 0
0 0 1 1 0 0 1 1
1 0 1 0 1 0 1 0
1 0 0 1 0 1 1 0
0 1 0 1 0 1 0 1
0
0 1 1 0 1 0 0 1
1 0 0 0 1 1 1 0
0 0 0 1 0 1 1 1
0 0 1 0 1 0 1 1-VD
0 1 0 0 1 1 0 1
-2VD 0 0 0 0 1 1 1 1
表三 輸出電壓位階與開關切換狀態之關係
(以虛擬開關來表示)
Switching statesOutput Level S1A S2A S2B S1B
2VD 1 1 0 0
1 0 0 0
1 1 1 0
0 1 0 0VD
1 1 0 1
0 0 0 0
1 1 1 1
1 0 1 0
0 1 0 1
1 0 0 1
0
0 1 1 0
0 0 0 1
0 1 1 1
0 0 1 0-VD
1 0 1 1
-2VD 0 0 1 1
圖八 串接式五階全橋反流器之大訊號模型
9
×
×
F1B
VD
×
×
F2A
F2B
VD
vAB1
vAB2
-1
-1
vout
FS1AP
Fig. 3(a) F1AFS2AN
sign iO
Fig. 3(a)
Fig. 3(a)
Fig. 3(a)
FS1BP
FS1BN
FS2AP
FS2AN
FS2BP
FS2BN
sign -iO
(三) 參考文獻
[1] K. Smedley and S. Cuk, “Switching Flow-Graph Nonlinear Modeling Technique,” PESC ’92. 
The 23rd Annu. IEEE, 29, Jun. 1992, pp 405-413.
[2] K. Smedley and S. Cuk, “Switching Flow-Graph Nonlinear Modeling Technique,” IEEE
Trans. on Power Electron., vol. 9, No. 4, Jul. 1994, pp. 405-413.
[3] Y. Ma and K. Smedley, “Switching Flow Graph Nonlinear Modeling Method for Multi-state
Switching Converter,” APEC’96.Conf. Proc. Eleven Annu, 1996.
[4] Y. Ma and K. Smedley, “Switching Flow-Graph Nonlinear Modeling Method for Multi-state
Switching Converter,” IEEE Trans. on Power Electron., vol. 12, No. 5, Sep. 1997, pp
854-861.
[5] E. M. Guioto and K. Smedley, “Switching Flow-Graph Nonlinear Model of Active Power
Filters,” IECON’03.The 29th Annu. Conf. of the IEEE, vol. 2, Nov. 2003.
[6] M. Ma, L. Hu, A. Chen and X. He,“Reconfiguration of Carrier-Based Modulation Strategy for
Fault Tolerant Multilevel Inverters,”IEEE Trans. on Power Electron., vol. 22, No. 5, Sep.
2007, pp 2050-2060.
[7] C. Rech and J. R. Pinheiro, “Hybrid Multilevel Converters: Unified Analysis and Design
Consideration,”IEEE Trans. on Industrial Electron., vol. 54, No. 2, April, 2007, pp
1092-1104.
[8] P. C. Loh, D. G. Holmes and T. A. Lipo, “Implementation and Control of distributed PWM
Cascaded Multilevel Inverters With Minimum Harmonic Distortion and Common-Mode
Voltage,”IEEE Trans. on Power Electron., vol. 20, No. 1, Jan. 2005, pp 90-99.
[9] G. J. Su, “Multilevel DC-Link Inverter,”IEEE Trans. on Appli., vol. 41, No. 3, May/June,
2005, pp 848-854.
[10] R. S. Kanchan, M. R. Baiju, K. K. Mohapatra, P. P. Ouseph and K. Gopakumar,“Space Vector
PWM Signal Generation for Multilevel Inverters Using Only The Sampled Amplitudes of
Reference Phase Voltages,”IEE Proc. Electr. Power Appli, vol. 152, No. 2, March 2005, pp
297-309.
[11] J. M. Chang, W. N. Chang and S. J. Chiang, “Multilevel Single-Phase Rectifier-Inverter With
Cascaded Connection of Two Three-Arm Converters,”IEE Proc. Electr. Power Appli, vol. 153
No. 5, September 2006, pp 719-725.
11
(四) 計畫成果自評
本研究計劃之成果可歸納如下:
a. 本研究計畫依原計畫所提之虛擬開關及虛擬切換函數之觀念，將開關訊號流程圖建模法成
功地應用於單相、三相切換式轉換器與串接式全橋多階反流器之建模。並且，經由 PSPICE
的模擬結果與實驗數據的比較驗證可知，此單相、三相切換式轉換器與串接式全橋多階反
流器之開關訊號流程圖建模法是一種非常容易使用與理解、快速、且正確的建模法。
b. 此研究結果整理完成後將投稿至相關期刊。
c. 於研究過程中，令參與計畫之研究生對於單相、三相切換式轉換器與串接式全橋多階反流
器之操作原理有更深入之了解，同時，也可提升參與計畫之研究生其使用模擬軟體的能力。
d. 此開關訊號流程圖建模法，將可更進一步應用於多階反流器系統之建模與設計。
13
The Large-Signal SFG Model for
Multilevel Cascaded Inverters
Li-Chun Liao
Department of Computer Science and Information
Engineering
Chaoyang University of Technology
lcliao@cyut.edu.tw
ABSTRACT
In this paper, a graphic modeling technique, switching
flow-graph (SFG) technique, is applied to derive the
large-signal model of multilevel cascaded inverters. The
modeling work without complicated mathematic operations
becomes very easily by using the concept of virtual switch and
virtual switching function. Based on the developed SFG model,
one can analyze the transient and steady state behavior of
multilevel cascaded inverters at system level by directly
implementing the large-signal SFG model in
MATLAB/SIMULINK environment. The simulation results
demonstrate the SFG model can derive the correct signal
waveforms as comparing with the simulation results by using
PSPICE. However, the execution time of the proposed SFG
model is much less than that of the PSPICE.
Keywords: Inverters, multilevel inverters, switching
flow-graph, virtual switching function, virtual switch.
I. INTRODUCTION
For high power applications, in order to reduce the stress
of switches and improve the system’s THD, the multilevel
inverters have been broadly used in recent years. However, the
transient and steady state behavior of the multilevel inverters is
hard to be analyzed at a system level. Because of the nonlinear
operation of switching components and the coupling
operations of multi-switches, the modeling work of the
multilevel inverters becomes difficult and complicated. In this
study, a graphic modeling technique, switching flow-graph
(SFG) modeling technique, is applied to derive the large-signal
model of multilevel inverters. The SFG modeling technique is
proposed in [1]-[3] to derive the models of DC-DC converters.
However, the same technique is inappropriate to be applied to
model the inverters or rectifiers [4]. In reference [5] –[7], the
concept of virtual switch and virtual switching function are
introduced to improve the original SFG model technique and
the bottleneck of applying the SFG technique for modeling the
inverters and rectifiers are overcome. The modeling work of
multi-switch circuits, based on the concept of virtual switch
and virtual switching function, becomes very straightforward
This work was supported by the National Science Council of Taiwan,
R.O.C. under Grant NSC 96 - 2221 - E - 324 - 052 -.
without complicated mathematic operations. Furthermore,
developed SFG model can easily be implemented in
MATLAB/SIMULINK environment to analyze the transient
and steady state behavior of multi-switch circuits.
Contents of the following sections are outlined as
follows. The proposed SFG model of multilevel cascaded
inverters is first introduced in section II. In section III, some
examples are given to demonstrate the feasibility of the
proposed modeling technique. Finally, some conclusions are
summarized in the last section.
II. THE LARGE-SIGNAL SFG MODEL FOR
MULTILEVEL CASCADED INVERTERS
From [4], one can see that it is hard to find out the
individual switching states and their corresponding
sub-circuits to develop a complete SFG model when the circuit
is together with multi- controllable switches and
uncontrollable diodes. In order to preserve the merit of easy
implementation of using the original SFG technique for
modeling multi-switch circuit, the virtual switch concept is
proposed to modify the modeling procedure.
A. Virtual Switch Concept
Consider the j-phase of typical single-phase or
three-phase inverter as an example. As shown in Fig. 1 where
jNjP SS , and jNjP DD , , represent controllable switches and
diodes respectively. As described in [7], one can conclude six
qualified switching states of j-phase as described in TABLE I.
Fig. 1 The j-phase circuit configuration of the an
inverter.
TABLE I Six qualified switching states
Value of vjN
State
Number
Switching States
(
jPS , jPD , jNS , jND )
State 1 (OFF, ON, OFF, OFF)
State 2 (ON, OFF, OFF, OFF)vjN = VD
State 3 (ON, ON, OFF, OFF)
State 4 (OFF, OFF, OFF, ON)
State 5 (OFF, OFF, ON, OFF)vjN = 0
State 6 (OFF, OFF, ON, ON)
N
j
VD
SjP
ij
SjN
DjP
DjN
TABLE II The qualified switching
states for 5-level cascaded inverters
Switching statesOutput Level S1A S2A S2B S1B
2VD 1 1 0 0
1 0 0 0
1 1 1 0
0 1 0 0VD
1 1 0 1
0 0 0 0
1 1 1 1
1 0 1 0
0 1 0 1
1 0 0 1
0
0 1 1 0
0 0 0 1
0 1 1 1
0 0 1 0-VD
1 0 1 1
-2VD 0 0 1 1
Fig. 4 The large-signal SFG model of 5-level
cascaded inverters.
environment to get the simulation results without requiring
other extra efforts. Use the Fig. 3(a) as an example, the
simulation conditions are: VVD 500 , and the switching
frequency is kHzf S 6 . The multilevel cascaded inverter is
connected with a LR-load with setting mHL 5.1 and
6R . The waveforms of PDPWM (phase disposition
PWM) modulation [8] is shown as Fig. 5. Fig. 6(a) and Fig.
6(b) are the waveforms of the output voltages generated form
the large-signal SFG model and PSPICE respectively. Fig. 7(a)
and Fig. 7(b) show the waveforms of inductor currents
generated from the large-signal SFG model and PSPICE
respectively. When running a PC with Intel Pentium M, 1.7G
CPU / 1.25G RAM and with 10s step size, it takes only 8secs
by using the proposed model as compared with 324secs by
using PSPICE program for 200ms simulation time.
From the simulation results, one can see that the
waveforms generated from SFG model are closely agreed with
Fig. 5 The waveforms of PDPWM.
Fig. 6 The waveform of output voltage generated by using
(a) large-signal SFG model (b) PSPICE.
the waveforms generated from PSPICE. However, the
execution time by using the SFG model is much less than the
execution time needed by using PSPICE, under the same
simulation conditions.
IV. CONCLUSIONS
Based on the concept of virtual switch and virtual switching
function, one can see that the modeling work of multi-switch
circuits becomes straightforward and feasible. The proposed
large-signal SFG model of multilevel cascaded inverters can
be created quite easily without laborious mathematics. The
simulation results demonstrate that implement the large-SFG
model in MATLAB/SIMULINK can obtain the signal
waveforms closely agree with that by using PSPICE. However,
the large-signal SFG model spends only about 8sec for 200ms
simulation time with 10s step size; that is much less than
324secs required by using PSPICE program under the same
simulation conditions.
×
×
F1B
VD
×
×
F2A
F2B
VD
vAB1
vAB2
-1
-1
vout
FS1AP
Fig. 3(a) F1AFS2AN
sign iO
Fig. 3(a)
Fig. 3(a)
Fig. 3(a)
FS1BP
FS1BN
FS2AP
FS2AN
FS2BP
FS2BN
sign -iO
0 0.005 0.01 0.015 0.02 0.025
-1000
-500
0
500
1000
Time (sec)
V
o
lta
g
e
(V
)
(a)
(b)
Time
0s 5ms 10ms 15ms 20ms
0V
-1.0KV
Vo
lta
ge
25ms
1.0KV
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5
x 10
-3
-2.5
-2
-1.5
-1
-0.5
0
0.5
1
1.5
2
2.5
Time (sec)
V
ol
ta
ge
(V
)
Vcontrol
Vtriangular1
Vtriangular2
Vtriangular3
Vtriangular4
出席國際學術會議心得報告
計畫編號 NSC 96-2221-E-324-052-
計畫名稱 全橋式單相反流器,三相反流器及串接多階反流器之開關訊號流程圖建模法之研究與應用
出國人員姓名
服務機關及職稱
廖梨君
朝陽科技大學 資工系 助理教授
會議時間地點 97/6/1 ～ 97/6/6;香港; Convention and Exhibition Center
會議名稱 2008 IEEE World Congress on Computational Intelligence (WCCI 2008)
發表論文題目 Recognition of Facial Expression by Using Neural-Network System withFuzzified Characteristic-Distance Weights
一、參加會議經過
6/2 由台中清泉崗機場搭機前往香港，夜宿香港麗東飯店。
6/3 由飯店搭乘地鐵至灣仔站香港國際會議展覽中心；並於 408 會議室報告論文。
6/4 搭乘纜車參觀太平山頂，並搭乘渡輪至九龍，參觀維多利亞港。
6/5 由香港搭機返台。
二、與會心得
於會議中認識了來自新加坡南洋理工大學的教授 Cho Siu-Yeung 及香港大學之學生，並就相
關研究部分交換了許多寶貴的意見，收穫豐富；同時，也於會議中瞭解其他國家學者，在模
糊理論與影像處理應用中，新的構想與研究發展，對於未來個人在此領域的研究，又多了許
多新的挑戰與議題可進一步的嘗試，這是本次參加會議的最大收穫。
另外，藉由參與此會議，研究生可瞭解國際會議之流程，同時，以英文來作口頭報告與答詢
提問，對於研究生而言，是一個難得的訓練機會，相信學生對於此次的論文發表，也有很大
的收穫。


