#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffcc0a43b0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x7fffcc0edc30_0 .var "clk", 0 0;
v0x7fffcc0edde0_0 .var "reset", 0 0;
S_0x7fffcc0b1320 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x7fffcc0a43b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x7fffcc0ed220_0 .net "clk", 0 0, v0x7fffcc0edc30_0;  1 drivers
v0x7fffcc0ed2e0_0 .net "op_alu", 2 0, v0x7fffcc0ec680_0;  1 drivers
v0x7fffcc0ed3a0_0 .net "opcode", 5 0, L_0x7fffcc0fe320;  1 drivers
v0x7fffcc0ed490_0 .net "pop", 0 0, v0x7fffcc0ec870_0;  1 drivers
v0x7fffcc0ed530_0 .net "push", 0 0, v0x7fffcc0ec960_0;  1 drivers
v0x7fffcc0ed620_0 .net "reset", 0 0, v0x7fffcc0edde0_0;  1 drivers
v0x7fffcc0ed6c0_0 .net "s_inc", 0 0, v0x7fffcc0eca50_0;  1 drivers
v0x7fffcc0ed760_0 .net "s_inm", 1 0, v0x7fffcc0ecb90_0;  1 drivers
v0x7fffcc0ed820_0 .net "s_stack", 0 0, v0x7fffcc0ecc80_0;  1 drivers
v0x7fffcc0ed950_0 .net "we3", 0 0, v0x7fffcc0ecd70_0;  1 drivers
v0x7fffcc0ed9f0_0 .net "we4", 0 0, v0x7fffcc0ece60_0;  1 drivers
v0x7fffcc0eda90_0 .net "wez", 0 0, v0x7fffcc0ecf00_0;  1 drivers
v0x7fffcc0edb30_0 .net "z", 0 0, v0x7fffcc0e6350_0;  1 drivers
S_0x7fffcc0b92d0 .scope module, "camino_datos" "cd" 3 13, 4 1 0, S_0x7fffcc0b1320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "popsignal"
    .port_info 6 /INPUT 1 "pushsignal"
    .port_info 7 /INPUT 1 "s_stack"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 2 "s_inm"
    .port_info 10 /INPUT 3 "op_alu"
    .port_info 11 /OUTPUT 1 "z"
    .port_info 12 /OUTPUT 6 "opcode"
v0x7fffcc0eadb0_0 .net "clk", 0 0, v0x7fffcc0edc30_0;  alias, 1 drivers
v0x7fffcc0eae70_0 .net "entrada_ffz", 0 0, L_0x7fffcc0ff4d0;  1 drivers
v0x7fffcc0eaf80_0 .net "op_alu", 2 0, v0x7fffcc0ec680_0;  alias, 1 drivers
v0x7fffcc0eb020_0 .net "opcode", 5 0, L_0x7fffcc0fe320;  alias, 1 drivers
v0x7fffcc0eb0c0_0 .net "popsignal", 0 0, v0x7fffcc0ec870_0;  alias, 1 drivers
v0x7fffcc0eb1b0_0 .net "pushsignal", 0 0, v0x7fffcc0ec960_0;  alias, 1 drivers
v0x7fffcc0eb280_0 .net "rd1", 7 0, L_0x7fffcc0fe8b0;  1 drivers
v0x7fffcc0eb320_0 .net "rd2", 7 0, L_0x7fffcc0ff000;  1 drivers
v0x7fffcc0eb410_0 .net "reset", 0 0, v0x7fffcc0edde0_0;  alias, 1 drivers
v0x7fffcc0eb4b0_0 .net "s_inc", 0 0, v0x7fffcc0eca50_0;  alias, 1 drivers
v0x7fffcc0eb550_0 .net "s_inm", 1 0, v0x7fffcc0ecb90_0;  alias, 1 drivers
v0x7fffcc0eb620_0 .net "s_stack", 0 0, v0x7fffcc0ecc80_0;  alias, 1 drivers
v0x7fffcc0eb6f0_0 .net "salida_alu", 7 0, v0x7fffcc0eaa60_0;  1 drivers
v0x7fffcc0eb790_0 .net "salida_contador_programa", 9 0, v0x7fffcc0e5c60_0;  1 drivers
o0x7f3fc2f30af8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffcc0eb830_0 .net "salida_io", 7 0, o0x7f3fc2f30af8;  0 drivers
v0x7fffcc0eb8f0_0 .net "salida_memoria_datos", 7 0, L_0x7fffcc0ffd40;  1 drivers
v0x7fffcc0eb990_0 .net "salida_memoria_programa", 15 0, L_0x7fffcc07e120;  1 drivers
v0x7fffcc0eba50_0 .net "salida_mux_inc", 9 0, L_0x7fffcc0edea0;  1 drivers
v0x7fffcc0ebb40_0 .net "salida_mux_inm", 7 0, v0x7fffcc0e74d0_0;  1 drivers
v0x7fffcc0ebc50_0 .net "salida_mux_stack", 9 0, L_0x7fffcc0ff730;  1 drivers
v0x7fffcc0ebd60_0 .net "salida_pila", 9 0, v0x7fffcc0e9960_0;  1 drivers
v0x7fffcc0ebe70_0 .net "salida_sumador", 9 0, L_0x7fffcc0ee000;  1 drivers
v0x7fffcc0ebf80_0 .net "we3", 0 0, v0x7fffcc0ecd70_0;  alias, 1 drivers
v0x7fffcc0ec020_0 .net "we4", 0 0, v0x7fffcc0ece60_0;  alias, 1 drivers
v0x7fffcc0ec0c0_0 .net "wez", 0 0, v0x7fffcc0ecf00_0;  alias, 1 drivers
v0x7fffcc0ec160_0 .net "z", 0 0, v0x7fffcc0e6350_0;  alias, 1 drivers
L_0x7fffcc0edf60 .part L_0x7fffcc07e120, 0, 10;
L_0x7fffcc0fe320 .part L_0x7fffcc07e120, 10, 6;
L_0x7fffcc0ff150 .part L_0x7fffcc07e120, 8, 4;
L_0x7fffcc0ff1f0 .part L_0x7fffcc07e120, 4, 4;
L_0x7fffcc0ff290 .part L_0x7fffcc07e120, 0, 4;
L_0x7fffcc0ff540 .part L_0x7fffcc07e120, 4, 8;
L_0x7fffcc0fff10 .part L_0x7fffcc07e120, 0, 12;
S_0x7fffcc0b85b0 .scope module, "banco_registros" "regfile" 4 52, 5 4 0, S_0x7fffcc0b92d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x7fffcc0c0cc0_0 .net *"_s0", 31 0, L_0x7fffcc0fe450;  1 drivers
v0x7fffcc0bb010_0 .net *"_s10", 5 0, L_0x7fffcc0fe6d0;  1 drivers
L_0x7f3fc2ee0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0bb0b0_0 .net *"_s13", 1 0, L_0x7f3fc2ee0138;  1 drivers
L_0x7f3fc2ee0180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0e4490_0 .net/2u *"_s14", 7 0, L_0x7f3fc2ee0180;  1 drivers
v0x7fffcc0e4570_0 .net *"_s18", 31 0, L_0x7fffcc0fea80;  1 drivers
L_0x7f3fc2ee01c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0e46a0_0 .net *"_s21", 27 0, L_0x7f3fc2ee01c8;  1 drivers
L_0x7f3fc2ee0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0e4780_0 .net/2u *"_s22", 31 0, L_0x7f3fc2ee0210;  1 drivers
v0x7fffcc0e4860_0 .net *"_s24", 0 0, L_0x7fffcc0febb0;  1 drivers
v0x7fffcc0e4920_0 .net *"_s26", 7 0, L_0x7fffcc0fecf0;  1 drivers
v0x7fffcc0e4a00_0 .net *"_s28", 5 0, L_0x7fffcc0fede0;  1 drivers
L_0x7f3fc2ee00a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0e4ae0_0 .net *"_s3", 27 0, L_0x7f3fc2ee00a8;  1 drivers
L_0x7f3fc2ee0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0e4bc0_0 .net *"_s31", 1 0, L_0x7f3fc2ee0258;  1 drivers
L_0x7f3fc2ee02a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0e4ca0_0 .net/2u *"_s32", 7 0, L_0x7f3fc2ee02a0;  1 drivers
L_0x7f3fc2ee00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0e4d80_0 .net/2u *"_s4", 31 0, L_0x7f3fc2ee00f0;  1 drivers
v0x7fffcc0e4e60_0 .net *"_s6", 0 0, L_0x7fffcc0fe4f0;  1 drivers
v0x7fffcc0e4f20_0 .net *"_s8", 7 0, L_0x7fffcc0fe630;  1 drivers
v0x7fffcc0e5000_0 .net "clk", 0 0, v0x7fffcc0edc30_0;  alias, 1 drivers
v0x7fffcc0e50c0_0 .net "ra1", 3 0, L_0x7fffcc0ff150;  1 drivers
v0x7fffcc0e51a0_0 .net "ra2", 3 0, L_0x7fffcc0ff1f0;  1 drivers
v0x7fffcc0e5280_0 .net "rd1", 7 0, L_0x7fffcc0fe8b0;  alias, 1 drivers
v0x7fffcc0e5360_0 .net "rd2", 7 0, L_0x7fffcc0ff000;  alias, 1 drivers
v0x7fffcc0e5440 .array "regb", 15 0, 7 0;
v0x7fffcc0e5500_0 .net "wa3", 3 0, L_0x7fffcc0ff290;  1 drivers
v0x7fffcc0e55e0_0 .net "wd3", 7 0, v0x7fffcc0e74d0_0;  alias, 1 drivers
v0x7fffcc0e56c0_0 .net "we3", 0 0, v0x7fffcc0ecd70_0;  alias, 1 drivers
E_0x7fffcc06f1e0 .event posedge, v0x7fffcc0e5000_0;
L_0x7fffcc0fe450 .concat [ 4 28 0 0], L_0x7fffcc0ff150, L_0x7f3fc2ee00a8;
L_0x7fffcc0fe4f0 .cmp/ne 32, L_0x7fffcc0fe450, L_0x7f3fc2ee00f0;
L_0x7fffcc0fe630 .array/port v0x7fffcc0e5440, L_0x7fffcc0fe6d0;
L_0x7fffcc0fe6d0 .concat [ 4 2 0 0], L_0x7fffcc0ff150, L_0x7f3fc2ee0138;
L_0x7fffcc0fe8b0 .functor MUXZ 8, L_0x7f3fc2ee0180, L_0x7fffcc0fe630, L_0x7fffcc0fe4f0, C4<>;
L_0x7fffcc0fea80 .concat [ 4 28 0 0], L_0x7fffcc0ff1f0, L_0x7f3fc2ee01c8;
L_0x7fffcc0febb0 .cmp/ne 32, L_0x7fffcc0fea80, L_0x7f3fc2ee0210;
L_0x7fffcc0fecf0 .array/port v0x7fffcc0e5440, L_0x7fffcc0fede0;
L_0x7fffcc0fede0 .concat [ 4 2 0 0], L_0x7fffcc0ff1f0, L_0x7f3fc2ee0258;
L_0x7fffcc0ff000 .functor MUXZ 8, L_0x7f3fc2ee02a0, L_0x7fffcc0fecf0, L_0x7fffcc0febb0, C4<>;
S_0x7fffcc0e5880 .scope module, "contador_programa" "registro" 4 34, 5 38 0, S_0x7fffcc0b92d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x7fffcc0e5a20 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001010>;
v0x7fffcc0e5ae0_0 .net "clk", 0 0, v0x7fffcc0edc30_0;  alias, 1 drivers
v0x7fffcc0e5ba0_0 .net "d", 9 0, L_0x7fffcc0ff730;  alias, 1 drivers
v0x7fffcc0e5c60_0 .var "q", 9 0;
v0x7fffcc0e5d20_0 .net "reset", 0 0, v0x7fffcc0edde0_0;  alias, 1 drivers
E_0x7fffcc0c84c0 .event posedge, v0x7fffcc0e5d20_0, v0x7fffcc0e5000_0;
S_0x7fffcc0e5e60 .scope module, "ffz" "ffd" 4 67, 5 78 0, S_0x7fffcc0b92d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x7fffcc0e60e0_0 .net "carga", 0 0, v0x7fffcc0ecf00_0;  alias, 1 drivers
v0x7fffcc0e61a0_0 .net "clk", 0 0, v0x7fffcc0edc30_0;  alias, 1 drivers
v0x7fffcc0e62b0_0 .net "d", 0 0, L_0x7fffcc0ff4d0;  alias, 1 drivers
v0x7fffcc0e6350_0 .var "q", 0 0;
v0x7fffcc0e63f0_0 .net "reset", 0 0, v0x7fffcc0edde0_0;  alias, 1 drivers
S_0x7fffcc0e6590 .scope module, "inc" "mux2" 4 20, 5 50 0, S_0x7fffcc0b92d0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffcc0e6760 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0x7fffcc0e6830_0 .net "d0", 9 0, L_0x7fffcc0edf60;  1 drivers
v0x7fffcc0e6930_0 .net "d1", 9 0, L_0x7fffcc0ee000;  alias, 1 drivers
v0x7fffcc0e6a10_0 .net "s", 0 0, v0x7fffcc0eca50_0;  alias, 1 drivers
v0x7fffcc0e6ae0_0 .net "y", 9 0, L_0x7fffcc0edea0;  alias, 1 drivers
L_0x7fffcc0edea0 .functor MUXZ 10, L_0x7fffcc0edf60, L_0x7fffcc0ee000, v0x7fffcc0eca50_0, C4<>;
S_0x7fffcc0e6c70 .scope module, "inm" "mux4" 4 73, 5 60 0, S_0x7fffcc0b92d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffcc0e6e90 .param/l "WIDTH" 0 5 60, +C4<00000000000000000000000000001000>;
v0x7fffcc0e7020_0 .net "d0", 7 0, v0x7fffcc0eaa60_0;  alias, 1 drivers
v0x7fffcc0e7120_0 .net "d1", 7 0, L_0x7fffcc0ff540;  1 drivers
v0x7fffcc0e7200_0 .net "d2", 7 0, L_0x7fffcc0ffd40;  alias, 1 drivers
v0x7fffcc0e72c0_0 .net "d3", 7 0, o0x7f3fc2f30af8;  alias, 0 drivers
v0x7fffcc0e73a0_0 .net "s", 1 0, v0x7fffcc0ecb90_0;  alias, 1 drivers
v0x7fffcc0e74d0_0 .var "y", 7 0;
E_0x7fffcc0c8040/0 .event edge, v0x7fffcc0e73a0_0, v0x7fffcc0e72c0_0, v0x7fffcc0e7200_0, v0x7fffcc0e7120_0;
E_0x7fffcc0c8040/1 .event edge, v0x7fffcc0e7020_0;
E_0x7fffcc0c8040 .event/or E_0x7fffcc0c8040/0, E_0x7fffcc0c8040/1;
S_0x7fffcc0e7630 .scope module, "mememoria_datos" "memory_data" 4 98, 5 125 0, S_0x7fffcc0b92d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "ra"
    .port_info 3 /INPUT 8 "wd4"
    .port_info 4 /OUTPUT 8 "rd1"
v0x7fffcc0e78b0_0 .net *"_s0", 31 0, L_0x7fffcc0ff860;  1 drivers
v0x7fffcc0e79b0_0 .net *"_s11", 5 0, L_0x7fffcc0ffa90;  1 drivers
v0x7fffcc0e7a90_0 .net *"_s12", 7 0, L_0x7fffcc0ffbb0;  1 drivers
L_0x7f3fc2ee0378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0e7b80_0 .net *"_s15", 1 0, L_0x7f3fc2ee0378;  1 drivers
L_0x7f3fc2ee03c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0e7c60_0 .net/2u *"_s16", 7 0, L_0x7f3fc2ee03c0;  1 drivers
L_0x7f3fc2ee02e8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0e7d90_0 .net *"_s3", 19 0, L_0x7f3fc2ee02e8;  1 drivers
L_0x7f3fc2ee0330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0e7e70_0 .net/2u *"_s4", 31 0, L_0x7f3fc2ee0330;  1 drivers
v0x7fffcc0e7f50_0 .net *"_s6", 0 0, L_0x7fffcc0ff900;  1 drivers
v0x7fffcc0e8010_0 .net *"_s8", 7 0, L_0x7fffcc0ff9f0;  1 drivers
v0x7fffcc0e80f0_0 .net "clk", 0 0, v0x7fffcc0edc30_0;  alias, 1 drivers
v0x7fffcc0e8190 .array "mem_data", 63 0, 7 0;
v0x7fffcc0e8250_0 .net "ra", 11 0, L_0x7fffcc0fff10;  1 drivers
v0x7fffcc0e8330_0 .net "rd1", 7 0, L_0x7fffcc0ffd40;  alias, 1 drivers
v0x7fffcc0e83f0_0 .net "wd4", 7 0, L_0x7fffcc0fe8b0;  alias, 1 drivers
v0x7fffcc0e84c0_0 .net "we4", 0 0, v0x7fffcc0ece60_0;  alias, 1 drivers
L_0x7fffcc0ff860 .concat [ 12 20 0 0], L_0x7fffcc0fff10, L_0x7f3fc2ee02e8;
L_0x7fffcc0ff900 .cmp/ne 32, L_0x7fffcc0ff860, L_0x7f3fc2ee0330;
L_0x7fffcc0ff9f0 .array/port v0x7fffcc0e8190, L_0x7fffcc0ffbb0;
L_0x7fffcc0ffa90 .part L_0x7fffcc0fff10, 6, 6;
L_0x7fffcc0ffbb0 .concat [ 6 2 0 0], L_0x7fffcc0ffa90, L_0x7f3fc2ee0378;
L_0x7fffcc0ffd40 .functor MUXZ 8, L_0x7f3fc2ee03c0, L_0x7fffcc0ff9f0, L_0x7fffcc0ff900, C4<>;
S_0x7fffcc0e8630 .scope module, "memoria_programa" "memprog" 4 41, 6 3 0, S_0x7fffcc0b92d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x7fffcc07e120 .functor BUFZ 16, L_0x7fffcc0fe140, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffcc0e8820_0 .net *"_s0", 15 0, L_0x7fffcc0fe140;  1 drivers
v0x7fffcc0e8920_0 .net *"_s2", 11 0, L_0x7fffcc0fe1e0;  1 drivers
L_0x7f3fc2ee0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0e8a00_0 .net *"_s5", 1 0, L_0x7f3fc2ee0060;  1 drivers
v0x7fffcc0e8ac0_0 .net "a", 9 0, v0x7fffcc0e5c60_0;  alias, 1 drivers
v0x7fffcc0e8bb0_0 .net "clk", 0 0, v0x7fffcc0edc30_0;  alias, 1 drivers
v0x7fffcc0e8ca0 .array "mem", 1023 0, 15 0;
v0x7fffcc0e8d40_0 .net "rd", 15 0, L_0x7fffcc07e120;  alias, 1 drivers
L_0x7fffcc0fe140 .array/port v0x7fffcc0e8ca0, L_0x7fffcc0fe1e0;
L_0x7fffcc0fe1e0 .concat [ 10 2 0 0], v0x7fffcc0e5c60_0, L_0x7f3fc2ee0060;
S_0x7fffcc0e8ea0 .scope module, "mux_stack" "mux2" 4 82, 5 50 0, S_0x7fffcc0b92d0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffcc0e9020 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0x7fffcc0e90f0_0 .net "d0", 9 0, L_0x7fffcc0edea0;  alias, 1 drivers
v0x7fffcc0e91e0_0 .net "d1", 9 0, v0x7fffcc0e9960_0;  alias, 1 drivers
v0x7fffcc0e92a0_0 .net "s", 0 0, v0x7fffcc0ecc80_0;  alias, 1 drivers
v0x7fffcc0e9370_0 .net "y", 9 0, L_0x7fffcc0ff730;  alias, 1 drivers
L_0x7fffcc0ff730 .functor MUXZ 10, L_0x7fffcc0edea0, v0x7fffcc0e9960_0, v0x7fffcc0ecc80_0, C4<>;
S_0x7fffcc0e94f0 .scope module, "pila" "stack" 4 89, 5 88 0, S_0x7fffcc0b92d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "popsignal"
    .port_info 3 /INPUT 1 "pushsignal"
    .port_info 4 /OUTPUT 10 "pop"
    .port_info 5 /INPUT 10 "push"
v0x7fffcc0e97e0_0 .net "clk", 0 0, v0x7fffcc0edc30_0;  alias, 1 drivers
v0x7fffcc0e98a0 .array "memoria_pila", 7 0, 9 0;
v0x7fffcc0e9960_0 .var "pop", 9 0;
v0x7fffcc0e9a30_0 .net "popsignal", 0 0, v0x7fffcc0ec870_0;  alias, 1 drivers
v0x7fffcc0e9ad0_0 .net "push", 9 0, v0x7fffcc0e5c60_0;  alias, 1 drivers
v0x7fffcc0e9be0_0 .net "pushsignal", 0 0, v0x7fffcc0ec960_0;  alias, 1 drivers
v0x7fffcc0e9ca0_0 .net "reset", 0 0, v0x7fffcc0edde0_0;  alias, 1 drivers
v0x7fffcc0e9d90_0 .var "stack_pointer", 2 0;
E_0x7fffcc0e9760/0 .event edge, v0x7fffcc0e9a30_0, v0x7fffcc0e9be0_0;
E_0x7fffcc0e9760/1 .event posedge, v0x7fffcc0e5d20_0;
E_0x7fffcc0e9760 .event/or E_0x7fffcc0e9760/0, E_0x7fffcc0e9760/1;
S_0x7fffcc0e9f70 .scope module, "sumador" "sum" 4 26, 5 30 0, S_0x7fffcc0b92d0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7f3fc2ee0018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffcc0ea1b0_0 .net "a", 9 0, L_0x7f3fc2ee0018;  1 drivers
v0x7fffcc0ea2b0_0 .net "b", 9 0, v0x7fffcc0e5c60_0;  alias, 1 drivers
v0x7fffcc0ea370_0 .net "y", 9 0, L_0x7fffcc0ee000;  alias, 1 drivers
L_0x7fffcc0ee000 .arith/sum 10, L_0x7f3fc2ee0018, v0x7fffcc0e5c60_0;
S_0x7fffcc0ea470 .scope module, "unidad_alu" "alu" 4 61, 7 1 0, S_0x7fffcc0b92d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fffcc0ff4d0 .functor NOT 1, L_0x7fffcc0ff3a0, C4<0>, C4<0>, C4<0>;
v0x7fffcc0ea6e0_0 .net *"_s3", 0 0, L_0x7fffcc0ff3a0;  1 drivers
v0x7fffcc0ea7c0_0 .net "a", 7 0, L_0x7fffcc0fe8b0;  alias, 1 drivers
v0x7fffcc0ea8d0_0 .net "b", 7 0, L_0x7fffcc0ff000;  alias, 1 drivers
v0x7fffcc0ea9a0_0 .net "op_alu", 2 0, v0x7fffcc0ec680_0;  alias, 1 drivers
v0x7fffcc0eaa60_0 .var "s", 7 0;
v0x7fffcc0eab90_0 .net "y", 7 0, v0x7fffcc0eaa60_0;  alias, 1 drivers
v0x7fffcc0eac50_0 .net "zero", 0 0, L_0x7fffcc0ff4d0;  alias, 1 drivers
E_0x7fffcc0c82d0 .event edge, v0x7fffcc0ea9a0_0, v0x7fffcc0e5360_0, v0x7fffcc0e5280_0;
L_0x7fffcc0ff3a0 .reduce/or v0x7fffcc0eaa60_0;
S_0x7fffcc0ec320 .scope module, "unidad_control" "uc" 3 24, 8 1 0, S_0x7fffcc0b1320;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "pop"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "s_stack"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 2 "s_inm"
    .port_info 10 /OUTPUT 3 "op_alu"
v0x7fffcc0ec680_0 .var "op_alu", 2 0;
v0x7fffcc0ec7b0_0 .net "opcode", 5 0, L_0x7fffcc0fe320;  alias, 1 drivers
v0x7fffcc0ec870_0 .var "pop", 0 0;
v0x7fffcc0ec960_0 .var "push", 0 0;
v0x7fffcc0eca50_0 .var "s_inc", 0 0;
v0x7fffcc0ecb90_0 .var "s_inm", 1 0;
v0x7fffcc0ecc80_0 .var "s_stack", 0 0;
v0x7fffcc0ecd70_0 .var "we3", 0 0;
v0x7fffcc0ece60_0 .var "we4", 0 0;
v0x7fffcc0ecf00_0 .var "wez", 0 0;
v0x7fffcc0ecff0_0 .net "z", 0 0, v0x7fffcc0e6350_0;  alias, 1 drivers
E_0x7fffcc0ec620 .event edge, v0x7fffcc0eb020_0;
    .scope S_0x7fffcc0e5880;
T_0 ;
    %wait E_0x7fffcc0c84c0;
    %load/vec4 v0x7fffcc0e5d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffcc0e5c60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffcc0e5ba0_0;
    %assign/vec4 v0x7fffcc0e5c60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffcc0e8630;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x7fffcc0e8ca0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffcc0b85b0;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x7fffcc0e5440 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffcc0b85b0;
T_3 ;
    %wait E_0x7fffcc06f1e0;
    %load/vec4 v0x7fffcc0e56c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffcc0e55e0_0;
    %load/vec4 v0x7fffcc0e5500_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcc0e5440, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffcc0ea470;
T_4 ;
    %wait E_0x7fffcc0c82d0;
    %load/vec4 v0x7fffcc0ea9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fffcc0eaa60_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x7fffcc0ea7c0_0;
    %store/vec4 v0x7fffcc0eaa60_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x7fffcc0ea7c0_0;
    %inv;
    %store/vec4 v0x7fffcc0eaa60_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x7fffcc0ea7c0_0;
    %load/vec4 v0x7fffcc0ea8d0_0;
    %add;
    %store/vec4 v0x7fffcc0eaa60_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x7fffcc0ea7c0_0;
    %load/vec4 v0x7fffcc0ea8d0_0;
    %sub;
    %store/vec4 v0x7fffcc0eaa60_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x7fffcc0ea7c0_0;
    %load/vec4 v0x7fffcc0ea8d0_0;
    %and;
    %store/vec4 v0x7fffcc0eaa60_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x7fffcc0ea7c0_0;
    %load/vec4 v0x7fffcc0ea8d0_0;
    %or;
    %store/vec4 v0x7fffcc0eaa60_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x7fffcc0ea7c0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffcc0eaa60_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x7fffcc0ea8d0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffcc0eaa60_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffcc0e5e60;
T_5 ;
    %wait E_0x7fffcc0c84c0;
    %load/vec4 v0x7fffcc0e63f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffcc0e6350_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffcc0e60e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fffcc0e62b0_0;
    %assign/vec4 v0x7fffcc0e6350_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffcc0e6c70;
T_6 ;
    %wait E_0x7fffcc0c8040;
    %load/vec4 v0x7fffcc0e73a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7fffcc0e7020_0;
    %assign/vec4 v0x7fffcc0e74d0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7fffcc0e7120_0;
    %assign/vec4 v0x7fffcc0e74d0_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7fffcc0e7200_0;
    %assign/vec4 v0x7fffcc0e74d0_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x7fffcc0e72c0_0;
    %assign/vec4 v0x7fffcc0e74d0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffcc0e94f0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffcc0e9d90_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x7fffcc0e94f0;
T_8 ;
    %wait E_0x7fffcc0e9760;
    %load/vec4 v0x7fffcc0e9ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffcc0e9d90_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x7fffcc0e9be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fffcc0e9ad0_0;
    %load/vec4 v0x7fffcc0e9d90_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffcc0e98a0, 4, 0;
    %load/vec4 v0x7fffcc0e9d90_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffcc0e9d90_0, 0, 3;
T_8.2 ;
    %load/vec4 v0x7fffcc0e9a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7fffcc0e9d90_0;
    %subi 1, 0, 3;
    %store/vec4 v0x7fffcc0e9d90_0, 0, 3;
    %load/vec4 v0x7fffcc0e9d90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffcc0e98a0, 4;
    %store/vec4 v0x7fffcc0e9960_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffcc0e7630;
T_9 ;
    %vpi_call 5 135 "$readmemb", "memdatafile.dat", v0x7fffcc0e8190 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fffcc0e7630;
T_10 ;
    %wait E_0x7fffcc06f1e0;
    %load/vec4 v0x7fffcc0e84c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fffcc0e83f0_0;
    %load/vec4 v0x7fffcc0e8250_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcc0e8190, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffcc0ec320;
T_11 ;
    %wait E_0x7fffcc0ec620;
    %load/vec4 v0x7fffcc0ec7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/z;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/z;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_11.5, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/z;
    %jmp/1 T_11.6, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/z;
    %jmp/1 T_11.7, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_11.8, 4;
    %jmp T_11.10;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0eca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0ecd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0ecf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ece60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffcc0ecb90_0, 0, 2;
    %load/vec4 v0x7fffcc0ec7b0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x7fffcc0ec680_0, 0, 3;
    %jmp T_11.10;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0eca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0ecd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ece60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffcc0ecb90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffcc0ec680_0, 0, 3;
    %jmp T_11.10;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0eca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0ecd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ece60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffcc0ecb90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffcc0ec680_0, 0, 3;
    %jmp T_11.10;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ece60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffcc0ecb90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffcc0ec680_0, 0, 3;
    %load/vec4 v0x7fffcc0ecff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.11, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0eca50_0, 0, 1;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0eca50_0, 0, 1;
T_11.12 ;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ece60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffcc0ecb90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffcc0ec680_0, 0, 3;
    %load/vec4 v0x7fffcc0ecff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.13, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0eca50_0, 0, 1;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0eca50_0, 0, 1;
T_11.14 ;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0eca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0ec870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0ecc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecf00_0, 0, 1;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0eca50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0ec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ece60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffcc0ecb90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffcc0ec680_0, 0, 3;
    %jmp T_11.10;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0eca50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0ece60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffcc0ecb90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffcc0ec680_0, 0, 3;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0eca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0ecd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ecc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0ece60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffcc0ecb90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffcc0ec680_0, 0, 3;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffcc0a43b0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0edc30_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0edc30_0, 0, 1;
    %delay 3000, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffcc0a43b0;
T_13 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcc0edde0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc0edde0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x7fffcc0a43b0;
T_14 ;
    %delay 54000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "componentes.v";
    "memprog.v";
    "alu.v";
    "uc.v";
