# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ./sim/wavesim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 20:34:57 on Nov 21,2021
# vlog -reportprogress 300 "+acc" -incr ../../memory/sram256w20b/sram256w20b.v 
# -- Skipping module sram256w20b
# 
# Top level modules:
# 	sram256w20b
# End time: 20:34:57 on Nov 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 20:34:57 on Nov 21,2021
# vlog -reportprogress 300 "+acc" -incr ../../rtl/da/da.v 
# -- Skipping module sram_8blk
# -- Skipping module da_control
# -- Skipping module da
# -- Skipping module addern
# 
# Top level modules:
# 	da
# End time: 20:34:58 on Nov 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 20:34:58 on Nov 21,2021
# vlog -reportprogress 300 -svext "+acc" -incr ./tb_da.v 
# ** Warning: ./tb_da.v(23): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: ./tb_da.v(24): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: ./tb_da.v(26): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:34:58 on Nov 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vsim -t ps -lib work testbench 
# Start time: 20:34:58 on Nov 21,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.testbench(fast)
# Loading work.da(fast)
# Loading work.da_control(fast)
# Loading work.addern(fast)
# Loading work.sram_8blk(fast)
# Loading work.sram256w20b(fast)
# ** Error: (vish-4014) No objects found matching '/testbench/DUT.i'.
# Executing ONERROR command at macro ././sim/waveformat.do line 20
# ** Error: (vish-4014) No objects found matching '/testbench/DUT.F0'.
# Executing ONERROR command at macro ././sim/waveformat.do line 35
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "./reports/output.rpt" for writing.
# No such file or directory. (errno = ENOENT)    : ./tb_da.v(171)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "./reports/control.rpt" for writing.
# No such file or directory. (errno = ENOENT)    : ./tb_da.v(172)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "./rom/rom7" for writing.
# No such file or directory. (errno = ENOENT)    : ./tb_da.v(176)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "./rom/rom6" for writing.
# No such file or directory. (errno = ENOENT)    : ./tb_da.v(177)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "./rom/rom5" for writing.
# No such file or directory. (errno = ENOENT)    : ./tb_da.v(178)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "./rom/rom4" for writing.
# No such file or directory. (errno = ENOENT)    : ./tb_da.v(179)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "./rom/rom3" for writing.
# No such file or directory. (errno = ENOENT)    : ./tb_da.v(180)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "./rom/rom2" for writing.
# No such file or directory. (errno = ENOENT)    : ./tb_da.v(181)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "./rom/rom1" for writing.
# No such file or directory. (errno = ENOENT)    : ./tb_da.v(182)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "./rom/rom0" for writing.
# No such file or directory. (errno = ENOENT)    : ./tb_da.v(183)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: $finish    : ./tb_da.v(214)
#    Time: 76510 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at ./tb_da.v line 214
# End time: 20:35:17 on Nov 21,2021, Elapsed time: 0:00:19
# Errors: 6, Warnings: 10
