Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4e2c7dc76dcf49ac885f611fe446aba0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot inverter_behav xil_defaultlib.inverter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.glbl
Built simulation snapshot inverter_behav
