<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Simcha Herschman Resume</title>
</head>
<body>
    <h1>Simcha Herschman</h1>
    <h2>Design & Verification Engineer</h2>
    <h2>Contact Info</h2>
    <h3>Email: simchaherschman@gmail.com</h2>
    <h3>Phone: +972-58-628-0886, +1-312-340-0659</h2>
    <h3>LinkedIn: <a href="http://www.linkedin.com/in/simcha-herschman">SimchaHerschman</a> </h2>
    <hr />
    <h3>Summary</h3>
    <p>
        <ul>
            <li>Experienced Design and Verification Engineer given major responsibility 
                over SoC-level and unit-level blocks </li>
            <li>In depth knowledge of ASIC and FPGA Design and Verification processes and 
                Integration – Including Regressions, Memory BIST, DFT, Data Flow 
            </li>
            <li>
                Solid understanding of Digital Circuit Design, VLSI  
            </li>
            <li>
                Looking for a position in:
                <ul>
                    <li>Design or Verification Position in Hardware Development</li>
                    OR 
                    <li>Starting position in Frontend Software Development</li>
                </ul>
            </li>
        </ul>
    </p>
    <hr />
    <h3>Technical Skills</h3>
        <h4>RTL Design, Integration and Verification Involving:</h4>
        <h5>
            <ul>
                <li>Verilog, VHDL</li>
                <li>Scripting: Python, TCL, Perl, BASH/CSH</li>
                <li>AMBA,AHB,APB,I2C Protocols</li>
                <li>IPs and VIPs</li>
                <li>Xilinx Vivado</li>
            </ul>            
        </h5>
        <h4>Vast Verification Experience:</h4>
        <h5>
            <ul>
                <li>UVM</li>
                <li>SystemVerilog</li>
                <li>Coverage</li>
                <li>Regression building and testing</li>
                <li>Debug - Waveforms and Code</li>
            </ul>
        </h5>
        <h4>Proficient usage of Tools:</h4>
        <h5>
            <ul>
                <li>Synopsys Tools: VCS Verdi, Silicon Debugger, Verifier, GenSys</li>
                <li>Deisgn and Verification IPs</li>
                <li>MATLAB</li>
            </ul>
        </h5>
        <h4>Can Implement Software In:</h4>
        <h5>
            <ul>
                <li>Python</li>
                <li>C</li>
                <li>C++</li>
            </ul>
        </h5>
    <hr />
    <h3>Work Experience</h3>
    <h4>AVNET ASIC <=> ASIC ENGINEER  <=> Nov 2022 - August 2024</h4>
    <h5>
        <ul>
            <li>Created UVM environments from scratch </li>
            <li>Created UVM based verification plans for new blocks and sub-blocks:
                <ul>
                    <li>Environment planning: test, coverage, and env structure planning </li>
                    <li>Test planning, execution, regressions, and debugging</li>
                </ul>    
            </li>
            <li>Integration of AMBA, AHB, APB, and I2C Verification IPs </li>
            <li>Creation of stand-alone Verification IP </li>
            <li>Close Collaboration with Designers</li>
        </ul>
    </h5>
    <h4>Xsight Labs <=> VLSI Engineer <=> March 2021 - Oct 2022</h4>
    <h5>
        <ul>
            <li>Design, Integration, and Verification</li>
            <li>Part of the integration team </li>
            <li>Designed new blocks and added new features on existing blocks</li>
            <li>Wrote test plans, executed, debugged, and closed regressions on UVM 
                environments </li>
            <li>Verification of memory BIST modules: designed and simulated test benches, 
                designed automation regressions </li>
            <li>Script Creation: Regression Scripts, Netlist Scripts, Design Scripts</li>
        </ul>
    </h5>
    <h4>Capacicom <=> Verification Engineer <=> September 2019 - May 2020</h4>
    <h5>
        <ul>
            <li>Constructed new UVM based environments from scratch </li>
            <li>Updated and improved existing environments to check new RTL design features</li>
            <li>Created generalized sequences that work on all existing environments</li>
            <li>Improved Scripts and Templates written in Perl and SystemVerilog Template that 
                assist the creation of new environments</li>
        </ul>
    </h5>
    <hr />    
    <h3>Professional Development</h3>
    <h5>
        <ul>
            <li>UVM Course of Cadence</li>
        </ul>
    </h5>
    <hr />
    <h3>Education</h3>
    <h4>BSc in Electrical Engineering, Tel Aviv University School of Electrical Engineering </h4>
    <h5>Senior Project:</h5>
    <p>
        <ul>
            <li>Formulated and tested algorithms of convolution on FPGA using Xilinx ISE and 
                Vivado HLS to see the effect on run-time and efficiency </li>
            <li>Optimized: area usage, power efficiency, and timing </li>
            <li>Beat MATLABs timing for small kernel sizes </li>
        </ul>
    </p>
    <hr />
    <h3>Languages Spoken:</h3>
    <h4>
        <ul>
            <li>English - Fluent</li>
            <li>Hebrew - Fluent</li>
            <li>Yiddish - Mostly Fluent</li>
        </ul>
    </h4>
    <hr />
    <h3>Additional Experience</h3>
    <h4>Educator <=> Yeshivat Netiv Aryeh <=> 2025-2020</h4>
    <h5>
        <ul>
            <li>Teaching and Students in Jewish Studies</li>
        </ul>
    </h5>
    <h4>JLIC Director at Jerusalem College of Technology <=> 2023 - Present</h4>
    <h5>
        <ul>
            <li>Community Leader and Builder</li>
            <li>Planning, Creating, Running events for community members</li>
            <li>Planning, Creating, Running community initiatives</li>
            <li>Teaching: Jewish Studies Lectures and Classes</li>
            <li>Mentoring</li>
            <li>Relationship Building</li>
            <li>Fundraising</li>
            <li>Hosting events and meals</li>
        </ul>
    </h5>
</body>
<footer>
    <p>© 2024 Simcha Herschman</p>
  </footer>
</html>