{"kind":"FpgaRegion","apiVersion":"fpga.intel.com/v2","displayName":"Fpga Region","format":"JSON","metadata":{"genealogy":"","isNamespaced":true,"logoURL":"","model":"intel-device-plugins-operator","modelDisplayName":"Intel Device Plugins Operator","primaryColor":"#00B39F","published":false,"secondaryColor":"#00D3A9","shape":"circle","styleOverrides":"","subCategory":"Uncategorized","svgColor":"","svgComplete":"","svgWhite":""},"model":{"name":"intel-device-plugins-operator","version":"0.26.0","displayName":"Intel Device Plugins Operator","category":{"name":"Uncategorized","metadata":null},"metadata":{"source_uri":"https://github.com/intel/helm-charts/releases/download/intel-device-plugins-operator-0.27.1/intel-device-plugins-operator-0.27.1.tgz"}},"schema":"{\n \"description\": \"FpgaRegion is a specification for a FPGA region resource which can be programmed with a bitstream.\",\n \"properties\": {\n  \"spec\": {\n   \"description\": \"FpgaRegionSpec contains actual specs for FpgaRegion.\",\n   \"properties\": {\n    \"interfaceId\": {\n     \"pattern\": \"^[0-9a-f]{8,32}$\",\n     \"type\": \"string\"\n    }\n   },\n   \"required\": [\n    \"interfaceId\"\n   ],\n   \"type\": \"object\"\n  }\n },\n \"required\": [\n  \"spec\"\n ],\n \"title\": \"Fpga Region\",\n \"type\": \"object\"\n}"}