// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "10/04/2021 22:14:48"

// 
// Device: Altera EP1C3T100C8 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 10 ps/ 1 ps

module basicfunctions (
	DSPCLKOUT,
	CLOCKPIN,
	DSP_PWR_EN,
	DSP_RST,
	CPLD_EEPROM_CS,
	DSP_EEPROM_CS,
	CPLD_EEPROM_SCK,
	DSP_EEPROM_SCK,
	CPLD_EEPROM_MOSI,
	DSP_EEPROM_MOSI,
	DSP_EEPROM_MISO,
	CPLD_EEPROM_MISO,
	ADC_CONV,
	DSP_CONV_PIN,
	ADC_RD,
	ADC_DB_PIN,
	CPLD_SPI_CLK,
	CPLD_SPI_MO,
	ADC_CLK,
	GPIO0,
	GPIO1,
	GPIO2,
	GPIO3,
	CPLD_SPI_CS,
	LED_PIN,
	test,
	AD_CS);
output 	DSPCLKOUT;
input 	CLOCKPIN;
output 	DSP_PWR_EN;
output 	DSP_RST;
output 	CPLD_EEPROM_CS;
input 	DSP_EEPROM_CS;
output 	CPLD_EEPROM_SCK;
input 	DSP_EEPROM_SCK;
output 	CPLD_EEPROM_MOSI;
input 	DSP_EEPROM_MOSI;
output 	DSP_EEPROM_MISO;
input 	CPLD_EEPROM_MISO;
output 	ADC_CONV;
input 	DSP_CONV_PIN;
output 	ADC_RD;
input 	[11:0] ADC_DB_PIN;
output 	CPLD_SPI_CLK;
output 	CPLD_SPI_MO;
output 	ADC_CLK;
output 	GPIO0;
output 	GPIO1;
output 	GPIO2;
output 	GPIO3;
output 	CPLD_SPI_CS;
output 	LED_PIN;
output 	test;
output 	[3:0] AD_CS;

// Design Ports Information
// DSPCLKOUT	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DSP_PWR_EN	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DSP_RST	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPLD_EEPROM_CS	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPLD_EEPROM_SCK	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPLD_EEPROM_MOSI	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DSP_EEPROM_MISO	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ADC_CONV	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ADC_RD	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPLD_SPI_CLK	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPLD_SPI_MO	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ADC_CLK	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO0	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO1	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO2	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO3	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPLD_SPI_CS	=>  Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_PIN	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// test	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_CS[3]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_CS[2]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_CS[1]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_CS[0]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DSP_EEPROM_CS	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DSP_EEPROM_SCK	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DSP_EEPROM_MOSI	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPLD_EEPROM_MISO	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DSP_CONV_PIN	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCKPIN	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_DB_PIN[10]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_DB_PIN[9]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_DB_PIN[8]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_DB_PIN[11]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_DB_PIN[5]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_DB_PIN[6]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_DB_PIN[4]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_DB_PIN[7]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_DB_PIN[2]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_DB_PIN[1]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_DB_PIN[0]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_DB_PIN[3]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst4|altpll_component|pll~CLK1 ;
wire \inst4|altpll_component|_clk2 ;
wire \inst4|altpll_component|pll~CLK3 ;
wire \inst4|altpll_component|pll~CLK4 ;
wire \inst4|altpll_component|pll~CLK5 ;
wire \inst17|spi_rdy~regout ;
wire \inst17|enable_channel~regout ;
wire \inst13|db_rdy~regout ;
wire \inst17|Equal0~0_combout ;
wire \inst17|enable_channel~0_combout ;
wire \inst17|enable_channel~1_combout ;
wire \inst13|db_rdy~0_combout ;
wire \inst13|db_rdy~1_combout ;
wire \CLOCKPIN~combout ;
wire \inst4|altpll_component|_clk0 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella1~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella1~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella2~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella2~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella3~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella3~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella4~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella4~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella6~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella6~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella7~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella7~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella8~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella8~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella9~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella9~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella11~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella11~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella12~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella12~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella13~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella13~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella14~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella14~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella16~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella16~COUTCOUT1_3 ;
wire \inst18|pwron~regout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella17~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella17~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella18~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella18~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella19~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella19~COUTCOUT1_3 ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella20~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella21~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_cella21~COUTCOUT1_3 ;
wire \inst18|rst~regout ;
wire \DSP_EEPROM_CS~combout ;
wire \DSP_EEPROM_SCK~combout ;
wire \DSP_EEPROM_MOSI~combout ;
wire \CPLD_EEPROM_MISO~combout ;
wire \DSP_CONV_PIN~combout ;
wire \inst17|enp1~regout ;
wire \inst17|enp2~regout ;
wire \inst17|enp~combout ;
wire \inst17|cnter~9_combout ;
wire \inst17|cnter~10_combout ;
wire \inst17|rd_bar~0_combout ;
wire \inst17|rd_bar~regout ;
wire \inst17|cnter~8 ;
wire \inst17|enspi~regout ;
wire \inst17|always8~0_combout ;
wire \inst17|Add3~17COUT1_25 ;
wire \inst17|Add3~12 ;
wire \inst17|Add3~12COUT1_27 ;
wire \inst17|Add3~5_combout ;
wire \inst17|sel~3_combout ;
wire \inst17|Add3~7 ;
wire \inst17|Add3~7COUT1_29 ;
wire \inst17|Add3~0_combout ;
wire \inst17|Add3~15_combout ;
wire \inst17|sel~2_combout ;
wire \inst17|Add3~17 ;
wire \inst17|Add3~10_combout ;
wire \inst17|sel~1 ;
wire \inst17|enspiPrev~regout ;
wire \inst17|sel~0_combout ;
wire \inst17|sclk~regout ;
wire \inst17|dbreg[11]~2_combout ;
wire \inst17|Mux0~0 ;
wire \inst17|Mux0~1 ;
wire \inst17|mosi~1_combout ;
wire \inst17|mosi~0_combout ;
wire \inst17|Mux0~4 ;
wire \inst17|Mux0~5 ;
wire \inst17|Mux0~2 ;
wire \inst17|Mux0~3 ;
wire \inst17|mosi~2_combout ;
wire \inst17|mosi~regout ;
wire \inst13|Add0~30_combout ;
wire \inst13|cnter~6_combout ;
wire \inst13|Add0~15_combout ;
wire \inst13|Add0~17 ;
wire \inst13|Add0~17COUT1_56 ;
wire \inst13|Add0~5_combout ;
wire \inst13|cnter~7_combout ;
wire \inst13|Add0~32 ;
wire \inst13|Add0~32COUT1_48 ;
wire \inst13|Add0~35_combout ;
wire \inst13|Add0~37 ;
wire \inst13|Add0~37COUT1_50 ;
wire \inst13|Add0~20_combout ;
wire \inst13|Add0~22 ;
wire \inst13|Add0~22COUT1_52 ;
wire \inst13|Add0~25_combout ;
wire \inst13|Add0~27 ;
wire \inst13|Add0~27COUT1_54 ;
wire \inst13|Add0~10_combout ;
wire \inst13|Add0~12 ;
wire \inst13|Add0~7 ;
wire \inst13|Add0~7COUT1_58 ;
wire \inst13|Add0~0_combout ;
wire \inst13|clkout~0_combout ;
wire \inst13|clkout~1_combout ;
wire \inst13|clkout~3_combout ;
wire \inst13|clkout~4_combout ;
wire \inst13|clkout~5_combout ;
wire \inst13|clkout~6_combout ;
wire \inst13|Equal0~3 ;
wire \inst13|Equal0~1 ;
wire \inst13|Equal0~2 ;
wire \inst13|Equal0~0 ;
wire \inst13|Equal0~4_combout ;
wire \inst13|clkout~7_combout ;
wire \inst13|clkout~regout ;
wire \inst17|spi_cs2~regout ;
wire \inst17|spi_cs1~regout ;
wire \inst17|spi_cs~0_combout ;
wire [2:0] \inst17|tmpcnter ;
wire [3:0] \inst17|sel ;
wire [11:0] \inst17|dbreg ;
wire [3:0] \inst17|cnter_ch ;
wire [2:0] \inst17|cnter ;
wire [11:0] \ADC_DB_PIN~combout ;
wire [7:0] \inst13|cnter ;
wire [7:0] \inst13|cnterprev ;
wire [23:0] \inst5|LPM_COUNTER_component|auto_generated|safe_q ;

wire [5:0] \inst4|altpll_component|pll_CLK_bus ;

assign \inst4|altpll_component|_clk0  = \inst4|altpll_component|pll_CLK_bus [0];
assign \inst4|altpll_component|pll~CLK1  = \inst4|altpll_component|pll_CLK_bus [1];
assign \inst4|altpll_component|_clk2  = \inst4|altpll_component|pll_CLK_bus [2];
assign \inst4|altpll_component|pll~CLK3  = \inst4|altpll_component|pll_CLK_bus [3];
assign \inst4|altpll_component|pll~CLK4  = \inst4|altpll_component|pll_CLK_bus [4];
assign \inst4|altpll_component|pll~CLK5  = \inst4|altpll_component|pll_CLK_bus [5];

// Location: LC_X10_Y7_N0
cyclone_lcell \inst17|spi_rdy (
// Equation(s):
// \inst17|spi_rdy~regout  = DFFEAS((\inst17|always8~0_combout ) # ((\inst17|spi_rdy~regout  & ((\inst17|sel [3]) # (\inst17|sel [2])))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|sel [3]),
	.datab(\inst17|spi_rdy~regout ),
	.datac(\inst17|always8~0_combout ),
	.datad(\inst17|sel [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|spi_rdy~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|spi_rdy .lut_mask = "fcf8";
defparam \inst17|spi_rdy .operation_mode = "normal";
defparam \inst17|spi_rdy .output_mode = "reg_only";
defparam \inst17|spi_rdy .register_cascade_mode = "off";
defparam \inst17|spi_rdy .sum_lutc_input = "datac";
defparam \inst17|spi_rdy .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
cyclone_lcell \inst17|enable_channel (
// Equation(s):
// \inst17|enable_channel~regout  = DFFEAS(((\inst17|Equal0~0_combout  & ((\inst17|enable_channel~1_combout ))) # (!\inst17|Equal0~0_combout  & (\inst13|db_rdy~regout ))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\inst17|Equal0~0_combout ),
	.datac(\inst13|db_rdy~regout ),
	.datad(\inst17|enable_channel~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|enable_channel~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|enable_channel .lut_mask = "fc30";
defparam \inst17|enable_channel .operation_mode = "normal";
defparam \inst17|enable_channel .output_mode = "reg_only";
defparam \inst17|enable_channel .register_cascade_mode = "off";
defparam \inst17|enable_channel .sum_lutc_input = "datac";
defparam \inst17|enable_channel .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
cyclone_lcell \inst13|db_rdy (
// Equation(s):
// \inst13|db_rdy~regout  = DFFEAS((\inst13|db_rdy~1_combout  & ((\inst13|db_rdy~0_combout  & (\inst13|cnter [1])) # (!\inst13|db_rdy~0_combout  & ((\inst13|db_rdy~regout ))))) # (!\inst13|db_rdy~1_combout  & (((\inst13|db_rdy~regout )))), 
// GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , \inst13|clkout~7_combout , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(\inst13|db_rdy~1_combout ),
	.datab(\inst13|cnter [1]),
	.datac(\inst13|db_rdy~regout ),
	.datad(\inst13|db_rdy~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|clkout~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|db_rdy~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|db_rdy .lut_mask = "d8f0";
defparam \inst13|db_rdy .operation_mode = "normal";
defparam \inst13|db_rdy .output_mode = "reg_only";
defparam \inst13|db_rdy .register_cascade_mode = "off";
defparam \inst13|db_rdy .sum_lutc_input = "datac";
defparam \inst13|db_rdy .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N3
cyclone_lcell \inst17|cnter_ch[1] (
// Equation(s):
// \inst17|cnter_ch [1] = DFFEAS((\inst17|cnter_ch [1] $ (((\inst17|enp2~regout )))), !GLOBAL(\inst17|spi_rdy~regout ), VCC, , , , , , )

	.clk(!\inst17|spi_rdy~regout ),
	.dataa(vcc),
	.datab(\inst17|cnter_ch [1]),
	.datac(vcc),
	.datad(\inst17|enp2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|cnter_ch [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|cnter_ch[1] .lut_mask = "33cc";
defparam \inst17|cnter_ch[1] .operation_mode = "normal";
defparam \inst17|cnter_ch[1] .output_mode = "reg_only";
defparam \inst17|cnter_ch[1] .register_cascade_mode = "off";
defparam \inst17|cnter_ch[1] .sum_lutc_input = "datac";
defparam \inst17|cnter_ch[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N9
cyclone_lcell \inst17|cnter_ch[2] (
// Equation(s):
// \inst17|cnter_ch [2] = DFFEAS((\inst17|cnter_ch [2] $ (((\inst17|cnter_ch [1] & \inst17|enp2~regout )))), !GLOBAL(\inst17|spi_rdy~regout ), VCC, , , , , , )

	.clk(!\inst17|spi_rdy~regout ),
	.dataa(vcc),
	.datab(\inst17|cnter_ch [1]),
	.datac(\inst17|cnter_ch [2]),
	.datad(\inst17|enp2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|cnter_ch [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|cnter_ch[2] .lut_mask = "3cf0";
defparam \inst17|cnter_ch[2] .operation_mode = "normal";
defparam \inst17|cnter_ch[2] .output_mode = "reg_only";
defparam \inst17|cnter_ch[2] .register_cascade_mode = "off";
defparam \inst17|cnter_ch[2] .sum_lutc_input = "datac";
defparam \inst17|cnter_ch[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N7
cyclone_lcell \inst17|cnter_ch[3] (
// Equation(s):
// \inst17|cnter_ch [3] = DFFEAS(\inst17|cnter_ch [3] $ (((\inst17|enp2~regout  & (\inst17|cnter_ch [2] & \inst17|cnter_ch [1])))), !GLOBAL(\inst17|spi_rdy~regout ), VCC, , , , , , )

	.clk(!\inst17|spi_rdy~regout ),
	.dataa(\inst17|cnter_ch [3]),
	.datab(\inst17|enp2~regout ),
	.datac(\inst17|cnter_ch [2]),
	.datad(\inst17|cnter_ch [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|cnter_ch [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|cnter_ch[3] .lut_mask = "6aaa";
defparam \inst17|cnter_ch[3] .operation_mode = "normal";
defparam \inst17|cnter_ch[3] .output_mode = "reg_only";
defparam \inst17|cnter_ch[3] .register_cascade_mode = "off";
defparam \inst17|cnter_ch[3] .sum_lutc_input = "datac";
defparam \inst17|cnter_ch[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N8
cyclone_lcell \inst17|Equal0~0 (
// Equation(s):
// \inst17|Equal0~0_combout  = (\inst17|cnter_ch [3]) # ((\inst17|cnter_ch [1]) # ((\inst17|cnter_ch [2]) # (\inst17|enp2~regout )))

	.clk(gnd),
	.dataa(\inst17|cnter_ch [3]),
	.datab(\inst17|cnter_ch [1]),
	.datac(\inst17|cnter_ch [2]),
	.datad(\inst17|enp2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|Equal0~0 .lut_mask = "fffe";
defparam \inst17|Equal0~0 .operation_mode = "normal";
defparam \inst17|Equal0~0 .output_mode = "comb_only";
defparam \inst17|Equal0~0 .register_cascade_mode = "off";
defparam \inst17|Equal0~0 .sum_lutc_input = "datac";
defparam \inst17|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N2
cyclone_lcell \inst17|tmpcnter[0] (
// Equation(s):
// \inst17|tmpcnter [0] = DFFEAS((!\inst17|spi_rdy~regout  & ((\inst17|tmpcnter [2] & ((\inst17|tmpcnter [0]) # (!\inst17|tmpcnter [1]))) # (!\inst17|tmpcnter [2] & ((!\inst17|tmpcnter [0]))))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , 
// \inst17|Equal0~0_combout , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|tmpcnter [2]),
	.datab(\inst17|tmpcnter [1]),
	.datac(\inst17|tmpcnter [0]),
	.datad(\inst17|spi_rdy~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst17|Equal0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|tmpcnter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|tmpcnter[0] .lut_mask = "00a7";
defparam \inst17|tmpcnter[0] .operation_mode = "normal";
defparam \inst17|tmpcnter[0] .output_mode = "reg_only";
defparam \inst17|tmpcnter[0] .register_cascade_mode = "off";
defparam \inst17|tmpcnter[0] .sum_lutc_input = "datac";
defparam \inst17|tmpcnter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N4
cyclone_lcell \inst17|tmpcnter[1] (
// Equation(s):
// \inst17|tmpcnter [1] = DFFEAS((!\inst17|spi_rdy~regout  & (\inst17|tmpcnter [1] $ (((!\inst17|tmpcnter [2] & \inst17|tmpcnter [0]))))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , \inst17|Equal0~0_combout , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|tmpcnter [2]),
	.datab(\inst17|tmpcnter [1]),
	.datac(\inst17|tmpcnter [0]),
	.datad(\inst17|spi_rdy~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst17|Equal0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|tmpcnter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|tmpcnter[1] .lut_mask = "009c";
defparam \inst17|tmpcnter[1] .operation_mode = "normal";
defparam \inst17|tmpcnter[1] .output_mode = "reg_only";
defparam \inst17|tmpcnter[1] .register_cascade_mode = "off";
defparam \inst17|tmpcnter[1] .sum_lutc_input = "datac";
defparam \inst17|tmpcnter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N6
cyclone_lcell \inst17|tmpcnter[2] (
// Equation(s):
// \inst17|tmpcnter [2] = DFFEAS((!\inst17|spi_rdy~regout  & ((\inst17|tmpcnter [2]) # ((\inst17|tmpcnter [1] & \inst17|tmpcnter [0])))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , \inst17|Equal0~0_combout , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|tmpcnter [2]),
	.datab(\inst17|tmpcnter [1]),
	.datac(\inst17|tmpcnter [0]),
	.datad(\inst17|spi_rdy~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst17|Equal0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|tmpcnter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|tmpcnter[2] .lut_mask = "00ea";
defparam \inst17|tmpcnter[2] .operation_mode = "normal";
defparam \inst17|tmpcnter[2] .output_mode = "reg_only";
defparam \inst17|tmpcnter[2] .register_cascade_mode = "off";
defparam \inst17|tmpcnter[2] .sum_lutc_input = "datac";
defparam \inst17|tmpcnter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
cyclone_lcell \inst17|enable_channel~0 (
// Equation(s):
// \inst17|enable_channel~0_combout  = ((\inst17|spi_rdy~regout  & ((!\inst17|enable_channel~regout ))) # (!\inst17|spi_rdy~regout  & (\inst17|tmpcnter [2])))

	.clk(gnd),
	.dataa(\inst17|tmpcnter [2]),
	.datab(vcc),
	.datac(\inst17|spi_rdy~regout ),
	.datad(\inst17|enable_channel~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|enable_channel~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|enable_channel~0 .lut_mask = "0afa";
defparam \inst17|enable_channel~0 .operation_mode = "normal";
defparam \inst17|enable_channel~0 .output_mode = "comb_only";
defparam \inst17|enable_channel~0 .register_cascade_mode = "off";
defparam \inst17|enable_channel~0 .sum_lutc_input = "datac";
defparam \inst17|enable_channel~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
cyclone_lcell \inst17|enable_channel~1 (
// Equation(s):
// \inst17|enable_channel~1_combout  = (\inst17|tmpcnter [0] & (!\inst17|enable_channel~0_combout  & ((\inst17|enable_channel~regout ) # (\inst17|tmpcnter [1])))) # (!\inst17|tmpcnter [0] & (\inst17|enable_channel~regout  & 
// ((!\inst17|enable_channel~0_combout ) # (!\inst17|tmpcnter [1]))))

	.clk(gnd),
	.dataa(\inst17|tmpcnter [0]),
	.datab(\inst17|enable_channel~regout ),
	.datac(\inst17|tmpcnter [1]),
	.datad(\inst17|enable_channel~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|enable_channel~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|enable_channel~1 .lut_mask = "04ec";
defparam \inst17|enable_channel~1 .operation_mode = "normal";
defparam \inst17|enable_channel~1 .output_mode = "comb_only";
defparam \inst17|enable_channel~1 .register_cascade_mode = "off";
defparam \inst17|enable_channel~1 .sum_lutc_input = "datac";
defparam \inst17|enable_channel~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N1
cyclone_lcell \inst13|db_rdy~0 (
// Equation(s):
// \inst13|db_rdy~0_combout  = (\inst13|cnter [6] & (\inst13|cnter [4] & (\inst13|cnter [3] & \inst13|cnter [0])))

	.clk(gnd),
	.dataa(\inst13|cnter [6]),
	.datab(\inst13|cnter [4]),
	.datac(\inst13|cnter [3]),
	.datad(\inst13|cnter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|db_rdy~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|db_rdy~0 .lut_mask = "8000";
defparam \inst13|db_rdy~0 .operation_mode = "normal";
defparam \inst13|db_rdy~0 .output_mode = "comb_only";
defparam \inst13|db_rdy~0 .register_cascade_mode = "off";
defparam \inst13|db_rdy~0 .sum_lutc_input = "datac";
defparam \inst13|db_rdy~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
cyclone_lcell \inst13|db_rdy~1 (
// Equation(s):
// \inst13|db_rdy~1_combout  = (!\inst13|cnter [2] & (\inst13|cnter [7] & (!\inst13|cnter [5])))

	.clk(gnd),
	.dataa(\inst13|cnter [2]),
	.datab(\inst13|cnter [7]),
	.datac(\inst13|cnter [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|db_rdy~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|db_rdy~1 .lut_mask = "0404";
defparam \inst13|db_rdy~1 .operation_mode = "normal";
defparam \inst13|db_rdy~1 .output_mode = "comb_only";
defparam \inst13|db_rdy~1 .register_cascade_mode = "off";
defparam \inst13|db_rdy~1 .sum_lutc_input = "datac";
defparam \inst13|db_rdy~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \CLOCKPIN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCKPIN~combout ),
	.regout(),
	.padio(CLOCKPIN));
// synopsys translate_off
defparam \CLOCKPIN~I .input_async_reset = "none";
defparam \CLOCKPIN~I .input_power_up = "low";
defparam \CLOCKPIN~I .input_register_mode = "none";
defparam \CLOCKPIN~I .input_sync_reset = "none";
defparam \CLOCKPIN~I .oe_async_reset = "none";
defparam \CLOCKPIN~I .oe_power_up = "low";
defparam \CLOCKPIN~I .oe_register_mode = "none";
defparam \CLOCKPIN~I .oe_sync_reset = "none";
defparam \CLOCKPIN~I .operation_mode = "input";
defparam \CLOCKPIN~I .output_async_reset = "none";
defparam \CLOCKPIN~I .output_power_up = "low";
defparam \CLOCKPIN~I .output_register_mode = "none";
defparam \CLOCKPIN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cyclone_pll \inst4|altpll_component|pll (
	.fbin(vcc),
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.scanclk(gnd),
	.scanaclr(gnd),
	.scandata(gnd),
	.comparator(gnd),
	.inclk({gnd,\CLOCKPIN~combout }),
	.clkena(6'b111111),
	.extclkena(4'b1111),
	.activeclock(),
	.clkloss(),
	.locked(),
	.scandataout(),
	.enable0(),
	.enable1(),
	.clk(\inst4|altpll_component|pll_CLK_bus ),
	.extclk(),
	.clkbad());
// synopsys translate_off
defparam \inst4|altpll_component|pll .bandwidth = 971659;
defparam \inst4|altpll_component|pll .bandwidth_type = "auto";
defparam \inst4|altpll_component|pll .charge_pump_current = 40;
defparam \inst4|altpll_component|pll .clk0_counter = "g1";
defparam \inst4|altpll_component|pll .clk0_divide_by = 25;
defparam \inst4|altpll_component|pll .clk0_duty_cycle = 50;
defparam \inst4|altpll_component|pll .clk0_multiply_by = 12;
defparam \inst4|altpll_component|pll .clk0_phase_shift = "0";
defparam \inst4|altpll_component|pll .clk0_time_delay = "0";
defparam \inst4|altpll_component|pll .clk1_divide_by = 1;
defparam \inst4|altpll_component|pll .clk1_duty_cycle = 50;
defparam \inst4|altpll_component|pll .clk1_multiply_by = 1;
defparam \inst4|altpll_component|pll .clk1_phase_shift = "0";
defparam \inst4|altpll_component|pll .clk1_time_delay = "0";
defparam \inst4|altpll_component|pll .clk2_divide_by = 1;
defparam \inst4|altpll_component|pll .clk2_duty_cycle = 50;
defparam \inst4|altpll_component|pll .clk2_multiply_by = 1;
defparam \inst4|altpll_component|pll .clk2_phase_shift = "0";
defparam \inst4|altpll_component|pll .clk2_time_delay = "0";
defparam \inst4|altpll_component|pll .clk3_divide_by = 1;
defparam \inst4|altpll_component|pll .clk3_duty_cycle = 50;
defparam \inst4|altpll_component|pll .clk3_multiply_by = 1;
defparam \inst4|altpll_component|pll .clk3_phase_shift = "0";
defparam \inst4|altpll_component|pll .clk3_time_delay = "0";
defparam \inst4|altpll_component|pll .clk4_divide_by = 1;
defparam \inst4|altpll_component|pll .clk4_duty_cycle = 50;
defparam \inst4|altpll_component|pll .clk4_multiply_by = 1;
defparam \inst4|altpll_component|pll .clk4_phase_shift = "0";
defparam \inst4|altpll_component|pll .clk4_time_delay = "0";
defparam \inst4|altpll_component|pll .clk5_divide_by = 1;
defparam \inst4|altpll_component|pll .clk5_duty_cycle = 50;
defparam \inst4|altpll_component|pll .clk5_multiply_by = 1;
defparam \inst4|altpll_component|pll .clk5_phase_shift = "0";
defparam \inst4|altpll_component|pll .clk5_time_delay = "0";
defparam \inst4|altpll_component|pll .compensate_clock = "clk0";
defparam \inst4|altpll_component|pll .down_spread = "0 %";
defparam \inst4|altpll_component|pll .e0_mode = "bypass";
defparam \inst4|altpll_component|pll .e0_ph = 0;
defparam \inst4|altpll_component|pll .e0_time_delay = 0;
defparam \inst4|altpll_component|pll .e1_mode = "bypass";
defparam \inst4|altpll_component|pll .e1_ph = 0;
defparam \inst4|altpll_component|pll .e1_time_delay = 0;
defparam \inst4|altpll_component|pll .e2_mode = "bypass";
defparam \inst4|altpll_component|pll .e2_ph = 0;
defparam \inst4|altpll_component|pll .e2_time_delay = 0;
defparam \inst4|altpll_component|pll .e3_mode = "bypass";
defparam \inst4|altpll_component|pll .e3_ph = 0;
defparam \inst4|altpll_component|pll .e3_time_delay = 0;
defparam \inst4|altpll_component|pll .enable_switch_over_counter = "off";
defparam \inst4|altpll_component|pll .extclk0_divide_by = 1;
defparam \inst4|altpll_component|pll .extclk0_duty_cycle = 50;
defparam \inst4|altpll_component|pll .extclk0_multiply_by = 1;
defparam \inst4|altpll_component|pll .extclk0_phase_shift = "0";
defparam \inst4|altpll_component|pll .extclk0_time_delay = "0";
defparam \inst4|altpll_component|pll .extclk1_divide_by = 1;
defparam \inst4|altpll_component|pll .extclk1_duty_cycle = 50;
defparam \inst4|altpll_component|pll .extclk1_multiply_by = 1;
defparam \inst4|altpll_component|pll .extclk1_phase_shift = "0";
defparam \inst4|altpll_component|pll .extclk1_time_delay = "0";
defparam \inst4|altpll_component|pll .extclk2_divide_by = 1;
defparam \inst4|altpll_component|pll .extclk2_duty_cycle = 50;
defparam \inst4|altpll_component|pll .extclk2_multiply_by = 1;
defparam \inst4|altpll_component|pll .extclk2_phase_shift = "0";
defparam \inst4|altpll_component|pll .extclk2_time_delay = "0";
defparam \inst4|altpll_component|pll .extclk3_divide_by = 1;
defparam \inst4|altpll_component|pll .extclk3_duty_cycle = 50;
defparam \inst4|altpll_component|pll .extclk3_multiply_by = 1;
defparam \inst4|altpll_component|pll .extclk3_phase_shift = "0";
defparam \inst4|altpll_component|pll .extclk3_time_delay = "0";
defparam \inst4|altpll_component|pll .g0_mode = "bypass";
defparam \inst4|altpll_component|pll .g0_ph = 0;
defparam \inst4|altpll_component|pll .g0_time_delay = 0;
defparam \inst4|altpll_component|pll .g1_high = 13;
defparam \inst4|altpll_component|pll .g1_initial = 1;
defparam \inst4|altpll_component|pll .g1_low = 12;
defparam \inst4|altpll_component|pll .g1_mode = "odd";
defparam \inst4|altpll_component|pll .g1_ph = 0;
defparam \inst4|altpll_component|pll .g1_time_delay = 0;
defparam \inst4|altpll_component|pll .g2_mode = "bypass";
defparam \inst4|altpll_component|pll .g2_ph = 0;
defparam \inst4|altpll_component|pll .g2_time_delay = 0;
defparam \inst4|altpll_component|pll .g3_mode = "bypass";
defparam \inst4|altpll_component|pll .g3_ph = 0;
defparam \inst4|altpll_component|pll .g3_time_delay = 0;
defparam \inst4|altpll_component|pll .gate_lock_counter = 0;
defparam \inst4|altpll_component|pll .gate_lock_signal = "no";
defparam \inst4|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \inst4|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \inst4|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \inst4|altpll_component|pll .l0_high = 25;
defparam \inst4|altpll_component|pll .l0_initial = 1;
defparam \inst4|altpll_component|pll .l0_low = 25;
defparam \inst4|altpll_component|pll .l0_mode = "even";
defparam \inst4|altpll_component|pll .l0_ph = 0;
defparam \inst4|altpll_component|pll .l0_time_delay = 0;
defparam \inst4|altpll_component|pll .l1_mode = "bypass";
defparam \inst4|altpll_component|pll .l1_ph = 0;
defparam \inst4|altpll_component|pll .l1_time_delay = 0;
defparam \inst4|altpll_component|pll .loop_filter_c = 10;
defparam \inst4|altpll_component|pll .loop_filter_r = "1.021000";
defparam \inst4|altpll_component|pll .m = 12;
defparam \inst4|altpll_component|pll .m2 = 1;
defparam \inst4|altpll_component|pll .m_initial = 1;
defparam \inst4|altpll_component|pll .m_ph = 0;
defparam \inst4|altpll_component|pll .m_time_delay = 0;
defparam \inst4|altpll_component|pll .n = 1;
defparam \inst4|altpll_component|pll .n2 = 1;
defparam \inst4|altpll_component|pll .n_time_delay = 0;
defparam \inst4|altpll_component|pll .operation_mode = "normal";
defparam \inst4|altpll_component|pll .pfd_max = 66666;
defparam \inst4|altpll_component|pll .pfd_min = 5000;
defparam \inst4|altpll_component|pll .pll_compensation_delay = 5148;
defparam \inst4|altpll_component|pll .pll_type = "auto";
defparam \inst4|altpll_component|pll .primary_clock = "inclk0";
defparam \inst4|altpll_component|pll .qualify_conf_done = "off";
defparam \inst4|altpll_component|pll .simulation_type = "functional";
defparam \inst4|altpll_component|pll .skip_vco = "off";
defparam \inst4|altpll_component|pll .spread_frequency = 0;
defparam \inst4|altpll_component|pll .switch_over_counter = 1;
defparam \inst4|altpll_component|pll .switch_over_on_gated_lock = "off";
defparam \inst4|altpll_component|pll .switch_over_on_lossclk = "off";
defparam \inst4|altpll_component|pll .valid_lock_multiplier = 1;
defparam \inst4|altpll_component|pll .vco_center = 1250;
defparam \inst4|altpll_component|pll .vco_max = 2037;
defparam \inst4|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: LC_X8_Y6_N4
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella0 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [0] = DFFEAS(((!\inst5|LPM_COUNTER_component|auto_generated|safe_q [0])), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT  = CARRY(((\inst5|LPM_COUNTER_component|auto_generated|safe_q [0])))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.cout(\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella0 .lut_mask = "33cc";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella0 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella0 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella0 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella0 .sum_lutc_input = "datac";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella1 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [1] = DFFEAS((\inst5|LPM_COUNTER_component|auto_generated|safe_q [1] $ ((\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT ))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella1~COUT  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT ) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [1])))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella1~COUTCOUT1_3  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT ) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [1])))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella1~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella1~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella1 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella1 .lut_mask = "3c3f";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella1 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella1 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella1 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella1 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella2 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [2] = DFFEAS(\inst5|LPM_COUNTER_component|auto_generated|safe_q [2] $ ((((!(!\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella1~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella1~COUTCOUT1_3 ))))), GLOBAL(\inst4|altpll_component|_clk0 ), 
// VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella2~COUT  = CARRY((\inst5|LPM_COUNTER_component|auto_generated|safe_q [2] & ((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella1~COUT ))))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella2~COUTCOUT1_3  = CARRY((\inst5|LPM_COUNTER_component|auto_generated|safe_q [2] & ((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella1~COUTCOUT1_3 ))))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst5|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella1~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella1~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella2~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella2~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella2 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella2 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella2 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella2 .lut_mask = "a50a";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella2 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella2 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella2 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella2 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella3 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [3] = DFFEAS(\inst5|LPM_COUNTER_component|auto_generated|safe_q [3] $ (((((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella2~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella2~COUTCOUT1_3 ))))), GLOBAL(\inst4|altpll_component|_clk0 ), 
// VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella3~COUT  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella2~COUT )) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [3]))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella3~COUTCOUT1_3  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella2~COUTCOUT1_3 )) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [3]))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst5|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella2~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella2~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella3~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella3~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella3 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella3 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella3 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella3 .lut_mask = "5a5f";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella3 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella3 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella3 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella3 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella4 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [4] = DFFEAS((\inst5|LPM_COUNTER_component|auto_generated|safe_q [4] $ ((!(!\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella3~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella3~COUTCOUT1_3 )))), GLOBAL(\inst4|altpll_component|_clk0 ), 
// VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella4~COUT  = CARRY(((\inst5|LPM_COUNTER_component|auto_generated|safe_q [4] & !\inst5|LPM_COUNTER_component|auto_generated|counter_cella3~COUT )))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella4~COUTCOUT1_3  = CARRY(((\inst5|LPM_COUNTER_component|auto_generated|safe_q [4] & !\inst5|LPM_COUNTER_component|auto_generated|counter_cella3~COUTCOUT1_3 )))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella3~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella3~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella4~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella4~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella4 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella4 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella4 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella4 .lut_mask = "c30c";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella4 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella4 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella4 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella4 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella5 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [5] = DFFEAS(\inst5|LPM_COUNTER_component|auto_generated|safe_q [5] $ (((((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella4~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella4~COUTCOUT1_3 ))))), GLOBAL(\inst4|altpll_component|_clk0 ), 
// VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella4~COUTCOUT1_3 )) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [5]))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst5|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella0~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella4~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella4~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.cout(\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella5 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella5 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella5 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella5 .lut_mask = "5a5f";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella5 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella5 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella5 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella5 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella6 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [6] = DFFEAS((\inst5|LPM_COUNTER_component|auto_generated|safe_q [6] $ ((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT ))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella6~COUT  = CARRY(((\inst5|LPM_COUNTER_component|auto_generated|safe_q [6] & !\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT )))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella6~COUTCOUT1_3  = CARRY(((\inst5|LPM_COUNTER_component|auto_generated|safe_q [6] & !\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT )))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella6~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella6~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella6 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella6 .lut_mask = "c30c";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella6 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella6 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella6 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella6 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella7 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [7] = DFFEAS(\inst5|LPM_COUNTER_component|auto_generated|safe_q [7] $ (((((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella6~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella6~COUTCOUT1_3 ))))), GLOBAL(\inst4|altpll_component|_clk0 ), 
// VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella7~COUT  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella6~COUT )) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [7]))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella7~COUTCOUT1_3  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella6~COUTCOUT1_3 )) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [7]))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst5|LPM_COUNTER_component|auto_generated|safe_q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella6~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella6~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [7]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella7~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella7~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella7 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella7 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella7 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella7 .lut_mask = "5a5f";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella7 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella7 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella7 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella7 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella8 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [8] = DFFEAS(\inst5|LPM_COUNTER_component|auto_generated|safe_q [8] $ ((((!(!\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella7~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella7~COUTCOUT1_3 ))))), GLOBAL(\inst4|altpll_component|_clk0 ), 
// VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella8~COUT  = CARRY((\inst5|LPM_COUNTER_component|auto_generated|safe_q [8] & ((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella7~COUT ))))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella8~COUTCOUT1_3  = CARRY((\inst5|LPM_COUNTER_component|auto_generated|safe_q [8] & ((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella7~COUTCOUT1_3 ))))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst5|LPM_COUNTER_component|auto_generated|safe_q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella7~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella7~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [8]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella8~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella8~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella8 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella8 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella8 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella8 .lut_mask = "a50a";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella8 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella8 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella8 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella8 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella9 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [9] = DFFEAS((\inst5|LPM_COUNTER_component|auto_generated|safe_q [9] $ (((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella8~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella8~COUTCOUT1_3 )))), GLOBAL(\inst4|altpll_component|_clk0 ), 
// VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella9~COUT  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella8~COUT ) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [9])))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella9~COUTCOUT1_3  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella8~COUTCOUT1_3 ) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [9])))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|safe_q [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella8~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella8~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [9]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella9~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella9~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella9 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella9 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella9 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella9 .lut_mask = "3c3f";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella9 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella9 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella9 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella9 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella10 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [10] = DFFEAS((\inst5|LPM_COUNTER_component|auto_generated|safe_q [10] $ ((!(!\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella9~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella9~COUTCOUT1_3 )))), GLOBAL(\inst4|altpll_component|_clk0 ), 
// VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT  = CARRY(((\inst5|LPM_COUNTER_component|auto_generated|safe_q [10] & !\inst5|LPM_COUNTER_component|auto_generated|counter_cella9~COUTCOUT1_3 )))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|safe_q [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella5~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella9~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella9~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [10]),
	.cout(\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella10 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella10 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella10 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella10 .lut_mask = "c30c";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella10 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella10 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella10 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella10 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella11 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [11] = DFFEAS((\inst5|LPM_COUNTER_component|auto_generated|safe_q [11] $ ((\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT ))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella11~COUT  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT ) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [11])))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella11~COUTCOUT1_3  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT ) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [11])))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|safe_q [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [11]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella11~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella11~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella11 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella11 .lut_mask = "3c3f";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella11 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella11 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella11 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella11 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella12 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [12] = DFFEAS(\inst5|LPM_COUNTER_component|auto_generated|safe_q [12] $ ((((!(!\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella11~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella11~COUTCOUT1_3 ))))), GLOBAL(\inst4|altpll_component|_clk0 
// ), VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella12~COUT  = CARRY((\inst5|LPM_COUNTER_component|auto_generated|safe_q [12] & ((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella11~COUT ))))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella12~COUTCOUT1_3  = CARRY((\inst5|LPM_COUNTER_component|auto_generated|safe_q [12] & ((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella11~COUTCOUT1_3 ))))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst5|LPM_COUNTER_component|auto_generated|safe_q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella11~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella11~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [12]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella12~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella12~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella12 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella12 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella12 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella12 .lut_mask = "a50a";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella12 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella12 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella12 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella12 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella13 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [13] = DFFEAS(\inst5|LPM_COUNTER_component|auto_generated|safe_q [13] $ (((((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella12~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella12~COUTCOUT1_3 ))))), GLOBAL(\inst4|altpll_component|_clk0 
// ), VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella13~COUT  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella12~COUT )) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [13]))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella13~COUTCOUT1_3  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella12~COUTCOUT1_3 )) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [13]))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst5|LPM_COUNTER_component|auto_generated|safe_q [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella12~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella12~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [13]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella13~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella13~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella13 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella13 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella13 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella13 .lut_mask = "5a5f";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella13 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella13 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella13 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella13 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella14 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [14] = DFFEAS((\inst5|LPM_COUNTER_component|auto_generated|safe_q [14] $ ((!(!\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella13~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella13~COUTCOUT1_3 )))), GLOBAL(\inst4|altpll_component|_clk0 ), 
// VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella14~COUT  = CARRY(((\inst5|LPM_COUNTER_component|auto_generated|safe_q [14] & !\inst5|LPM_COUNTER_component|auto_generated|counter_cella13~COUT )))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella14~COUTCOUT1_3  = CARRY(((\inst5|LPM_COUNTER_component|auto_generated|safe_q [14] & !\inst5|LPM_COUNTER_component|auto_generated|counter_cella13~COUTCOUT1_3 )))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|safe_q [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella13~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella13~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [14]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella14~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella14~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella14 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella14 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella14 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella14 .lut_mask = "c30c";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella14 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella14 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella14 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella14 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella15 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [15] = DFFEAS(\inst5|LPM_COUNTER_component|auto_generated|safe_q [15] $ (((((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella14~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella14~COUTCOUT1_3 ))))), GLOBAL(\inst4|altpll_component|_clk0 
// ), VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella14~COUTCOUT1_3 )) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [15]))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst5|LPM_COUNTER_component|auto_generated|safe_q [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella10~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella14~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella14~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [15]),
	.cout(\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella15 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella15 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella15 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella15 .lut_mask = "5a5f";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella15 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella15 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella15 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella15 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella16 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [16] = DFFEAS((\inst5|LPM_COUNTER_component|auto_generated|safe_q [16] $ ((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT ))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella16~COUT  = CARRY(((\inst5|LPM_COUNTER_component|auto_generated|safe_q [16] & !\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT )))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella16~COUTCOUT1_3  = CARRY(((\inst5|LPM_COUNTER_component|auto_generated|safe_q [16] & !\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT )))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|safe_q [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [16]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella16~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella16~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella16 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella16 .lut_mask = "c30c";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella16 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella16 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella16 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella16 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella17 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [17] = DFFEAS(\inst5|LPM_COUNTER_component|auto_generated|safe_q [17] $ (((((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella16~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella16~COUTCOUT1_3 ))))), GLOBAL(\inst4|altpll_component|_clk0 
// ), VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella17~COUT  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella16~COUT )) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [17]))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella17~COUTCOUT1_3  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella16~COUTCOUT1_3 )) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [17]))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst5|LPM_COUNTER_component|auto_generated|safe_q [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella16~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella16~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [17]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella17~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella17~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella17 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella17 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella17 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella17 .lut_mask = "5a5f";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella17 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella17 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella17 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella17 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
cyclone_lcell \inst18|pwron (
// Equation(s):
// \inst18|pwron~regout  = DFFEAS(VCC, \inst5|LPM_COUNTER_component|auto_generated|safe_q [17], VCC, , , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [17]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst18|pwron~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|pwron .lut_mask = "ffff";
defparam \inst18|pwron .operation_mode = "normal";
defparam \inst18|pwron .output_mode = "reg_only";
defparam \inst18|pwron .register_cascade_mode = "off";
defparam \inst18|pwron .sum_lutc_input = "datac";
defparam \inst18|pwron .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella18 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [18] = DFFEAS(\inst5|LPM_COUNTER_component|auto_generated|safe_q [18] $ ((((!(!\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella17~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella17~COUTCOUT1_3 ))))), GLOBAL(\inst4|altpll_component|_clk0 
// ), VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella18~COUT  = CARRY((\inst5|LPM_COUNTER_component|auto_generated|safe_q [18] & ((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella17~COUT ))))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella18~COUTCOUT1_3  = CARRY((\inst5|LPM_COUNTER_component|auto_generated|safe_q [18] & ((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella17~COUTCOUT1_3 ))))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst5|LPM_COUNTER_component|auto_generated|safe_q [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella17~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella17~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [18]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella18~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella18~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella18 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella18 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella18 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella18 .lut_mask = "a50a";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella18 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella18 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella18 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella18 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella19 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [19] = DFFEAS((\inst5|LPM_COUNTER_component|auto_generated|safe_q [19] $ (((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella18~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella18~COUTCOUT1_3 )))), GLOBAL(\inst4|altpll_component|_clk0 ), 
// VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella19~COUT  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella18~COUT ) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [19])))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella19~COUTCOUT1_3  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella18~COUTCOUT1_3 ) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [19])))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|safe_q [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella18~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella18~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [19]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella19~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella19~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella19 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella19 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella19 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella19 .lut_mask = "3c3f";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella19 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella19 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella19 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella19 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella20 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [20] = DFFEAS((\inst5|LPM_COUNTER_component|auto_generated|safe_q [20] $ ((!(!\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT  & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella19~COUT ) # (\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella19~COUTCOUT1_3 )))), GLOBAL(\inst4|altpll_component|_clk0 ), 
// VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella20~COUT  = CARRY(((\inst5|LPM_COUNTER_component|auto_generated|safe_q [20] & !\inst5|LPM_COUNTER_component|auto_generated|counter_cella19~COUTCOUT1_3 )))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|safe_q [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella15~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella19~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella19~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [20]),
	.cout(\inst5|LPM_COUNTER_component|auto_generated|counter_cella20~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella20 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella20 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella20 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella20 .lut_mask = "c30c";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella20 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella20 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella20 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella20 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella21 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [21] = DFFEAS((\inst5|LPM_COUNTER_component|auto_generated|safe_q [21] $ ((\inst5|LPM_COUNTER_component|auto_generated|counter_cella20~COUT ))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella21~COUT  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella20~COUT ) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [21])))
// \inst5|LPM_COUNTER_component|auto_generated|counter_cella21~COUTCOUT1_3  = CARRY(((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella20~COUT ) # (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [21])))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|safe_q [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella20~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [21]),
	.cout(),
	.cout0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella21~COUT ),
	.cout1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella21~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella21 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella21 .lut_mask = "3c3f";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella21 .operation_mode = "arithmetic";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella21 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella21 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella21 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
cyclone_lcell \inst5|LPM_COUNTER_component|auto_generated|counter_cella22 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q [22] = DFFEAS((((!\inst5|LPM_COUNTER_component|auto_generated|counter_cella20~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella21~COUT ) # 
// (\inst5|LPM_COUNTER_component|auto_generated|counter_cella20~COUT  & \inst5|LPM_COUNTER_component|auto_generated|counter_cella21~COUTCOUT1_3 ) $ (!\inst5|LPM_COUNTER_component|auto_generated|safe_q [22]))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , 
// , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|safe_q [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_cella20~COUT ),
	.cin0(\inst5|LPM_COUNTER_component|auto_generated|counter_cella21~COUT ),
	.cin1(\inst5|LPM_COUNTER_component|auto_generated|counter_cella21~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|LPM_COUNTER_component|auto_generated|safe_q [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella22 .cin0_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella22 .cin1_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella22 .cin_used = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella22 .lut_mask = "f00f";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella22 .operation_mode = "normal";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella22 .output_mode = "reg_only";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella22 .register_cascade_mode = "off";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella22 .sum_lutc_input = "cin";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_cella22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
cyclone_lcell \inst18|rst (
// Equation(s):
// \inst18|rst~regout  = DFFEAS(VCC, \inst5|LPM_COUNTER_component|auto_generated|safe_q [22], VCC, , , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [22]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst18|rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|rst .lut_mask = "ffff";
defparam \inst18|rst .operation_mode = "normal";
defparam \inst18|rst .output_mode = "reg_only";
defparam \inst18|rst .register_cascade_mode = "off";
defparam \inst18|rst .sum_lutc_input = "datac";
defparam \inst18|rst .synch_mode = "off";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \DSP_EEPROM_CS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DSP_EEPROM_CS~combout ),
	.regout(),
	.padio(DSP_EEPROM_CS));
// synopsys translate_off
defparam \DSP_EEPROM_CS~I .input_async_reset = "none";
defparam \DSP_EEPROM_CS~I .input_power_up = "low";
defparam \DSP_EEPROM_CS~I .input_register_mode = "none";
defparam \DSP_EEPROM_CS~I .input_sync_reset = "none";
defparam \DSP_EEPROM_CS~I .oe_async_reset = "none";
defparam \DSP_EEPROM_CS~I .oe_power_up = "low";
defparam \DSP_EEPROM_CS~I .oe_register_mode = "none";
defparam \DSP_EEPROM_CS~I .oe_sync_reset = "none";
defparam \DSP_EEPROM_CS~I .operation_mode = "input";
defparam \DSP_EEPROM_CS~I .output_async_reset = "none";
defparam \DSP_EEPROM_CS~I .output_power_up = "low";
defparam \DSP_EEPROM_CS~I .output_register_mode = "none";
defparam \DSP_EEPROM_CS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \DSP_EEPROM_SCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DSP_EEPROM_SCK~combout ),
	.regout(),
	.padio(DSP_EEPROM_SCK));
// synopsys translate_off
defparam \DSP_EEPROM_SCK~I .input_async_reset = "none";
defparam \DSP_EEPROM_SCK~I .input_power_up = "low";
defparam \DSP_EEPROM_SCK~I .input_register_mode = "none";
defparam \DSP_EEPROM_SCK~I .input_sync_reset = "none";
defparam \DSP_EEPROM_SCK~I .oe_async_reset = "none";
defparam \DSP_EEPROM_SCK~I .oe_power_up = "low";
defparam \DSP_EEPROM_SCK~I .oe_register_mode = "none";
defparam \DSP_EEPROM_SCK~I .oe_sync_reset = "none";
defparam \DSP_EEPROM_SCK~I .operation_mode = "input";
defparam \DSP_EEPROM_SCK~I .output_async_reset = "none";
defparam \DSP_EEPROM_SCK~I .output_power_up = "low";
defparam \DSP_EEPROM_SCK~I .output_register_mode = "none";
defparam \DSP_EEPROM_SCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \DSP_EEPROM_MOSI~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DSP_EEPROM_MOSI~combout ),
	.regout(),
	.padio(DSP_EEPROM_MOSI));
// synopsys translate_off
defparam \DSP_EEPROM_MOSI~I .input_async_reset = "none";
defparam \DSP_EEPROM_MOSI~I .input_power_up = "low";
defparam \DSP_EEPROM_MOSI~I .input_register_mode = "none";
defparam \DSP_EEPROM_MOSI~I .input_sync_reset = "none";
defparam \DSP_EEPROM_MOSI~I .oe_async_reset = "none";
defparam \DSP_EEPROM_MOSI~I .oe_power_up = "low";
defparam \DSP_EEPROM_MOSI~I .oe_register_mode = "none";
defparam \DSP_EEPROM_MOSI~I .oe_sync_reset = "none";
defparam \DSP_EEPROM_MOSI~I .operation_mode = "input";
defparam \DSP_EEPROM_MOSI~I .output_async_reset = "none";
defparam \DSP_EEPROM_MOSI~I .output_power_up = "low";
defparam \DSP_EEPROM_MOSI~I .output_register_mode = "none";
defparam \DSP_EEPROM_MOSI~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \CPLD_EEPROM_MISO~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CPLD_EEPROM_MISO~combout ),
	.regout(),
	.padio(CPLD_EEPROM_MISO));
// synopsys translate_off
defparam \CPLD_EEPROM_MISO~I .input_async_reset = "none";
defparam \CPLD_EEPROM_MISO~I .input_power_up = "low";
defparam \CPLD_EEPROM_MISO~I .input_register_mode = "none";
defparam \CPLD_EEPROM_MISO~I .input_sync_reset = "none";
defparam \CPLD_EEPROM_MISO~I .oe_async_reset = "none";
defparam \CPLD_EEPROM_MISO~I .oe_power_up = "low";
defparam \CPLD_EEPROM_MISO~I .oe_register_mode = "none";
defparam \CPLD_EEPROM_MISO~I .oe_sync_reset = "none";
defparam \CPLD_EEPROM_MISO~I .operation_mode = "input";
defparam \CPLD_EEPROM_MISO~I .output_async_reset = "none";
defparam \CPLD_EEPROM_MISO~I .output_power_up = "low";
defparam \CPLD_EEPROM_MISO~I .output_register_mode = "none";
defparam \CPLD_EEPROM_MISO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \DSP_CONV_PIN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DSP_CONV_PIN~combout ),
	.regout(),
	.padio(DSP_CONV_PIN));
// synopsys translate_off
defparam \DSP_CONV_PIN~I .input_async_reset = "none";
defparam \DSP_CONV_PIN~I .input_power_up = "low";
defparam \DSP_CONV_PIN~I .input_register_mode = "none";
defparam \DSP_CONV_PIN~I .input_sync_reset = "none";
defparam \DSP_CONV_PIN~I .oe_async_reset = "none";
defparam \DSP_CONV_PIN~I .oe_power_up = "low";
defparam \DSP_CONV_PIN~I .oe_register_mode = "none";
defparam \DSP_CONV_PIN~I .oe_sync_reset = "none";
defparam \DSP_CONV_PIN~I .operation_mode = "input";
defparam \DSP_CONV_PIN~I .output_async_reset = "none";
defparam \DSP_CONV_PIN~I .output_power_up = "low";
defparam \DSP_CONV_PIN~I .output_register_mode = "none";
defparam \DSP_CONV_PIN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X18_Y7_N5
cyclone_lcell \inst17|enp1 (
// Equation(s):
// \inst17|enp1~regout  = DFFEAS((((!\inst17|enp1~regout ))), \inst17|enable_channel~regout , VCC, , , , , , )

	.clk(\inst17|enable_channel~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst17|enp1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|enp1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|enp1 .lut_mask = "00ff";
defparam \inst17|enp1 .operation_mode = "normal";
defparam \inst17|enp1 .output_mode = "reg_only";
defparam \inst17|enp1 .register_cascade_mode = "off";
defparam \inst17|enp1 .sum_lutc_input = "datac";
defparam \inst17|enp1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N5
cyclone_lcell \inst17|enp2 (
// Equation(s):
// \inst17|enp2~regout  = DFFEAS((((!\inst17|enp2~regout ))), !GLOBAL(\inst17|spi_rdy~regout ), VCC, , , , , , )

	.clk(!\inst17|spi_rdy~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst17|enp2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|enp2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|enp2 .lut_mask = "00ff";
defparam \inst17|enp2 .operation_mode = "normal";
defparam \inst17|enp2 .output_mode = "reg_only";
defparam \inst17|enp2 .register_cascade_mode = "off";
defparam \inst17|enp2 .sum_lutc_input = "datac";
defparam \inst17|enp2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N2
cyclone_lcell \inst17|enp (
// Equation(s):
// \inst17|enp~combout  = ((\inst17|enp2~regout  $ (\inst17|enp1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst17|enp2~regout ),
	.datad(\inst17|enp1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|enp~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|enp .lut_mask = "0ff0";
defparam \inst17|enp .operation_mode = "normal";
defparam \inst17|enp .output_mode = "comb_only";
defparam \inst17|enp .register_cascade_mode = "off";
defparam \inst17|enp .sum_lutc_input = "datac";
defparam \inst17|enp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N3
cyclone_lcell \inst17|cnter[1] (
// Equation(s):
// \inst17|cnter~8  = (\inst17|enp~combout  & ((\inst17|cnter [0] & ((\inst17|cnter [2]) # (!F1_cnter[1]))) # (!\inst17|cnter [0] & ((F1_cnter[1])))))
// \inst17|cnter [1] = DFFEAS(\inst17|cnter~8 , GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|cnter [2]),
	.datab(\inst17|cnter [0]),
	.datac(vcc),
	.datad(\inst17|enp~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|cnter~8 ),
	.regout(\inst17|cnter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|cnter[1] .lut_mask = "bc00";
defparam \inst17|cnter[1] .operation_mode = "normal";
defparam \inst17|cnter[1] .output_mode = "reg_and_comb";
defparam \inst17|cnter[1] .register_cascade_mode = "off";
defparam \inst17|cnter[1] .sum_lutc_input = "qfbk";
defparam \inst17|cnter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N0
cyclone_lcell \inst17|cnter~9 (
// Equation(s):
// \inst17|cnter~9_combout  = (((\inst17|cnter [2] & \inst17|cnter [1])) # (!\inst17|cnter [0]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst17|cnter [0]),
	.datac(\inst17|cnter [2]),
	.datad(\inst17|cnter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|cnter~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|cnter~9 .lut_mask = "f333";
defparam \inst17|cnter~9 .operation_mode = "normal";
defparam \inst17|cnter~9 .output_mode = "comb_only";
defparam \inst17|cnter~9 .register_cascade_mode = "off";
defparam \inst17|cnter~9 .sum_lutc_input = "datac";
defparam \inst17|cnter~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N6
cyclone_lcell \inst17|cnter[0] (
// Equation(s):
// \inst17|cnter [0] = DFFEAS((\inst17|cnter~9_combout  & (\inst17|enp1~regout  $ (((\inst17|enp2~regout ))))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|enp1~regout ),
	.datab(\inst17|cnter~9_combout ),
	.datac(vcc),
	.datad(\inst17|enp2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|cnter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|cnter[0] .lut_mask = "4488";
defparam \inst17|cnter[0] .operation_mode = "normal";
defparam \inst17|cnter[0] .output_mode = "reg_only";
defparam \inst17|cnter[0] .register_cascade_mode = "off";
defparam \inst17|cnter[0] .sum_lutc_input = "datac";
defparam \inst17|cnter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N7
cyclone_lcell \inst17|cnter~10 (
// Equation(s):
// \inst17|cnter~10_combout  = ((\inst17|cnter [2]) # ((\inst17|cnter [0] & \inst17|cnter [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst17|cnter [0]),
	.datac(\inst17|cnter [2]),
	.datad(\inst17|cnter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|cnter~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|cnter~10 .lut_mask = "fcf0";
defparam \inst17|cnter~10 .operation_mode = "normal";
defparam \inst17|cnter~10 .output_mode = "comb_only";
defparam \inst17|cnter~10 .register_cascade_mode = "off";
defparam \inst17|cnter~10 .sum_lutc_input = "datac";
defparam \inst17|cnter~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N9
cyclone_lcell \inst17|cnter[2] (
// Equation(s):
// \inst17|cnter [2] = DFFEAS((\inst17|cnter~10_combout  & ((\inst17|enp1~regout  $ (\inst17|enp2~regout )))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|cnter~10_combout ),
	.datab(vcc),
	.datac(\inst17|enp1~regout ),
	.datad(\inst17|enp2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|cnter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|cnter[2] .lut_mask = "0aa0";
defparam \inst17|cnter[2] .operation_mode = "normal";
defparam \inst17|cnter[2] .output_mode = "reg_only";
defparam \inst17|cnter[2] .register_cascade_mode = "off";
defparam \inst17|cnter[2] .sum_lutc_input = "datac";
defparam \inst17|cnter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N1
cyclone_lcell \inst17|rd_bar~0 (
// Equation(s):
// \inst17|rd_bar~0_combout  = ((!\inst17|cnter [2] & ((!\inst17|cnter [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst17|cnter [2]),
	.datac(vcc),
	.datad(\inst17|cnter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|rd_bar~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|rd_bar~0 .lut_mask = "0033";
defparam \inst17|rd_bar~0 .operation_mode = "normal";
defparam \inst17|rd_bar~0 .output_mode = "comb_only";
defparam \inst17|rd_bar~0 .register_cascade_mode = "off";
defparam \inst17|rd_bar~0 .sum_lutc_input = "datac";
defparam \inst17|rd_bar~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N1
cyclone_lcell \inst17|rd_bar (
// Equation(s):
// \inst17|rd_bar~regout  = DFFEAS((\inst17|rd_bar~0_combout  & ((\inst17|enp~combout  & (!\inst17|cnter [1])) # (!\inst17|enp~combout  & ((\inst17|rd_bar~regout ))))) # (!\inst17|rd_bar~0_combout  & (((\inst17|rd_bar~regout )))), 
// GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|rd_bar~0_combout ),
	.datab(\inst17|cnter [1]),
	.datac(\inst17|enp~combout ),
	.datad(\inst17|rd_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|rd_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|rd_bar .lut_mask = "7f20";
defparam \inst17|rd_bar .operation_mode = "normal";
defparam \inst17|rd_bar .output_mode = "reg_only";
defparam \inst17|rd_bar .register_cascade_mode = "off";
defparam \inst17|rd_bar .sum_lutc_input = "datac";
defparam \inst17|rd_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N4
cyclone_lcell \inst17|enspi (
// Equation(s):
// \inst17|enspi~regout  = DFFEAS((\inst17|cnter~10_combout  & (\inst17|enspi~regout  & ((\inst17|cnter~9_combout ) # (!\inst17|cnter~8 )))) # (!\inst17|cnter~10_combout  & ((\inst17|enspi~regout ) # ((\inst17|cnter~9_combout  & \inst17|cnter~8 )))), 
// GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|cnter~10_combout ),
	.datab(\inst17|cnter~9_combout ),
	.datac(\inst17|enspi~regout ),
	.datad(\inst17|cnter~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|enspi~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|enspi .lut_mask = "d4f0";
defparam \inst17|enspi .operation_mode = "normal";
defparam \inst17|enspi .output_mode = "reg_only";
defparam \inst17|enspi .register_cascade_mode = "off";
defparam \inst17|enspi .sum_lutc_input = "datac";
defparam \inst17|enspi .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
cyclone_lcell \inst17|always8~0 (
// Equation(s):
// \inst17|always8~0_combout  = ((\inst17|enspi~regout  $ (\inst17|enspiPrev~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst17|enspi~regout ),
	.datad(\inst17|enspiPrev~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|always8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|always8~0 .lut_mask = "0ff0";
defparam \inst17|always8~0 .operation_mode = "normal";
defparam \inst17|always8~0 .output_mode = "comb_only";
defparam \inst17|always8~0 .register_cascade_mode = "off";
defparam \inst17|always8~0 .sum_lutc_input = "datac";
defparam \inst17|always8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
cyclone_lcell \inst17|Add3~15 (
// Equation(s):
// \inst17|Add3~15_combout  = \inst17|sclk~regout  $ ((\inst17|sel~2_combout ))
// \inst17|Add3~17  = CARRY((\inst17|sclk~regout  & (\inst17|sel~2_combout )))
// \inst17|Add3~17COUT1_25  = CARRY((\inst17|sclk~regout  & (\inst17|sel~2_combout )))

	.clk(gnd),
	.dataa(\inst17|sclk~regout ),
	.datab(\inst17|sel~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|Add3~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst17|Add3~17 ),
	.cout1(\inst17|Add3~17COUT1_25 ));
// synopsys translate_off
defparam \inst17|Add3~15 .lut_mask = "6688";
defparam \inst17|Add3~15 .operation_mode = "arithmetic";
defparam \inst17|Add3~15 .output_mode = "comb_only";
defparam \inst17|Add3~15 .register_cascade_mode = "off";
defparam \inst17|Add3~15 .sum_lutc_input = "datac";
defparam \inst17|Add3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
cyclone_lcell \inst17|Add3~10 (
// Equation(s):
// \inst17|Add3~10_combout  = \inst17|Add3~17  $ (((!\inst17|always8~0_combout  & (\inst17|sel [1]))))
// \inst17|Add3~12  = CARRY((\inst17|always8~0_combout ) # ((!\inst17|Add3~17 ) # (!\inst17|sel [1])))
// \inst17|Add3~12COUT1_27  = CARRY((\inst17|always8~0_combout ) # ((!\inst17|Add3~17COUT1_25 ) # (!\inst17|sel [1])))

	.clk(gnd),
	.dataa(\inst17|always8~0_combout ),
	.datab(\inst17|sel [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst17|Add3~17 ),
	.cin1(\inst17|Add3~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|Add3~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst17|Add3~12 ),
	.cout1(\inst17|Add3~12COUT1_27 ));
// synopsys translate_off
defparam \inst17|Add3~10 .cin0_used = "true";
defparam \inst17|Add3~10 .cin1_used = "true";
defparam \inst17|Add3~10 .lut_mask = "b4bf";
defparam \inst17|Add3~10 .operation_mode = "arithmetic";
defparam \inst17|Add3~10 .output_mode = "comb_only";
defparam \inst17|Add3~10 .register_cascade_mode = "off";
defparam \inst17|Add3~10 .sum_lutc_input = "cin";
defparam \inst17|Add3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
cyclone_lcell \inst17|Add3~5 (
// Equation(s):
// \inst17|Add3~5_combout  = \inst17|Add3~12  $ (((\inst17|always8~0_combout ) # ((\inst17|sel [2]))))
// \inst17|Add3~7  = CARRY((!\inst17|always8~0_combout  & (!\inst17|sel [2] & !\inst17|Add3~12 )))
// \inst17|Add3~7COUT1_29  = CARRY((!\inst17|always8~0_combout  & (!\inst17|sel [2] & !\inst17|Add3~12COUT1_27 )))

	.clk(gnd),
	.dataa(\inst17|always8~0_combout ),
	.datab(\inst17|sel [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst17|Add3~12 ),
	.cin1(\inst17|Add3~12COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|Add3~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst17|Add3~7 ),
	.cout1(\inst17|Add3~7COUT1_29 ));
// synopsys translate_off
defparam \inst17|Add3~5 .cin0_used = "true";
defparam \inst17|Add3~5 .cin1_used = "true";
defparam \inst17|Add3~5 .lut_mask = "1e01";
defparam \inst17|Add3~5 .operation_mode = "arithmetic";
defparam \inst17|Add3~5 .output_mode = "comb_only";
defparam \inst17|Add3~5 .register_cascade_mode = "off";
defparam \inst17|Add3~5 .sum_lutc_input = "cin";
defparam \inst17|Add3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
cyclone_lcell \inst17|sel~3 (
// Equation(s):
// \inst17|sel~3_combout  = (!\inst17|sel [3] & (\inst17|enspi~regout  $ (((!\inst17|enspiPrev~regout )))))

	.clk(gnd),
	.dataa(\inst17|sel [3]),
	.datab(\inst17|enspi~regout ),
	.datac(vcc),
	.datad(\inst17|enspiPrev~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|sel~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|sel~3 .lut_mask = "4411";
defparam \inst17|sel~3 .operation_mode = "normal";
defparam \inst17|sel~3 .output_mode = "comb_only";
defparam \inst17|sel~3 .register_cascade_mode = "off";
defparam \inst17|sel~3 .sum_lutc_input = "datac";
defparam \inst17|sel~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
cyclone_lcell \inst17|sel[2] (
// Equation(s):
// \inst17|sel [2] = DFFEAS((!\inst17|Add3~5_combout  & (((\inst17|sel [2])) # (!\inst17|sel~3_combout ))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|Add3~5_combout ),
	.datab(\inst17|sel~3_combout ),
	.datac(\inst17|sel [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|sel [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|sel[2] .lut_mask = "5151";
defparam \inst17|sel[2] .operation_mode = "normal";
defparam \inst17|sel[2] .output_mode = "reg_only";
defparam \inst17|sel[2] .register_cascade_mode = "off";
defparam \inst17|sel[2] .sum_lutc_input = "datac";
defparam \inst17|sel[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
cyclone_lcell \inst17|Add3~0 (
// Equation(s):
// \inst17|Add3~0_combout  = (\inst17|Add3~7  $ (((!\inst17|always8~0_combout  & !\inst17|sel [3]))))

	.clk(gnd),
	.dataa(\inst17|always8~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst17|sel [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst17|Add3~7 ),
	.cin1(\inst17|Add3~7COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|Add3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|Add3~0 .cin0_used = "true";
defparam \inst17|Add3~0 .cin1_used = "true";
defparam \inst17|Add3~0 .lut_mask = "f0a5";
defparam \inst17|Add3~0 .operation_mode = "normal";
defparam \inst17|Add3~0 .output_mode = "comb_only";
defparam \inst17|Add3~0 .register_cascade_mode = "off";
defparam \inst17|Add3~0 .sum_lutc_input = "cin";
defparam \inst17|Add3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
cyclone_lcell \inst17|sel[3] (
// Equation(s):
// \inst17|sel [3] = DFFEAS(((!\inst17|Add3~0_combout  & ((\inst17|sel [3]) # (!\inst17|sel~0_combout )))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|sel [3]),
	.datab(vcc),
	.datac(\inst17|sel~0_combout ),
	.datad(\inst17|Add3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|sel [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|sel[3] .lut_mask = "00af";
defparam \inst17|sel[3] .operation_mode = "normal";
defparam \inst17|sel[3] .output_mode = "reg_only";
defparam \inst17|sel[3] .register_cascade_mode = "off";
defparam \inst17|sel[3] .sum_lutc_input = "datac";
defparam \inst17|sel[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
cyclone_lcell \inst17|sel[0] (
// Equation(s):
// \inst17|sel [0] = DFFEAS((\inst17|sel [3] & (((\inst17|Add3~15_combout )))) # (!\inst17|sel [3] & ((\inst17|sel~0_combout  & (\inst17|sel~2_combout )) # (!\inst17|sel~0_combout  & ((\inst17|Add3~15_combout ))))), GLOBAL(\inst4|altpll_component|_clk0 ), 
// VCC, , , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|sel [3]),
	.datab(\inst17|sel~0_combout ),
	.datac(\inst17|sel~2_combout ),
	.datad(\inst17|Add3~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|sel [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|sel[0] .lut_mask = "fb40";
defparam \inst17|sel[0] .operation_mode = "normal";
defparam \inst17|sel[0] .output_mode = "reg_only";
defparam \inst17|sel[0] .register_cascade_mode = "off";
defparam \inst17|sel[0] .sum_lutc_input = "datac";
defparam \inst17|sel[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
cyclone_lcell \inst17|sel~2 (
// Equation(s):
// \inst17|sel~2_combout  = (\inst17|sel [0] & ((\inst17|enspi~regout  $ (!\inst17|enspiPrev~regout ))))

	.clk(gnd),
	.dataa(\inst17|sel [0]),
	.datab(vcc),
	.datac(\inst17|enspi~regout ),
	.datad(\inst17|enspiPrev~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|sel~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|sel~2 .lut_mask = "a00a";
defparam \inst17|sel~2 .operation_mode = "normal";
defparam \inst17|sel~2 .output_mode = "comb_only";
defparam \inst17|sel~2 .register_cascade_mode = "off";
defparam \inst17|sel~2 .sum_lutc_input = "datac";
defparam \inst17|sel~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
cyclone_lcell \inst17|enspiPrev (
// Equation(s):
// \inst17|sel~1  = (\inst17|sel [1] & (\inst17|enspi~regout  $ ((!F1_enspiPrev))))
// \inst17|enspiPrev~regout  = DFFEAS(\inst17|sel~1 , GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , \inst17|enspi~regout , , , VCC)

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|enspi~regout ),
	.datab(\inst17|sel [1]),
	.datac(\inst17|enspi~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|sel~1 ),
	.regout(\inst17|enspiPrev~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|enspiPrev .lut_mask = "8484";
defparam \inst17|enspiPrev .operation_mode = "normal";
defparam \inst17|enspiPrev .output_mode = "reg_and_comb";
defparam \inst17|enspiPrev .register_cascade_mode = "off";
defparam \inst17|enspiPrev .sum_lutc_input = "qfbk";
defparam \inst17|enspiPrev .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
cyclone_lcell \inst17|sel[1] (
// Equation(s):
// \inst17|sel [1] = DFFEAS((\inst17|sel~0_combout  & ((\inst17|sel [3] & (\inst17|Add3~10_combout )) # (!\inst17|sel [3] & ((\inst17|sel~1 ))))) # (!\inst17|sel~0_combout  & (\inst17|Add3~10_combout )), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , 
// )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|Add3~10_combout ),
	.datab(\inst17|sel~0_combout ),
	.datac(\inst17|sel~1 ),
	.datad(\inst17|sel [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|sel [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|sel[1] .lut_mask = "aae2";
defparam \inst17|sel[1] .operation_mode = "normal";
defparam \inst17|sel[1] .output_mode = "reg_only";
defparam \inst17|sel[1] .register_cascade_mode = "off";
defparam \inst17|sel[1] .sum_lutc_input = "datac";
defparam \inst17|sel[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
cyclone_lcell \inst17|sel~0 (
// Equation(s):
// \inst17|sel~0_combout  = ((!\inst17|sel [2] & (\inst17|enspiPrev~regout  $ (!\inst17|enspi~regout ))))

	.clk(gnd),
	.dataa(\inst17|enspiPrev~regout ),
	.datab(vcc),
	.datac(\inst17|sel [2]),
	.datad(\inst17|enspi~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|sel~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|sel~0 .lut_mask = "0a05";
defparam \inst17|sel~0 .operation_mode = "normal";
defparam \inst17|sel~0 .output_mode = "comb_only";
defparam \inst17|sel~0 .register_cascade_mode = "off";
defparam \inst17|sel~0 .sum_lutc_input = "datac";
defparam \inst17|sel~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
cyclone_lcell \inst17|sclk (
// Equation(s):
// \inst17|sclk~regout  = DFFEAS((\inst17|sclk~regout  $ (((\inst17|sel [3]) # (!\inst17|sel~0_combout )))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|sel~0_combout ),
	.datab(vcc),
	.datac(\inst17|sclk~regout ),
	.datad(\inst17|sel [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|sclk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|sclk .lut_mask = "0fa5";
defparam \inst17|sclk .operation_mode = "normal";
defparam \inst17|sclk .output_mode = "reg_only";
defparam \inst17|sclk .register_cascade_mode = "off";
defparam \inst17|sclk .sum_lutc_input = "datac";
defparam \inst17|sclk .synch_mode = "off";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADC_DB_PIN[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADC_DB_PIN~combout [9]),
	.regout(),
	.padio(ADC_DB_PIN[9]));
// synopsys translate_off
defparam \ADC_DB_PIN[9]~I .input_async_reset = "none";
defparam \ADC_DB_PIN[9]~I .input_power_up = "low";
defparam \ADC_DB_PIN[9]~I .input_register_mode = "none";
defparam \ADC_DB_PIN[9]~I .input_sync_reset = "none";
defparam \ADC_DB_PIN[9]~I .oe_async_reset = "none";
defparam \ADC_DB_PIN[9]~I .oe_power_up = "low";
defparam \ADC_DB_PIN[9]~I .oe_register_mode = "none";
defparam \ADC_DB_PIN[9]~I .oe_sync_reset = "none";
defparam \ADC_DB_PIN[9]~I .operation_mode = "input";
defparam \ADC_DB_PIN[9]~I .output_async_reset = "none";
defparam \ADC_DB_PIN[9]~I .output_power_up = "low";
defparam \ADC_DB_PIN[9]~I .output_register_mode = "none";
defparam \ADC_DB_PIN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADC_DB_PIN[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADC_DB_PIN~combout [8]),
	.regout(),
	.padio(ADC_DB_PIN[8]));
// synopsys translate_off
defparam \ADC_DB_PIN[8]~I .input_async_reset = "none";
defparam \ADC_DB_PIN[8]~I .input_power_up = "low";
defparam \ADC_DB_PIN[8]~I .input_register_mode = "none";
defparam \ADC_DB_PIN[8]~I .input_sync_reset = "none";
defparam \ADC_DB_PIN[8]~I .oe_async_reset = "none";
defparam \ADC_DB_PIN[8]~I .oe_power_up = "low";
defparam \ADC_DB_PIN[8]~I .oe_register_mode = "none";
defparam \ADC_DB_PIN[8]~I .oe_sync_reset = "none";
defparam \ADC_DB_PIN[8]~I .operation_mode = "input";
defparam \ADC_DB_PIN[8]~I .output_async_reset = "none";
defparam \ADC_DB_PIN[8]~I .output_power_up = "low";
defparam \ADC_DB_PIN[8]~I .output_register_mode = "none";
defparam \ADC_DB_PIN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X18_Y7_N8
cyclone_lcell \inst17|dbreg[11]~2 (
// Equation(s):
// \inst17|dbreg[11]~2_combout  = (!\inst17|cnter~10_combout  & (!\inst17|cnter~9_combout  & (\inst17|enp2~regout  $ (\inst17|enp1~regout ))))

	.clk(gnd),
	.dataa(\inst17|cnter~10_combout ),
	.datab(\inst17|cnter~9_combout ),
	.datac(\inst17|enp2~regout ),
	.datad(\inst17|enp1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|dbreg[11]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|dbreg[11]~2 .lut_mask = "0110";
defparam \inst17|dbreg[11]~2 .operation_mode = "normal";
defparam \inst17|dbreg[11]~2 .output_mode = "comb_only";
defparam \inst17|dbreg[11]~2 .register_cascade_mode = "off";
defparam \inst17|dbreg[11]~2 .sum_lutc_input = "datac";
defparam \inst17|dbreg[11]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N3
cyclone_lcell \inst17|dbreg[8] (
// Equation(s):
// \inst17|dbreg [8] = DFFEAS(GND, GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , \inst17|dbreg[11]~2_combout , \ADC_DB_PIN~combout [8], , , VCC)

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ADC_DB_PIN~combout [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst17|dbreg[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|dbreg [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|dbreg[8] .lut_mask = "0000";
defparam \inst17|dbreg[8] .operation_mode = "normal";
defparam \inst17|dbreg[8] .output_mode = "reg_only";
defparam \inst17|dbreg[8] .register_cascade_mode = "off";
defparam \inst17|dbreg[8] .sum_lutc_input = "datac";
defparam \inst17|dbreg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y7_N7
cyclone_lcell \inst17|dbreg[9] (
// Equation(s):
// \inst17|Mux0~0  = (\inst17|sel~2_combout  & ((\inst17|sel~1 ) # ((F1_dbreg[9])))) # (!\inst17|sel~2_combout  & (!\inst17|sel~1  & ((\inst17|dbreg [8]))))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|sel~2_combout ),
	.datab(\inst17|sel~1 ),
	.datac(\ADC_DB_PIN~combout [9]),
	.datad(\inst17|dbreg [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst17|dbreg[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|Mux0~0 ),
	.regout(\inst17|dbreg [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|dbreg[9] .lut_mask = "b9a8";
defparam \inst17|dbreg[9] .operation_mode = "normal";
defparam \inst17|dbreg[9] .output_mode = "comb_only";
defparam \inst17|dbreg[9] .register_cascade_mode = "off";
defparam \inst17|dbreg[9] .sum_lutc_input = "qfbk";
defparam \inst17|dbreg[9] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADC_DB_PIN[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADC_DB_PIN~combout [10]),
	.regout(),
	.padio(ADC_DB_PIN[10]));
// synopsys translate_off
defparam \ADC_DB_PIN[10]~I .input_async_reset = "none";
defparam \ADC_DB_PIN[10]~I .input_power_up = "low";
defparam \ADC_DB_PIN[10]~I .input_register_mode = "none";
defparam \ADC_DB_PIN[10]~I .input_sync_reset = "none";
defparam \ADC_DB_PIN[10]~I .oe_async_reset = "none";
defparam \ADC_DB_PIN[10]~I .oe_power_up = "low";
defparam \ADC_DB_PIN[10]~I .oe_register_mode = "none";
defparam \ADC_DB_PIN[10]~I .oe_sync_reset = "none";
defparam \ADC_DB_PIN[10]~I .operation_mode = "input";
defparam \ADC_DB_PIN[10]~I .output_async_reset = "none";
defparam \ADC_DB_PIN[10]~I .output_power_up = "low";
defparam \ADC_DB_PIN[10]~I .output_register_mode = "none";
defparam \ADC_DB_PIN[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADC_DB_PIN[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADC_DB_PIN~combout [11]),
	.regout(),
	.padio(ADC_DB_PIN[11]));
// synopsys translate_off
defparam \ADC_DB_PIN[11]~I .input_async_reset = "none";
defparam \ADC_DB_PIN[11]~I .input_power_up = "low";
defparam \ADC_DB_PIN[11]~I .input_register_mode = "none";
defparam \ADC_DB_PIN[11]~I .input_sync_reset = "none";
defparam \ADC_DB_PIN[11]~I .oe_async_reset = "none";
defparam \ADC_DB_PIN[11]~I .oe_power_up = "low";
defparam \ADC_DB_PIN[11]~I .oe_register_mode = "none";
defparam \ADC_DB_PIN[11]~I .oe_sync_reset = "none";
defparam \ADC_DB_PIN[11]~I .operation_mode = "input";
defparam \ADC_DB_PIN[11]~I .output_async_reset = "none";
defparam \ADC_DB_PIN[11]~I .output_power_up = "low";
defparam \ADC_DB_PIN[11]~I .output_register_mode = "none";
defparam \ADC_DB_PIN[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X20_Y7_N3
cyclone_lcell \inst17|dbreg[11] (
// Equation(s):
// \inst17|dbreg [11] = DFFEAS(GND, GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , \inst17|dbreg[11]~2_combout , \ADC_DB_PIN~combout [11], , , VCC)

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ADC_DB_PIN~combout [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst17|dbreg[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|dbreg [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|dbreg[11] .lut_mask = "0000";
defparam \inst17|dbreg[11] .operation_mode = "normal";
defparam \inst17|dbreg[11] .output_mode = "reg_only";
defparam \inst17|dbreg[11] .register_cascade_mode = "off";
defparam \inst17|dbreg[11] .sum_lutc_input = "datac";
defparam \inst17|dbreg[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N4
cyclone_lcell \inst17|dbreg[10] (
// Equation(s):
// \inst17|Mux0~1  = (\inst17|sel~1  & ((\inst17|Mux0~0  & ((\inst17|dbreg [11]))) # (!\inst17|Mux0~0  & (F1_dbreg[10])))) # (!\inst17|sel~1  & (\inst17|Mux0~0 ))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|sel~1 ),
	.datab(\inst17|Mux0~0 ),
	.datac(\ADC_DB_PIN~combout [10]),
	.datad(\inst17|dbreg [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst17|dbreg[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|Mux0~1 ),
	.regout(\inst17|dbreg [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|dbreg[10] .lut_mask = "ec64";
defparam \inst17|dbreg[10] .operation_mode = "normal";
defparam \inst17|dbreg[10] .output_mode = "comb_only";
defparam \inst17|dbreg[10] .register_cascade_mode = "off";
defparam \inst17|dbreg[10] .sum_lutc_input = "qfbk";
defparam \inst17|dbreg[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
cyclone_lcell \inst17|mosi~1 (
// Equation(s):
// \inst17|mosi~1_combout  = (!\inst17|sel~0_combout  & (\inst17|Mux0~1  & (\inst17|sel~3_combout )))

	.clk(gnd),
	.dataa(\inst17|sel~0_combout ),
	.datab(\inst17|Mux0~1 ),
	.datac(\inst17|sel~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|mosi~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|mosi~1 .lut_mask = "4040";
defparam \inst17|mosi~1 .operation_mode = "normal";
defparam \inst17|mosi~1 .output_mode = "comb_only";
defparam \inst17|mosi~1 .register_cascade_mode = "off";
defparam \inst17|mosi~1 .sum_lutc_input = "datac";
defparam \inst17|mosi~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
cyclone_lcell \inst17|mosi~0 (
// Equation(s):
// \inst17|mosi~0_combout  = ((!\inst17|sclk~regout  & ((\inst17|sel [3]) # (!\inst17|sel~0_combout ))))

	.clk(gnd),
	.dataa(\inst17|sel~0_combout ),
	.datab(vcc),
	.datac(\inst17|sclk~regout ),
	.datad(\inst17|sel [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|mosi~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|mosi~0 .lut_mask = "0f05";
defparam \inst17|mosi~0 .operation_mode = "normal";
defparam \inst17|mosi~0 .output_mode = "comb_only";
defparam \inst17|mosi~0 .register_cascade_mode = "off";
defparam \inst17|mosi~0 .sum_lutc_input = "datac";
defparam \inst17|mosi~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADC_DB_PIN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADC_DB_PIN~combout [3]),
	.regout(),
	.padio(ADC_DB_PIN[3]));
// synopsys translate_off
defparam \ADC_DB_PIN[3]~I .input_async_reset = "none";
defparam \ADC_DB_PIN[3]~I .input_power_up = "low";
defparam \ADC_DB_PIN[3]~I .input_register_mode = "none";
defparam \ADC_DB_PIN[3]~I .input_sync_reset = "none";
defparam \ADC_DB_PIN[3]~I .oe_async_reset = "none";
defparam \ADC_DB_PIN[3]~I .oe_power_up = "low";
defparam \ADC_DB_PIN[3]~I .oe_register_mode = "none";
defparam \ADC_DB_PIN[3]~I .oe_sync_reset = "none";
defparam \ADC_DB_PIN[3]~I .operation_mode = "input";
defparam \ADC_DB_PIN[3]~I .output_async_reset = "none";
defparam \ADC_DB_PIN[3]~I .output_power_up = "low";
defparam \ADC_DB_PIN[3]~I .output_register_mode = "none";
defparam \ADC_DB_PIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X19_Y7_N9
cyclone_lcell \inst17|dbreg[3] (
// Equation(s):
// \inst17|dbreg [3] = DFFEAS(GND, GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , \inst17|dbreg[11]~2_combout , \ADC_DB_PIN~combout [3], , , VCC)

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ADC_DB_PIN~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst17|dbreg[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|dbreg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|dbreg[3] .lut_mask = "0000";
defparam \inst17|dbreg[3] .operation_mode = "normal";
defparam \inst17|dbreg[3] .output_mode = "reg_only";
defparam \inst17|dbreg[3] .register_cascade_mode = "off";
defparam \inst17|dbreg[3] .sum_lutc_input = "datac";
defparam \inst17|dbreg[3] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADC_DB_PIN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADC_DB_PIN~combout [2]),
	.regout(),
	.padio(ADC_DB_PIN[2]));
// synopsys translate_off
defparam \ADC_DB_PIN[2]~I .input_async_reset = "none";
defparam \ADC_DB_PIN[2]~I .input_power_up = "low";
defparam \ADC_DB_PIN[2]~I .input_register_mode = "none";
defparam \ADC_DB_PIN[2]~I .input_sync_reset = "none";
defparam \ADC_DB_PIN[2]~I .oe_async_reset = "none";
defparam \ADC_DB_PIN[2]~I .oe_power_up = "low";
defparam \ADC_DB_PIN[2]~I .oe_register_mode = "none";
defparam \ADC_DB_PIN[2]~I .oe_sync_reset = "none";
defparam \ADC_DB_PIN[2]~I .operation_mode = "input";
defparam \ADC_DB_PIN[2]~I .output_async_reset = "none";
defparam \ADC_DB_PIN[2]~I .output_power_up = "low";
defparam \ADC_DB_PIN[2]~I .output_register_mode = "none";
defparam \ADC_DB_PIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADC_DB_PIN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADC_DB_PIN~combout [1]),
	.regout(),
	.padio(ADC_DB_PIN[1]));
// synopsys translate_off
defparam \ADC_DB_PIN[1]~I .input_async_reset = "none";
defparam \ADC_DB_PIN[1]~I .input_power_up = "low";
defparam \ADC_DB_PIN[1]~I .input_register_mode = "none";
defparam \ADC_DB_PIN[1]~I .input_sync_reset = "none";
defparam \ADC_DB_PIN[1]~I .oe_async_reset = "none";
defparam \ADC_DB_PIN[1]~I .oe_power_up = "low";
defparam \ADC_DB_PIN[1]~I .oe_register_mode = "none";
defparam \ADC_DB_PIN[1]~I .oe_sync_reset = "none";
defparam \ADC_DB_PIN[1]~I .operation_mode = "input";
defparam \ADC_DB_PIN[1]~I .output_async_reset = "none";
defparam \ADC_DB_PIN[1]~I .output_power_up = "low";
defparam \ADC_DB_PIN[1]~I .output_register_mode = "none";
defparam \ADC_DB_PIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADC_DB_PIN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADC_DB_PIN~combout [0]),
	.regout(),
	.padio(ADC_DB_PIN[0]));
// synopsys translate_off
defparam \ADC_DB_PIN[0]~I .input_async_reset = "none";
defparam \ADC_DB_PIN[0]~I .input_power_up = "low";
defparam \ADC_DB_PIN[0]~I .input_register_mode = "none";
defparam \ADC_DB_PIN[0]~I .input_sync_reset = "none";
defparam \ADC_DB_PIN[0]~I .oe_async_reset = "none";
defparam \ADC_DB_PIN[0]~I .oe_power_up = "low";
defparam \ADC_DB_PIN[0]~I .oe_register_mode = "none";
defparam \ADC_DB_PIN[0]~I .oe_sync_reset = "none";
defparam \ADC_DB_PIN[0]~I .operation_mode = "input";
defparam \ADC_DB_PIN[0]~I .output_async_reset = "none";
defparam \ADC_DB_PIN[0]~I .output_power_up = "low";
defparam \ADC_DB_PIN[0]~I .output_register_mode = "none";
defparam \ADC_DB_PIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X19_Y7_N0
cyclone_lcell \inst17|dbreg[0] (
// Equation(s):
// \inst17|dbreg [0] = DFFEAS((((\ADC_DB_PIN~combout [0]))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , \inst17|dbreg[11]~2_combout , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ADC_DB_PIN~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst17|dbreg[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|dbreg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|dbreg[0] .lut_mask = "ff00";
defparam \inst17|dbreg[0] .operation_mode = "normal";
defparam \inst17|dbreg[0] .output_mode = "reg_only";
defparam \inst17|dbreg[0] .register_cascade_mode = "off";
defparam \inst17|dbreg[0] .sum_lutc_input = "datac";
defparam \inst17|dbreg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N5
cyclone_lcell \inst17|dbreg[1] (
// Equation(s):
// \inst17|Mux0~4  = (\inst17|sel~2_combout  & ((\inst17|sel~1 ) # ((F1_dbreg[1])))) # (!\inst17|sel~2_combout  & (!\inst17|sel~1  & ((\inst17|dbreg [0]))))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|sel~2_combout ),
	.datab(\inst17|sel~1 ),
	.datac(\ADC_DB_PIN~combout [1]),
	.datad(\inst17|dbreg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst17|dbreg[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|Mux0~4 ),
	.regout(\inst17|dbreg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|dbreg[1] .lut_mask = "b9a8";
defparam \inst17|dbreg[1] .operation_mode = "normal";
defparam \inst17|dbreg[1] .output_mode = "comb_only";
defparam \inst17|dbreg[1] .register_cascade_mode = "off";
defparam \inst17|dbreg[1] .sum_lutc_input = "qfbk";
defparam \inst17|dbreg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y7_N2
cyclone_lcell \inst17|dbreg[2] (
// Equation(s):
// \inst17|Mux0~5  = (\inst17|sel~1  & ((\inst17|Mux0~4  & (\inst17|dbreg [3])) # (!\inst17|Mux0~4  & ((F1_dbreg[2]))))) # (!\inst17|sel~1  & (((\inst17|Mux0~4 ))))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|dbreg [3]),
	.datab(\inst17|sel~1 ),
	.datac(\ADC_DB_PIN~combout [2]),
	.datad(\inst17|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst17|dbreg[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|Mux0~5 ),
	.regout(\inst17|dbreg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|dbreg[2] .lut_mask = "bbc0";
defparam \inst17|dbreg[2] .operation_mode = "normal";
defparam \inst17|dbreg[2] .output_mode = "comb_only";
defparam \inst17|dbreg[2] .register_cascade_mode = "off";
defparam \inst17|dbreg[2] .sum_lutc_input = "qfbk";
defparam \inst17|dbreg[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADC_DB_PIN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADC_DB_PIN~combout [6]),
	.regout(),
	.padio(ADC_DB_PIN[6]));
// synopsys translate_off
defparam \ADC_DB_PIN[6]~I .input_async_reset = "none";
defparam \ADC_DB_PIN[6]~I .input_power_up = "low";
defparam \ADC_DB_PIN[6]~I .input_register_mode = "none";
defparam \ADC_DB_PIN[6]~I .input_sync_reset = "none";
defparam \ADC_DB_PIN[6]~I .oe_async_reset = "none";
defparam \ADC_DB_PIN[6]~I .oe_power_up = "low";
defparam \ADC_DB_PIN[6]~I .oe_register_mode = "none";
defparam \ADC_DB_PIN[6]~I .oe_sync_reset = "none";
defparam \ADC_DB_PIN[6]~I .operation_mode = "input";
defparam \ADC_DB_PIN[6]~I .output_async_reset = "none";
defparam \ADC_DB_PIN[6]~I .output_power_up = "low";
defparam \ADC_DB_PIN[6]~I .output_register_mode = "none";
defparam \ADC_DB_PIN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADC_DB_PIN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADC_DB_PIN~combout [4]),
	.regout(),
	.padio(ADC_DB_PIN[4]));
// synopsys translate_off
defparam \ADC_DB_PIN[4]~I .input_async_reset = "none";
defparam \ADC_DB_PIN[4]~I .input_power_up = "low";
defparam \ADC_DB_PIN[4]~I .input_register_mode = "none";
defparam \ADC_DB_PIN[4]~I .input_sync_reset = "none";
defparam \ADC_DB_PIN[4]~I .oe_async_reset = "none";
defparam \ADC_DB_PIN[4]~I .oe_power_up = "low";
defparam \ADC_DB_PIN[4]~I .oe_register_mode = "none";
defparam \ADC_DB_PIN[4]~I .oe_sync_reset = "none";
defparam \ADC_DB_PIN[4]~I .operation_mode = "input";
defparam \ADC_DB_PIN[4]~I .output_async_reset = "none";
defparam \ADC_DB_PIN[4]~I .output_power_up = "low";
defparam \ADC_DB_PIN[4]~I .output_register_mode = "none";
defparam \ADC_DB_PIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X19_Y7_N1
cyclone_lcell \inst17|dbreg[4] (
// Equation(s):
// \inst17|dbreg [4] = DFFEAS((((\ADC_DB_PIN~combout [4]))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , \inst17|dbreg[11]~2_combout , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ADC_DB_PIN~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst17|dbreg[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|dbreg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|dbreg[4] .lut_mask = "ff00";
defparam \inst17|dbreg[4] .operation_mode = "normal";
defparam \inst17|dbreg[4] .output_mode = "reg_only";
defparam \inst17|dbreg[4] .register_cascade_mode = "off";
defparam \inst17|dbreg[4] .sum_lutc_input = "datac";
defparam \inst17|dbreg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N4
cyclone_lcell \inst17|dbreg[6] (
// Equation(s):
// \inst17|Mux0~2  = (\inst17|sel~2_combout  & (\inst17|sel~1 )) # (!\inst17|sel~2_combout  & ((\inst17|sel~1  & (F1_dbreg[6])) # (!\inst17|sel~1  & ((\inst17|dbreg [4])))))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|sel~2_combout ),
	.datab(\inst17|sel~1 ),
	.datac(\ADC_DB_PIN~combout [6]),
	.datad(\inst17|dbreg [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst17|dbreg[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|Mux0~2 ),
	.regout(\inst17|dbreg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|dbreg[6] .lut_mask = "d9c8";
defparam \inst17|dbreg[6] .operation_mode = "normal";
defparam \inst17|dbreg[6] .output_mode = "comb_only";
defparam \inst17|dbreg[6] .register_cascade_mode = "off";
defparam \inst17|dbreg[6] .sum_lutc_input = "qfbk";
defparam \inst17|dbreg[6] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADC_DB_PIN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADC_DB_PIN~combout [5]),
	.regout(),
	.padio(ADC_DB_PIN[5]));
// synopsys translate_off
defparam \ADC_DB_PIN[5]~I .input_async_reset = "none";
defparam \ADC_DB_PIN[5]~I .input_power_up = "low";
defparam \ADC_DB_PIN[5]~I .input_register_mode = "none";
defparam \ADC_DB_PIN[5]~I .input_sync_reset = "none";
defparam \ADC_DB_PIN[5]~I .oe_async_reset = "none";
defparam \ADC_DB_PIN[5]~I .oe_power_up = "low";
defparam \ADC_DB_PIN[5]~I .oe_register_mode = "none";
defparam \ADC_DB_PIN[5]~I .oe_sync_reset = "none";
defparam \ADC_DB_PIN[5]~I .operation_mode = "input";
defparam \ADC_DB_PIN[5]~I .output_async_reset = "none";
defparam \ADC_DB_PIN[5]~I .output_power_up = "low";
defparam \ADC_DB_PIN[5]~I .output_register_mode = "none";
defparam \ADC_DB_PIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADC_DB_PIN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADC_DB_PIN~combout [7]),
	.regout(),
	.padio(ADC_DB_PIN[7]));
// synopsys translate_off
defparam \ADC_DB_PIN[7]~I .input_async_reset = "none";
defparam \ADC_DB_PIN[7]~I .input_power_up = "low";
defparam \ADC_DB_PIN[7]~I .input_register_mode = "none";
defparam \ADC_DB_PIN[7]~I .input_sync_reset = "none";
defparam \ADC_DB_PIN[7]~I .oe_async_reset = "none";
defparam \ADC_DB_PIN[7]~I .oe_power_up = "low";
defparam \ADC_DB_PIN[7]~I .oe_register_mode = "none";
defparam \ADC_DB_PIN[7]~I .oe_sync_reset = "none";
defparam \ADC_DB_PIN[7]~I .operation_mode = "input";
defparam \ADC_DB_PIN[7]~I .output_async_reset = "none";
defparam \ADC_DB_PIN[7]~I .output_power_up = "low";
defparam \ADC_DB_PIN[7]~I .output_register_mode = "none";
defparam \ADC_DB_PIN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X19_Y7_N6
cyclone_lcell \inst17|dbreg[7] (
// Equation(s):
// \inst17|dbreg [7] = DFFEAS(GND, GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , \inst17|dbreg[11]~2_combout , \ADC_DB_PIN~combout [7], , , VCC)

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ADC_DB_PIN~combout [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst17|dbreg[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|dbreg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|dbreg[7] .lut_mask = "0000";
defparam \inst17|dbreg[7] .operation_mode = "normal";
defparam \inst17|dbreg[7] .output_mode = "reg_only";
defparam \inst17|dbreg[7] .register_cascade_mode = "off";
defparam \inst17|dbreg[7] .sum_lutc_input = "datac";
defparam \inst17|dbreg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y7_N8
cyclone_lcell \inst17|dbreg[5] (
// Equation(s):
// \inst17|Mux0~3  = (\inst17|sel~2_combout  & ((\inst17|Mux0~2  & ((\inst17|dbreg [7]))) # (!\inst17|Mux0~2  & (F1_dbreg[5])))) # (!\inst17|sel~2_combout  & (\inst17|Mux0~2 ))

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|sel~2_combout ),
	.datab(\inst17|Mux0~2 ),
	.datac(\ADC_DB_PIN~combout [5]),
	.datad(\inst17|dbreg [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst17|dbreg[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|Mux0~3 ),
	.regout(\inst17|dbreg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|dbreg[5] .lut_mask = "ec64";
defparam \inst17|dbreg[5] .operation_mode = "normal";
defparam \inst17|dbreg[5] .output_mode = "comb_only";
defparam \inst17|dbreg[5] .register_cascade_mode = "off";
defparam \inst17|dbreg[5] .sum_lutc_input = "qfbk";
defparam \inst17|dbreg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
cyclone_lcell \inst17|mosi~2 (
// Equation(s):
// \inst17|mosi~2_combout  = (!\inst17|sel~3_combout  & ((\inst17|sel~0_combout  & ((\inst17|Mux0~3 ))) # (!\inst17|sel~0_combout  & (\inst17|Mux0~5 ))))

	.clk(gnd),
	.dataa(\inst17|sel~0_combout ),
	.datab(\inst17|Mux0~5 ),
	.datac(\inst17|sel~3_combout ),
	.datad(\inst17|Mux0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|mosi~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|mosi~2 .lut_mask = "0e04";
defparam \inst17|mosi~2 .operation_mode = "normal";
defparam \inst17|mosi~2 .output_mode = "comb_only";
defparam \inst17|mosi~2 .register_cascade_mode = "off";
defparam \inst17|mosi~2 .sum_lutc_input = "datac";
defparam \inst17|mosi~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
cyclone_lcell \inst17|mosi (
// Equation(s):
// \inst17|mosi~regout  = DFFEAS((\inst17|mosi~0_combout  & ((\inst17|mosi~1_combout ) # ((\inst17|mosi~2_combout )))) # (!\inst17|mosi~0_combout  & (((\inst17|mosi~regout )))), GLOBAL(\inst4|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\inst4|altpll_component|_clk0 ),
	.dataa(\inst17|mosi~1_combout ),
	.datab(\inst17|mosi~0_combout ),
	.datac(\inst17|mosi~regout ),
	.datad(\inst17|mosi~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|mosi~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|mosi .lut_mask = "fcb8";
defparam \inst17|mosi .operation_mode = "normal";
defparam \inst17|mosi .output_mode = "reg_only";
defparam \inst17|mosi .register_cascade_mode = "off";
defparam \inst17|mosi .sum_lutc_input = "datac";
defparam \inst17|mosi .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N0
cyclone_lcell \inst13|Add0~30 (
// Equation(s):
// \inst13|Add0~30_combout  = (!\inst13|cnter [0])
// \inst13|Add0~32  = CARRY((\inst13|cnter [0]))
// \inst13|Add0~32COUT1_48  = CARRY((\inst13|cnter [0]))

	.clk(gnd),
	.dataa(\inst13|cnter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst13|Add0~32 ),
	.cout1(\inst13|Add0~32COUT1_48 ));
// synopsys translate_off
defparam \inst13|Add0~30 .lut_mask = "55aa";
defparam \inst13|Add0~30 .operation_mode = "arithmetic";
defparam \inst13|Add0~30 .output_mode = "comb_only";
defparam \inst13|Add0~30 .register_cascade_mode = "off";
defparam \inst13|Add0~30 .sum_lutc_input = "datac";
defparam \inst13|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
cyclone_lcell \inst13|cnter~6 (
// Equation(s):
// \inst13|cnter~6_combout  = (((!\inst13|Add0~25_combout ) # (!\inst13|Add0~20_combout )) # (!\DSP_CONV_PIN~combout )) # (!\inst13|Add0~35_combout )

	.clk(gnd),
	.dataa(\inst13|Add0~35_combout ),
	.datab(\DSP_CONV_PIN~combout ),
	.datac(\inst13|Add0~20_combout ),
	.datad(\inst13|Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|cnter~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter~6 .lut_mask = "7fff";
defparam \inst13|cnter~6 .operation_mode = "normal";
defparam \inst13|cnter~6 .output_mode = "comb_only";
defparam \inst13|cnter~6 .register_cascade_mode = "off";
defparam \inst13|cnter~6 .sum_lutc_input = "datac";
defparam \inst13|cnter~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
cyclone_lcell \inst13|cnter[6] (
// Equation(s):
// \inst13|cnter [6] = DFFEAS((((!\inst13|Add0~5_combout )) # (!\DSP_CONV_PIN~combout )), GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(vcc),
	.datab(\DSP_CONV_PIN~combout ),
	.datac(vcc),
	.datad(\inst13|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|cnter [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[6] .lut_mask = "33ff";
defparam \inst13|cnter[6] .operation_mode = "normal";
defparam \inst13|cnter[6] .output_mode = "reg_only";
defparam \inst13|cnter[6] .register_cascade_mode = "off";
defparam \inst13|cnter[6] .sum_lutc_input = "datac";
defparam \inst13|cnter[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
cyclone_lcell \inst13|Add0~15 (
// Equation(s):
// \inst13|Add0~15_combout  = (\inst13|cnter [5] $ ((!\inst13|Add0~12 )))
// \inst13|Add0~17  = CARRY(((\inst13|cnter [5]) # (!\inst13|Add0~12 )))
// \inst13|Add0~17COUT1_56  = CARRY(((\inst13|cnter [5]) # (!\inst13|Add0~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst13|cnter [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst13|Add0~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst13|Add0~17 ),
	.cout1(\inst13|Add0~17COUT1_56 ));
// synopsys translate_off
defparam \inst13|Add0~15 .cin_used = "true";
defparam \inst13|Add0~15 .lut_mask = "c3cf";
defparam \inst13|Add0~15 .operation_mode = "arithmetic";
defparam \inst13|Add0~15 .output_mode = "comb_only";
defparam \inst13|Add0~15 .register_cascade_mode = "off";
defparam \inst13|Add0~15 .sum_lutc_input = "cin";
defparam \inst13|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N0
cyclone_lcell \inst13|cnter[5] (
// Equation(s):
// \inst13|cnter [5] = DFFEAS((((!\inst13|Add0~15_combout )) # (!\DSP_CONV_PIN~combout )), GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(vcc),
	.datab(\DSP_CONV_PIN~combout ),
	.datac(\inst13|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|cnter [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[5] .lut_mask = "3f3f";
defparam \inst13|cnter[5] .operation_mode = "normal";
defparam \inst13|cnter[5] .output_mode = "reg_only";
defparam \inst13|cnter[5] .register_cascade_mode = "off";
defparam \inst13|cnter[5] .sum_lutc_input = "datac";
defparam \inst13|cnter[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N6
cyclone_lcell \inst13|Add0~5 (
// Equation(s):
// \inst13|Add0~5_combout  = (\inst13|cnter [6] $ (((!\inst13|Add0~12  & \inst13|Add0~17 ) # (\inst13|Add0~12  & \inst13|Add0~17COUT1_56 ))))
// \inst13|Add0~7  = CARRY(((!\inst13|cnter [6] & !\inst13|Add0~17 )))
// \inst13|Add0~7COUT1_58  = CARRY(((!\inst13|cnter [6] & !\inst13|Add0~17COUT1_56 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst13|cnter [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst13|Add0~12 ),
	.cin0(\inst13|Add0~17 ),
	.cin1(\inst13|Add0~17COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst13|Add0~7 ),
	.cout1(\inst13|Add0~7COUT1_58 ));
// synopsys translate_off
defparam \inst13|Add0~5 .cin0_used = "true";
defparam \inst13|Add0~5 .cin1_used = "true";
defparam \inst13|Add0~5 .cin_used = "true";
defparam \inst13|Add0~5 .lut_mask = "3c03";
defparam \inst13|Add0~5 .operation_mode = "arithmetic";
defparam \inst13|Add0~5 .output_mode = "comb_only";
defparam \inst13|Add0~5 .register_cascade_mode = "off";
defparam \inst13|Add0~5 .sum_lutc_input = "cin";
defparam \inst13|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
cyclone_lcell \inst13|cnter~7 (
// Equation(s):
// \inst13|cnter~7_combout  = (((!\inst13|Add0~10_combout ) # (!\inst13|Add0~0_combout )) # (!\inst13|Add0~15_combout )) # (!\inst13|Add0~5_combout )

	.clk(gnd),
	.dataa(\inst13|Add0~5_combout ),
	.datab(\inst13|Add0~15_combout ),
	.datac(\inst13|Add0~0_combout ),
	.datad(\inst13|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|cnter~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter~7 .lut_mask = "7fff";
defparam \inst13|cnter~7 .operation_mode = "normal";
defparam \inst13|cnter~7 .output_mode = "comb_only";
defparam \inst13|cnter~7 .register_cascade_mode = "off";
defparam \inst13|cnter~7 .sum_lutc_input = "datac";
defparam \inst13|cnter~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
cyclone_lcell \inst13|cnter[0] (
// Equation(s):
// \inst13|cnter [0] = DFFEAS((\DSP_CONV_PIN~combout  & (\inst13|Add0~30_combout  & ((\inst13|cnter~6_combout ) # (\inst13|cnter~7_combout )))), GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(\DSP_CONV_PIN~combout ),
	.datab(\inst13|Add0~30_combout ),
	.datac(\inst13|cnter~6_combout ),
	.datad(\inst13|cnter~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|cnter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[0] .lut_mask = "8880";
defparam \inst13|cnter[0] .operation_mode = "normal";
defparam \inst13|cnter[0] .output_mode = "reg_only";
defparam \inst13|cnter[0] .register_cascade_mode = "off";
defparam \inst13|cnter[0] .sum_lutc_input = "datac";
defparam \inst13|cnter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
cyclone_lcell \inst13|Add0~35 (
// Equation(s):
// \inst13|Add0~35_combout  = \inst13|cnter [1] $ ((((!\inst13|Add0~32 ))))
// \inst13|Add0~37  = CARRY((\inst13|cnter [1]) # ((!\inst13|Add0~32 )))
// \inst13|Add0~37COUT1_50  = CARRY((\inst13|cnter [1]) # ((!\inst13|Add0~32COUT1_48 )))

	.clk(gnd),
	.dataa(\inst13|cnter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst13|Add0~32 ),
	.cin1(\inst13|Add0~32COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst13|Add0~37 ),
	.cout1(\inst13|Add0~37COUT1_50 ));
// synopsys translate_off
defparam \inst13|Add0~35 .cin0_used = "true";
defparam \inst13|Add0~35 .cin1_used = "true";
defparam \inst13|Add0~35 .lut_mask = "a5af";
defparam \inst13|Add0~35 .operation_mode = "arithmetic";
defparam \inst13|Add0~35 .output_mode = "comb_only";
defparam \inst13|Add0~35 .register_cascade_mode = "off";
defparam \inst13|Add0~35 .sum_lutc_input = "cin";
defparam \inst13|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N9
cyclone_lcell \inst13|cnter[1] (
// Equation(s):
// \inst13|cnter [1] = DFFEAS((((!\inst13|Add0~35_combout ) # (!\DSP_CONV_PIN~combout ))), GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DSP_CONV_PIN~combout ),
	.datad(\inst13|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|cnter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[1] .lut_mask = "0fff";
defparam \inst13|cnter[1] .operation_mode = "normal";
defparam \inst13|cnter[1] .output_mode = "reg_only";
defparam \inst13|cnter[1] .register_cascade_mode = "off";
defparam \inst13|cnter[1] .sum_lutc_input = "datac";
defparam \inst13|cnter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N2
cyclone_lcell \inst13|Add0~20 (
// Equation(s):
// \inst13|Add0~20_combout  = (\inst13|cnter [2] $ ((\inst13|Add0~37 )))
// \inst13|Add0~22  = CARRY(((!\inst13|cnter [2] & !\inst13|Add0~37 )))
// \inst13|Add0~22COUT1_52  = CARRY(((!\inst13|cnter [2] & !\inst13|Add0~37COUT1_50 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst13|cnter [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst13|Add0~37 ),
	.cin1(\inst13|Add0~37COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst13|Add0~22 ),
	.cout1(\inst13|Add0~22COUT1_52 ));
// synopsys translate_off
defparam \inst13|Add0~20 .cin0_used = "true";
defparam \inst13|Add0~20 .cin1_used = "true";
defparam \inst13|Add0~20 .lut_mask = "3c03";
defparam \inst13|Add0~20 .operation_mode = "arithmetic";
defparam \inst13|Add0~20 .output_mode = "comb_only";
defparam \inst13|Add0~20 .register_cascade_mode = "off";
defparam \inst13|Add0~20 .sum_lutc_input = "cin";
defparam \inst13|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N8
cyclone_lcell \inst13|cnter[2] (
// Equation(s):
// \inst13|cnter [2] = DFFEAS((((!\inst13|Add0~20_combout ))) # (!\DSP_CONV_PIN~combout ), GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(\DSP_CONV_PIN~combout ),
	.datab(vcc),
	.datac(\inst13|Add0~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|cnter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[2] .lut_mask = "5f5f";
defparam \inst13|cnter[2] .operation_mode = "normal";
defparam \inst13|cnter[2] .output_mode = "reg_only";
defparam \inst13|cnter[2] .register_cascade_mode = "off";
defparam \inst13|cnter[2] .sum_lutc_input = "datac";
defparam \inst13|cnter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N3
cyclone_lcell \inst13|Add0~25 (
// Equation(s):
// \inst13|Add0~25_combout  = \inst13|cnter [3] $ ((((!\inst13|Add0~22 ))))
// \inst13|Add0~27  = CARRY((\inst13|cnter [3]) # ((!\inst13|Add0~22 )))
// \inst13|Add0~27COUT1_54  = CARRY((\inst13|cnter [3]) # ((!\inst13|Add0~22COUT1_52 )))

	.clk(gnd),
	.dataa(\inst13|cnter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst13|Add0~22 ),
	.cin1(\inst13|Add0~22COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst13|Add0~27 ),
	.cout1(\inst13|Add0~27COUT1_54 ));
// synopsys translate_off
defparam \inst13|Add0~25 .cin0_used = "true";
defparam \inst13|Add0~25 .cin1_used = "true";
defparam \inst13|Add0~25 .lut_mask = "a5af";
defparam \inst13|Add0~25 .operation_mode = "arithmetic";
defparam \inst13|Add0~25 .output_mode = "comb_only";
defparam \inst13|Add0~25 .register_cascade_mode = "off";
defparam \inst13|Add0~25 .sum_lutc_input = "cin";
defparam \inst13|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
cyclone_lcell \inst13|cnter[3] (
// Equation(s):
// \inst13|cnter [3] = DFFEAS((((!\inst13|Add0~25_combout ))) # (!\DSP_CONV_PIN~combout ), GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(\DSP_CONV_PIN~combout ),
	.datab(vcc),
	.datac(\inst13|Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|cnter [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[3] .lut_mask = "5f5f";
defparam \inst13|cnter[3] .operation_mode = "normal";
defparam \inst13|cnter[3] .output_mode = "reg_only";
defparam \inst13|cnter[3] .register_cascade_mode = "off";
defparam \inst13|cnter[3] .sum_lutc_input = "datac";
defparam \inst13|cnter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N4
cyclone_lcell \inst13|Add0~10 (
// Equation(s):
// \inst13|Add0~10_combout  = (\inst13|cnter [4] $ ((\inst13|Add0~27 )))
// \inst13|Add0~12  = CARRY(((!\inst13|cnter [4] & !\inst13|Add0~27COUT1_54 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst13|cnter [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst13|Add0~27 ),
	.cin1(\inst13|Add0~27COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~10_combout ),
	.regout(),
	.cout(\inst13|Add0~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Add0~10 .cin0_used = "true";
defparam \inst13|Add0~10 .cin1_used = "true";
defparam \inst13|Add0~10 .lut_mask = "3c03";
defparam \inst13|Add0~10 .operation_mode = "arithmetic";
defparam \inst13|Add0~10 .output_mode = "comb_only";
defparam \inst13|Add0~10 .register_cascade_mode = "off";
defparam \inst13|Add0~10 .sum_lutc_input = "cin";
defparam \inst13|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
cyclone_lcell \inst13|cnter[4] (
// Equation(s):
// \inst13|cnter [4] = DFFEAS((((!\inst13|Add0~10_combout ) # (!\DSP_CONV_PIN~combout ))), GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DSP_CONV_PIN~combout ),
	.datad(\inst13|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|cnter [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[4] .lut_mask = "0fff";
defparam \inst13|cnter[4] .operation_mode = "normal";
defparam \inst13|cnter[4] .output_mode = "reg_only";
defparam \inst13|cnter[4] .register_cascade_mode = "off";
defparam \inst13|cnter[4] .sum_lutc_input = "datac";
defparam \inst13|cnter[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
cyclone_lcell \inst13|Add0~0 (
// Equation(s):
// \inst13|Add0~0_combout  = \inst13|cnter [7] $ ((((!(!\inst13|Add0~12  & \inst13|Add0~7 ) # (\inst13|Add0~12  & \inst13|Add0~7COUT1_58 )))))

	.clk(gnd),
	.dataa(\inst13|cnter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst13|Add0~12 ),
	.cin0(\inst13|Add0~7 ),
	.cin1(\inst13|Add0~7COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Add0~0 .cin0_used = "true";
defparam \inst13|Add0~0 .cin1_used = "true";
defparam \inst13|Add0~0 .cin_used = "true";
defparam \inst13|Add0~0 .lut_mask = "a5a5";
defparam \inst13|Add0~0 .operation_mode = "normal";
defparam \inst13|Add0~0 .output_mode = "comb_only";
defparam \inst13|Add0~0 .register_cascade_mode = "off";
defparam \inst13|Add0~0 .sum_lutc_input = "cin";
defparam \inst13|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
cyclone_lcell \inst13|cnter[7] (
// Equation(s):
// \inst13|cnter [7] = DFFEAS((((!\DSP_CONV_PIN~combout ) # (!\inst13|Add0~0_combout ))), GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst13|Add0~0_combout ),
	.datad(\DSP_CONV_PIN~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|cnter [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[7] .lut_mask = "0fff";
defparam \inst13|cnter[7] .operation_mode = "normal";
defparam \inst13|cnter[7] .output_mode = "reg_only";
defparam \inst13|cnter[7] .register_cascade_mode = "off";
defparam \inst13|cnter[7] .sum_lutc_input = "datac";
defparam \inst13|cnter[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
cyclone_lcell \inst13|clkout~0 (
// Equation(s):
// \inst13|clkout~0_combout  = (\inst13|cnter [3]) # (((\inst13|cnter [2])))

	.clk(gnd),
	.dataa(\inst13|cnter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst13|cnter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|clkout~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|clkout~0 .lut_mask = "ffaa";
defparam \inst13|clkout~0 .operation_mode = "normal";
defparam \inst13|clkout~0 .output_mode = "comb_only";
defparam \inst13|clkout~0 .register_cascade_mode = "off";
defparam \inst13|clkout~0 .sum_lutc_input = "datac";
defparam \inst13|clkout~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
cyclone_lcell \inst13|clkout~1 (
// Equation(s):
// \inst13|clkout~1_combout  = (\inst13|cnter [5] & (((!\inst13|clkout~0_combout ) # (!\inst13|cnter [6])) # (!\inst13|cnter [4]))) # (!\inst13|cnter [5] & ((\inst13|cnter [4]) # ((\inst13|cnter [6]) # (\inst13|clkout~0_combout ))))

	.clk(gnd),
	.dataa(\inst13|cnter [5]),
	.datab(\inst13|cnter [4]),
	.datac(\inst13|cnter [6]),
	.datad(\inst13|clkout~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|clkout~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|clkout~1 .lut_mask = "7ffe";
defparam \inst13|clkout~1 .operation_mode = "normal";
defparam \inst13|clkout~1 .output_mode = "comb_only";
defparam \inst13|clkout~1 .register_cascade_mode = "off";
defparam \inst13|clkout~1 .sum_lutc_input = "datac";
defparam \inst13|clkout~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N6
cyclone_lcell \inst13|clkout~3 (
// Equation(s):
// \inst13|clkout~3_combout  = ((!\inst13|cnter [2] & ((\inst13|cnter [0]) # (!\inst13|cnter [1])))) # (!\inst13|cnter [5])

	.clk(gnd),
	.dataa(\inst13|cnter [5]),
	.datab(\inst13|cnter [1]),
	.datac(\inst13|cnter [2]),
	.datad(\inst13|cnter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|clkout~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|clkout~3 .lut_mask = "5f57";
defparam \inst13|clkout~3 .operation_mode = "normal";
defparam \inst13|clkout~3 .output_mode = "comb_only";
defparam \inst13|clkout~3 .register_cascade_mode = "off";
defparam \inst13|clkout~3 .sum_lutc_input = "datac";
defparam \inst13|clkout~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N7
cyclone_lcell \inst13|clkout~4 (
// Equation(s):
// \inst13|clkout~4_combout  = (((\inst13|clkout~3_combout ) # (!\inst13|cnter [6])) # (!\inst13|cnter [3])) # (!\inst13|cnter [4])

	.clk(gnd),
	.dataa(\inst13|cnter [4]),
	.datab(\inst13|cnter [3]),
	.datac(\inst13|cnter [6]),
	.datad(\inst13|clkout~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|clkout~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|clkout~4 .lut_mask = "ff7f";
defparam \inst13|clkout~4 .operation_mode = "normal";
defparam \inst13|clkout~4 .output_mode = "comb_only";
defparam \inst13|clkout~4 .register_cascade_mode = "off";
defparam \inst13|clkout~4 .sum_lutc_input = "datac";
defparam \inst13|clkout~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
cyclone_lcell \inst13|clkout~5 (
// Equation(s):
// \inst13|clkout~5_combout  = (!\inst13|cnter [3] & (((!\inst13|cnter [2] & !\inst13|cnter [6]))))

	.clk(gnd),
	.dataa(\inst13|cnter [3]),
	.datab(vcc),
	.datac(\inst13|cnter [2]),
	.datad(\inst13|cnter [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|clkout~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|clkout~5 .lut_mask = "0005";
defparam \inst13|clkout~5 .operation_mode = "normal";
defparam \inst13|clkout~5 .output_mode = "comb_only";
defparam \inst13|clkout~5 .register_cascade_mode = "off";
defparam \inst13|clkout~5 .sum_lutc_input = "datac";
defparam \inst13|clkout~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
cyclone_lcell \inst13|clkout~6 (
// Equation(s):
// \inst13|clkout~6_combout  = (\inst13|cnter [1]) # ((\inst13|cnter [5]) # ((\inst13|cnter [4]) # (!\inst13|clkout~5_combout )))

	.clk(gnd),
	.dataa(\inst13|cnter [1]),
	.datab(\inst13|cnter [5]),
	.datac(\inst13|clkout~5_combout ),
	.datad(\inst13|cnter [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|clkout~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|clkout~6 .lut_mask = "ffef";
defparam \inst13|clkout~6 .operation_mode = "normal";
defparam \inst13|clkout~6 .output_mode = "comb_only";
defparam \inst13|clkout~6 .register_cascade_mode = "off";
defparam \inst13|clkout~6 .sum_lutc_input = "datac";
defparam \inst13|clkout~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
cyclone_lcell \inst13|cnterprev[6] (
// Equation(s):
// \inst13|cnterprev [6] = DFFEAS(GND, GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , , \inst13|cnter [6], , , VCC)

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst13|cnter [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|cnterprev [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnterprev[6] .lut_mask = "0000";
defparam \inst13|cnterprev[6] .operation_mode = "normal";
defparam \inst13|cnterprev[6] .output_mode = "reg_only";
defparam \inst13|cnterprev[6] .register_cascade_mode = "off";
defparam \inst13|cnterprev[6] .sum_lutc_input = "datac";
defparam \inst13|cnterprev[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N0
cyclone_lcell \inst13|cnterprev[7] (
// Equation(s):
// \inst13|Equal0~3  = (\inst13|cnter [6] & (\inst13|cnterprev [6] & (\inst13|cnter [7] $ (!E1_cnterprev[7])))) # (!\inst13|cnter [6] & (!\inst13|cnterprev [6] & (\inst13|cnter [7] $ (!E1_cnterprev[7]))))

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(\inst13|cnter [6]),
	.datab(\inst13|cnter [7]),
	.datac(\inst13|cnter [7]),
	.datad(\inst13|cnterprev [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Equal0~3 ),
	.regout(\inst13|cnterprev [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnterprev[7] .lut_mask = "8241";
defparam \inst13|cnterprev[7] .operation_mode = "normal";
defparam \inst13|cnterprev[7] .output_mode = "comb_only";
defparam \inst13|cnterprev[7] .register_cascade_mode = "off";
defparam \inst13|cnterprev[7] .sum_lutc_input = "qfbk";
defparam \inst13|cnterprev[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N3
cyclone_lcell \inst13|cnterprev[2] (
// Equation(s):
// \inst13|cnterprev [2] = DFFEAS((((\inst13|cnter [2]))), GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst13|cnter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|cnterprev [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnterprev[2] .lut_mask = "ff00";
defparam \inst13|cnterprev[2] .operation_mode = "normal";
defparam \inst13|cnterprev[2] .output_mode = "reg_only";
defparam \inst13|cnterprev[2] .register_cascade_mode = "off";
defparam \inst13|cnterprev[2] .sum_lutc_input = "datac";
defparam \inst13|cnterprev[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
cyclone_lcell \inst13|cnterprev[3] (
// Equation(s):
// \inst13|Equal0~1  = (\inst13|cnter [3] & (E1_cnterprev[3] & (\inst13|cnterprev [2] $ (!\inst13|cnter [2])))) # (!\inst13|cnter [3] & (!E1_cnterprev[3] & (\inst13|cnterprev [2] $ (!\inst13|cnter [2]))))

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(\inst13|cnter [3]),
	.datab(\inst13|cnterprev [2]),
	.datac(\inst13|cnter [3]),
	.datad(\inst13|cnter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Equal0~1 ),
	.regout(\inst13|cnterprev [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnterprev[3] .lut_mask = "8421";
defparam \inst13|cnterprev[3] .operation_mode = "normal";
defparam \inst13|cnterprev[3] .output_mode = "comb_only";
defparam \inst13|cnterprev[3] .register_cascade_mode = "off";
defparam \inst13|cnterprev[3] .sum_lutc_input = "qfbk";
defparam \inst13|cnterprev[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N2
cyclone_lcell \inst13|cnterprev[4] (
// Equation(s):
// \inst13|cnterprev [4] = DFFEAS((((\inst13|cnter [4]))), GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst13|cnter [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|cnterprev [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnterprev[4] .lut_mask = "ff00";
defparam \inst13|cnterprev[4] .operation_mode = "normal";
defparam \inst13|cnterprev[4] .output_mode = "reg_only";
defparam \inst13|cnterprev[4] .register_cascade_mode = "off";
defparam \inst13|cnterprev[4] .sum_lutc_input = "datac";
defparam \inst13|cnterprev[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N4
cyclone_lcell \inst13|cnterprev[5] (
// Equation(s):
// \inst13|Equal0~2  = (\inst13|cnterprev [4] & (\inst13|cnter [4] & (E1_cnterprev[5] $ (!\inst13|cnter [5])))) # (!\inst13|cnterprev [4] & (!\inst13|cnter [4] & (E1_cnterprev[5] $ (!\inst13|cnter [5]))))

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(\inst13|cnterprev [4]),
	.datab(\inst13|cnter [4]),
	.datac(\inst13|cnter [5]),
	.datad(\inst13|cnter [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Equal0~2 ),
	.regout(\inst13|cnterprev [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnterprev[5] .lut_mask = "9009";
defparam \inst13|cnterprev[5] .operation_mode = "normal";
defparam \inst13|cnterprev[5] .output_mode = "comb_only";
defparam \inst13|cnterprev[5] .register_cascade_mode = "off";
defparam \inst13|cnterprev[5] .sum_lutc_input = "qfbk";
defparam \inst13|cnterprev[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N2
cyclone_lcell \inst13|cnterprev[0] (
// Equation(s):
// \inst13|cnterprev [0] = DFFEAS(GND, GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , , \inst13|cnter [0], , , VCC)

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst13|cnter [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|cnterprev [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnterprev[0] .lut_mask = "0000";
defparam \inst13|cnterprev[0] .operation_mode = "normal";
defparam \inst13|cnterprev[0] .output_mode = "reg_only";
defparam \inst13|cnterprev[0] .register_cascade_mode = "off";
defparam \inst13|cnterprev[0] .sum_lutc_input = "datac";
defparam \inst13|cnterprev[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N8
cyclone_lcell \inst13|cnterprev[1] (
// Equation(s):
// \inst13|Equal0~0  = (\inst13|cnterprev [0] & (\inst13|cnter [0] & (\inst13|cnter [1] $ (!E1_cnterprev[1])))) # (!\inst13|cnterprev [0] & (!\inst13|cnter [0] & (\inst13|cnter [1] $ (!E1_cnterprev[1]))))

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(\inst13|cnterprev [0]),
	.datab(\inst13|cnter [1]),
	.datac(\inst13|cnter [1]),
	.datad(\inst13|cnter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Equal0~0 ),
	.regout(\inst13|cnterprev [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnterprev[1] .lut_mask = "8241";
defparam \inst13|cnterprev[1] .operation_mode = "normal";
defparam \inst13|cnterprev[1] .output_mode = "comb_only";
defparam \inst13|cnterprev[1] .register_cascade_mode = "off";
defparam \inst13|cnterprev[1] .sum_lutc_input = "qfbk";
defparam \inst13|cnterprev[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N0
cyclone_lcell \inst13|Equal0~4 (
// Equation(s):
// \inst13|Equal0~4_combout  = (\inst13|Equal0~3  & (\inst13|Equal0~1  & (\inst13|Equal0~2  & \inst13|Equal0~0 )))

	.clk(gnd),
	.dataa(\inst13|Equal0~3 ),
	.datab(\inst13|Equal0~1 ),
	.datac(\inst13|Equal0~2 ),
	.datad(\inst13|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Equal0~4 .lut_mask = "8000";
defparam \inst13|Equal0~4 .operation_mode = "normal";
defparam \inst13|Equal0~4 .output_mode = "comb_only";
defparam \inst13|Equal0~4 .register_cascade_mode = "off";
defparam \inst13|Equal0~4 .sum_lutc_input = "datac";
defparam \inst13|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
cyclone_lcell \inst13|clkout~7 (
// Equation(s):
// \inst13|clkout~7_combout  = (!\inst13|Equal0~4_combout  & ((\inst13|cnter [7] & (\inst13|clkout~4_combout )) # (!\inst13|cnter [7] & ((\inst13|clkout~6_combout )))))

	.clk(gnd),
	.dataa(\inst13|cnter [7]),
	.datab(\inst13|clkout~4_combout ),
	.datac(\inst13|clkout~6_combout ),
	.datad(\inst13|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|clkout~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|clkout~7 .lut_mask = "00d8";
defparam \inst13|clkout~7 .operation_mode = "normal";
defparam \inst13|clkout~7 .output_mode = "comb_only";
defparam \inst13|clkout~7 .register_cascade_mode = "off";
defparam \inst13|clkout~7 .sum_lutc_input = "datac";
defparam \inst13|clkout~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
cyclone_lcell \inst13|clkout (
// Equation(s):
// \inst13|clkout~regout  = DFFEAS((!\inst13|clkout~regout  & (((\inst13|cnter [7] & \inst13|clkout~1_combout )))), GLOBAL(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]), VCC, , \inst13|clkout~7_combout , , , , )

	.clk(\inst5|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.dataa(\inst13|clkout~regout ),
	.datab(vcc),
	.datac(\inst13|cnter [7]),
	.datad(\inst13|clkout~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|clkout~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|clkout .lut_mask = "5000";
defparam \inst13|clkout .operation_mode = "normal";
defparam \inst13|clkout .output_mode = "reg_only";
defparam \inst13|clkout .register_cascade_mode = "off";
defparam \inst13|clkout .sum_lutc_input = "datac";
defparam \inst13|clkout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N3
cyclone_lcell \inst17|spi_cs2 (
// Equation(s):
// \inst17|spi_cs2~regout  = DFFEAS((((!\inst17|spi_cs2~regout ))), !GLOBAL(\inst17|spi_rdy~regout ), VCC, , , , , , )

	.clk(!\inst17|spi_rdy~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst17|spi_cs2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|spi_cs2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|spi_cs2 .lut_mask = "00ff";
defparam \inst17|spi_cs2 .operation_mode = "normal";
defparam \inst17|spi_cs2 .output_mode = "reg_only";
defparam \inst17|spi_cs2 .register_cascade_mode = "off";
defparam \inst17|spi_cs2 .sum_lutc_input = "datac";
defparam \inst17|spi_cs2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N5
cyclone_lcell \inst17|spi_cs1 (
// Equation(s):
// \inst17|spi_cs1~regout  = DFFEAS((((!\inst17|spi_cs1~regout ))), !\inst17|rd_bar~regout , VCC, , , , , , )

	.clk(!\inst17|rd_bar~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst17|spi_cs1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst17|spi_cs1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|spi_cs1 .lut_mask = "00ff";
defparam \inst17|spi_cs1 .operation_mode = "normal";
defparam \inst17|spi_cs1 .output_mode = "reg_only";
defparam \inst17|spi_cs1 .register_cascade_mode = "off";
defparam \inst17|spi_cs1 .sum_lutc_input = "datac";
defparam \inst17|spi_cs1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
cyclone_lcell \inst17|spi_cs~0 (
// Equation(s):
// \inst17|spi_cs~0_combout  = (\inst17|spi_cs2~regout  $ ((\inst17|spi_cs1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst17|spi_cs2~regout ),
	.datac(\inst17|spi_cs1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst17|spi_cs~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst17|spi_cs~0 .lut_mask = "3c3c";
defparam \inst17|spi_cs~0 .operation_mode = "normal";
defparam \inst17|spi_cs~0 .output_mode = "comb_only";
defparam \inst17|spi_cs~0 .register_cascade_mode = "off";
defparam \inst17|spi_cs~0 .sum_lutc_input = "datac";
defparam \inst17|spi_cs~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \DSPCLKOUT~I (
	.datain(!\inst4|altpll_component|_clk0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DSPCLKOUT));
// synopsys translate_off
defparam \DSPCLKOUT~I .input_async_reset = "none";
defparam \DSPCLKOUT~I .input_power_up = "low";
defparam \DSPCLKOUT~I .input_register_mode = "none";
defparam \DSPCLKOUT~I .input_sync_reset = "none";
defparam \DSPCLKOUT~I .oe_async_reset = "none";
defparam \DSPCLKOUT~I .oe_power_up = "low";
defparam \DSPCLKOUT~I .oe_register_mode = "none";
defparam \DSPCLKOUT~I .oe_sync_reset = "none";
defparam \DSPCLKOUT~I .operation_mode = "output";
defparam \DSPCLKOUT~I .output_async_reset = "none";
defparam \DSPCLKOUT~I .output_power_up = "low";
defparam \DSPCLKOUT~I .output_register_mode = "none";
defparam \DSPCLKOUT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \DSP_PWR_EN~I (
	.datain(\inst18|pwron~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DSP_PWR_EN));
// synopsys translate_off
defparam \DSP_PWR_EN~I .input_async_reset = "none";
defparam \DSP_PWR_EN~I .input_power_up = "low";
defparam \DSP_PWR_EN~I .input_register_mode = "none";
defparam \DSP_PWR_EN~I .input_sync_reset = "none";
defparam \DSP_PWR_EN~I .oe_async_reset = "none";
defparam \DSP_PWR_EN~I .oe_power_up = "low";
defparam \DSP_PWR_EN~I .oe_register_mode = "none";
defparam \DSP_PWR_EN~I .oe_sync_reset = "none";
defparam \DSP_PWR_EN~I .operation_mode = "output";
defparam \DSP_PWR_EN~I .output_async_reset = "none";
defparam \DSP_PWR_EN~I .output_power_up = "low";
defparam \DSP_PWR_EN~I .output_register_mode = "none";
defparam \DSP_PWR_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \DSP_RST~I (
	.datain(\inst18|rst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DSP_RST));
// synopsys translate_off
defparam \DSP_RST~I .input_async_reset = "none";
defparam \DSP_RST~I .input_power_up = "low";
defparam \DSP_RST~I .input_register_mode = "none";
defparam \DSP_RST~I .input_sync_reset = "none";
defparam \DSP_RST~I .oe_async_reset = "none";
defparam \DSP_RST~I .oe_power_up = "low";
defparam \DSP_RST~I .oe_register_mode = "none";
defparam \DSP_RST~I .oe_sync_reset = "none";
defparam \DSP_RST~I .operation_mode = "output";
defparam \DSP_RST~I .output_async_reset = "none";
defparam \DSP_RST~I .output_power_up = "low";
defparam \DSP_RST~I .output_register_mode = "none";
defparam \DSP_RST~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \CPLD_EEPROM_CS~I (
	.datain(\DSP_EEPROM_CS~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(CPLD_EEPROM_CS));
// synopsys translate_off
defparam \CPLD_EEPROM_CS~I .input_async_reset = "none";
defparam \CPLD_EEPROM_CS~I .input_power_up = "low";
defparam \CPLD_EEPROM_CS~I .input_register_mode = "none";
defparam \CPLD_EEPROM_CS~I .input_sync_reset = "none";
defparam \CPLD_EEPROM_CS~I .oe_async_reset = "none";
defparam \CPLD_EEPROM_CS~I .oe_power_up = "low";
defparam \CPLD_EEPROM_CS~I .oe_register_mode = "none";
defparam \CPLD_EEPROM_CS~I .oe_sync_reset = "none";
defparam \CPLD_EEPROM_CS~I .operation_mode = "output";
defparam \CPLD_EEPROM_CS~I .output_async_reset = "none";
defparam \CPLD_EEPROM_CS~I .output_power_up = "low";
defparam \CPLD_EEPROM_CS~I .output_register_mode = "none";
defparam \CPLD_EEPROM_CS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \CPLD_EEPROM_SCK~I (
	.datain(\DSP_EEPROM_SCK~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(CPLD_EEPROM_SCK));
// synopsys translate_off
defparam \CPLD_EEPROM_SCK~I .input_async_reset = "none";
defparam \CPLD_EEPROM_SCK~I .input_power_up = "low";
defparam \CPLD_EEPROM_SCK~I .input_register_mode = "none";
defparam \CPLD_EEPROM_SCK~I .input_sync_reset = "none";
defparam \CPLD_EEPROM_SCK~I .oe_async_reset = "none";
defparam \CPLD_EEPROM_SCK~I .oe_power_up = "low";
defparam \CPLD_EEPROM_SCK~I .oe_register_mode = "none";
defparam \CPLD_EEPROM_SCK~I .oe_sync_reset = "none";
defparam \CPLD_EEPROM_SCK~I .operation_mode = "output";
defparam \CPLD_EEPROM_SCK~I .output_async_reset = "none";
defparam \CPLD_EEPROM_SCK~I .output_power_up = "low";
defparam \CPLD_EEPROM_SCK~I .output_register_mode = "none";
defparam \CPLD_EEPROM_SCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \CPLD_EEPROM_MOSI~I (
	.datain(\DSP_EEPROM_MOSI~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(CPLD_EEPROM_MOSI));
// synopsys translate_off
defparam \CPLD_EEPROM_MOSI~I .input_async_reset = "none";
defparam \CPLD_EEPROM_MOSI~I .input_power_up = "low";
defparam \CPLD_EEPROM_MOSI~I .input_register_mode = "none";
defparam \CPLD_EEPROM_MOSI~I .input_sync_reset = "none";
defparam \CPLD_EEPROM_MOSI~I .oe_async_reset = "none";
defparam \CPLD_EEPROM_MOSI~I .oe_power_up = "low";
defparam \CPLD_EEPROM_MOSI~I .oe_register_mode = "none";
defparam \CPLD_EEPROM_MOSI~I .oe_sync_reset = "none";
defparam \CPLD_EEPROM_MOSI~I .operation_mode = "output";
defparam \CPLD_EEPROM_MOSI~I .output_async_reset = "none";
defparam \CPLD_EEPROM_MOSI~I .output_power_up = "low";
defparam \CPLD_EEPROM_MOSI~I .output_register_mode = "none";
defparam \CPLD_EEPROM_MOSI~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \DSP_EEPROM_MISO~I (
	.datain(\CPLD_EEPROM_MISO~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DSP_EEPROM_MISO));
// synopsys translate_off
defparam \DSP_EEPROM_MISO~I .input_async_reset = "none";
defparam \DSP_EEPROM_MISO~I .input_power_up = "low";
defparam \DSP_EEPROM_MISO~I .input_register_mode = "none";
defparam \DSP_EEPROM_MISO~I .input_sync_reset = "none";
defparam \DSP_EEPROM_MISO~I .oe_async_reset = "none";
defparam \DSP_EEPROM_MISO~I .oe_power_up = "low";
defparam \DSP_EEPROM_MISO~I .oe_register_mode = "none";
defparam \DSP_EEPROM_MISO~I .oe_sync_reset = "none";
defparam \DSP_EEPROM_MISO~I .operation_mode = "output";
defparam \DSP_EEPROM_MISO~I .output_async_reset = "none";
defparam \DSP_EEPROM_MISO~I .output_power_up = "low";
defparam \DSP_EEPROM_MISO~I .output_register_mode = "none";
defparam \DSP_EEPROM_MISO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ADC_CONV~I (
	.datain(\DSP_CONV_PIN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ADC_CONV));
// synopsys translate_off
defparam \ADC_CONV~I .input_async_reset = "none";
defparam \ADC_CONV~I .input_power_up = "low";
defparam \ADC_CONV~I .input_register_mode = "none";
defparam \ADC_CONV~I .input_sync_reset = "none";
defparam \ADC_CONV~I .oe_async_reset = "none";
defparam \ADC_CONV~I .oe_power_up = "low";
defparam \ADC_CONV~I .oe_register_mode = "none";
defparam \ADC_CONV~I .oe_sync_reset = "none";
defparam \ADC_CONV~I .operation_mode = "output";
defparam \ADC_CONV~I .output_async_reset = "none";
defparam \ADC_CONV~I .output_power_up = "low";
defparam \ADC_CONV~I .output_register_mode = "none";
defparam \ADC_CONV~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ADC_RD~I (
	.datain(!\inst17|rd_bar~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ADC_RD));
// synopsys translate_off
defparam \ADC_RD~I .input_async_reset = "none";
defparam \ADC_RD~I .input_power_up = "low";
defparam \ADC_RD~I .input_register_mode = "none";
defparam \ADC_RD~I .input_sync_reset = "none";
defparam \ADC_RD~I .oe_async_reset = "none";
defparam \ADC_RD~I .oe_power_up = "low";
defparam \ADC_RD~I .oe_register_mode = "none";
defparam \ADC_RD~I .oe_sync_reset = "none";
defparam \ADC_RD~I .operation_mode = "output";
defparam \ADC_RD~I .output_async_reset = "none";
defparam \ADC_RD~I .output_power_up = "low";
defparam \ADC_RD~I .output_register_mode = "none";
defparam \ADC_RD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \CPLD_SPI_CLK~I (
	.datain(!\inst17|sclk~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(CPLD_SPI_CLK));
// synopsys translate_off
defparam \CPLD_SPI_CLK~I .input_async_reset = "none";
defparam \CPLD_SPI_CLK~I .input_power_up = "low";
defparam \CPLD_SPI_CLK~I .input_register_mode = "none";
defparam \CPLD_SPI_CLK~I .input_sync_reset = "none";
defparam \CPLD_SPI_CLK~I .oe_async_reset = "none";
defparam \CPLD_SPI_CLK~I .oe_power_up = "low";
defparam \CPLD_SPI_CLK~I .oe_register_mode = "none";
defparam \CPLD_SPI_CLK~I .oe_sync_reset = "none";
defparam \CPLD_SPI_CLK~I .operation_mode = "output";
defparam \CPLD_SPI_CLK~I .output_async_reset = "none";
defparam \CPLD_SPI_CLK~I .output_power_up = "low";
defparam \CPLD_SPI_CLK~I .output_register_mode = "none";
defparam \CPLD_SPI_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \CPLD_SPI_MO~I (
	.datain(\inst17|mosi~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(CPLD_SPI_MO));
// synopsys translate_off
defparam \CPLD_SPI_MO~I .input_async_reset = "none";
defparam \CPLD_SPI_MO~I .input_power_up = "low";
defparam \CPLD_SPI_MO~I .input_register_mode = "none";
defparam \CPLD_SPI_MO~I .input_sync_reset = "none";
defparam \CPLD_SPI_MO~I .oe_async_reset = "none";
defparam \CPLD_SPI_MO~I .oe_power_up = "low";
defparam \CPLD_SPI_MO~I .oe_register_mode = "none";
defparam \CPLD_SPI_MO~I .oe_sync_reset = "none";
defparam \CPLD_SPI_MO~I .operation_mode = "output";
defparam \CPLD_SPI_MO~I .output_async_reset = "none";
defparam \CPLD_SPI_MO~I .output_power_up = "low";
defparam \CPLD_SPI_MO~I .output_register_mode = "none";
defparam \CPLD_SPI_MO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ADC_CLK~I (
	.datain(\inst13|clkout~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ADC_CLK));
// synopsys translate_off
defparam \ADC_CLK~I .input_async_reset = "none";
defparam \ADC_CLK~I .input_power_up = "low";
defparam \ADC_CLK~I .input_register_mode = "none";
defparam \ADC_CLK~I .input_sync_reset = "none";
defparam \ADC_CLK~I .oe_async_reset = "none";
defparam \ADC_CLK~I .oe_power_up = "low";
defparam \ADC_CLK~I .oe_register_mode = "none";
defparam \ADC_CLK~I .oe_sync_reset = "none";
defparam \ADC_CLK~I .operation_mode = "output";
defparam \ADC_CLK~I .output_async_reset = "none";
defparam \ADC_CLK~I .output_power_up = "low";
defparam \ADC_CLK~I .output_register_mode = "none";
defparam \ADC_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \GPIO0~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(GPIO0));
// synopsys translate_off
defparam \GPIO0~I .input_async_reset = "none";
defparam \GPIO0~I .input_power_up = "low";
defparam \GPIO0~I .input_register_mode = "none";
defparam \GPIO0~I .input_sync_reset = "none";
defparam \GPIO0~I .oe_async_reset = "none";
defparam \GPIO0~I .oe_power_up = "low";
defparam \GPIO0~I .oe_register_mode = "none";
defparam \GPIO0~I .oe_sync_reset = "none";
defparam \GPIO0~I .operation_mode = "output";
defparam \GPIO0~I .output_async_reset = "none";
defparam \GPIO0~I .output_power_up = "low";
defparam \GPIO0~I .output_register_mode = "none";
defparam \GPIO0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \GPIO1~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(GPIO1));
// synopsys translate_off
defparam \GPIO1~I .input_async_reset = "none";
defparam \GPIO1~I .input_power_up = "low";
defparam \GPIO1~I .input_register_mode = "none";
defparam \GPIO1~I .input_sync_reset = "none";
defparam \GPIO1~I .oe_async_reset = "none";
defparam \GPIO1~I .oe_power_up = "low";
defparam \GPIO1~I .oe_register_mode = "none";
defparam \GPIO1~I .oe_sync_reset = "none";
defparam \GPIO1~I .operation_mode = "output";
defparam \GPIO1~I .output_async_reset = "none";
defparam \GPIO1~I .output_power_up = "low";
defparam \GPIO1~I .output_register_mode = "none";
defparam \GPIO1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \GPIO2~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(GPIO2));
// synopsys translate_off
defparam \GPIO2~I .input_async_reset = "none";
defparam \GPIO2~I .input_power_up = "low";
defparam \GPIO2~I .input_register_mode = "none";
defparam \GPIO2~I .input_sync_reset = "none";
defparam \GPIO2~I .oe_async_reset = "none";
defparam \GPIO2~I .oe_power_up = "low";
defparam \GPIO2~I .oe_register_mode = "none";
defparam \GPIO2~I .oe_sync_reset = "none";
defparam \GPIO2~I .operation_mode = "output";
defparam \GPIO2~I .output_async_reset = "none";
defparam \GPIO2~I .output_power_up = "low";
defparam \GPIO2~I .output_register_mode = "none";
defparam \GPIO2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \GPIO3~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(GPIO3));
// synopsys translate_off
defparam \GPIO3~I .input_async_reset = "none";
defparam \GPIO3~I .input_power_up = "low";
defparam \GPIO3~I .input_register_mode = "none";
defparam \GPIO3~I .input_sync_reset = "none";
defparam \GPIO3~I .oe_async_reset = "none";
defparam \GPIO3~I .oe_power_up = "low";
defparam \GPIO3~I .oe_register_mode = "none";
defparam \GPIO3~I .oe_sync_reset = "none";
defparam \GPIO3~I .operation_mode = "output";
defparam \GPIO3~I .output_async_reset = "none";
defparam \GPIO3~I .output_power_up = "low";
defparam \GPIO3~I .output_register_mode = "none";
defparam \GPIO3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \CPLD_SPI_CS~I (
	.datain(!\inst17|spi_cs~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(CPLD_SPI_CS));
// synopsys translate_off
defparam \CPLD_SPI_CS~I .input_async_reset = "none";
defparam \CPLD_SPI_CS~I .input_power_up = "low";
defparam \CPLD_SPI_CS~I .input_register_mode = "none";
defparam \CPLD_SPI_CS~I .input_sync_reset = "none";
defparam \CPLD_SPI_CS~I .oe_async_reset = "none";
defparam \CPLD_SPI_CS~I .oe_power_up = "low";
defparam \CPLD_SPI_CS~I .oe_register_mode = "none";
defparam \CPLD_SPI_CS~I .oe_sync_reset = "none";
defparam \CPLD_SPI_CS~I .operation_mode = "output";
defparam \CPLD_SPI_CS~I .output_async_reset = "none";
defparam \CPLD_SPI_CS~I .output_power_up = "low";
defparam \CPLD_SPI_CS~I .output_register_mode = "none";
defparam \CPLD_SPI_CS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \LED_PIN~I (
	.datain(\inst5|LPM_COUNTER_component|auto_generated|safe_q [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(LED_PIN));
// synopsys translate_off
defparam \LED_PIN~I .input_async_reset = "none";
defparam \LED_PIN~I .input_power_up = "low";
defparam \LED_PIN~I .input_register_mode = "none";
defparam \LED_PIN~I .input_sync_reset = "none";
defparam \LED_PIN~I .oe_async_reset = "none";
defparam \LED_PIN~I .oe_power_up = "low";
defparam \LED_PIN~I .oe_register_mode = "none";
defparam \LED_PIN~I .oe_sync_reset = "none";
defparam \LED_PIN~I .operation_mode = "output";
defparam \LED_PIN~I .output_async_reset = "none";
defparam \LED_PIN~I .output_power_up = "low";
defparam \LED_PIN~I .output_register_mode = "none";
defparam \LED_PIN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \test~I (
	.datain(!\inst17|sclk~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(test));
// synopsys translate_off
defparam \test~I .input_async_reset = "none";
defparam \test~I .input_power_up = "low";
defparam \test~I .input_register_mode = "none";
defparam \test~I .input_sync_reset = "none";
defparam \test~I .oe_async_reset = "none";
defparam \test~I .oe_power_up = "low";
defparam \test~I .oe_register_mode = "none";
defparam \test~I .oe_sync_reset = "none";
defparam \test~I .operation_mode = "output";
defparam \test~I .output_async_reset = "none";
defparam \test~I .output_power_up = "low";
defparam \test~I .output_register_mode = "none";
defparam \test~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_CS[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(AD_CS[3]));
// synopsys translate_off
defparam \AD_CS[3]~I .input_async_reset = "none";
defparam \AD_CS[3]~I .input_power_up = "low";
defparam \AD_CS[3]~I .input_register_mode = "none";
defparam \AD_CS[3]~I .input_sync_reset = "none";
defparam \AD_CS[3]~I .oe_async_reset = "none";
defparam \AD_CS[3]~I .oe_power_up = "low";
defparam \AD_CS[3]~I .oe_register_mode = "none";
defparam \AD_CS[3]~I .oe_sync_reset = "none";
defparam \AD_CS[3]~I .operation_mode = "output";
defparam \AD_CS[3]~I .output_async_reset = "none";
defparam \AD_CS[3]~I .output_power_up = "low";
defparam \AD_CS[3]~I .output_register_mode = "none";
defparam \AD_CS[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_CS[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(AD_CS[2]));
// synopsys translate_off
defparam \AD_CS[2]~I .input_async_reset = "none";
defparam \AD_CS[2]~I .input_power_up = "low";
defparam \AD_CS[2]~I .input_register_mode = "none";
defparam \AD_CS[2]~I .input_sync_reset = "none";
defparam \AD_CS[2]~I .oe_async_reset = "none";
defparam \AD_CS[2]~I .oe_power_up = "low";
defparam \AD_CS[2]~I .oe_register_mode = "none";
defparam \AD_CS[2]~I .oe_sync_reset = "none";
defparam \AD_CS[2]~I .operation_mode = "output";
defparam \AD_CS[2]~I .output_async_reset = "none";
defparam \AD_CS[2]~I .output_power_up = "low";
defparam \AD_CS[2]~I .output_register_mode = "none";
defparam \AD_CS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_CS[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(AD_CS[1]));
// synopsys translate_off
defparam \AD_CS[1]~I .input_async_reset = "none";
defparam \AD_CS[1]~I .input_power_up = "low";
defparam \AD_CS[1]~I .input_register_mode = "none";
defparam \AD_CS[1]~I .input_sync_reset = "none";
defparam \AD_CS[1]~I .oe_async_reset = "none";
defparam \AD_CS[1]~I .oe_power_up = "low";
defparam \AD_CS[1]~I .oe_register_mode = "none";
defparam \AD_CS[1]~I .oe_sync_reset = "none";
defparam \AD_CS[1]~I .operation_mode = "output";
defparam \AD_CS[1]~I .output_async_reset = "none";
defparam \AD_CS[1]~I .output_power_up = "low";
defparam \AD_CS[1]~I .output_register_mode = "none";
defparam \AD_CS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_CS[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(AD_CS[0]));
// synopsys translate_off
defparam \AD_CS[0]~I .input_async_reset = "none";
defparam \AD_CS[0]~I .input_power_up = "low";
defparam \AD_CS[0]~I .input_register_mode = "none";
defparam \AD_CS[0]~I .input_sync_reset = "none";
defparam \AD_CS[0]~I .oe_async_reset = "none";
defparam \AD_CS[0]~I .oe_power_up = "low";
defparam \AD_CS[0]~I .oe_register_mode = "none";
defparam \AD_CS[0]~I .oe_sync_reset = "none";
defparam \AD_CS[0]~I .operation_mode = "output";
defparam \AD_CS[0]~I .output_async_reset = "none";
defparam \AD_CS[0]~I .output_power_up = "low";
defparam \AD_CS[0]~I .output_register_mode = "none";
defparam \AD_CS[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
