$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_can_clic $end
   $var wire 6 ( entries [5:0] $end
   $var wire 1 # is_interrupt $end
   $var wire 2 $ index [1:0] $end
   $var wire 32 ) i [31:0] $end
   $scope module dut $end
    $var wire 32 * PRIO_BITS [31:0] $end
    $var wire 32 + INDEX_BITS [31:0] $end
    $var wire 6 ( entries [5:0] $end
    $var wire 1 # is_interrupt $end
    $var wire 2 $ index [1:0] $end
    $var wire 3 % p [2:0] $end
    $var wire 2 & contender [1:0] $end
    $var wire 1 ' or_value $end
    $scope module unnamedblk1 $end
     $var wire 32 , i [31:0] $end
    $upscope $end
    $scope module unnamedblk2 $end
     $var wire 32 , i [31:0] $end
    $upscope $end
    $scope module unnamedblk3 $end
     $var wire 32 - j [31:0] $end
     $scope module unnamedblk4 $end
      $var wire 32 , i [31:0] $end
     $upscope $end
     $scope module unnamedblk5 $end
      $var wire 32 , i [31:0] $end
     $upscope $end
    $upscope $end
    $scope module unnamedblk6 $end
     $var wire 32 , i [31:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
b00 $
b000 %
b01 &
1'
b000001 (
b00000000000000000000000000000000 )
b00000000000000000000000000000011 *
b00000000000000000000000000000010 +
b00000000000000000000000000000010 ,
b11111111111111111111111111111111 -
#10
