Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Wed May 06 17:52:46 2015
| Host         : User-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file WP1_system_control_sets_placed.rpt
| Design       : WP1_system
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   168 |
| Minimum Number of register sites lost to control set restrictions |   481 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             318 |          114 |
| No           | No                    | Yes                    |             194 |          103 |
| No           | Yes                   | No                     |             445 |          163 |
| Yes          | No                    | No                     |            1636 |          430 |
| Yes          | No                    | Yes                    |             454 |          159 |
| Yes          | Yes                   | No                     |             504 |          144 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                                                                                         Enable Signal                                                                                                         |                                                                                                       Set/Reset Signal                                                                                                      | Slice Load Count | Bel Load Count |
+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                    | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                              |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                    | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                              |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2                  |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                 |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                    |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1 |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1                  |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1__0    |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                              |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d1                                                   | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                              |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg_d1                                                   | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                              |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                     | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                              |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                     | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                              |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg       | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                              |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                     | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                              |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                     | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                              |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2                  |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                           |                                                                                                                                                                                                                             |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                           |                                                                                                                                                                                                                             |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                              | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/O5[0]                                                                                                           |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                 |                2 |              2 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                    |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1                  |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                              | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/O5[0]                                                                                                           |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                           |                                                                                                                                                                                                                             |                1 |              3 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                    |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/Interface_ADC_0/U0/Interface_uub_v1_0_S00_AXI_inst/n_0_axi_arready_i_1                                                                                                                                    | Twin_ADC_controller/Interface_ADC_0/U0/Interface_uub_v1_0_S00_AXI_inst/test_uub0/SS[0]                                                                                                                                      |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/Interface_ADC_0/U0/Interface_uub_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                    | Twin_ADC_controller/Interface_ADC_0/U0/Interface_uub_v1_0_S00_AXI_inst/test_uub0/SS[0]                                                                                                                                      |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_rd_data_sm_cs[3]_i_1                                                                                                      | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]                                                                                            |                                                                                                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_rd_data_sm_cs[3]_i_1                                                                                                      | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                   | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O10[0]                                                                                            |                                                                                                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/n_0_gen_single_thread.accept_cnt[3]_i_1                                                                     | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                      |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/n_0_gen_single_thread.accept_cnt[3]_i_1__0                                                                   | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                      |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1                                                                                        |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]                                                                                            |                                                                                                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1                                                                                        |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                              |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O10[0]                                                                                            |                                                                                                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                   | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                            |                2 |              5 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                        |                                                                                                                                                                                                                             |                1 |              5 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                             |                1 |              5 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                            |                2 |              5 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/I19[0]                                                                                                       |                                                                                                                                                                                                                             |                1 |              5 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_FSM_onehot_rlast_sm_cs[5]_i_1                                                                                             | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |                3 |              5 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_FSM_onehot_rlast_sm_cs[5]_i_1                                                                                             | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |                2 |              5 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                            |                3 |              5 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                             |                3 |              5 |
|  processing_system7_0/inst/FCLK_CLK0 | rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                               | rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                      |                1 |              6 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O8[0]                                                                                             |                                                                                                                                                                                                                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                              |                                                                                                                                                                                                                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14                                                                                               |                                                                                                                                                                                                                             |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13[0]                                                                                            |                                                                                                                                                                                                                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                              |                                                                                                                                                                                                                             |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                      |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                    | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                              |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                                                                                          |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/n_0_gen_axi.read_cnt[7]_i_1                                                                                               | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                      |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                                                                                          |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                                     | axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                  |                1 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O2                                                              |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O4[0]                                                                                                                                                              | axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                  |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                               | axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                  |                1 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O8[0]                                                                                             |                                                                                                                                                                                                                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                    | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                              |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13[0]                                                                                            |                                                                                                                                                                                                                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]                                                                                            |                                                                                                                                                                                                                             |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                               |                                                                                                                                                                                                                             |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9[0]                                                                                             |                                                                                                                                                                                                                             |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/E[0]                                                  | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                              |                3 |             10 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/O5[0]                                                                                                           |                3 |             10 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/O5[0]                                                                                                           |                5 |             10 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                   | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                             |                2 |             10 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O6[0]                                  | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                              |                3 |             10 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/O1[0]                                                            |                2 |             10 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                  | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                            |                2 |             10 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                           |                2 |             10 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                         | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                      |                3 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                              |                                                                                                                                                                                                                             |                6 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/n_0_gen_axi.s_axi_bid_i[11]_i_1                                                                                           | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                      |                3 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9[0]                                                                                             |                                                                                                                                                                                                                             |                4 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/n_0_m_payload_i[13]_i_1__3                                                                                           |                                                                                                                                                                                                                             |                3 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RID_SNG.axi_rid_int[11]_i_2                                                                                           | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RID_SNG.axi_rid_int[11]_i_1                                                                                         |                5 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |                5 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14                                                                                               |                                                                                                                                                                                                                             |                3 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/n_0_Addr_Counters[0].MUXCY_L_I_i_2                                                                                   |                                                                                                                                                                                                                             |                2 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]                                                                                            |                                                                                                                                                                                                                             |                3 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                              |                                                                                                                                                                                                                             |                4 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                               |                                                                                                                                                                                                                             |                3 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |                4 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/n_0_m_payload_i[13]_i_1__0                                                                                           |                                                                                                                                                                                                                             |                2 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/n_0_m_payload_i[13]_i_1                                                                                              |                                                                                                                                                                                                                             |                3 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/n_0_Addr_Counters[0].MUXCY_L_I_i_2                                                                                   |                                                                                                                                                                                                                             |                2 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RID_SNG.axi_rid_int[11]_i_2                                                                                           | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RID_SNG.axi_rid_int[11]_i_1                                                                                         |                4 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/O2                                                                                                                   |                                                                                                                                                                                                                             |                3 |             13 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                        |                                                                                                                                                                                                                             |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                        |                                                                                                                                                                                                                             |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/O7[0]                                                                                                        |                                                                                                                                                                                                                             |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |                5 |             14 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                           |                                                                                                                                                                                                                             |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                                                                                               |                                                                                                                                                                                                                             |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/n_0_m_payload_i[13]_i_1__2                                                                                           |                                                                                                                                                                                                                             |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/n_0_m_payload_i[13]_i_1__1                                                                                           |                                                                                                                                                                                                                             |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                  |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |                5 |             14 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                                                                                               |                                                                                                                                                                                                                             |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                           |                                                                                                                                                                                                                             |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/O1[0]                                                            |                4 |             18 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/O1[0]                                                           |                6 |             18 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                   | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                             |                5 |             18 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                  | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                            |                7 |             18 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O5                                                                                                |                                                                                                                                                                                                                             |                3 |             20 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O5                                                                                                |                                                                                                                                                                                                                             |                3 |             20 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/SR[0]                                                                                                              |                7 |             20 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/O1                                                                                                                                           | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                      |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                          | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                      |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                         | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |                9 |             26 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                         | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |               11 |             26 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                  | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1                                                                    |                7 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                                                                              |                                                                                                                                                                                                                             |                9 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                                                                              |                                                                                                                                                                                                                             |               10 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]                                                                                            |                                                                                                                                                                                                                             |                8 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                 |                                                                                                                                                                                                                             |               10 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                 |                                                                                                                                                                                                                             |               11 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |                7 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |                6 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]                                                                                            |                                                                                                                                                                                                                             |                9 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                  | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1                                                                    |                6 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                           |                                                                                                                                                                                                                             |                9 |             34 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                           |                                                                                                                                                                                                                             |                9 |             34 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]                                                                                            |                                                                                                                                                                                                                             |               11 |             36 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                                                                              |                                                                                                                                                                                                                             |               12 |             36 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]                                                                                            |                                                                                                                                                                                                                             |               12 |             36 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                                                                              |                                                                                                                                                                                                                             |               11 |             36 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | Twin_ADC_controller/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |               18 |             37 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                 |                                                                                                                                                                                                                             |                8 |             37 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | Twin_ADC_controller/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                           |               18 |             37 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                   | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                      |               10 |             38 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                   | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                      |                9 |             38 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/O4[0]                                                                                                        |                                                                                                                                                                                                                             |               13 |             45 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                         |                                                                                                                                                                                                                             |               12 |             45 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/O2                                                                                                                   |                                                                                                                                                                                                                             |               10 |             45 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                      |               16 |             45 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/O2                                                                                                                   |                                                                                                                                                                                                                             |               12 |             45 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                           |                                                                                                                                                                                                                             |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                                                                               |                                                                                                                                                                                                                             |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/O2                                                                                                                   |                                                                                                                                                                                                                             |               12 |             47 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/O2                                                                                                                   |                                                                                                                                                                                                                             |               12 |             47 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O4[0]                                  |                                                                                                                                                                                                                             |               13 |             47 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                                                                               |                                                                                                                                                                                                                             |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                           |                                                                                                                                                                                                                             |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/O5[0]                                                                                                        |                                                                                                                                                                                                                             |               13 |             47 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/O6[0]                                                                                                        |                                                                                                                                                                                                                             |               12 |             47 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2                                     |                                                                                                                                                                                                                             |               11 |             56 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/n_0_gfwd_rev_pipeline1.storage_data1[73]_i_1__0             |                                                                                                                                                                                                                             |               17 |             56 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1                                    |                                                                                                                                                                                                                             |               11 |             56 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/n_0_gfwd_rev_pipeline1.storage_data1[73]_i_1          |                                                                                                                                                                                                                             |               15 |             56 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                  |                                                                                                                                                                                                                             |               13 |             56 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O5[0]                                 |                                                                                                                                                                                                                             |               16 |             56 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                    |               18 |             70 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                    |               15 |             70 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                             |               11 |             88 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                             |               11 |             88 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               | Twin_ADC_controller/Interface_ADC_0/U0/Interface_uub_v1_0_S00_AXI_inst/test_uub0/SS[0]                                                                                                                                      |              126 |            247 |
|  processing_system7_0/inst/FCLK_CLK0 | Twin_ADC_controller/Interface_ADC_0/U0/Interface_uub_v1_0_S00_AXI_inst/test_uub0/n_0_out_data_a_p2[0][12]_i_1                                                                                                                 | Twin_ADC_controller/Interface_ADC_0/U0/Interface_uub_v1_0_S00_AXI_inst/test_uub0/SS[0]                                                                                                                                      |              113 |            312 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                               |                                                                                                                                                                                                                             |              115 |            319 |
+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


