Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May 16 00:55:50 2020
| Host         : ESL16 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Level_control_sets_placed.rpt
| Design       : Top_Level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           11 |
| No           | No                    | Yes                    |              50 |           11 |
| No           | Yes                   | No                     |              44 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------+-----------------------+------------------+----------------+
|             Clock Signal            | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------+-----------------------+------------------+----------------+
|  count_divider/out_clock_reg_0      |               |                       |                1 |              1 |
|  PromptCounter/prompt_clr_signal__0 |               |                       |                1 |              1 |
|  bit_counter0/tmpD                  |               |                       |                1 |              1 |
|  PromptCounter/current_state__0     |               |                       |                1 |              1 |
|  PromptCounter/DP_sig_prompt__0     |               |                       |                1 |              1 |
|  bit_counter1/tmpD_reg_0            |               |                       |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                |               |                       |                1 |              2 |
| ~current_state_BUFG[0]              |               |                       |                2 |              3 |
|  count_divider/out_clock_reg_0      |               | bit_counter0/eqOp_n_0 |                1 |              4 |
|  bit_counter0/tmpD                  |               | bit_counter1/eqOp_n_0 |                1 |              4 |
|  bit_counter1/tmpD_reg_0            |               | bit_counter2/eqOp_n_0 |                1 |              4 |
|  bit_counter2/tmpD_reg_0            |               | bit_counter3/eqOp_n_0 |                1 |              4 |
|  prompt_divider/CLK                 |               | prompt_clr_signal     |                1 |              4 |
|  current_state_BUFG[0]              |               |                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                |               | count_divider/E[0]    |                4 |             18 |
|  CLK100MHZ_IBUF_BUFG                |               | disp_divider/clear    |                7 |             28 |
|  CLK100MHZ_IBUF_BUFG                |               | current_state_BUFG[0] |                6 |             28 |
+-------------------------------------+---------------+-----------------------+------------------+----------------+


