Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri May 14 09:25:39 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file ElectricGoKart_wrapper_timing_summary_routed.rpt -pb ElectricGoKart_wrapper_timing_summary_routed.pb -rpx ElectricGoKart_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ElectricGoKart_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.083       -1.796                      4                 3743        0.019        0.000                      0                 3743        4.020        0.000                       0                  1704  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                     ------------           ----------      --------------
VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {0.000 560.000}        1120.000        0.893           
VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock    {0.000 10.000}         20.000          50.000          
clk_fpga_0                                                                                {0.000 5.000}          10.000          100.000         
  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock        {0.000 560.000}        1120.000        0.893           
  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock          {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                0.490        0.000                      0                 3533        0.019        0.000                      0                 3533        4.020        0.000                       0                  1616  
  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock     1113.091        0.000                      0                   91        0.197        0.000                      0                   91      559.500        0.000                       0                    51  
  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock         14.826        0.000                      0                   37        0.179        0.000                      0                   37        9.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                To Clock                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                --------                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                                                                                VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock       -1.083       -1.083                      1                    1        2.899        0.000                      0                    1  
ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock          VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock      550.020        0.000                      0                    1        2.904        0.000                      0                    1  
ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock            VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock          9.673        0.000                      0                    3        2.992        0.000                      0                    3  
ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock          clk_fpga_0                                                                                      6.847        0.000                      0                    9        0.295        0.000                      0                    9  
ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock            clk_fpga_0                                                                                     -0.329       -0.714                      3                    5        0.324        0.000                      0                    5  
VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock             1112.523        0.000                      0                   34        0.156        0.000                      0                   34  
clk_fpga_0                                                                                ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock                4.635        0.000                      0                   51        0.462        0.000                      0                   51  
clk_fpga_0                                                                                ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock                  4.757        0.000                      0                   40        0.189        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Relay_tri_io[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 4.002ns (64.429%)  route 2.210ns (35.571%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.736     3.044    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y26         FDSE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDSE (Prop_fdse_C_Q)         0.456     3.500 f  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/Q
                         net (fo=4, routed)           2.210     5.710    Main_Relay_tri_iobuf_0/T
    W16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.546     9.256 r  Main_Relay_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     9.256    Main_Relay_tri_io[0]
    W16                                                               r  Main_Relay_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_io[1]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 4.089ns (66.048%)  route 2.102ns (33.952%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y41         FDSE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDSE (Prop_fdse_C_Q)         0.456     3.517 f  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           2.102     5.619    Digital_IO_tri_iobuf_1/T
    W15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.633     9.252 r  Digital_IO_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     9.252    Digital_IO_tri_io[1]
    W15                                                               r  Digital_IO_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_io[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 4.095ns (67.071%)  route 2.011ns (32.929%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y41         FDSE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDSE (Prop_fdse_C_Q)         0.456     3.517 f  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/Q
                         net (fo=3, routed)           2.011     5.528    Digital_IO_tri_iobuf_0/T
    V15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.639     9.167 r  Digital_IO_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     9.167    Digital_IO_tri_io[0]
    V15                                                               r  Digital_IO_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_io[2]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 4.091ns (67.670%)  route 1.955ns (32.330%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y43         FDSE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDSE (Prop_fdse_C_Q)         0.456     3.518 f  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           1.955     5.473    Digital_IO_tri_iobuf_2/T
    T11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.635     9.108 r  Digital_IO_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     9.108    Digital_IO_tri_io[2]
    T11                                                               r  Digital_IO_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_io[4]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 4.156ns (68.787%)  route 1.886ns (31.213%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y41         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           1.886     5.465    Digital_IO_tri_iobuf_4/I
    W14                  OBUFT (Prop_obuft_I_O)       3.638     9.102 r  Digital_IO_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     9.102    Digital_IO_tri_io[4]
    W14                                                               r  Digital_IO_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_io[3]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 4.130ns (69.328%)  route 1.827ns (30.672%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y44         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           1.827     5.407    Digital_IO_tri_iobuf_3/I
    T10                  OBUFT (Prop_obuft_I_O)       3.612     9.019 r  Digital_IO_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     9.019    Digital_IO_tri_io[3]
    T10                                                               r  Digital_IO_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Relay_tri_io[1]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 3.984ns (68.314%)  route 1.848ns (31.686%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.755     3.063    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y48         FDSE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDSE (Prop_fdse_C_Q)         0.456     3.519 f  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=4, routed)           1.848     5.367    Main_Relay_tri_iobuf_1/T
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.528     8.895 r  Main_Relay_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     8.895    Main_Relay_tri_io[1]
    J15                                                               r  Main_Relay_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Precharge_En_tri_o[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 4.105ns (70.717%)  route 1.700ns (29.283%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.751     3.059    ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y41         FDRE                                         r  ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518     3.577 r  ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.700     5.277    Precharge_En_tri_o_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.587     8.864 r  Precharge_En_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.864    Precharge_En_tri_o[0]
    V12                                                               r  Precharge_En_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.906ns (28.043%)  route 4.891ns (71.957%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.765     3.073    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          1.960     6.367    ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.124     6.491 r  ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.803     7.294    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y35         LUT4 (Prop_lut4_I2_O)        0.117     7.411 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=12, routed)          1.117     8.528    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X39Y25         LUT4 (Prop_lut4_I0_O)        0.331     8.859 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           1.011     9.869    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/p_1_in[16]
    SLICE_X41Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.569    12.761    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                         clock pessimism              0.130    12.891    
                         clock uncertainty           -0.154    12.737    
    SLICE_X41Y16         FDRE (Setup_fdre_C_CE)      -0.205    12.532    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.906ns (28.043%)  route 4.891ns (71.957%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.765     3.073    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          1.960     6.367    ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.124     6.491 r  ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.803     7.294    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y35         LUT4 (Prop_lut4_I2_O)        0.117     7.411 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=12, routed)          1.117     8.528    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X39Y25         LUT4 (Prop_lut4_I0_O)        0.331     8.859 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           1.011     9.869    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/p_1_in[16]
    SLICE_X41Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.569    12.761    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                         clock pessimism              0.130    12.891    
                         clock uncertainty           -0.154    12.737    
    SLICE_X41Y16         FDRE (Setup_fdre_C_CE)      -0.205    12.532    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  2.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.140%)  route 0.235ns (58.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.558     0.899    ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X24Y38         FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.235     1.297    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X16Y37         SRLC32E                                      r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.827     1.197    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y37         SRLC32E                                      r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.034     1.163    
    SLICE_X16Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.278    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.913%)  route 0.228ns (64.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.559     0.900    ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y40         FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.228     1.256    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X16Y42         SRLC32E                                      r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.830     1.200    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y42         SRLC32E                                      r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.034     1.166    
    SLICE_X16Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.230    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_wrack_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.213ns (50.144%)  route 0.212ns (49.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.564     0.905    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y48         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/Q
                         net (fo=4, routed)           0.212     1.280    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_18_in
    SLICE_X16Y50         LUT4 (Prop_lut4_I2_O)        0.049     1.329 r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/dummy_local_reg_wrack_d1_i_1/O
                         net (fo=1, routed)           0.000     1.329    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I_n_64
    SLICE_X16Y50         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_wrack_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.831     1.201    ElectricGoKart_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_wrack_d1_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.131     1.303    ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_wrack_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.670%)  route 0.212ns (50.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.564     0.905    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y48         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/Q
                         net (fo=4, routed)           0.212     1.280    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_18_in
    SLICE_X16Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.325 r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/dummy_local_reg_rdack_i_1/O
                         net (fo=1, routed)           0.000     1.325    ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_rdack0
    SLICE_X16Y50         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.831     1.201    ElectricGoKart_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_rdack_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.121     1.293    ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_rdack_reg
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.584     0.925    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y40          FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.115     1.181    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X0Y40          SRLC32E                                      r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850     1.220    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.582     0.923    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.116     1.180    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X4Y41          SRLC32E                                      r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.852     1.222    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.077    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_wrack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.211ns (41.733%)  route 0.295ns (58.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.564     0.905    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y48         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/Q
                         net (fo=4, routed)           0.295     1.363    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_18_in
    SLICE_X16Y50         LUT5 (Prop_lut5_I1_O)        0.047     1.410 r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/dummy_local_reg_wrack_i_1/O
                         net (fo=1, routed)           0.000     1.410    ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_wrack0
    SLICE_X16Y50         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_wrack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.831     1.201    ElectricGoKart_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_wrack_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.131     1.303    ElectricGoKart_i/xadc_wiz_0/U0/dummy_local_reg_wrack_reg
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.577     0.918    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y24         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=1, routed)           0.056     1.115    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg2[15]
    SLICE_X38Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.160 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.160    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X38Y24         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.843     1.213    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y24         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.282     0.931    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.120     1.051    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.492%)  route 0.310ns (62.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.564     0.905    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X18Y47         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i_reg[24]/Q
                         net (fo=14, routed)          0.310     1.356    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i_reg[24]_0
    SLICE_X16Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.401 r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[14]_i_1/O
                         net (fo=1, routed)           0.000     1.401    ElectricGoKart_i/xadc_wiz_0/U0/Sysmon_IP2Bus_Data[14]
    SLICE_X16Y55         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.830     1.200    ElectricGoKart_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X16Y55         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[14]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X16Y55         FDRE (Hold_fdre_C_D)         0.120     1.291    ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.291%)  route 0.229ns (60.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583     0.924    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y46          FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.229     1.300    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[21]
    SLICE_X3Y50          FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.853     1.223    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)        -0.007     1.187    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y18   ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y30   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/clk_div_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y39   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y36   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y39   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y39   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y39   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y39   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y37   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y40   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y42   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y47    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y42   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y40   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y40   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y40   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack     1113.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      559.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1113.091ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.571ns  (logic 1.067ns (16.239%)  route 5.504ns (83.761%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 1683.669 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.266ns = ( 564.266 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.761   564.266    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.459   564.725 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.977   565.701    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.153   565.854 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.804   567.659    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I4_O)        0.331   567.990 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.723   570.713    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I1_O)        0.124   570.837 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000   570.837    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.544  1683.669    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.381  1684.049    
                         clock uncertainty           -0.154  1683.895    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.032  1683.927    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1683.927    
                         arrival time                        -570.836    
  -------------------------------------------------------------------
                         slack                               1113.091    

Slack (MET) :             1113.094ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.570ns  (logic 1.067ns (16.241%)  route 5.503ns (83.758%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 1683.669 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.266ns = ( 564.266 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.761   564.266    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.459   564.725 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.977   565.701    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.153   565.854 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.804   567.659    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I4_O)        0.331   567.990 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.722   570.711    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X39Y19         LUT4 (Prop_lut4_I1_O)        0.124   570.836 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000   570.836    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.544  1683.669    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.381  1684.049    
                         clock uncertainty           -0.154  1683.895    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.034  1683.929    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                       1683.929    
                         arrival time                        -570.836    
  -------------------------------------------------------------------
                         slack                               1113.094    

Slack (MET) :             1113.386ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.156ns  (logic 0.943ns (15.317%)  route 5.213ns (84.682%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 1683.761 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.266ns = ( 564.266 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.761   564.266    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.459   564.725 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.977   565.701    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.153   565.854 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.804   567.659    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I4_O)        0.331   567.990 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.432   570.422    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X36Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.637  1683.761    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.404  1684.165    
                         clock uncertainty           -0.154  1684.010    
    SLICE_X36Y21         FDRE (Setup_fdre_C_CE)      -0.202  1683.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                       1683.808    
                         arrival time                        -570.422    
  -------------------------------------------------------------------
                         slack                               1113.386    

Slack (MET) :             1113.567ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.824ns  (logic 0.943ns (16.191%)  route 4.881ns (83.809%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 1683.632 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.266ns = ( 564.266 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.761   564.266    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.459   564.725 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.977   565.701    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.153   565.854 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.804   567.659    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I4_O)        0.331   567.990 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.100   570.090    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508  1683.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.381  1684.013    
                         clock uncertainty           -0.154  1683.859    
    SLICE_X37Y20         FDRE (Setup_fdre_C_CE)      -0.202  1683.657    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]
  -------------------------------------------------------------------
                         required time                       1683.657    
                         arrival time                        -570.090    
  -------------------------------------------------------------------
                         slack                               1113.567    

Slack (MET) :             1113.567ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.824ns  (logic 0.943ns (16.191%)  route 4.881ns (83.809%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 1683.632 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.266ns = ( 564.266 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.761   564.266    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.459   564.725 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.977   565.701    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.153   565.854 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.804   567.659    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I4_O)        0.331   567.990 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.100   570.090    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508  1683.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.381  1684.013    
                         clock uncertainty           -0.154  1683.859    
    SLICE_X37Y20         FDRE (Setup_fdre_C_CE)      -0.202  1683.657    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                       1683.657    
                         arrival time                        -570.090    
  -------------------------------------------------------------------
                         slack                               1113.567    

Slack (MET) :             1113.567ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.824ns  (logic 0.943ns (16.191%)  route 4.881ns (83.809%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 1683.632 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.266ns = ( 564.266 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.761   564.266    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.459   564.725 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.977   565.701    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.153   565.854 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.804   567.659    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I4_O)        0.331   567.990 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.100   570.090    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508  1683.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.381  1684.013    
                         clock uncertainty           -0.154  1683.859    
    SLICE_X37Y20         FDRE (Setup_fdre_C_CE)      -0.202  1683.657    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                       1683.657    
                         arrival time                        -570.090    
  -------------------------------------------------------------------
                         slack                               1113.567    

Slack (MET) :             1113.567ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.824ns  (logic 0.943ns (16.191%)  route 4.881ns (83.809%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 1683.632 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.266ns = ( 564.266 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.761   564.266    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.459   564.725 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.977   565.701    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.153   565.854 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.804   567.659    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I4_O)        0.331   567.990 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.100   570.090    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508  1683.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.381  1684.013    
                         clock uncertainty           -0.154  1683.859    
    SLICE_X36Y20         FDRE (Setup_fdre_C_CE)      -0.202  1683.657    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                       1683.657    
                         arrival time                        -570.090    
  -------------------------------------------------------------------
                         slack                               1113.567    

Slack (MET) :             1113.567ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.824ns  (logic 0.943ns (16.191%)  route 4.881ns (83.809%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 1683.632 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.266ns = ( 564.266 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.761   564.266    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.459   564.725 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.977   565.701    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.153   565.854 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.804   567.659    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I4_O)        0.331   567.990 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.100   570.090    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508  1683.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.381  1684.013    
                         clock uncertainty           -0.154  1683.859    
    SLICE_X36Y20         FDRE (Setup_fdre_C_CE)      -0.202  1683.657    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                       1683.657    
                         arrival time                        -570.090    
  -------------------------------------------------------------------
                         slack                               1113.567    

Slack (MET) :             1113.569ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.974ns  (logic 0.943ns (15.785%)  route 5.031ns (84.214%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 1683.761 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.266ns = ( 564.266 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.761   564.266    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.459   564.725 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.977   565.701    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.153   565.854 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.804   567.659    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I4_O)        0.331   567.990 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.250   570.240    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.637  1683.761    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.404  1684.165    
                         clock uncertainty           -0.154  1684.010    
    SLICE_X37Y21         FDRE (Setup_fdre_C_CE)      -0.202  1683.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                       1683.808    
                         arrival time                        -570.240    
  -------------------------------------------------------------------
                         slack                               1113.569    

Slack (MET) :             1113.569ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.974ns  (logic 0.943ns (15.785%)  route 5.031ns (84.214%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 1683.761 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.266ns = ( 564.266 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.761   564.266    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.459   564.725 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.977   565.701    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.153   565.854 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.804   567.659    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I4_O)        0.331   567.990 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.250   570.240    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.637  1683.761    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.404  1684.165    
                         clock uncertainty           -0.154  1684.010    
    SLICE_X37Y21         FDRE (Setup_fdre_C_CE)      -0.202  1683.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                       1683.808    
                         arrival time                        -570.240    
  -------------------------------------------------------------------
                         slack                               1113.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.326ns  (logic 0.212ns (65.099%)  route 0.114ns (34.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 561.788 - 560.000 ) 
    Source Clock Delay      (SCD):    1.427ns = ( 561.427 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.362   561.427    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.167   561.594 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/Q
                         net (fo=2, routed)           0.114   561.707    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.045   561.752 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]_i_1/O
                         net (fo=1, routed)           0.000   561.752    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.393   561.788    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.330   561.457    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.098   561.555    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.555    
                         arrival time                         561.752    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.326ns  (logic 0.191ns (58.641%)  route 0.135ns (41.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 561.712 - 560.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 561.350 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.286   561.350    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.146   561.496 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/Q
                         net (fo=9, routed)           0.135   561.631    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.045   561.676 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_1/O
                         net (fo=1, routed)           0.000   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.317   561.712    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.361   561.350    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.099   561.449    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.450    
                         arrival time                         561.676    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.668%)  route 0.149ns (41.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 561.727 - 560.000 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 561.368 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.303   561.368    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.167   561.535 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/Q
                         net (fo=2, routed)           0.149   561.684    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.045   561.729 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1/O
                         net (fo=1, routed)           0.000   561.729    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.332   561.727    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.359   561.368    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.125   561.493    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.493    
                         arrival time                         561.729    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.668%)  route 0.149ns (41.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 561.796 - 560.000 ) 
    Source Clock Delay      (SCD):    1.427ns = ( 561.427 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.362   561.427    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.167   561.594 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/Q
                         net (fo=2, routed)           0.149   561.743    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]
    SLICE_X38Y21         LUT6 (Prop_lut6_I5_O)        0.045   561.788 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1/O
                         net (fo=1, routed)           0.000   561.788    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1_n_0
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.401   561.796    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.369   561.427    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.125   561.552    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                       -561.552    
                         arrival time                         561.788    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.349ns  (logic 0.191ns (54.778%)  route 0.158ns (45.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 561.727 - 560.000 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 561.368 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.303   561.368    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.146   561.514 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.158   561.671    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[1]
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.045   561.716 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000   561.716    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.332   561.727    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.359   561.368    
    SLICE_X39Y19         FDRE (Hold_fdre_C_D)         0.099   561.467    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.467    
                         arrival time                         561.716    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.533ns  (logic 0.360ns (67.532%)  route 0.173ns (32.465%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 561.781 - 560.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 561.289 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.225   561.289    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.146   561.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/Q
                         net (fo=3, routed)           0.173   561.608    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.045   561.653 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[8]_i_2/O
                         net (fo=1, routed)           0.000   561.653    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[8]_i_2_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   561.768 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   561.768    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054   561.822 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000   561.822    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]_i_1_n_7
    SLICE_X40Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.386   561.781    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.330   561.450    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.112   561.562    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]
  -------------------------------------------------------------------
                         required time                       -561.562    
                         arrival time                         561.822    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.166%)  route 0.168ns (46.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 561.727 - 560.000 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 561.368 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.303   561.368    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.146   561.514 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.168   561.682    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[0]
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.045   561.727 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000   561.727    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.332   561.727    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.359   561.368    
    SLICE_X39Y19         FDRE (Hold_fdre_C_D)         0.098   561.466    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.466    
                         arrival time                         561.727    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.158%)  route 0.168ns (46.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 561.796 - 560.000 ) 
    Source Clock Delay      (SCD):    1.427ns = ( 561.427 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.362   561.427    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.146   561.573 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/Q
                         net (fo=2, routed)           0.168   561.741    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]
    SLICE_X39Y21         LUT6 (Prop_lut6_I5_O)        0.045   561.786 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000   561.786    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1_n_0
    SLICE_X39Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.401   561.796    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.369   561.427    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.098   561.525    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                       -561.525    
                         arrival time                         561.786    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.734%)  route 0.175ns (45.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 561.796 - 560.000 ) 
    Source Clock Delay      (SCD):    1.427ns = ( 561.427 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.362   561.427    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.167   561.594 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/Q
                         net (fo=2, routed)           0.175   561.769    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]
    SLICE_X38Y21         LUT6 (Prop_lut6_I5_O)        0.045   561.814 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1/O
                         net (fo=1, routed)           0.000   561.814    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1_n_0
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.401   561.796    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.369   561.427    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.124   561.551    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.551    
                         arrival time                         561.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.544ns  (logic 0.371ns (68.192%)  route 0.173ns (31.811%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 561.781 - 560.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 561.289 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.225   561.289    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.146   561.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/Q
                         net (fo=3, routed)           0.173   561.608    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.045   561.653 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[8]_i_2/O
                         net (fo=1, routed)           0.000   561.653    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[8]_i_2_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   561.768 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   561.768    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065   561.833 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000   561.833    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]_i_1_n_5
    SLICE_X40Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.386   561.781    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.330   561.450    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.112   561.562    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]
  -------------------------------------------------------------------
                         required time                       -561.562    
                         arrival time                         561.833    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
Waveform(ns):       { 0.000 560.000 }
Period(ns):         1120.000
Sources:            { ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X39Y19  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X39Y19  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X39Y20  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X38Y21  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X38Y21  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X38Y20  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X38Y21  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X38Y21  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X39Y21  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X38Y19  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X40Y22  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X40Y22  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X40Y22  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X40Y22  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X39Y19  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X39Y19  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X39Y19  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X39Y19  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X39Y20  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X39Y20  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X39Y19  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X39Y19  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X39Y20  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X38Y21  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X38Y21  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X38Y20  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X38Y21  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X38Y21  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X39Y21  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X38Y19  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack       14.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.826ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.828ns (17.207%)  route 3.984ns (82.794%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 23.811 - 20.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.955     4.458    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/Q
                         net (fo=10, routed)          0.764     5.678    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.802 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16/O
                         net (fo=1, routed)           1.143     6.945    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.069 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=33, routed)          2.078     9.146    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.270 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.270    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[19]_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.687    23.811    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/C
                         clock pessimism              0.410    24.221    
                         clock uncertainty           -0.154    24.067    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.029    24.096    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         24.096    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 14.826    

Slack (MET) :             14.855ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.828ns (17.305%)  route 3.957ns (82.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 23.811 - 20.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.955     4.458    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/Q
                         net (fo=10, routed)          0.764     5.678    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.802 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16/O
                         net (fo=1, routed)           1.143     6.945    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.069 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=33, routed)          2.050     9.119    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.243    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[20]_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.687    23.811    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/C
                         clock pessimism              0.410    24.221    
                         clock uncertainty           -0.154    24.067    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.031    24.098    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         24.098    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                 14.855    

Slack (MET) :             14.860ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.828ns (17.260%)  route 3.969ns (82.740%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 23.828 - 20.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.955     4.458    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/Q
                         net (fo=10, routed)          0.764     5.678    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.802 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16/O
                         net (fo=1, routed)           1.143     6.945    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.069 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=33, routed)          2.063     9.131    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.255 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.255    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[30]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.705    23.828    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/C
                         clock pessimism              0.410    24.239    
                         clock uncertainty           -0.154    24.085    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.031    24.116    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         24.116    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                 14.860    

Slack (MET) :             14.879ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.828ns (17.772%)  route 3.831ns (82.228%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.478ns = ( 23.478 - 20.000 ) 
    Source Clock Delay      (SCD):    4.195ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.692     4.195    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     4.651 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]/Q
                         net (fo=13, routed)          1.179     5.830    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[9]
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12/O
                         net (fo=4, routed)           1.018     6.973    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.097 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.633     8.730    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.854 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.854    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]_i_1_n_0
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.355    23.478    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                         clock pessimism              0.379    23.858    
                         clock uncertainty           -0.154    23.704    
    SLICE_X39Y29         FDRE (Setup_fdre_C_D)        0.029    23.733    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         23.733    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                 14.879    

Slack (MET) :             14.942ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.828ns (16.779%)  route 4.107ns (83.221%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 23.981 - 20.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.955     4.458    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/Q
                         net (fo=10, routed)          0.764     5.678    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.802 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16/O
                         net (fo=1, routed)           1.143     6.945    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.069 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=33, routed)          2.200     9.269    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.393    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[24]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.857    23.981    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/C
                         clock pessimism              0.477    24.458    
                         clock uncertainty           -0.154    24.304    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.031    24.335    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         24.335    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                 14.942    

Slack (MET) :             15.046ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.828ns (17.929%)  route 3.790ns (82.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 23.837 - 20.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.955     4.458    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/Q
                         net (fo=10, routed)          0.764     5.678    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.802 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16/O
                         net (fo=1, routed)           1.143     6.945    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.069 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=33, routed)          1.884     8.953    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.077 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.077    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[17]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.714    23.837    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/C
                         clock pessimism              0.410    24.248    
                         clock uncertainty           -0.154    24.094    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)        0.029    24.123    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         24.123    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                 15.046    

Slack (MET) :             15.049ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.828ns (17.932%)  route 3.789ns (82.068%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 23.837 - 20.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.955     4.458    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/Q
                         net (fo=10, routed)          0.764     5.678    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.802 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16/O
                         net (fo=1, routed)           1.143     6.945    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.069 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=33, routed)          1.883     8.952    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.076 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.076    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[18]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.714    23.837    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/C
                         clock pessimism              0.410    24.248    
                         clock uncertainty           -0.154    24.094    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)        0.031    24.125    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         24.125    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                 15.049    

Slack (MET) :             15.091ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.828ns (18.141%)  route 3.736ns (81.859%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 23.828 - 20.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.955     4.458    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/Q
                         net (fo=10, routed)          0.764     5.678    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.802 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16/O
                         net (fo=1, routed)           1.143     6.945    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.069 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=33, routed)          1.830     8.898    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.022    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[26]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.705    23.828    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/C
                         clock pessimism              0.410    24.239    
                         clock uncertainty           -0.154    24.085    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.029    24.114    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         24.114    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                 15.091    

Slack (MET) :             15.095ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.828ns (18.149%)  route 3.734ns (81.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 23.828 - 20.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.955     4.458    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/Q
                         net (fo=10, routed)          0.764     5.678    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.802 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16/O
                         net (fo=1, routed)           1.143     6.945    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.069 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=33, routed)          1.828     8.896    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.020 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.020    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[28]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.705    23.828    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/C
                         clock pessimism              0.410    24.239    
                         clock uncertainty           -0.154    24.085    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.031    24.116    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         24.116    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 15.095    

Slack (MET) :             15.098ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.828ns (18.703%)  route 3.599ns (81.297%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 23.726 - 20.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.955     4.458    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/Q
                         net (fo=10, routed)          0.764     5.678    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.802 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16/O
                         net (fo=1, routed)           1.143     6.945    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_16_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.069 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=33, routed)          1.693     8.761    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.885    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[9]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.603    23.726    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]/C
                         clock pessimism              0.379    24.106    
                         clock uncertainty           -0.154    23.952    
    SLICE_X39Y30         FDRE (Setup_fdre_C_D)        0.032    23.984    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         23.984    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                 15.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.890%)  route 0.166ns (47.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.319     1.381    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.522 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/Q
                         net (fo=17, routed)          0.166     1.688    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[10]
    SLICE_X39Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.733 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_i_1/O
                         net (fo=1, routed)           0.000     1.733    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.410     1.803    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                         clock pessimism             -0.340     1.462    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.092     1.554    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.918%)  route 0.379ns (67.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.247     1.309    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.450 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/Q
                         net (fo=14, routed)          0.379     1.829    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[2]
    SLICE_X42Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_2/O
                         net (fo=1, routed)           0.000     1.874    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_2_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.375     1.768    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                         clock pessimism             -0.330     1.438    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.120     1.558    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.576%)  route 0.260ns (55.424%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.333     1.396    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     1.560 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.260     1.819    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[0]
    SLICE_X42Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.864 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp[0]
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.375     1.768    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
                         clock pessimism             -0.372     1.396    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.121     1.517    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.618ns (71.741%)  route 0.243ns (28.259%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.193     1.255    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.396 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/Q
                         net (fo=17, routed)          0.141     1.537    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.582 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.582    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[8]_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.697 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.697    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]_i_2_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.736 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.736    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_2_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.775 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.775    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.814 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.814    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.904 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.102     2.007    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp__0[24]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.110     2.117 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.117    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[24]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.592     1.985    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/C
                         clock pessimism             -0.330     1.655    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.092     1.747    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.591ns (66.724%)  route 0.295ns (33.276%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.193     1.255    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.396 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/Q
                         net (fo=17, routed)          0.141     1.537    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.582 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.582    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[8]_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.697 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.697    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]_i_2_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.736 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.736    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_2_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.775 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.775    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.814 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.814    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.879 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.153     2.033    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp__0[23]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.108     2.141 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.141    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[23]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.592     1.985    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/C
                         clock pessimism             -0.330     1.655    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.091     1.746    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.231ns (31.583%)  route 0.500ns (68.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.368     1.430    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.194     1.765    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          0.307     2.117    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.045     2.162 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.162    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.592     1.985    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                         clock pessimism             -0.330     1.655    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.092     1.747    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.618ns (67.841%)  route 0.293ns (32.159%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.193     1.255    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.396 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/Q
                         net (fo=17, routed)          0.141     1.537    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.582 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.582    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[8]_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.697 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.697    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]_i_2_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.736 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.736    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_2_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.775 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.775    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.814 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.814    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.853 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.853    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.907 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.152     2.059    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp__0[25]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.107     2.166 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.166    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[25]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.592     1.985    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/C
                         clock pessimism             -0.330     1.655    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.092     1.747    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.395ns (57.954%)  route 0.287ns (42.046%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.247     1.309    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.450 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/Q
                         net (fo=14, routed)          0.160     1.610    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[2]
    SLICE_X40Y28         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.756 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.127     1.883    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp__0[3]
    SLICE_X42Y28         LUT6 (Prop_lut6_I0_O)        0.108     1.991 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.991    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[3]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.386     1.779    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/C
                         clock pessimism             -0.330     1.449    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.121     1.570    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.462ns (64.298%)  route 0.257ns (35.702%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.193     1.255    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.396 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/Q
                         net (fo=17, routed)          0.141     1.537    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.582 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.582    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[8]_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.697 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.697    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]_i_2_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.751 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.115     1.867    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp__0[9]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.107     1.974 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.974    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[9]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.360     1.753    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]/C
                         clock pessimism             -0.330     1.422    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.092     1.514    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.501ns (61.583%)  route 0.313ns (38.417%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.193     1.255    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.396 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/Q
                         net (fo=17, routed)          0.132     1.528    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]
    SLICE_X41Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.688 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.688    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.727 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.727    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_3_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.781 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.180     1.962    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/plusOp[13]
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.107     2.069 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.069    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[13]_i_1_n_0
    SLICE_X38Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.410     1.803    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
                         clock pessimism             -0.330     1.472    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.120     1.592    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.476    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y37  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y27  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y39  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y37  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y27  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y32  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y39  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            1  Failing Endpoint ,  Worst Slack       -1.083ns,  Total Violation       -1.083ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.899ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.083ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIAL_CLOCK_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        7.775ns  (logic 4.373ns (56.236%)  route 3.403ns (43.764%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 560.000 - 560.000 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 553.055 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.747   553.055    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y15         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456   553.511 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=2, routed)           0.650   554.161    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[29]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124   554.285 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8/O
                         net (fo=2, routed)           0.500   554.786    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I4_O)        0.124   554.910 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_2/O
                         net (fo=5, routed)           0.597   555.507    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_2_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.124   555.631 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0/O
                         net (fo=1, routed)           1.655   557.286    SERIAL_CLOCK_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         3.545   560.831 r  SERIAL_CLOCK_0_OBUF_inst/O
                         net (fo=0)                   0.000   560.831    SERIAL_CLOCK_0
    V20                                                               r  SERIAL_CLOCK_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         clock pessimism              0.000   560.000    
                         clock uncertainty           -0.152   559.848    
                         output delay                -0.100   559.748    
  -------------------------------------------------------------------
                         required time                        559.748    
                         arrival time                        -560.830    
  -------------------------------------------------------------------
                         slack                                 -1.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.899ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIAL_CLOCK_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        2.126ns  (logic 1.476ns (69.446%)  route 0.650ns (30.554%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 560.000 - 560.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 560.925 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.585   560.925    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141   561.066 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           0.207   561.273    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[16]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.045   561.318 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3/O
                         net (fo=5, routed)           0.117   561.435    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I2_O)        0.045   561.480 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0/O
                         net (fo=1, routed)           0.326   561.806    SERIAL_CLOCK_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.245   563.051 r  SERIAL_CLOCK_0_OBUF_inst/O
                         net (fo=0)                   0.000   563.051    SERIAL_CLOCK_0
    V20                                                               r  SERIAL_CLOCK_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         clock pessimism              0.000   560.000    
                         clock uncertainty            0.152   560.152    
                         output delay                -0.000   560.152    
  -------------------------------------------------------------------
                         required time                       -560.152    
                         arrival time                         563.051    
  -------------------------------------------------------------------
                         slack                                  2.899    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack      550.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             550.020ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            SERIAL_CLOCK_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            560.000ns  (VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 3.669ns (58.951%)  route 2.555ns (41.049%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 560.000 - 560.000 ) 
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741     3.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.900     4.405    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.529 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0/O
                         net (fo=1, routed)           1.655     6.184    SERIAL_CLOCK_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         3.545     9.728 r  SERIAL_CLOCK_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.728    SERIAL_CLOCK_0
    V20                                                               r  SERIAL_CLOCK_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         clock pessimism              0.000   560.000    
                         clock uncertainty           -0.152   559.848    
                         output delay                -0.100   559.748    
  -------------------------------------------------------------------
                         required time                        559.748    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                550.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.904ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            SERIAL_CLOCK_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.992ns  (logic 1.290ns (64.778%)  route 0.702ns (35.220%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 560.000 - 560.000 ) 
    Source Clock Delay      (SCD):    1.065ns = ( 561.065 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.376   561.440    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.045   561.485 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0/O
                         net (fo=1, routed)           0.326   561.811    SERIAL_CLOCK_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.245   563.056 f  SERIAL_CLOCK_0_OBUF_inst/O
                         net (fo=0)                   0.000   563.056    SERIAL_CLOCK_0
    V20                                                               f  SERIAL_CLOCK_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         clock pessimism              0.000   560.000    
                         clock uncertainty            0.152   560.152    
                         output delay                -0.000   560.152    
  -------------------------------------------------------------------
                         required time                       -560.152    
                         arrival time                         563.057    
  -------------------------------------------------------------------
                         slack                                  2.904    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        9.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.992ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.673ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 4.084ns (70.920%)  route 1.675ns (29.080%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.813     4.316    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     4.834 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           1.675     6.508    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566    10.075 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.075    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  9.673    

Slack (MET) :             9.697ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 4.023ns (72.507%)  route 1.526ns (27.493%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.999     4.502    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     4.958 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           1.526     6.484    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567    10.051 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.051    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  9.697    

Slack (MET) :             9.922ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 4.072ns (72.745%)  route 1.526ns (27.255%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.725     4.228    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     4.684 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           1.526     6.210    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616     9.826 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.826    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  9.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.992ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.457ns (83.852%)  route 0.281ns (16.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.344     1.407    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           0.281     1.829    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.144 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.144    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.062ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 1.431ns (80.768%)  route 0.341ns (19.232%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.380     1.442    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           0.341     1.947    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.214 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.214    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.165ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 1.409ns (83.393%)  route 0.281ns (16.607%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.565     1.627    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           0.281     2.049    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.317 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.317    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  3.165    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.719ns  (logic 0.583ns (33.915%)  route 1.136ns (66.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 572.753 - 570.000 ) 
    Source Clock Delay      (SCD):    4.231ns = ( 564.231 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.726   564.231    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.459   564.690 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/Q
                         net (fo=8, routed)           1.136   565.826    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.124   565.950 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   565.950    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.561   572.753    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.116   572.869    
                         clock uncertainty           -0.154   572.715    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.081   572.796    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                        572.796    
                         arrival time                        -565.950    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.578ns  (logic 0.583ns (36.942%)  route 0.995ns (63.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 572.753 - 570.000 ) 
    Source Clock Delay      (SCD):    4.079ns = ( 564.079 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.574   564.079    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.459   564.538 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/Q
                         net (fo=5, routed)           0.995   565.533    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124   565.657 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   565.657    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.561   572.753    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.116   572.869    
                         clock uncertainty           -0.154   572.715    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.031   572.746    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                        572.746    
                         arrival time                        -565.657    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.276ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.438ns  (logic 0.583ns (40.556%)  route 0.855ns (59.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 572.753 - 570.000 ) 
    Source Clock Delay      (SCD):    4.079ns = ( 564.079 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.574   564.079    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.459   564.538 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/Q
                         net (fo=10, routed)          0.855   565.392    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.124   565.516 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   565.516    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.561   572.753    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.116   572.869    
                         clock uncertainty           -0.154   572.715    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.077   572.792    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                        572.792    
                         arrival time                        -565.516    
  -------------------------------------------------------------------
                         slack                                  7.276    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.378ns  (logic 0.583ns (42.315%)  route 0.795ns (57.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 572.753 - 570.000 ) 
    Source Clock Delay      (SCD):    4.079ns = ( 564.079 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.574   564.079    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.459   564.538 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/Q
                         net (fo=9, routed)           0.795   565.333    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124   565.457 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   565.457    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.561   572.753    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.116   572.869    
                         clock uncertainty           -0.154   572.715    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.029   572.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                        572.744    
                         arrival time                        -565.457    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.376ns  (logic 0.583ns (42.372%)  route 0.793ns (57.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 572.753 - 570.000 ) 
    Source Clock Delay      (SCD):    4.079ns = ( 564.079 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.574   564.079    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.459   564.538 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/Q
                         net (fo=3, routed)           0.793   565.331    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124   565.455 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   565.455    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.561   572.753    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.116   572.869    
                         clock uncertainty           -0.154   572.715    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.031   572.746    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                        572.746    
                         arrival time                        -565.455    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.134ns  (logic 0.583ns (51.407%)  route 0.551ns (48.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 572.753 - 570.000 ) 
    Source Clock Delay      (SCD):    4.231ns = ( 564.231 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.726   564.231    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.459   564.690 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/Q
                         net (fo=7, routed)           0.551   565.241    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.124   565.365 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000   565.365    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.561   572.753    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.116   572.869    
                         clock uncertainty           -0.154   572.715    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.079   572.794    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                        572.794    
                         arrival time                        -565.365    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.200ns  (logic 0.583ns (48.576%)  route 0.617ns (51.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 572.753 - 570.000 ) 
    Source Clock Delay      (SCD):    4.079ns = ( 564.079 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.574   564.079    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.459   564.538 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/Q
                         net (fo=11, routed)          0.617   565.155    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124   565.279 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   565.279    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.561   572.753    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.116   572.869    
                         clock uncertainty           -0.154   572.715    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.032   572.747    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                        572.747    
                         arrival time                        -565.279    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.948ns  (logic 0.583ns (61.510%)  route 0.365ns (38.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 572.753 - 570.000 ) 
    Source Clock Delay      (SCD):    4.231ns = ( 564.231 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.726   564.231    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.459   564.690 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/Q
                         net (fo=5, routed)           0.365   565.054    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.124   565.178 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   565.178    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.561   572.753    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.116   572.869    
                         clock uncertainty           -0.154   572.715    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.079   572.794    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        572.794    
                         arrival time                        -565.178    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.258ns  (logic 0.124ns (9.858%)  route 1.134ns (90.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 572.758 - 570.000 ) 
    Source Clock Delay      (SCD):    3.505ns = ( 563.505 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741   563.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456   563.505 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          1.134   564.639    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.124   564.763 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000   564.763    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565   572.758    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism              0.116   572.873    
                         clock uncertainty           -0.154   572.719    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)        0.029   572.748    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                        572.748    
                         arrival time                        -564.763    
  -------------------------------------------------------------------
                         slack                                  7.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.045ns (8.774%)  route 0.468ns (91.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583     0.924    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.468     1.532    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.577 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     1.577    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850     1.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism             -0.029     1.191    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.091     1.282    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.332ns  (logic 0.191ns (57.556%)  route 0.141ns (42.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 561.216 - 560.000 ) 
    Source Clock Delay      (SCD):    1.416ns = ( 561.416 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.352   561.416    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.146   561.562 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/Q
                         net (fo=5, routed)           0.141   561.703    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.045   561.748 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   561.748    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.846   561.216    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.029   561.187    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.121   561.308    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                       -561.308    
                         arrival time                         561.748    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.405ns  (logic 0.191ns (47.153%)  route 0.214ns (52.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 561.216 - 560.000 ) 
    Source Clock Delay      (SCD):    1.416ns = ( 561.416 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.352   561.416    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.146   561.562 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/Q
                         net (fo=7, routed)           0.214   561.776    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.045   561.821 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000   561.821    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.846   561.216    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.029   561.187    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.121   561.308    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                       -561.308    
                         arrival time                         561.821    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.460ns  (logic 0.191ns (41.508%)  route 0.269ns (58.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 561.216 - 560.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 561.350 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.286   561.350    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.146   561.496 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/Q
                         net (fo=11, routed)          0.269   561.766    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.045   561.811 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   561.811    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.846   561.216    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.029   561.187    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.092   561.279    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.279    
                         arrival time                         561.811    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.497ns  (logic 0.191ns (38.467%)  route 0.306ns (61.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 561.216 - 560.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 561.350 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.286   561.350    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.146   561.496 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/Q
                         net (fo=10, routed)          0.306   561.802    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.045   561.847 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   561.847    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.846   561.216    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.029   561.187    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.120   561.307    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.307    
                         arrival time                         561.847    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.479ns  (logic 0.191ns (39.883%)  route 0.288ns (60.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 561.216 - 560.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 561.350 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.286   561.350    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.146   561.496 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/Q
                         net (fo=3, routed)           0.288   561.784    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.045   561.829 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   561.829    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.846   561.216    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.029   561.187    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.092   561.279    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.279    
                         arrival time                         561.829    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.489ns  (logic 0.191ns (39.080%)  route 0.298ns (60.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 561.216 - 560.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 561.350 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.286   561.350    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.146   561.496 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/Q
                         net (fo=9, routed)           0.298   561.794    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.045   561.839 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   561.839    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.846   561.216    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.029   561.187    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.091   561.278    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.278    
                         arrival time                         561.839    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.569ns  (logic 0.191ns (33.561%)  route 0.378ns (66.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 561.216 - 560.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 561.350 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.286   561.350    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.146   561.496 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/Q
                         net (fo=5, routed)           0.378   561.875    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.045   561.919 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   561.919    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.846   561.216    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.029   561.187    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.092   561.279    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                       -561.279    
                         arrival time                         561.920    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.632ns  (logic 0.191ns (30.220%)  route 0.441ns (69.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 561.216 - 560.000 ) 
    Source Clock Delay      (SCD):    1.416ns = ( 561.416 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.583   560.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141   561.064 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.352   561.416    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.146   561.562 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/Q
                         net (fo=8, routed)           0.441   562.003    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.045   562.048 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   562.048    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.846   561.216    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y22         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.029   561.187    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.121   561.308    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.308    
                         arrival time                         562.048    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  clk_fpga_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.329ns,  Total Violation       -0.714ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 4.084ns (70.920%)  route 1.675ns (29.080%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.813     4.316    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     4.834 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           1.675     6.508    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566    10.075 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.075    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 4.023ns (72.507%)  route 1.526ns (27.493%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.999     4.502    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     4.958 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           1.526     6.484    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567    10.051 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.051    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 4.072ns (72.745%)  route 1.526ns (27.255%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.725     4.228    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     4.684 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           1.526     6.210    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616     9.826 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.826    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.518ns (29.228%)  route 1.254ns (70.772%))
  Logic Levels:           0  
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.769 - 10.000 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.711     4.214    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.732 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/Q
                         net (fo=1, routed)           1.254     5.986    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_in
    SLICE_X41Y49         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.577    12.769    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X41Y49         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/C
                         clock pessimism              0.116    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)       -0.081    12.650    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.124ns (10.372%)  route 1.072ns (89.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.739     3.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.072     4.575    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y29         LUT5 (Prop_lut5_I4_O)        0.124     4.699 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     4.699    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X36Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    12.756    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism              0.116    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)        0.029    12.747    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  8.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.045ns (8.310%)  route 0.497ns (91.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    1.063ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.497     1.559    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.604 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     1.604    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X36Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism             -0.029     1.189    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.091     1.280    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.164ns (24.951%)  route 0.493ns (75.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.333     1.396    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     1.560 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/Q
                         net (fo=1, routed)           0.493     2.053    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_in
    SLICE_X41Y49         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.862     1.232    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X41Y49         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/C
                         clock pessimism             -0.029     1.203    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.066     1.269    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             3.144ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.457ns (83.852%)  route 0.281ns (16.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.344     1.407    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           0.281     1.829    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.144 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.144    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.214ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 1.431ns (80.768%)  route 0.341ns (19.232%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.380     1.442    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           0.341     1.947    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.214 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.214    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.317ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 1.409ns (83.393%)  route 0.281ns (16.607%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.581     0.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.565     1.627    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           0.281     2.049    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.317 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.317    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  3.317    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack     1112.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1112.523ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        10.926ns  (logic 1.855ns (16.974%)  route 9.071ns (83.027%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 1683.669 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.693   566.275    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124   566.399 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8/O
                         net (fo=1, routed)           1.656   568.055    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I5_O)        0.124   568.179 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.723   570.902    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I1_O)        0.124   571.026 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000   571.026    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.544  1683.669    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.669    
                         clock uncertainty           -0.152  1683.516    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.032  1683.548    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1683.548    
                         arrival time                        -571.026    
  -------------------------------------------------------------------
                         slack                               1112.523    

Slack (MET) :             1112.526ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        10.925ns  (logic 1.855ns (16.975%)  route 9.070ns (83.025%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 1683.669 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.693   566.275    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124   566.399 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8/O
                         net (fo=1, routed)           1.656   568.055    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I5_O)        0.124   568.179 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.722   570.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X39Y19         LUT4 (Prop_lut4_I1_O)        0.124   571.025 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000   571.025    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.544  1683.669    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.669    
                         clock uncertainty           -0.152  1683.516    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.034  1683.551    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                       1683.551    
                         arrival time                        -571.025    
  -------------------------------------------------------------------
                         slack                               1112.526    

Slack (MET) :             1112.795ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        10.511ns  (logic 1.731ns (16.463%)  route 8.781ns (83.537%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 1683.761 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.693   566.275    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124   566.399 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8/O
                         net (fo=1, routed)           1.656   568.055    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I5_O)        0.124   568.179 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.432   570.612    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X36Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.637  1683.761    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.761    
                         clock uncertainty           -0.152  1683.609    
    SLICE_X36Y21         FDRE (Setup_fdre_C_CE)      -0.202  1683.407    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                       1683.407    
                         arrival time                        -570.611    
  -------------------------------------------------------------------
                         slack                               1112.795    

Slack (MET) :             1112.978ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        10.329ns  (logic 1.731ns (16.754%)  route 8.598ns (83.246%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 1683.761 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.693   566.275    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124   566.399 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8/O
                         net (fo=1, routed)           1.656   568.055    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I5_O)        0.124   568.179 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.250   570.429    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.637  1683.761    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.761    
                         clock uncertainty           -0.152  1683.609    
    SLICE_X37Y21         FDRE (Setup_fdre_C_CE)      -0.202  1683.407    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                       1683.407    
                         arrival time                        -570.429    
  -------------------------------------------------------------------
                         slack                               1112.978    

Slack (MET) :             1112.978ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        10.329ns  (logic 1.731ns (16.754%)  route 8.598ns (83.246%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 1683.761 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.693   566.275    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124   566.399 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8/O
                         net (fo=1, routed)           1.656   568.055    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I5_O)        0.124   568.179 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.250   570.429    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.637  1683.761    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.761    
                         clock uncertainty           -0.152  1683.609    
    SLICE_X37Y21         FDRE (Setup_fdre_C_CE)      -0.202  1683.407    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                       1683.407    
                         arrival time                        -570.429    
  -------------------------------------------------------------------
                         slack                               1112.978    

Slack (MET) :             1112.999ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        10.179ns  (logic 1.731ns (17.000%)  route 8.449ns (83.000%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 1683.632 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.693   566.275    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124   566.399 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8/O
                         net (fo=1, routed)           1.656   568.055    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I5_O)        0.124   568.179 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.100   570.279    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508  1683.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.632    
                         clock uncertainty           -0.152  1683.480    
    SLICE_X37Y20         FDRE (Setup_fdre_C_CE)      -0.202  1683.278    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]
  -------------------------------------------------------------------
                         required time                       1683.278    
                         arrival time                        -570.279    
  -------------------------------------------------------------------
                         slack                               1112.999    

Slack (MET) :             1112.999ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        10.179ns  (logic 1.731ns (17.000%)  route 8.449ns (83.000%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 1683.632 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.693   566.275    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124   566.399 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8/O
                         net (fo=1, routed)           1.656   568.055    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I5_O)        0.124   568.179 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.100   570.279    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508  1683.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.632    
                         clock uncertainty           -0.152  1683.480    
    SLICE_X37Y20         FDRE (Setup_fdre_C_CE)      -0.202  1683.278    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                       1683.278    
                         arrival time                        -570.279    
  -------------------------------------------------------------------
                         slack                               1112.999    

Slack (MET) :             1112.999ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        10.179ns  (logic 1.731ns (17.000%)  route 8.449ns (83.000%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 1683.632 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.693   566.275    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124   566.399 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8/O
                         net (fo=1, routed)           1.656   568.055    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I5_O)        0.124   568.179 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.100   570.279    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508  1683.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.632    
                         clock uncertainty           -0.152  1683.480    
    SLICE_X37Y20         FDRE (Setup_fdre_C_CE)      -0.202  1683.278    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                       1683.278    
                         arrival time                        -570.279    
  -------------------------------------------------------------------
                         slack                               1112.999    

Slack (MET) :             1112.999ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        10.179ns  (logic 1.731ns (17.000%)  route 8.449ns (83.000%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 1683.632 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.693   566.275    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124   566.399 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8/O
                         net (fo=1, routed)           1.656   568.055    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I5_O)        0.124   568.179 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.100   570.279    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508  1683.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.632    
                         clock uncertainty           -0.152  1683.480    
    SLICE_X36Y20         FDRE (Setup_fdre_C_CE)      -0.202  1683.278    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                       1683.278    
                         arrival time                        -570.279    
  -------------------------------------------------------------------
                         slack                               1112.999    

Slack (MET) :             1112.999ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        10.179ns  (logic 1.731ns (17.000%)  route 8.449ns (83.000%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 1683.632 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.693   566.275    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.124   566.399 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8/O
                         net (fo=1, routed)           1.656   568.055    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_8_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I5_O)        0.124   568.179 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          2.100   570.279    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565  1682.757    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367  1683.124 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508  1683.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.632    
                         clock uncertainty           -0.152  1683.480    
    SLICE_X36Y20         FDRE (Setup_fdre_C_CE)      -0.202  1683.278    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                       1683.278    
                         arrival time                        -570.279    
  -------------------------------------------------------------------
                         slack                               1112.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.160ns  (logic 0.305ns (14.100%)  route 1.855ns (85.900%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 561.727 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           1.855   562.115    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.045   562.160 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1/O
                         net (fo=1, routed)           0.000   562.160    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.332   561.727    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.727    
                         clock uncertainty            0.152   561.879    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.125   562.004    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       -562.004    
                         arrival time                         562.160    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.188ns  (logic 0.305ns (13.919%)  route 1.883ns (86.080%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 561.727 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           1.883   562.143    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.045   562.188 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1/O
                         net (fo=1, routed)           0.000   562.188    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.332   561.727    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.727    
                         clock uncertainty            0.152   561.879    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.125   562.004    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                       -562.004    
                         arrival time                         562.188    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.285ns  (logic 0.305ns (13.329%)  route 1.980ns (86.671%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 561.796 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           1.980   562.240    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.045   562.285 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1/O
                         net (fo=1, routed)           0.000   562.285    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1_n_0
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.401   561.796    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.796    
                         clock uncertainty            0.152   561.948    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.125   562.073    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                       -562.073    
                         arrival time                         562.285    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.319ns  (logic 0.305ns (13.133%)  route 2.014ns (86.867%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 561.796 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.014   562.274    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.045   562.319 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1/O
                         net (fo=1, routed)           0.000   562.319    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1_n_0
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.401   561.796    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.796    
                         clock uncertainty            0.152   561.948    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.125   562.073    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       -562.073    
                         arrival time                         562.319    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.324ns  (logic 0.305ns (13.105%)  route 2.019ns (86.895%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 561.796 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.019   562.279    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.045   562.324 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1/O
                         net (fo=1, routed)           0.000   562.324    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1_n_0
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.401   561.796    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.796    
                         clock uncertainty            0.152   561.948    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.124   562.072    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       -562.072    
                         arrival time                         562.324    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.316ns  (logic 0.305ns (13.150%)  route 2.011ns (86.850%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 561.796 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.011   562.271    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.045   562.316 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000   562.316    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1_n_0
    SLICE_X39Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.401   561.796    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.796    
                         clock uncertainty            0.152   561.948    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.098   562.046    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                       -562.046    
                         arrival time                         562.316    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.261ns  (logic 0.295ns (13.065%)  route 1.965ns (86.934%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 561.727 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    T20                                               0.000   560.000 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         0.250   560.250 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           1.965   562.216    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X39Y19         LUT6 (Prop_lut6_I2_O)        0.045   562.261 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000   562.261    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.332   561.727    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.727    
                         clock uncertainty            0.152   561.879    
    SLICE_X39Y19         FDRE (Hold_fdre_C_D)         0.098   561.977    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.977    
                         arrival time                         562.261    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.389ns  (logic 0.305ns (12.748%)  route 2.085ns (87.252%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 561.802 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.085   562.344    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.045   562.389 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1/O
                         net (fo=1, routed)           0.000   562.389    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1_n_0
    SLICE_X38Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.407   561.802    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.802    
                         clock uncertainty            0.152   561.954    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.124   562.078    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                       -562.078    
                         arrival time                         562.389    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.385ns  (logic 0.305ns (12.769%)  route 2.081ns (87.229%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 561.796 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.081   562.340    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.045   562.385 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1/O
                         net (fo=1, routed)           0.000   562.385    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1_n_0
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.401   561.796    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.796    
                         clock uncertainty            0.152   561.948    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.125   562.073    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                       -562.073    
                         arrival time                         562.385    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.318ns  (logic 0.311ns (13.415%)  route 2.007ns (86.583%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 561.788 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    Y18                                               0.000   560.000 r  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.266   560.266 r  INC_Z_0_IBUF_inst/O
                         net (fo=1, routed)           1.014   561.280    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X38Y18         LUT4 (Prop_lut4_I3_O)        0.045   561.325 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           0.993   562.318    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.393   561.788    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.788    
                         clock uncertainty            0.152   561.940    
    SLICE_X37Y21         FDRE (Hold_fdre_C_R)        -0.011   561.929    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                       -561.929    
                         arrival time                         562.318    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.479ns  (logic 0.828ns (15.111%)  route 4.651ns (84.889%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 563.632 - 560.000 ) 
    Source Clock Delay      (SCD):    3.054ns = ( 553.054 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.746   553.054    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456   553.510 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=2, routed)           0.651   554.160    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[20]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124   554.284 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_9/O
                         net (fo=2, routed)           0.645   554.929    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_9_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124   555.053 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3/O
                         net (fo=5, routed)           1.071   556.125    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3_n_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I2_O)        0.124   556.249 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           2.284   558.533    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565   562.758    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367   563.125 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508   563.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.748    
                         clock uncertainty           -0.154   563.594    
    SLICE_X36Y20         FDRE (Setup_fdre_C_R)       -0.426   563.168    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                        563.168    
                         arrival time                        -558.533    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.479ns  (logic 0.828ns (15.111%)  route 4.651ns (84.889%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 563.632 - 560.000 ) 
    Source Clock Delay      (SCD):    3.054ns = ( 553.054 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.746   553.054    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456   553.510 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=2, routed)           0.651   554.160    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[20]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124   554.284 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_9/O
                         net (fo=2, routed)           0.645   554.929    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_9_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124   555.053 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3/O
                         net (fo=5, routed)           1.071   556.125    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3_n_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I2_O)        0.124   556.249 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           2.284   558.533    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565   562.758    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367   563.125 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508   563.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.748    
                         clock uncertainty           -0.154   563.594    
    SLICE_X36Y20         FDRE (Setup_fdre_C_R)       -0.426   563.168    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                        563.168    
                         arrival time                        -558.533    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.475ns  (logic 0.828ns (15.123%)  route 4.647ns (84.877%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 563.632 - 560.000 ) 
    Source Clock Delay      (SCD):    3.054ns = ( 553.054 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.746   553.054    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456   553.510 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=2, routed)           0.651   554.160    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[20]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124   554.284 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_9/O
                         net (fo=2, routed)           0.645   554.929    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_9_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124   555.053 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3/O
                         net (fo=5, routed)           1.071   556.125    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3_n_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I2_O)        0.124   556.249 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           2.280   558.529    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565   562.758    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367   563.125 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508   563.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.748    
                         clock uncertainty           -0.154   563.594    
    SLICE_X37Y20         FDRE (Setup_fdre_C_R)       -0.426   563.168    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]
  -------------------------------------------------------------------
                         required time                        563.168    
                         arrival time                        -558.529    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.475ns  (logic 0.828ns (15.123%)  route 4.647ns (84.877%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 563.632 - 560.000 ) 
    Source Clock Delay      (SCD):    3.054ns = ( 553.054 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.746   553.054    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456   553.510 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=2, routed)           0.651   554.160    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[20]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124   554.284 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_9/O
                         net (fo=2, routed)           0.645   554.929    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_9_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124   555.053 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3/O
                         net (fo=5, routed)           1.071   556.125    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3_n_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I2_O)        0.124   556.249 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           2.280   558.529    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565   562.758    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367   563.125 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508   563.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.748    
                         clock uncertainty           -0.154   563.594    
    SLICE_X37Y20         FDRE (Setup_fdre_C_R)       -0.426   563.168    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                        563.168    
                         arrival time                        -558.529    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.475ns  (logic 0.828ns (15.123%)  route 4.647ns (84.877%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 563.632 - 560.000 ) 
    Source Clock Delay      (SCD):    3.054ns = ( 553.054 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.746   553.054    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456   553.510 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=2, routed)           0.651   554.160    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[20]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124   554.284 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_9/O
                         net (fo=2, routed)           0.645   554.929    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_9_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124   555.053 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3/O
                         net (fo=5, routed)           1.071   556.125    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3_n_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I2_O)        0.124   556.249 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           2.280   558.529    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565   562.758    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367   563.125 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.508   563.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.748    
                         clock uncertainty           -0.154   563.594    
    SLICE_X37Y20         FDRE (Setup_fdre_C_R)       -0.426   563.168    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                        563.168    
                         arrival time                        -558.529    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.138ns  (logic 0.828ns (16.116%)  route 4.310ns (83.884%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 563.511 - 560.000 ) 
    Source Clock Delay      (SCD):    3.054ns = ( 553.054 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.746   553.054    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456   553.510 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=2, routed)           0.639   554.149    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I0_O)        0.124   554.273 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_6/O
                         net (fo=1, routed)           0.636   554.909    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_6_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.124   555.033 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_1/O
                         net (fo=6, routed)           1.197   556.230    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_1_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.124   556.354 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=35, routed)          1.837   558.192    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565   562.758    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367   563.125 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.387   563.511    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.627    
                         clock uncertainty           -0.154   563.473    
    SLICE_X40Y18         FDRE (Setup_fdre_C_R)       -0.426   563.047    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]
  -------------------------------------------------------------------
                         required time                        563.047    
                         arrival time                        -558.192    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.138ns  (logic 0.828ns (16.116%)  route 4.310ns (83.884%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 563.511 - 560.000 ) 
    Source Clock Delay      (SCD):    3.054ns = ( 553.054 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.746   553.054    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456   553.510 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=2, routed)           0.639   554.149    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I0_O)        0.124   554.273 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_6/O
                         net (fo=1, routed)           0.636   554.909    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_6_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.124   555.033 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_1/O
                         net (fo=6, routed)           1.197   556.230    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_1_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.124   556.354 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=35, routed)          1.837   558.192    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565   562.758    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367   563.125 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.387   563.511    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.627    
                         clock uncertainty           -0.154   563.473    
    SLICE_X40Y18         FDRE (Setup_fdre_C_R)       -0.426   563.047    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]
  -------------------------------------------------------------------
                         required time                        563.047    
                         arrival time                        -558.192    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.138ns  (logic 0.828ns (16.116%)  route 4.310ns (83.884%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 563.511 - 560.000 ) 
    Source Clock Delay      (SCD):    3.054ns = ( 553.054 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.746   553.054    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456   553.510 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=2, routed)           0.639   554.149    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I0_O)        0.124   554.273 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_6/O
                         net (fo=1, routed)           0.636   554.909    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_6_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.124   555.033 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_1/O
                         net (fo=6, routed)           1.197   556.230    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_1_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.124   556.354 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=35, routed)          1.837   558.192    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565   562.758    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367   563.125 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.387   563.511    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.627    
                         clock uncertainty           -0.154   563.473    
    SLICE_X40Y18         FDRE (Setup_fdre_C_R)       -0.426   563.047    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]
  -------------------------------------------------------------------
                         required time                        563.047    
                         arrival time                        -558.192    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.138ns  (logic 0.828ns (16.116%)  route 4.310ns (83.884%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 563.511 - 560.000 ) 
    Source Clock Delay      (SCD):    3.054ns = ( 553.054 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.746   553.054    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456   553.510 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=2, routed)           0.639   554.149    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I0_O)        0.124   554.273 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_6/O
                         net (fo=1, routed)           0.636   554.909    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_6_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.124   555.033 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_1/O
                         net (fo=6, routed)           1.197   556.230    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_1_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.124   556.354 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=35, routed)          1.837   558.192    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565   562.758    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367   563.125 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.387   563.511    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.627    
                         clock uncertainty           -0.154   563.473    
    SLICE_X40Y18         FDRE (Setup_fdre_C_R)       -0.426   563.047    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[9]
  -------------------------------------------------------------------
                         required time                        563.047    
                         arrival time                        -558.192    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.340ns  (logic 0.828ns (15.507%)  route 4.512ns (84.493%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 563.761 - 560.000 ) 
    Source Clock Delay      (SCD):    3.054ns = ( 553.054 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.746   553.054    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y16         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456   553.510 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=2, routed)           0.651   554.160    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[20]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124   554.284 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_9/O
                         net (fo=2, routed)           0.645   554.929    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_9_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124   555.053 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3/O
                         net (fo=5, routed)           1.071   556.125    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3_n_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I2_O)        0.124   556.249 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           2.145   558.394    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565   562.758    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.367   563.125 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.637   563.761    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X36Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.877    
                         clock uncertainty           -0.154   563.723    
    SLICE_X36Y21         FDRE (Setup_fdre_C_R)       -0.426   563.297    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                        563.297    
                         arrival time                        -558.393    
  -------------------------------------------------------------------
                         slack                                  4.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.398ns  (logic 0.321ns (22.960%)  route 1.077ns (77.040%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 561.796 - 560.000 ) 
    Source Clock Delay      (SCD):    0.929ns = ( 560.929 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.588   560.928    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y15         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141   561.069 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=2, routed)           0.152   561.221    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[30]
    SLICE_X41Y16         LUT4 (Prop_lut4_I3_O)        0.045   561.266 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8/O
                         net (fo=2, routed)           0.209   561.475    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8_n_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I2_O)        0.045   561.520 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=1, routed)           0.275   561.795    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.045   561.840 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=8, routed)           0.441   562.281    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.045   562.326 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000   562.326    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1_n_0
    SLICE_X39Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.401   561.796    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.767    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.098   561.865    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                       -561.865    
                         arrival time                         562.327    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.284ns  (logic 0.231ns (17.987%)  route 1.053ns (82.013%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 561.781 - 560.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 560.925 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.585   560.925    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141   561.066 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           0.207   561.273    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[16]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.045   561.318 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3/O
                         net (fo=5, routed)           0.424   561.742    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.045   561.787 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=35, routed)          0.422   562.210    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1_n_0
    SLICE_X40Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.386   561.781    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.752    
    SLICE_X40Y19         FDRE (Hold_fdre_C_R)        -0.011   561.741    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]
  -------------------------------------------------------------------
                         required time                       -561.741    
                         arrival time                         562.210    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.284ns  (logic 0.231ns (17.987%)  route 1.053ns (82.013%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 561.781 - 560.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 560.925 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.585   560.925    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141   561.066 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           0.207   561.273    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[16]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.045   561.318 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3/O
                         net (fo=5, routed)           0.424   561.742    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.045   561.787 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=35, routed)          0.422   562.210    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1_n_0
    SLICE_X40Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.386   561.781    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.752    
    SLICE_X40Y19         FDRE (Hold_fdre_C_R)        -0.011   561.741    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[13]
  -------------------------------------------------------------------
                         required time                       -561.741    
                         arrival time                         562.210    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.284ns  (logic 0.231ns (17.987%)  route 1.053ns (82.013%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 561.781 - 560.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 560.925 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.585   560.925    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141   561.066 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           0.207   561.273    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[16]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.045   561.318 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3/O
                         net (fo=5, routed)           0.424   561.742    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.045   561.787 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=35, routed)          0.422   562.210    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1_n_0
    SLICE_X40Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.386   561.781    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.752    
    SLICE_X40Y19         FDRE (Hold_fdre_C_R)        -0.011   561.741    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]
  -------------------------------------------------------------------
                         required time                       -561.741    
                         arrival time                         562.210    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.284ns  (logic 0.231ns (17.987%)  route 1.053ns (82.013%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 561.781 - 560.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 560.925 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.585   560.925    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y18         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141   561.066 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           0.207   561.273    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[16]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.045   561.318 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3/O
                         net (fo=5, routed)           0.424   561.742    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_3_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.045   561.787 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=35, routed)          0.422   562.210    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1_n_0
    SLICE_X40Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.386   561.781    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.752    
    SLICE_X40Y19         FDRE (Hold_fdre_C_R)        -0.011   561.741    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[15]
  -------------------------------------------------------------------
                         required time                       -561.741    
                         arrival time                         562.210    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.458ns  (logic 0.321ns (22.012%)  route 1.137ns (77.988%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 561.802 - 560.000 ) 
    Source Clock Delay      (SCD):    0.929ns = ( 560.929 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.588   560.928    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y15         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141   561.069 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=2, routed)           0.152   561.221    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[30]
    SLICE_X41Y16         LUT4 (Prop_lut4_I3_O)        0.045   561.266 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8/O
                         net (fo=2, routed)           0.209   561.475    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8_n_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I2_O)        0.045   561.520 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=1, routed)           0.275   561.795    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.045   561.840 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=8, routed)           0.502   562.342    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.045   562.387 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1/O
                         net (fo=1, routed)           0.000   562.387    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1_n_0
    SLICE_X38Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.407   561.802    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y20         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.773    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.124   561.897    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.897    
                         arrival time                         562.387    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.407ns  (logic 0.321ns (22.815%)  route 1.086ns (77.185%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 561.727 - 560.000 ) 
    Source Clock Delay      (SCD):    0.929ns = ( 560.929 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.588   560.928    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y15         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141   561.069 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=2, routed)           0.152   561.221    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[30]
    SLICE_X41Y16         LUT4 (Prop_lut4_I3_O)        0.045   561.266 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8/O
                         net (fo=2, routed)           0.209   561.475    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8_n_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I2_O)        0.045   561.520 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=1, routed)           0.275   561.795    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.045   561.840 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=8, routed)           0.450   562.290    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I3_O)        0.045   562.335 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1/O
                         net (fo=1, routed)           0.000   562.335    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.332   561.727    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.698    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.125   561.823    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.823    
                         arrival time                         562.335    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.409ns  (logic 0.321ns (22.782%)  route 1.088ns (77.218%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 561.727 - 560.000 ) 
    Source Clock Delay      (SCD):    0.929ns = ( 560.929 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.588   560.928    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y15         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141   561.069 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=2, routed)           0.152   561.221    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[30]
    SLICE_X41Y16         LUT4 (Prop_lut4_I3_O)        0.045   561.266 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8/O
                         net (fo=2, routed)           0.209   561.475    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8_n_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I2_O)        0.045   561.520 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=1, routed)           0.275   561.795    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.045   561.840 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=8, routed)           0.452   562.292    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I3_O)        0.045   562.337 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1/O
                         net (fo=1, routed)           0.000   562.337    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.332   561.727    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y19         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.698    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.125   561.823    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       -561.823    
                         arrival time                         562.338    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.497ns  (logic 0.321ns (21.440%)  route 1.176ns (78.560%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 561.796 - 560.000 ) 
    Source Clock Delay      (SCD):    0.929ns = ( 560.929 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.588   560.928    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y15         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141   561.069 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=2, routed)           0.152   561.221    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[30]
    SLICE_X41Y16         LUT4 (Prop_lut4_I3_O)        0.045   561.266 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8/O
                         net (fo=2, routed)           0.209   561.475    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8_n_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I2_O)        0.045   561.520 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=1, routed)           0.275   561.795    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.045   561.840 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=8, routed)           0.541   562.381    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I3_O)        0.045   562.426 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1/O
                         net (fo=1, routed)           0.000   562.426    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1_n_0
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.401   561.796    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.767    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.125   561.892    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.892    
                         arrival time                         562.426    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.499ns  (logic 0.321ns (21.412%)  route 1.178ns (78.588%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 561.796 - 560.000 ) 
    Source Clock Delay      (SCD):    0.929ns = ( 560.929 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.588   560.928    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y15         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141   561.069 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=2, routed)           0.152   561.221    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[30]
    SLICE_X41Y16         LUT4 (Prop_lut4_I3_O)        0.045   561.266 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8/O
                         net (fo=2, routed)           0.209   561.475    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_INST_0_i_8_n_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I2_O)        0.045   561.520 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=1, routed)           0.275   561.795    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.045   561.840 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=8, routed)           0.543   562.383    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I3_O)        0.045   562.428 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1/O
                         net (fo=1, routed)           0.000   562.428    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1_n_0
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.850   561.220    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.175   561.395 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=53, routed)          0.401   561.796    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y21         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.767    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.124   561.891    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.891    
                         arrival time                         562.428    
  -------------------------------------------------------------------
                         slack                                  0.537    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.385ns  (logic 0.842ns (15.635%)  route 4.543ns (84.365%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns = ( 23.759 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 13.055 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.747    13.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419    13.474 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q
                         net (fo=2, routed)           2.162    15.636    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[23]
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.299    15.935 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5/O
                         net (fo=1, routed)           1.021    16.956    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.080 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.361    18.440    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.635    23.759    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                         clock pessimism              0.116    23.875    
                         clock uncertainty           -0.154    23.721    
    SLICE_X42Y28         FDRE (Setup_fdre_C_R)       -0.524    23.197    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         23.197    
                         arrival time                         -18.440    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.385ns  (logic 0.842ns (15.635%)  route 4.543ns (84.365%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns = ( 23.759 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 13.055 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.747    13.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419    13.474 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q
                         net (fo=2, routed)           2.162    15.636    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[23]
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.299    15.935 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5/O
                         net (fo=1, routed)           1.021    16.956    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.080 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.361    18.440    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.635    23.759    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/C
                         clock pessimism              0.116    23.875    
                         clock uncertainty           -0.154    23.721    
    SLICE_X42Y28         FDRE (Setup_fdre_C_R)       -0.524    23.197    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         23.197    
                         arrival time                         -18.440    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.385ns  (logic 0.842ns (15.635%)  route 4.543ns (84.365%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns = ( 23.759 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 13.055 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.747    13.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419    13.474 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q
                         net (fo=2, routed)           2.162    15.636    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[23]
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.299    15.935 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5/O
                         net (fo=1, routed)           1.021    16.956    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.080 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.361    18.440    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.635    23.759    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                         clock pessimism              0.116    23.875    
                         clock uncertainty           -0.154    23.721    
    SLICE_X43Y28         FDRE (Setup_fdre_C_R)       -0.429    23.292    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg
  -------------------------------------------------------------------
                         required time                         23.292    
                         arrival time                         -18.440    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.091ns  (logic 0.842ns (16.540%)  route 4.249ns (83.460%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.478ns = ( 23.478 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 13.055 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.747    13.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419    13.474 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q
                         net (fo=2, routed)           2.162    15.636    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[23]
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.299    15.935 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5/O
                         net (fo=1, routed)           1.021    16.956    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.080 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.066    18.146    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.355    23.478    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                         clock pessimism              0.116    23.594    
                         clock uncertainty           -0.154    23.440    
    SLICE_X39Y29         FDRE (Setup_fdre_C_R)       -0.429    23.011    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         23.011    
                         arrival time                         -18.146    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.260ns  (logic 0.842ns (16.006%)  route 4.418ns (83.994%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 23.745 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 13.055 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.747    13.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419    13.474 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q
                         net (fo=2, routed)           2.162    15.636    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[23]
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.299    15.935 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5/O
                         net (fo=1, routed)           1.021    16.956    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.080 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.236    18.315    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.621    23.745    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                         clock pessimism              0.116    23.860    
                         clock uncertainty           -0.154    23.706    
    SLICE_X42Y27         FDRE (Setup_fdre_C_R)       -0.524    23.182    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg
  -------------------------------------------------------------------
                         required time                         23.182    
                         arrival time                         -18.315    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.260ns  (logic 0.842ns (16.006%)  route 4.418ns (83.994%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 23.745 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 13.055 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.747    13.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419    13.474 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q
                         net (fo=2, routed)           2.162    15.636    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[23]
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.299    15.935 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5/O
                         net (fo=1, routed)           1.021    16.956    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.080 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.236    18.315    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.621    23.745    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
                         clock pessimism              0.116    23.860    
                         clock uncertainty           -0.154    23.706    
    SLICE_X42Y27         FDRE (Setup_fdre_C_R)       -0.524    23.182    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         23.182    
                         arrival time                         -18.315    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.116ns  (logic 0.842ns (16.457%)  route 4.274ns (83.543%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 23.623 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 13.055 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.747    13.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419    13.474 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q
                         net (fo=2, routed)           2.162    15.636    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[23]
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.299    15.935 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5/O
                         net (fo=1, routed)           1.021    16.956    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.080 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.092    18.171    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.500    23.623    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                         clock pessimism              0.116    23.739    
                         clock uncertainty           -0.154    23.585    
    SLICE_X42Y29         FDRE (Setup_fdre_C_R)       -0.524    23.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.061    
                         arrival time                         -18.171    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.116ns  (logic 0.842ns (16.457%)  route 4.274ns (83.543%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 23.623 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 13.055 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.747    13.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419    13.474 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q
                         net (fo=2, routed)           2.162    15.636    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[23]
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.299    15.935 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5/O
                         net (fo=1, routed)           1.021    16.956    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.080 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.092    18.171    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.500    23.623    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/C
                         clock pessimism              0.116    23.739    
                         clock uncertainty           -0.154    23.585    
    SLICE_X42Y29         FDRE (Setup_fdre_C_R)       -0.524    23.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         23.061    
                         arrival time                         -18.171    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.116ns  (logic 0.842ns (16.457%)  route 4.274ns (83.543%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 23.623 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 13.055 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.747    13.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419    13.474 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q
                         net (fo=2, routed)           2.162    15.636    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[23]
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.299    15.935 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5/O
                         net (fo=1, routed)           1.021    16.956    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.080 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.092    18.171    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.500    23.623    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/C
                         clock pessimism              0.116    23.739    
                         clock uncertainty           -0.154    23.585    
    SLICE_X42Y29         FDRE (Setup_fdre_C_R)       -0.524    23.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         23.061    
                         arrival time                         -18.171    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.103ns  (logic 0.842ns (16.501%)  route 4.261ns (83.499%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 23.596 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 13.055 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.747    13.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419    13.474 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q
                         net (fo=2, routed)           2.162    15.636    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[23]
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.299    15.935 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5/O
                         net (fo=1, routed)           1.021    16.956    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.080 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.078    18.158    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X39Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.564    22.757    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.367    23.124 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.473    23.596    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
                         clock pessimism              0.116    23.712    
                         clock uncertainty           -0.154    23.558    
    SLICE_X39Y28         FDRE (Setup_fdre_C_R)       -0.429    23.129    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         23.129    
                         arrival time                         -18.158    
  -------------------------------------------------------------------
                         slack                                  4.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.317ns (23.202%)  route 1.049ns (76.798%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.590     0.930    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y38         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.128     1.058 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q
                         net (fo=3, routed)           0.506     1.565    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0[29]
    SLICE_X43Y37         LUT4 (Prop_lut4_I0_O)        0.095     1.660 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.660    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_i_2_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.754 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2/CO[3]
                         net (fo=1, routed)           0.543     2.297    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_n_0
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.614     2.007    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                         clock pessimism             -0.029     1.978    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.130     2.108    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.308ns (22.402%)  route 1.067ns (77.598%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=3, routed)           0.495     1.565    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1[20]
    SLICE_X42Y36         LUT4 (Prop_lut4_I1_O)        0.043     1.608 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.608    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__1_i_2_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.692 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.692    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.732 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.571     2.303    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2_n_0
    SLICE_X38Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.429     1.822    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                         clock pessimism             -0.029     1.793    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.159     1.952    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.396ns (29.226%)  route 0.959ns (70.774%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.585     0.926    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.128     1.054 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=3, routed)           0.399     1.453    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2[15]
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.097     1.550 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.550    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__0_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.641 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.641    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__0_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.681 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.681    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.721 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2/CO[3]
                         net (fo=1, routed)           0.560     2.280    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2_n_0
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.386     1.779    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                         clock pessimism             -0.029     1.750    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.130     1.880    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.231ns (15.940%)  route 1.218ns (84.060%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/Q
                         net (fo=2, routed)           0.351     1.419    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[10]
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.464 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=1, routed)           0.300     1.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.567     2.376    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.614     2.007    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                         clock pessimism             -0.029     1.978    
    SLICE_X43Y37         FDRE (Hold_fdre_C_R)        -0.018     1.960    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.231ns (15.757%)  route 1.235ns (84.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/Q
                         net (fo=2, routed)           0.351     1.419    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[10]
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.464 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=1, routed)           0.300     1.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.584     2.393    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.592     1.985    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/C
                         clock pessimism             -0.029     1.956    
    SLICE_X43Y33         FDRE (Hold_fdre_C_R)        -0.018     1.938    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.231ns (15.757%)  route 1.235ns (84.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/Q
                         net (fo=2, routed)           0.351     1.419    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[10]
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.464 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=1, routed)           0.300     1.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.584     2.393    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.592     1.985    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/C
                         clock pessimism             -0.029     1.956    
    SLICE_X43Y33         FDRE (Hold_fdre_C_R)        -0.018     1.938    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.231ns (15.757%)  route 1.235ns (84.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/Q
                         net (fo=2, routed)           0.351     1.419    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[10]
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.464 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=1, routed)           0.300     1.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.584     2.393    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.592     1.985    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/C
                         clock pessimism             -0.029     1.956    
    SLICE_X43Y33         FDRE (Hold_fdre_C_R)        -0.018     1.938    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.231ns (15.757%)  route 1.235ns (84.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/Q
                         net (fo=2, routed)           0.351     1.419    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[10]
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.464 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=1, routed)           0.300     1.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.584     2.393    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.592     1.985    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                         clock pessimism             -0.029     1.956    
    SLICE_X43Y33         FDRE (Hold_fdre_C_R)        -0.018     1.938    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.231ns (17.240%)  route 1.109ns (82.760%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/Q
                         net (fo=2, routed)           0.351     1.419    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[10]
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.464 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=1, routed)           0.300     1.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.458     2.266    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.375     1.768    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/C
                         clock pessimism             -0.029     1.739    
    SLICE_X43Y31         FDRE (Hold_fdre_C_R)        -0.018     1.721    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.231ns (16.790%)  route 1.145ns (83.210%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[10]/Q
                         net (fo=2, routed)           0.351     1.419    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[10]
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.464 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=1, routed)           0.300     1.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.494     2.302    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.848     1.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.175     1.393 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.402     1.795    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/C
                         clock pessimism             -0.029     1.766    
    SLICE_X37Y33         FDRE (Hold_fdre_C_R)        -0.018     1.748    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.554    





