#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2715c60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x272bfa0 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0x2713b40 .functor NOT 1, L_0x278f110, C4<0>, C4<0>, C4<0>;
L_0x278eea0 .functor XOR 3, L_0x278ed60, L_0x278ee00, C4<000>, C4<000>;
L_0x278f000 .functor XOR 3, L_0x278eea0, L_0x278ef60, C4<000>, C4<000>;
v0x277abc0_0 .net *"_ivl_10", 2 0, L_0x278ef60;  1 drivers
v0x277acc0_0 .net *"_ivl_12", 2 0, L_0x278f000;  1 drivers
v0x277ada0_0 .net *"_ivl_2", 2 0, L_0x278ecc0;  1 drivers
v0x277ae60_0 .net *"_ivl_4", 2 0, L_0x278ed60;  1 drivers
v0x277af40_0 .net *"_ivl_6", 2 0, L_0x278ee00;  1 drivers
v0x277b070_0 .net *"_ivl_8", 2 0, L_0x278eea0;  1 drivers
v0x277b150_0 .var "clk", 0 0;
v0x277b1f0_0 .net "g_dut", 3 1, L_0x278dd20;  1 drivers
v0x277b2b0_0 .net "g_ref", 3 1, L_0x278bf10;  1 drivers
v0x277b350_0 .net "r", 3 1, v0x2776f70_0;  1 drivers
v0x277b3f0_0 .net "resetn", 0 0, L_0x2713d80;  1 drivers
v0x277b490_0 .var/2u "stats1", 159 0;
v0x277b570_0 .var/2u "strobe", 0 0;
v0x277b630_0 .net "tb_match", 0 0, L_0x278f110;  1 drivers
v0x277b6d0_0 .net "tb_mismatch", 0 0, L_0x2713b40;  1 drivers
v0x277b770_0 .net "wavedrom_enable", 0 0, v0x27772d0_0;  1 drivers
v0x277b810_0 .net "wavedrom_title", 511 0, v0x2777370_0;  1 drivers
E_0x2727590/0 .event negedge, v0x2775b80_0;
E_0x2727590/1 .event posedge, v0x2775b80_0;
E_0x2727590 .event/or E_0x2727590/0, E_0x2727590/1;
L_0x278ecc0 .concat [ 3 0 0 0], L_0x278bf10;
L_0x278ed60 .concat [ 3 0 0 0], L_0x278bf10;
L_0x278ee00 .concat [ 3 0 0 0], L_0x278dd20;
L_0x278ef60 .concat [ 3 0 0 0], L_0x278bf10;
L_0x278f110 .cmp/eeq 3, L_0x278ecc0, L_0x278f000;
S_0x272c130 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0x272bfa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x2753cf0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x2753d30 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x2753d70 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x2753db0 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x271b350_0 .net *"_ivl_12", 31 0, L_0x278bc30;  1 drivers
L_0x7fd97d4de0a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x271c780_0 .net *"_ivl_15", 29 0, L_0x7fd97d4de0a8;  1 drivers
L_0x7fd97d4de0f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x2713bb0_0 .net/2u *"_ivl_16", 31 0, L_0x7fd97d4de0f0;  1 drivers
v0x2713e50_0 .net *"_ivl_18", 0 0, L_0x278bd70;  1 drivers
v0x2714110_0 .net *"_ivl_2", 31 0, L_0x277b930;  1 drivers
v0x2714910_0 .net *"_ivl_23", 31 0, L_0x278c0a0;  1 drivers
L_0x7fd97d4de138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2714dd0_0 .net *"_ivl_26", 29 0, L_0x7fd97d4de138;  1 drivers
L_0x7fd97d4de180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x27756d0_0 .net/2u *"_ivl_27", 31 0, L_0x7fd97d4de180;  1 drivers
v0x27757b0_0 .net *"_ivl_29", 0 0, L_0x278c220;  1 drivers
L_0x7fd97d4de018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2775900_0 .net *"_ivl_5", 29 0, L_0x7fd97d4de018;  1 drivers
L_0x7fd97d4de060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27759e0_0 .net/2u *"_ivl_6", 31 0, L_0x7fd97d4de060;  1 drivers
v0x2775ac0_0 .net *"_ivl_8", 0 0, L_0x278bac0;  1 drivers
v0x2775b80_0 .net "clk", 0 0, v0x277b150_0;  1 drivers
v0x2775c40_0 .net "g", 3 1, L_0x278bf10;  alias, 1 drivers
v0x2775d20_0 .var "next", 1 0;
v0x2775e00_0 .net "r", 3 1, v0x2776f70_0;  alias, 1 drivers
v0x2775ee0_0 .net "resetn", 0 0, L_0x2713d80;  alias, 1 drivers
v0x27760b0_0 .var "state", 1 0;
E_0x2727180 .event anyedge, v0x2775e00_0, v0x27760b0_0;
E_0x2728410 .event posedge, v0x2775b80_0;
L_0x277b930 .concat [ 2 30 0 0], v0x27760b0_0, L_0x7fd97d4de018;
L_0x278bac0 .cmp/eq 32, L_0x277b930, L_0x7fd97d4de060;
L_0x278bc30 .concat [ 2 30 0 0], v0x27760b0_0, L_0x7fd97d4de0a8;
L_0x278bd70 .cmp/eq 32, L_0x278bc30, L_0x7fd97d4de0f0;
L_0x278bf10 .concat8 [ 1 1 1 0], L_0x278bac0, L_0x278bd70, L_0x278c220;
L_0x278c0a0 .concat [ 2 30 0 0], v0x27760b0_0, L_0x7fd97d4de138;
L_0x278c220 .cmp/eq 32, L_0x278c0a0, L_0x7fd97d4de180;
S_0x2776210 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0x272bfa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x2713d80 .functor NOT 1, v0x2777040_0, C4<0>, C4<0>, C4<0>;
v0x2776ea0_0 .net "clk", 0 0, v0x277b150_0;  alias, 1 drivers
v0x2776f70_0 .var "r", 3 1;
v0x2777040_0 .var "reset", 0 0;
v0x2777110_0 .net "resetn", 0 0, L_0x2713d80;  alias, 1 drivers
v0x27771e0_0 .net "tb_match", 0 0, L_0x278f110;  alias, 1 drivers
v0x27772d0_0 .var "wavedrom_enable", 0 0;
v0x2777370_0 .var "wavedrom_title", 511 0;
S_0x2776490 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0x2776210;
 .timescale -12 -12;
v0x27766b0_0 .var/2u "arfail", 0 0;
v0x2776790_0 .var "async", 0 0;
v0x2776850_0 .var/2u "datafail", 0 0;
v0x27768f0_0 .var/2u "srfail", 0 0;
E_0x2758cf0 .event negedge, v0x2775b80_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2728410;
    %wait E_0x2728410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2777040_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2728410;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x2758cf0;
    %load/vec4 v0x27771e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2776850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2777040_0, 0;
    %wait E_0x2728410;
    %load/vec4 v0x27771e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27766b0_0, 0, 1;
    %wait E_0x2728410;
    %load/vec4 v0x27771e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27768f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2777040_0, 0;
    %load/vec4 v0x27768f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x27766b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2776790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2776850_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2776790_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x27769b0 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0x2776210;
 .timescale -12 -12;
v0x2776bb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2776c90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0x2776210;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2777510 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0x272bfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x27776f0 .param/l "A" 0 4 9, C4<00>;
P_0x2777730 .param/l "B" 0 4 10, C4<01>;
P_0x2777770 .param/l "C" 0 4 11, C4<10>;
P_0x27777b0 .param/l "D" 0 4 12, C4<11>;
L_0x2714040 .functor AND 1, L_0x278c4a0, L_0x278c5e0, C4<1>, C4<1>;
L_0x27147c0 .functor AND 1, L_0x2714040, L_0x278c830, C4<1>, C4<1>;
L_0x2714cc0 .functor AND 1, L_0x27147c0, L_0x278caa0, C4<1>, C4<1>;
L_0x27380a0 .functor OR 1, L_0x278c3b0, L_0x2714cc0, C4<0>, C4<0>;
L_0x27549f0 .functor AND 1, L_0x278d010, L_0x278d240, C4<1>, C4<1>;
L_0x278d5a0 .functor AND 1, L_0x27549f0, L_0x278d3f0, C4<1>, C4<1>;
L_0x278d2e0 .functor AND 1, L_0x278d5a0, L_0x278d810, C4<1>, C4<1>;
L_0x278d9a0 .functor OR 1, L_0x278cf20, L_0x278d2e0, C4<0>, C4<0>;
L_0x278e280 .functor AND 1, L_0x278deb0, L_0x278e0e0, C4<1>, C4<1>;
L_0x278e540 .functor AND 1, L_0x278e280, L_0x278e390, C4<1>, C4<1>;
L_0x278e8c0 .functor AND 1, L_0x278e540, L_0x278e750, C4<1>, C4<1>;
v0x2777a10_0 .net *"_ivl_11", 0 0, L_0x278c5e0;  1 drivers
v0x2777b10_0 .net *"_ivl_13", 0 0, L_0x2714040;  1 drivers
v0x2777bd0_0 .net *"_ivl_15", 0 0, L_0x278c760;  1 drivers
v0x2777cc0_0 .net *"_ivl_17", 0 0, L_0x278c830;  1 drivers
v0x2777d80_0 .net *"_ivl_19", 0 0, L_0x27147c0;  1 drivers
L_0x7fd97d4de1c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x2777e90_0 .net/2u *"_ivl_2", 1 0, L_0x7fd97d4de1c8;  1 drivers
v0x2777f70_0 .net *"_ivl_21", 0 0, L_0x278c9c0;  1 drivers
v0x2778050_0 .net *"_ivl_23", 0 0, L_0x278caa0;  1 drivers
v0x2778110_0 .net *"_ivl_25", 0 0, L_0x2714cc0;  1 drivers
v0x2778260_0 .net *"_ivl_27", 0 0, L_0x27380a0;  1 drivers
L_0x7fd97d4de258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2778320_0 .net/2u *"_ivl_28", 0 0, L_0x7fd97d4de258;  1 drivers
L_0x7fd97d4de2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2778400_0 .net/2u *"_ivl_30", 0 0, L_0x7fd97d4de2a0;  1 drivers
v0x27784e0_0 .net *"_ivl_32", 0 0, L_0x278cd90;  1 drivers
L_0x7fd97d4de2e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x27785c0_0 .net/2u *"_ivl_36", 1 0, L_0x7fd97d4de2e8;  1 drivers
v0x27786a0_0 .net *"_ivl_38", 0 0, L_0x278cf20;  1 drivers
v0x2778760_0 .net *"_ivl_4", 0 0, L_0x278c3b0;  1 drivers
L_0x7fd97d4de330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2778820_0 .net/2u *"_ivl_40", 1 0, L_0x7fd97d4de330;  1 drivers
v0x2778a10_0 .net *"_ivl_42", 0 0, L_0x278d010;  1 drivers
v0x2778ad0_0 .net *"_ivl_45", 0 0, L_0x278d1a0;  1 drivers
v0x2778bb0_0 .net *"_ivl_47", 0 0, L_0x278d240;  1 drivers
v0x2778c70_0 .net *"_ivl_49", 0 0, L_0x27549f0;  1 drivers
v0x2778d30_0 .net *"_ivl_51", 0 0, L_0x278d3f0;  1 drivers
v0x2778e10_0 .net *"_ivl_53", 0 0, L_0x278d5a0;  1 drivers
v0x2778ed0_0 .net *"_ivl_55", 0 0, L_0x278d6f0;  1 drivers
v0x2778fb0_0 .net *"_ivl_57", 0 0, L_0x278d810;  1 drivers
v0x2779070_0 .net *"_ivl_59", 0 0, L_0x278d2e0;  1 drivers
L_0x7fd97d4de210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2779130_0 .net/2u *"_ivl_6", 1 0, L_0x7fd97d4de210;  1 drivers
v0x2779210_0 .net *"_ivl_61", 0 0, L_0x278d9a0;  1 drivers
L_0x7fd97d4de378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x27792d0_0 .net/2u *"_ivl_62", 0 0, L_0x7fd97d4de378;  1 drivers
L_0x7fd97d4de3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27793b0_0 .net/2u *"_ivl_64", 0 0, L_0x7fd97d4de3c0;  1 drivers
v0x2779490_0 .net *"_ivl_66", 0 0, L_0x278db00;  1 drivers
L_0x7fd97d4de408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2779570_0 .net/2u *"_ivl_71", 1 0, L_0x7fd97d4de408;  1 drivers
v0x2779650_0 .net *"_ivl_73", 0 0, L_0x278deb0;  1 drivers
v0x2779920_0 .net *"_ivl_76", 0 0, L_0x278e040;  1 drivers
v0x2779a00_0 .net *"_ivl_78", 0 0, L_0x278e0e0;  1 drivers
v0x2779ac0_0 .net *"_ivl_8", 0 0, L_0x278c4a0;  1 drivers
v0x2779b80_0 .net *"_ivl_80", 0 0, L_0x278e280;  1 drivers
v0x2779c40_0 .net *"_ivl_82", 0 0, L_0x278dfa0;  1 drivers
v0x2779d20_0 .net *"_ivl_84", 0 0, L_0x278e390;  1 drivers
v0x2779de0_0 .net *"_ivl_86", 0 0, L_0x278e540;  1 drivers
v0x2779ea0_0 .net *"_ivl_88", 0 0, L_0x278e6b0;  1 drivers
v0x2779f80_0 .net *"_ivl_90", 0 0, L_0x278e750;  1 drivers
v0x277a040_0 .net *"_ivl_92", 0 0, L_0x278e8c0;  1 drivers
L_0x7fd97d4de450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x277a100_0 .net/2u *"_ivl_93", 0 0, L_0x7fd97d4de450;  1 drivers
L_0x7fd97d4de498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x277a1e0_0 .net/2u *"_ivl_95", 0 0, L_0x7fd97d4de498;  1 drivers
v0x277a2c0_0 .net *"_ivl_97", 0 0, L_0x278eae0;  1 drivers
v0x277a3a0_0 .net "clk", 0 0, v0x277b150_0;  alias, 1 drivers
v0x277a440_0 .net "g", 3 1, L_0x278dd20;  alias, 1 drivers
v0x277a520_0 .var "next_state_reg", 1 0;
v0x277a600_0 .net "r", 3 1, v0x2776f70_0;  alias, 1 drivers
v0x277a710_0 .net "resetn", 0 0, L_0x2713d80;  alias, 1 drivers
v0x277a800_0 .var "state_reg", 1 0;
E_0x270b9f0 .event anyedge, v0x277a800_0, v0x2775e00_0, v0x277a440_0;
L_0x278c3b0 .cmp/eq 2, v0x277a800_0, L_0x7fd97d4de1c8;
L_0x278c4a0 .cmp/eq 2, v0x277a800_0, L_0x7fd97d4de210;
L_0x278c5e0 .part v0x2776f70_0, 0, 1;
L_0x278c760 .part v0x2776f70_0, 1, 1;
L_0x278c830 .reduce/nor L_0x278c760;
L_0x278c9c0 .part v0x2776f70_0, 2, 1;
L_0x278caa0 .reduce/nor L_0x278c9c0;
L_0x278cd90 .functor MUXZ 1, L_0x7fd97d4de2a0, L_0x7fd97d4de258, L_0x27380a0, C4<>;
L_0x278cf20 .cmp/eq 2, v0x277a800_0, L_0x7fd97d4de2e8;
L_0x278d010 .cmp/eq 2, v0x277a800_0, L_0x7fd97d4de330;
L_0x278d1a0 .part v0x2776f70_0, 0, 1;
L_0x278d240 .reduce/nor L_0x278d1a0;
L_0x278d3f0 .part v0x2776f70_0, 1, 1;
L_0x278d6f0 .part v0x2776f70_0, 2, 1;
L_0x278d810 .reduce/nor L_0x278d6f0;
L_0x278db00 .functor MUXZ 1, L_0x7fd97d4de3c0, L_0x7fd97d4de378, L_0x278d9a0, C4<>;
L_0x278dd20 .concat8 [ 1 1 1 0], L_0x278cd90, L_0x278db00, L_0x278eae0;
L_0x278deb0 .cmp/eq 2, v0x277a800_0, L_0x7fd97d4de408;
L_0x278e040 .part v0x2776f70_0, 0, 1;
L_0x278e0e0 .reduce/nor L_0x278e040;
L_0x278dfa0 .part v0x2776f70_0, 1, 1;
L_0x278e390 .reduce/nor L_0x278dfa0;
L_0x278e6b0 .part v0x2776f70_0, 2, 1;
L_0x278e750 .reduce/nor L_0x278e6b0;
L_0x278eae0 .functor MUXZ 1, L_0x7fd97d4de498, L_0x7fd97d4de450, L_0x278e8c0, C4<>;
S_0x277a960 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0x272bfa0;
 .timescale -12 -12;
E_0x277ab40 .event anyedge, v0x277b570_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x277b570_0;
    %nor/r;
    %assign/vec4 v0x277b570_0, 0;
    %wait E_0x277ab40;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2776210;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2777040_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x2776790_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2776490;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2728410;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x2776f70_0, 0;
    %wait E_0x2758cf0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2776c90;
    %join;
    %wait E_0x2728410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2777040_0, 0;
    %wait E_0x2728410;
    %wait E_0x2728410;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2758cf0;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x2777040_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x2776f70_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x272c130;
T_5 ;
    %wait E_0x2728410;
    %load/vec4 v0x2775ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27760b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x2775d20_0;
    %assign/vec4 v0x27760b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x272c130;
T_6 ;
    %wait E_0x2727180;
    %load/vec4 v0x27760b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x2775d20_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x2775e00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x2775d20_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x2775e00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x2775d20_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x2775e00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x2775d20_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2775d20_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x2775e00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0x2775d20_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x2775e00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0x2775d20_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x2775e00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0x2775d20_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2777510;
T_7 ;
    %wait E_0x2728410;
    %load/vec4 v0x277a710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x277a800_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x277a520_0;
    %assign/vec4 v0x277a800_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2777510;
T_8 ;
    %wait E_0x270b9f0;
    %load/vec4 v0x277a800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x277a600_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.8, 10;
    %load/vec4 v0x277a600_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
T_8.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0x277a600_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x277a520_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x277a600_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x277a520_0, 0, 2;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x277a600_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.13, 9;
    %load/vec4 v0x277a600_0;
    %parti/s 1, 1, 2;
    %and;
T_8.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x277a520_0, 0, 2;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x277a520_0, 0, 2;
T_8.12 ;
T_8.10 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x277a600_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x277a520_0, 0, 2;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0x277a440_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.16, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_8.17, 8;
T_8.16 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_8.17, 8;
 ; End of false expr.
    %blend;
T_8.17;
    %store/vec4 v0x277a520_0, 0, 2;
T_8.15 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x277a600_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x277a520_0, 0, 2;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0x277a440_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.20, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_8.21, 8;
T_8.20 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_8.21, 8;
 ; End of false expr.
    %blend;
T_8.21;
    %store/vec4 v0x277a520_0, 0, 2;
T_8.19 ;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x277a520_0, 0, 2;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x272bfa0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x277b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x277b570_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x272bfa0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x277b150_0;
    %inv;
    %store/vec4 v0x277b150_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x272bfa0;
T_11 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2776ea0_0, v0x277b6d0_0, v0x277b150_0, v0x277b3f0_0, v0x277b350_0, v0x277b2b0_0, v0x277b1f0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x272bfa0;
T_12 ;
    %load/vec4 v0x277b490_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x277b490_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x277b490_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_12.1 ;
    %load/vec4 v0x277b490_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x277b490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x277b490_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x277b490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x272bfa0;
T_13 ;
    %wait E_0x2727590;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x277b490_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277b490_0, 4, 32;
    %load/vec4 v0x277b630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x277b490_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277b490_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x277b490_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277b490_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x277b2b0_0;
    %load/vec4 v0x277b2b0_0;
    %load/vec4 v0x277b1f0_0;
    %xor;
    %load/vec4 v0x277b2b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x277b490_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277b490_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x277b490_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277b490_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/2013_q2afsm/iter0/response54/top_module.sv";
