<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1494</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1494-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1494.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-214&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:185px;white-space:nowrap" class="ft02">22</p>
<p style="position:absolute;top:189px;left:449px;white-space:nowrap" class="ft04">VR Therm Alert&#160;Log&#160;<br/>When set, indicates that&#160;the&#160;VR&#160;Therm Alert Status&#160;bit has&#160;</p>
<p style="position:absolute;top:226px;left:449px;white-space:nowrap" class="ft04">asserted&#160;since the log bit was last&#160;cleared.<br/>This log bit will&#160;remain set until cleared by software&#160;writing 0.</p>
<p style="position:absolute;top:271px;left:185px;white-space:nowrap" class="ft02">23</p>
<p style="position:absolute;top:271px;left:449px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:295px;left:185px;white-space:nowrap" class="ft02">24</p>
<p style="position:absolute;top:295px;left:449px;white-space:nowrap" class="ft05">Electrical&#160;Design Point Log&#160;<br/>When set, indicates that&#160;the EDP&#160;Status bit has asserted&#160;since the&#160;</p>
<p style="position:absolute;top:333px;left:449px;white-space:nowrap" class="ft04">log&#160;bit was&#160;last&#160;cleared.<br/>This log bit will&#160;remain set until cleared by software&#160;writing 0.</p>
<p style="position:absolute;top:377px;left:185px;white-space:nowrap" class="ft02">25</p>
<p style="position:absolute;top:377px;left:449px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:402px;left:185px;white-space:nowrap" class="ft02">26</p>
<p style="position:absolute;top:402px;left:449px;white-space:nowrap" class="ft04">Multi-Core&#160;Turbo Log&#160;<br/>When set, indicates that&#160;the&#160;Multi-Core Turbo Status&#160;bit&#160;has&#160;</p>
<p style="position:absolute;top:439px;left:449px;white-space:nowrap" class="ft04">asserted&#160;since the log bit was last&#160;cleared.<br/>This log bit will&#160;remain set until cleared by software&#160;writing 0.</p>
<p style="position:absolute;top:484px;left:185px;white-space:nowrap" class="ft02">28:27</p>
<p style="position:absolute;top:484px;left:449px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:508px;left:185px;white-space:nowrap" class="ft02">29</p>
<p style="position:absolute;top:508px;left:449px;white-space:nowrap" class="ft05">Core&#160;Frequency P1&#160;Log<br/>When set, indicates that&#160;the Core&#160;Frequency P1 Status&#160;bit has&#160;</p>
<p style="position:absolute;top:546px;left:449px;white-space:nowrap" class="ft04">asserted&#160;since the log bit was last&#160;cleared.<br/>This log bit will&#160;remain set until cleared by software&#160;writing 0.</p>
<p style="position:absolute;top:591px;left:185px;white-space:nowrap" class="ft02">30</p>
<p style="position:absolute;top:591px;left:449px;white-space:nowrap" class="ft04">Core Max n-core&#160;Turbo Frequency Limiting&#160;Log<br/>When set, indicates that&#160;the&#160;Core&#160;Max n-core&#160;Turbo Frequency&#160;</p>
<p style="position:absolute;top:628px;left:449px;white-space:nowrap" class="ft04">Limiting Status bit has asserted&#160;since the log&#160;bit was last cleared.<br/>This log bit will&#160;remain set until cleared by software&#160;writing 0.</p>
<p style="position:absolute;top:673px;left:185px;white-space:nowrap" class="ft02">31</p>
<p style="position:absolute;top:673px;left:449px;white-space:nowrap" class="ft04">Core&#160;Frequency Limiting&#160;Log<br/>When set,&#160;indicates that&#160;the Core&#160;Frequency Limiting&#160;Status&#160;bit has&#160;</p>
<p style="position:absolute;top:710px;left:449px;white-space:nowrap" class="ft05">asserted&#160;since the log bit was last&#160;cleared.<br/>This log bit will&#160;remain set until cleared by software&#160;writing 0.</p>
<p style="position:absolute;top:755px;left:185px;white-space:nowrap" class="ft02">63:32</p>
<p style="position:absolute;top:755px;left:449px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:780px;left:80px;white-space:nowrap" class="ft02">C8DH</p>
<p style="position:absolute;top:780px;left:135px;white-space:nowrap" class="ft02">3213</p>
<p style="position:absolute;top:780px;left:185px;white-space:nowrap" class="ft02">IA32_QM_EVTSEL</p>
<p style="position:absolute;top:780px;left:357px;white-space:nowrap" class="ft02">THREAD</p>
<p style="position:absolute;top:780px;left:449px;white-space:nowrap" class="ft05">Monitoring&#160;Event Select Register&#160;(R/W).<br/>if CPUID.(EAX=07H,&#160;ECX=0):EBX.RDT-M[bit 12]&#160;= 1</p>
<p style="position:absolute;top:825px;left:185px;white-space:nowrap" class="ft02">7:0</p>
<p style="position:absolute;top:825px;left:449px;white-space:nowrap" class="ft04">EventID&#160;(RW)<br/>Event&#160;encoding:<br/>0x0: no&#160;monitoring<br/>0x1: L3&#160;occupancy monitoring<br/>all&#160;other encoding reserved.</p>
<p style="position:absolute;top:933px;left:185px;white-space:nowrap" class="ft02">31:8</p>
<p style="position:absolute;top:933px;left:449px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:957px;left:185px;white-space:nowrap" class="ft02">41:32</p>
<p style="position:absolute;top:957px;left:449px;white-space:nowrap" class="ft02">RMID (RW)</p>
<p style="position:absolute;top:980px;left:185px;white-space:nowrap" class="ft02">63:42</p>
<p style="position:absolute;top:980px;left:449px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:1005px;left:80px;white-space:nowrap" class="ft02">C8EH</p>
<p style="position:absolute;top:1005px;left:135px;white-space:nowrap" class="ft02">3214</p>
<p style="position:absolute;top:1005px;left:185px;white-space:nowrap" class="ft02">IA32_QM_CTR</p>
<p style="position:absolute;top:1005px;left:357px;white-space:nowrap" class="ft02">THREAD</p>
<p style="position:absolute;top:1005px;left:449px;white-space:nowrap" class="ft05">Monitoring Counter Register (R/O).<br/>if CPUID.(EAX=07H,&#160;ECX=0):EBX.RDT-M[bit 12]&#160;= 1</p>
<p style="position:absolute;top:1050px;left:185px;white-space:nowrap" class="ft02">61:0</p>
<p style="position:absolute;top:1050px;left:449px;white-space:nowrap" class="ft02">Resource&#160;Monitored&#160;Data&#160;</p>
<p style="position:absolute;top:100px;left:182px;white-space:nowrap" class="ft03">Table 35-30. &#160;Additional MSRs&#160;Supported by&#160;Intel®&#160;Xeon® Processor E5 v3&#160;Family</p>
<p style="position:absolute;top:124px;left:98px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:99px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:141px;left:220px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:124px;left:379px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:141px;left:595px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:164px;left:82px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:140px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
