#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May  3 21:29:12 2024
# Process ID: 5612
# Current directory: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2708 D:\Desktop\Estimating-battery-SOC-using-neural-network-main\FPGA\LSTM\LSTM.xpr
# Log file: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/vivado.log
# Journal file: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 939.398 ; gain = 294.465
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output result:  8192
Output result:  2048
$finish called at time : 875 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 104
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.832 ; gain = 10.109
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1043.832 ; gain = 13.004
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1043.832 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.vector_dot_product_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vector_dot_product_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/xsim.dir/vector_dot_product_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 110.359 ; gain = 17.996
INFO: [Common 17-206] Exiting Webtalk at Fri May  3 21:38:07 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1074.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1074.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.vector_dot_product_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vector_dot_product_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output result:  8192
Output result:  2048
$finish called at time : 875 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1106.316 ; gain = 11.812
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.vector_dot_product_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vector_dot_product_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output result:  8192
Output result:  2048
$finish called at time : 875 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1106.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs synth_2 -jobs 4
[Fri May  3 21:47:22 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.vector_dot_product_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vector_dot_product_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output result:  8192
Output result:  2048
$finish called at time : 865 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1414.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs synth_2 -jobs 4
[Fri May  3 22:21:29 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
set_property used_in_simulation false [get_files  D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_vector_multiplication.v]
undo
INFO: [Common 17-17] undo 'set_property used_in_simulation false [get_files  D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_vector_multiplication.v]'
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_vector_multiplication_tb.v w ]
add_files -fileset sim_1 D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_vector_multiplication_tb.v
update_compile_order -fileset sim_1
set_property top matrix_vector_multiplication_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matrix_vector_multiplication_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matrix_vector_multiplication_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_vector_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_vector_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_vector_multiplication_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_vector_multiplication_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_vector_multiplication_tb_behav xil_defaultlib.matrix_vector_multiplication_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_vector_multiplication_tb_behav xil_defaultlib.matrix_vector_multiplication_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.matrix_vector_multiplication
Compiling module xil_defaultlib.matrix_vector_multiplication_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matrix_vector_multiplication_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/xsim.dir/matrix_vector_multiplication_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May  3 22:32:40 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1414.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "matrix_vector_multiplication_tb_behav -key {Behavioral:sim_1:Functional:matrix_vector_multiplication_tb} -tclbatch {matrix_vector_multiplication_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source matrix_vector_multiplication_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'matrix_vector_multiplication_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1414.461 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
log_wave {/matrix_vector_multiplication_tb/uut/state} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/matrix_vector_multiplication_tb/uut/state}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1414.461 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matrix_vector_multiplication_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matrix_vector_multiplication_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_vector_multiplication_tb_behav xil_defaultlib.matrix_vector_multiplication_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_vector_multiplication_tb_behav xil_defaultlib.matrix_vector_multiplication_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1414.461 ; gain = 0.000
run all
Result: 08000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000000
$finish called at time : 12015 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_vector_multiplication_tb.v" Line 86
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/matrix_vector_multiplication_tb/uut/row_index}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/matrix_vector_multiplication_tb/uut/result}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matrix_vector_multiplication_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matrix_vector_multiplication_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_vector_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_vector_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_vector_multiplication_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_vector_multiplication_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_vector_multiplication_tb_behav xil_defaultlib.matrix_vector_multiplication_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_vector_multiplication_tb_behav xil_defaultlib.matrix_vector_multiplication_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.matrix_vector_multiplication
Compiling module xil_defaultlib.matrix_vector_multiplication_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matrix_vector_multiplication_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "matrix_vector_multiplication_tb_behav -key {Behavioral:sim_1:Functional:matrix_vector_multiplication_tb} -tclbatch {matrix_vector_multiplication_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source matrix_vector_multiplication_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'matrix_vector_multiplication_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1414.461 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/matrix_vector_multiplication_tb/uut/row_index}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/matrix_vector_multiplication_tb/uut/state}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/matrix_vector_multiplication_tb/uut/result}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matrix_vector_multiplication_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matrix_vector_multiplication_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_vector_multiplication_tb_behav xil_defaultlib.matrix_vector_multiplication_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_vector_multiplication_tb_behav xil_defaultlib.matrix_vector_multiplication_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1414.461 ; gain = 0.000
run all
Result: 08000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800
$finish called at time : 12025 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_vector_multiplication_tb.v" Line 86
save_wave_config {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/matrix_vector_multiplication_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/matrix_vector_multiplication_tb_behav.wcfg
set_property xsim.view D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/matrix_vector_multiplication_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  3 23:03:18 2024...
